TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc4ccb.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;  fmtunermenu.c:
                               96 ; 1    |// Filename: fmtunermenu.c
                               97 ; 2    |
                               98 ; 3    |
                               99 ; 4    |#include "types.h"
                              100 
                              102 
                              103 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              104 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              105 ; 3    |//
                              106 ; 4    |// Filename: types.h
                              107 ; 5    |// Description: Standard data types
                              108 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              109 ; 7    |
                              110 ; 8    |#ifndef _TYPES_H
                              111 ; 9    |#define _TYPES_H
                              112 ; 10   |
                              113 ; 11   |// TODO:  move this outta here!
                              114 ; 12   |#if !defined(NOERROR)
                              115 ; 13   |#define NOERROR 0
                              116 ; 14   |#define SUCCESS 0
                              117 ; 15   |#endif 
                              118 ; 16   |#if !defined(SUCCESS)
                              119 ; 17   |#define SUCCESS  0
                              120 ; 18   |#endif
                              121 ; 19   |#if !defined(ERROR)
                              122 ; 20   |#define ERROR   -1
                              123 ; 21   |#endif
                              124 ; 22   |#if !defined(FALSE)
                              125 ; 23   |#define FALSE 0
                              126 ; 24   |#endif
                              127 ; 25   |#if !defined(TRUE)
                              128 ; 26   |#define TRUE  1
                              129 ; 27   |#endif
                              130 ; 28   |
                              131 ; 29   |#if !defined(NULL)
                              132 ; 30   |#define NULL 0
                              133 ; 31   |#endif
                              134 ; 32   |
                              135 ; 33   |#define MAX_INT     0x7FFFFF
                              136 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              137 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              138 ; 36   |#define MAX_ULONG   (-1) 
                              139 ; 37   |
                              140 ; 38   |#define WORD_SIZE   24              // word size in bits
                              141 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              142 ; 40   |
                              143 ; 41   |
                              144 ; 42   |#define BYTE    unsigned char       // btVarName
                              145 ; 43   |#define CHAR    signed char         // cVarName
                              146 ; 44   |#define USHORT  unsigned short      // usVarName
                              147 ; 45   |#define SHORT   unsigned short      // sVarName
                              148 ; 46   |#define WORD    unsigned int        // wVarName
                              149 ; 47   |#define INT     signed int          // iVarName
                              150 ; 48   |#define DWORD   unsigned long       // dwVarName
                              151 ; 49   |#define LONG    signed long         // lVarName
                              152 ; 50   |#define BOOL    unsigned int        // bVarName
                              153 ; 51   |#define FRACT   _fract              // frVarName
                              154 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              155 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              156 ; 54   |#define FLOAT   float               // fVarName
                              157 ; 55   |#define DBL     double              // dVarName
                              158 ; 56   |#define ENUM    enum                // eVarName
                              159 ; 57   |#define CMX     _complex            // cmxVarName
                              160 ; 58   |typedef WORD UCS3;                   // 
                              161 ; 59   |
                              162 ; 60   |#define UINT16  unsigned short
                              163 ; 61   |#define UINT8   unsigned char   
                              164 ; 62   |#define UINT32  unsigned long
                              165 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              166 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              167 ; 65   |#define WCHAR   UINT16
                              168 ; 66   |
                              169 ; 67   |//UINT128 is 16 bytes or 6 words
                              170 ; 68   |typedef struct UINT128_3500 {   
                              171 ; 69   |    int val[6];     
                              172 ; 70   |} UINT128_3500;
                              173 ; 71   |
                              174 ; 72   |#define UINT128   UINT128_3500
                              175 ; 73   |
                              176 ; 74   |// Little endian word packed byte strings:   
                              177 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              178 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              179 ; 77   |// Little endian word packed byte strings:   
                              180 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              181 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              182 ; 80   |
                              183 ; 81   |// Declare Memory Spaces To Use When Coding
                              184 ; 82   |// A. Sector Buffers
                              185 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              186 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              187 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              188 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              189 
                              191 
                              192 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              193 ; 88   |// B. Media DDI Memory
                              194 ; 89   |#define MEDIA_DDI_MEM _Y
                              195 ; 90   |
                              196 ; 91   |
                              197 ; 92   |
                              198 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              199 ; 94   |// Examples of circular pointers:
                              200 ; 95   |//    INT CIRC cpiVarName
                              201 ; 96   |//    DWORD CIRC cpdwVarName
                              202 ; 97   |
                              203 ; 98   |#define RETCODE INT                 // rcVarName
                              204 ; 99   |
                              205 ; 100  |// generic bitfield structure
                              206 ; 101  |struct Bitfield {
                              207 ; 102  |    unsigned int B0  :1;
                              208 ; 103  |    unsigned int B1  :1;
                              209 ; 104  |    unsigned int B2  :1;
                              210 ; 105  |    unsigned int B3  :1;
                              211 ; 106  |    unsigned int B4  :1;
                              212 ; 107  |    unsigned int B5  :1;
                              213 ; 108  |    unsigned int B6  :1;
                              214 ; 109  |    unsigned int B7  :1;
                              215 ; 110  |    unsigned int B8  :1;
                              216 ; 111  |    unsigned int B9  :1;
                              217 ; 112  |    unsigned int B10 :1;
                              218 ; 113  |    unsigned int B11 :1;
                              219 ; 114  |    unsigned int B12 :1;
                              220 ; 115  |    unsigned int B13 :1;
                              221 ; 116  |    unsigned int B14 :1;
                              222 ; 117  |    unsigned int B15 :1;
                              223 ; 118  |    unsigned int B16 :1;
                              224 ; 119  |    unsigned int B17 :1;
                              225 ; 120  |    unsigned int B18 :1;
                              226 ; 121  |    unsigned int B19 :1;
                              227 ; 122  |    unsigned int B20 :1;
                              228 ; 123  |    unsigned int B21 :1;
                              229 ; 124  |    unsigned int B22 :1;
                              230 ; 125  |    unsigned int B23 :1;
                              231 ; 126  |};
                              232 ; 127  |
                              233 ; 128  |union BitInt {
                              234 ; 129  |        struct Bitfield B;
                              235 ; 130  |        int        I;
                              236 ; 131  |};
                              237 ; 132  |
                              238 ; 133  |#define MAX_MSG_LENGTH 10
                              239 ; 134  |struct CMessage
                              240 ; 135  |{
                              241 ; 136  |        unsigned int m_uLength;
                              242 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              243 ; 138  |};
                              244 ; 139  |
                              245 ; 140  |typedef struct {
                              246 ; 141  |    WORD m_wLength;
                              247 ; 142  |    WORD m_wMessage;
                              248 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              249 ; 144  |} Message;
                              250 ; 145  |
                              251 ; 146  |struct MessageQueueDescriptor
                              252 ; 147  |{
                              253 ; 148  |        int *m_pBase;
                              254 ; 149  |        int m_iModulo;
                              255 ; 150  |        int m_iSize;
                              256 ; 151  |        int *m_pHead;
                              257 ; 152  |        int *m_pTail;
                              258 ; 153  |};
                              259 ; 154  |
                              260 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                              261 ; 156  |{
                              262 ; 157  |    int m_iSignaledEventMask;
                              263 ; 158  |    int m_iWaitEventMask;
                              264 ; 159  |    int m_iResourceOfCode;
                              265 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              266 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              267 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              268 ; 163  |    int m_uTimeOutHigh;
                              269 ; 164  |    int m_uTimeOutLow;
                              270 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              271 ; 166  |};
                              272 ; 167  |
                              273 ; 168  |union WaitMask{
                              274 ; 169  |    struct B{
                              275 ; 170  |        unsigned int m_bNone     :1;
                              276 ; 171  |        unsigned int m_bMessage  :1;
                              277 ; 172  |        unsigned int m_bTimer    :1;
                              278 ; 173  |        unsigned int m_bButton   :1;
                              279 ; 174  |    } B;
                              280 ; 175  |    int I;
                              281 ; 176  |} ;
                              282 ; 177  |
                              283 ; 178  |
                              284 ; 179  |struct Button {
                              285 ; 180  |        WORD wButtonEvent;
                              286 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              287 ; 182  |};
                              288 ; 183  |
                              289 ; 184  |struct Message {
                              290 ; 185  |        WORD wMsgLength;
                              291 ; 186  |        WORD wMsgCommand;
                              292 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              293 ; 188  |};
                              294 ; 189  |
                              295 ; 190  |union EventTypes {
                              296 ; 191  |        struct CMessage msg;
                              297 ; 192  |        struct Button Button ;
                              298 ; 193  |        struct Message Message;
                              299 ; 194  |};
                              300 ; 195  |
                              301 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              302 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              303 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              304 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              305 ; 200  |
                              306 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              307 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              308 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              309 ; 204  |
                              310 ; 205  |#if DEBUG
                              311 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              312 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              313 ; 208  |#else 
                              314 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              315 ; 210  |#define DebugBuildAssert(x)    
                              316 ; 211  |#endif
                              317 ; 212  |
                              318 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              319 ; 214  |//  #pragma asm
                              320 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              321 ; 216  |//  #pragma endasm
                              322 ; 217  |
                              323 ; 218  |
                              324 ; 219  |#ifdef COLOR_262K
                              325 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              326 ; 221  |#elif defined(COLOR_65K)
                              327 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              328 ; 223  |#else
                              329 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              330 ; 225  |#endif
                              331 ; 226  |    
                              332 ; 227  |#endif // #ifndef _TYPES_H
                              333 
                              335 
                              336 ; 5    |#include "exec.h"
                              337 
                              339 
                              340 ; 1    |#ifndef EXEC_H
                              341 ; 2    |#define EXEC_H
                              342 ; 3    |
                              343 ; 4    |
                              344 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              345 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              346 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              347 ; 8    |
                              348 ; 9    |
                              349 ; 10   |#endif
                              350 
                              352 
                              353 ; 6    |#include "menumanager.h"
                              354 
                              356 
                              357 ; 1    |#ifndef _EXEC_H
                              358 ; 2    |#define _EXEC_H
                              359 ; 3    |
                              360 ; 4    |#include "types.h"
                              361 
                              363 
                              364 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              365 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              366 ; 3    |//
                              367 ; 4    |// Filename: types.h
                              368 ; 5    |// Description: Standard data types
                              369 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              370 ; 7    |
                              371 ; 8    |#ifndef _TYPES_H
                              372 ; 9    |#define _TYPES_H
                              373 ; 10   |
                              374 ; 11   |// TODO:  move this outta here!
                              375 ; 12   |#if !defined(NOERROR)
                              376 ; 13   |#define NOERROR 0
                              377 ; 14   |#define SUCCESS 0
                              378 ; 15   |#endif 
                              379 ; 16   |#if !defined(SUCCESS)
                              380 ; 17   |#define SUCCESS  0
                              381 ; 18   |#endif
                              382 ; 19   |#if !defined(ERROR)
                              383 ; 20   |#define ERROR   -1
                              384 ; 21   |#endif
                              385 ; 22   |#if !defined(FALSE)
                              386 ; 23   |#define FALSE 0
                              387 ; 24   |#endif
                              388 ; 25   |#if !defined(TRUE)
                              389 ; 26   |#define TRUE  1
                              390 ; 27   |#endif
                              391 ; 28   |
                              392 ; 29   |#if !defined(NULL)
                              393 ; 30   |#define NULL 0
                              394 ; 31   |#endif
                              395 ; 32   |
                              396 ; 33   |#define MAX_INT     0x7FFFFF
                              397 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              398 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              399 ; 36   |#define MAX_ULONG   (-1) 
                              400 ; 37   |
                              401 ; 38   |#define WORD_SIZE   24              // word size in bits
                              402 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              403 ; 40   |
                              404 ; 41   |
                              405 ; 42   |#define BYTE    unsigned char       // btVarName
                              406 ; 43   |#define CHAR    signed char         // cVarName
                              407 ; 44   |#define USHORT  unsigned short      // usVarName
                              408 ; 45   |#define SHORT   unsigned short      // sVarName
                              409 ; 46   |#define WORD    unsigned int        // wVarName
                              410 ; 47   |#define INT     signed int          // iVarName
                              411 ; 48   |#define DWORD   unsigned long       // dwVarName
                              412 ; 49   |#define LONG    signed long         // lVarName
                              413 ; 50   |#define BOOL    unsigned int        // bVarName
                              414 ; 51   |#define FRACT   _fract              // frVarName
                              415 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              416 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              417 ; 54   |#define FLOAT   float               // fVarName
                              418 ; 55   |#define DBL     double              // dVarName
                              419 ; 56   |#define ENUM    enum                // eVarName
                              420 ; 57   |#define CMX     _complex            // cmxVarName
                              421 ; 58   |typedef WORD UCS3;                   // 
                              422 ; 59   |
                              423 ; 60   |#define UINT16  unsigned short
                              424 ; 61   |#define UINT8   unsigned char   
                              425 ; 62   |#define UINT32  unsigned long
                              426 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              427 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              428 ; 65   |#define WCHAR   UINT16
                              429 ; 66   |
                              430 ; 67   |//UINT128 is 16 bytes or 6 words
                              431 ; 68   |typedef struct UINT128_3500 {   
                              432 ; 69   |    int val[6];     
                              433 ; 70   |} UINT128_3500;
                              434 ; 71   |
                              435 ; 72   |#define UINT128   UINT128_3500
                              436 ; 73   |
                              437 ; 74   |// Little endian word packed byte strings:   
                              438 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              439 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              440 ; 77   |// Little endian word packed byte strings:   
                              441 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              442 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              443 ; 80   |
                              444 ; 81   |// Declare Memory Spaces To Use When Coding
                              445 ; 82   |// A. Sector Buffers
                              446 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              447 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              448 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              449 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              450 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              451 ; 88   |// B. Media DDI Memory
                              452 ; 89   |#define MEDIA_DDI_MEM _Y
                              453 ; 90   |
                              454 ; 91   |
                              455 ; 92   |
                              456 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              457 ; 94   |// Examples of circular pointers:
                              458 ; 95   |//    INT CIRC cpiVarName
                              459 ; 96   |//    DWORD CIRC cpdwVarName
                              460 ; 97   |
                              461 ; 98   |#define RETCODE INT                 // rcVarName
                              462 ; 99   |
                              463 ; 100  |// generic bitfield structure
                              464 ; 101  |struct Bitfield {
                              465 ; 102  |    unsigned int B0  :1;
                              466 ; 103  |    unsigned int B1  :1;
                              467 ; 104  |    unsigned int B2  :1;
                              468 ; 105  |    unsigned int B3  :1;
                              469 ; 106  |    unsigned int B4  :1;
                              470 ; 107  |    unsigned int B5  :1;
                              471 ; 108  |    unsigned int B6  :1;
                              472 ; 109  |    unsigned int B7  :1;
                              473 ; 110  |    unsigned int B8  :1;
                              474 ; 111  |    unsigned int B9  :1;
                              475 ; 112  |    unsigned int B10 :1;
                              476 ; 113  |    unsigned int B11 :1;
                              477 ; 114  |    unsigned int B12 :1;
                              478 ; 115  |    unsigned int B13 :1;
                              479 ; 116  |    unsigned int B14 :1;
                              480 ; 117  |    unsigned int B15 :1;
                              481 ; 118  |    unsigned int B16 :1;
                              482 ; 119  |    unsigned int B17 :1;
                              483 ; 120  |    unsigned int B18 :1;
                              484 ; 121  |    unsigned int B19 :1;
                              485 ; 122  |    unsigned int B20 :1;
                              486 ; 123  |    unsigned int B21 :1;
                              487 ; 124  |    unsigned int B22 :1;
                              488 ; 125  |    unsigned int B23 :1;
                              489 ; 126  |};
                              490 ; 127  |
                              491 ; 128  |union BitInt {
                              492 ; 129  |        struct Bitfield B;
                              493 ; 130  |        int        I;
                              494 ; 131  |};
                              495 ; 132  |
                              496 ; 133  |#define MAX_MSG_LENGTH 10
                              497 ; 134  |struct CMessage
                              498 ; 135  |{
                              499 ; 136  |        unsigned int m_uLength;
                              500 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              501 ; 138  |};
                              502 ; 139  |
                              503 ; 140  |typedef struct {
                              504 ; 141  |    WORD m_wLength;
                              505 ; 142  |    WORD m_wMessage;
                              506 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              507 ; 144  |} Message;
                              508 ; 145  |
                              509 ; 146  |struct MessageQueueDescriptor
                              510 ; 147  |{
                              511 ; 148  |        int *m_pBase;
                              512 ; 149  |        int m_iModulo;
                              513 ; 150  |        int m_iSize;
                              514 ; 151  |        int *m_pHead;
                              515 ; 152  |        int *m_pTail;
                              516 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              517 ; 154  |
                              518 ; 155  |struct ModuleEntry
                              519 ; 156  |{
                              520 ; 157  |    int m_iSignaledEventMask;
                              521 ; 158  |    int m_iWaitEventMask;
                              522 ; 159  |    int m_iResourceOfCode;
                              523 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              524 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              525 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              526 ; 163  |    int m_uTimeOutHigh;
                              527 ; 164  |    int m_uTimeOutLow;
                              528 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              529 ; 166  |};
                              530 ; 167  |
                              531 ; 168  |union WaitMask{
                              532 ; 169  |    struct B{
                              533 ; 170  |        unsigned int m_bNone     :1;
                              534 ; 171  |        unsigned int m_bMessage  :1;
                              535 ; 172  |        unsigned int m_bTimer    :1;
                              536 ; 173  |        unsigned int m_bButton   :1;
                              537 ; 174  |    } B;
                              538 ; 175  |    int I;
                              539 ; 176  |} ;
                              540 ; 177  |
                              541 ; 178  |
                              542 ; 179  |struct Button {
                              543 ; 180  |        WORD wButtonEvent;
                              544 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              545 ; 182  |};
                              546 ; 183  |
                              547 ; 184  |struct Message {
                              548 ; 185  |        WORD wMsgLength;
                              549 ; 186  |        WORD wMsgCommand;
                              550 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              551 ; 188  |};
                              552 ; 189  |
                              553 ; 190  |union EventTypes {
                              554 ; 191  |        struct CMessage msg;
                              555 ; 192  |        struct Button Button ;
                              556 ; 193  |        struct Message Message;
                              557 ; 194  |};
                              558 ; 195  |
                              559 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              560 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              561 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              562 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              563 ; 200  |
                              564 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              565 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              566 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              567 ; 204  |
                              568 ; 205  |#if DEBUG
                              569 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              570 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              571 ; 208  |#else 
                              572 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              573 ; 210  |#define DebugBuildAssert(x)    
                              574 ; 211  |#endif
                              575 ; 212  |
                              576 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              577 ; 214  |//  #pragma asm
                              578 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              579 ; 216  |//  #pragma endasm
                              580 ; 217  |
                              581 ; 218  |
                              582 ; 219  |#ifdef COLOR_262K
                              583 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              584 ; 221  |#elif defined(COLOR_65K)
                              585 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              586 ; 223  |#else
                              587 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              588 ; 225  |#endif
                              589 ; 226  |    
                              590 ; 227  |#endif // #ifndef _TYPES_H
                              591 
                              593 
                              594 ; 5    |
                              595 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              596 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, int, int *);
                              597 ; 8    |
                              598 ; 9    |#if !defined(NULL)
                              599 ; 10   |#define NULL 0
                              600 ; 11   |#endif 
                              601 ; 12   |
                              602 ; 13   |#if !defined(FALSE)
                              603 ; 14   |#define FALSE 0
                              604 ; 15   |#endif
                              605 ; 16   |#if !defined(TRUE)
                              606 ; 17   |#define TRUE  !FALSE
                              607 ; 18   |#endif
                              608 ; 19   |
                              609 ; 20   |// The same memory location contains either a menu message or button event. 
                              610 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              611 ; 22   |
                              612 ; 23   |// CMessage is kept for backards compatibility.
                              613 ; 24   |// The union and 2 new structures are added to aid in readability.
                              614 ; 25   |
                              615 ; 26   |
                              616 ; 27   |#include "messages.h"
                              617 
                              619 
                              620 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              621 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              622 ; 3    |// Message defs
                              623 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              624 ; 5    |
                              625 ; 6    |#if (!defined(MSGEQU_INC))
                              626 ; 7    |#define MSGEQU_INC 1
                              627 ; 8    |
                              628 ; 9    |
                              629 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              630 ; 11   |
                              631 ; 12   |
                              632 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              633 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              634 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              635 ; 16   |#define MSG_TYPE_LCD 0x030000
                              636 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              637 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              638 ; 19   |#define MSG_TYPE_MENU 0x060000
                              639 ; 20   |#define MSG_TYPE_LED 0x070000
                              640 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              641 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              642 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              643 ; 24   |// Equalizer and other effects
                              644 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              645 ; 26   |#if (defined(USE_PLAYLIST3))
                              646 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              647 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              648 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              649 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              650 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              651 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              652 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              653 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              654 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              655 ; 36   |#if defined(USE_PLAYLIST5)
                              656 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              657 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              658 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              659 ; 40   |
                              660 ; 41   |// Message Structure Offsets
                              661 ; 42   |#define MSG_Length 0
                              662 ; 43   |#define MSG_ID 1
                              663 ; 44   |#define MSG_Argument1 2
                              664 ; 45   |#define MSG_Argument2 3
                              665 ; 46   |#define MSG_Argument3 4
                              666 ; 47   |#define MSG_Argument4 5
                              667 ; 48   |#define MSG_Argument5 6
                              668 ; 49   |#define MSG_Argument6 7
                              669 ; 50   |
                              670 ; 51   |
                              671 ; 52   |
                              672 ; 53   |// LCD Message IDs
                              673 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              674 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              675 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              676 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              677 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              678 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              679 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              680 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              681 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              682 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              683 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              684 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              685 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              686 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              687 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              688 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              689 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              690 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              691 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              692 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              693 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              694 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              695 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              696 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              697 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              698 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              699 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              700 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              701 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              702 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              703 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              704 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              705 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              706 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              707 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              708 ; 89   |//Param1 = left
                              709 ; 90   |//Param2 = top
                              710 ; 91   |//Param3 = right
                              711 ; 92   |//Param4 = bottom
                              712 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              713 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              714 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              715 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              716 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              717 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              718 ; 99   |
                              719 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              720 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              721 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              722 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              723 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              724 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              725 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              726 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              727 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              728 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              729 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              730 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              731 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              732 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              733 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              734 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              735 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              736 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              737 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              738 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              739 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              740 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              741 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              742 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              743 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              744 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              745 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              746 ; 127  |
                              747 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              748 ; 129  |
                              749 ; 130  |#if defined(CLCD_16BIT)
                              750 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              751 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              752 ; 133  |
                              753 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              754 ; 135  |#else 
                              755 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              756 ; 137  |#endif
                              757 ; 138  |
                              758 ; 139  |// If you change the LCD message ID's then you must
                              759 ; 140  |// also change the jump table in lcdapi.asm
                              760 ; 141  |
                              761 ; 142  |// Character LCD Message IDs
                              762 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              763 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              764 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              765 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              766 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              767 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              768 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              769 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              770 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              771 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              772 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              773 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              774 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              775 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              776 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              777 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              778 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              779 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              780 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              781 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              782 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              783 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              784 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              785 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              786 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              787 ; 168  |// also change the jump table in lcdapi.asm
                              788 ; 169  |
                              789 ; 170  |// Decoder Message IDs
                              790 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              791 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              792 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              793 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              794 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              795 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              796 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              797 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              798 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              799 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              800 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              801 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              802 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              803 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              804 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              805 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              806 ; 187  |// If you change the Decoder message ID's, then you must
                              807 ; 188  |// also change the jump table in decoder_overlay.asm
                              808 ; 189  |// and in dec_adpcm_overlay.asm.
                              809 ; 190  |
                              810 ; 191  |// Encoder Message IDs
                              811 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              812 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              813 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              814 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              815 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              816 ; 197  |// If you change the Encoder message ID's, then you must
                              817 ; 198  |// also change the jump table in all encoder overlay modules.
                              818 ; 199  |
                              819 ; 200  |// Parser Message IDs
                              820 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              821 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              822 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              823 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              824 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              825 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              826 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              827 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              828 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              829 ; 210  |// If you change the Parser message ID's, then you must
                              830 ; 211  |// also change the jump table in parser.asm
                              831 ; 212  |
                              832 ; 213  |// Button Message IDs
                              833 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              834 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              835 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              836 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              837 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              838 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              839 ; 220  |
                              840 ; 221  |// Mixer Message IDs
                              841 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              842 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              843 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              844 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              845 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              846 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              847 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              848 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              849 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              850 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              851 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              852 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              853 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              854 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              855 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              856 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              857 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              858 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              859 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              860 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              861 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              862 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              863 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              864 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              865 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              866 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              867 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              868 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              869 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              870 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              871 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              872 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              873 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              874 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              875 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              876 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              877 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              878 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              879 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              880 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              881 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              882 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              883 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              884 ; 265  |// If you change the mixer message ID's then you must
                              885 ; 266  |// also change the jump table in mixer.asm
                              886 ; 267  |#define MIXER_ON 0
                              887 ; 268  |#define MIXER_OFF 1
                              888 ; 269  |
                              889 ; 270  |
                              890 ; 271  |// System Message IDs
                              891 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              892 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              893 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              894 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              895 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              896 ; 277  |// If you change the system message ID's then you must
                              897 ; 278  |// also change the jump table in systemapi.asm
                              898 ; 279  |
                              899 ; 280  |// Menu IDs
                              900 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              901 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              902 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              903 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              904 ; 285  |//sub parameters for this message:
                              905 ; 286  |#define RECORDER_START 0
                              906 ; 287  |#define RECORDER_PAUSE 0x2000
                              907 ; 288  |#define RECORDER_RESUME 0x4000
                              908 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              909 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              910 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              911 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              912 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              913 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              914 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              915 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              916 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              917 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              918 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              919 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              920 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              921 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              922 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              923 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              924 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              925 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              926 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              927 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              928 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              929 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              930 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              931 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              932 ; 313  |
                              933 ; 314  |// Note that other versions of this file have different msg equates.
                              934 ; 315  |// If you change the system message ID's then you must
                              935 ; 316  |// also change the jump table in all menu *.asm
                              936 ; 317  |
                              937 ; 318  |// LED Message IDs
                              938 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              939 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              940 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              941 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              942 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              943 ; 324  |// If you change the LeD message ID's then you must
                              944 ; 325  |// also change the jump table in ledapi.asm
                              945 ; 326  |
                              946 ; 327  |#if (!defined(REMOVE_FM))
                              947 ; 328  |// FM Tuner Message IDs
                              948 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              949 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              950 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              951 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              952 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              953 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              954 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              955 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              956 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              957 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              958 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              959 ; 340  |//one parameter--the sensitivity in uV
                              960 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              961 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              962 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              963 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              964 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              965 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              966 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              967 ; 348  |#endif
                              968 ; 349  |
                              969 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              970 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              971 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              972 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              973 ; 354  |
                              974 ; 355  |
                              975 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              976 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              977 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              978 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              979 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              980 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              981 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              982 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              983 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              984 ; 365  |
                              985 ; 366  |#if (defined(USE_PLAYLIST3))
                              986 ; 367  |// Music Library
                              987 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              988 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              989 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              990 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              991 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              992 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              993 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              994 ; 375  |
                              995 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                              996 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                              997 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                              998 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                              999 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1000 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1001 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1002 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1003 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1004 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1005 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1006 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1007 ; 388  |
                             1008 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1009 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1010 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1011 ; 392  |
                             1012 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1013 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1014 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1015 ; 396  |
                             1016 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1017 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1018 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1019 ; 400  |
                             1020 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1021 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1022 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1023 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1024 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1025 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1026 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1027 ; 408  |
                             1028 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1029 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1030 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1031 ; 412  |
                             1032 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1033 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1034 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1035 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1036 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1037 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1038 ; 419  |
                             1039 ; 420  |#if defined(USE_PLAYLIST5)
                             1040 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1041 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1042 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1043 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1044 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1045 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1046 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1047 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1048 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1049 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1050 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1051 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1052 ; 433  |
                             1053 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1054 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1055 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1056 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1057 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1058 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1059 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1060 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1061 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1062 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1063 ; 444  |// Events
                             1064 ; 445  |// No event
                             1065 ; 446  |#define EVENT_NONE 0x000001   
                             1066 ; 447  |// A message has been posted
                             1067 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1068 ; 449  |// Run if wait time elapsed
                             1069 ; 450  |#define EVENT_TIMER 0x000004   
                             1070 ; 451  |// Run if a button event occured
                             1071 ; 452  |#define EVENT_BUTTON 0x000008   
                             1072 ; 453  |// Run if a background event occured
                             1073 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1074 ; 455  |// The executive should immediately repeat this module
                             1075 ; 456  |#define EVENT_REPEAT 0x000020   
                             1076 ; 457  |// Run the module's init routine
                             1077 ; 458  |#define EVENT_INIT 0x800000   
                             1078 ; 459  |
                             1079 ; 460  |#define EVENT_NONE_BITPOS 0
                             1080 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1081 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1082 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1083 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1084 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1085 ; 466  |#define EVENT_INIT_BITPOS 23
                             1086 ; 467  |
                             1087 ; 468  |// Parser Message Buffers
                             1088 ; 469  |#define ParserPlayBit 0
                             1089 ; 470  |#define ButtonPressBit 1
                             1090 ; 471  |#define ParserRwndBit 1
                             1091 ; 472  |#define ParserFfwdBit 2
                             1092 ; 473  |
                             1093 ; 474  |//NextSong Message Parameters
                             1094 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1095 ; 476  |#define NEXT_SONG 2             
                             1096 ; 477  |// ButtonPressBit1 cleared
                             1097 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1098 ; 479  |// ButtonPressBit1 set
                             1099 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1100 ; 481  |// NextSong + Ffwd
                             1101 ; 482  |#define NEXT_SONG_FFWD 4          
                             1102 ; 483  |
                             1103 ; 484  |//PrevSong Message Parameters
                             1104 ; 485  |// PrevSong + Stopped
                             1105 ; 486  |#define PREV_SONG 0          
                             1106 ; 487  |// PrevSong + Play
                             1107 ; 488  |#define PREV_SONG_PLAY 1          
                             1108 ; 489  |// PrevSong + Rwnd
                             1109 ; 490  |#define PREV_SONG_RWND 2          
                             1110 ; 491  |
                             1111 ; 492  |
                             1112 ; 493  |
                             1113 ; 494  |
                             1114 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1115 ; 496  |
                             1116 ; 497  |
                             1117 
                             1119 
                             1120 ; 28   |
                             1121 ; 29   |#endif 
                             1122 
                             1124 
                             1125 ; 7    |#include "messages.h"
                             1126 
                             1128 
                             1129 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1130 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1131 ; 3    |// Message defs
                             1132 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1133 ; 5    |
                             1134 ; 6    |#if (!defined(MSGEQU_INC))
                             1135 ; 7    |#define MSGEQU_INC 1
                             1136 ; 8    |
                             1137 ; 9    |
                             1138 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1139 ; 11   |
                             1140 ; 12   |
                             1141 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1142 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1143 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1144 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1145 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1146 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1147 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1148 ; 20   |#define MSG_TYPE_LED 0x070000
                             1149 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1150 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1151 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1152 ; 24   |// Equalizer and other effects
                             1153 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1154 ; 26   |#if (defined(USE_PLAYLIST3))
                             1155 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1156 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1157 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1158 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1159 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1160 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1161 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1162 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1163 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1164 ; 36   |#if defined(USE_PLAYLIST5)
                             1165 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1166 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1167 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1168 ; 40   |
                             1169 ; 41   |// Message Structure Offsets
                             1170 ; 42   |#define MSG_Length 0
                             1171 ; 43   |#define MSG_ID 1
                             1172 ; 44   |#define MSG_Argument1 2
                             1173 ; 45   |#define MSG_Argument2 3
                             1174 ; 46   |#define MSG_Argument3 4
                             1175 ; 47   |#define MSG_Argument4 5
                             1176 ; 48   |#define MSG_Argument5 6
                             1177 ; 49   |#define MSG_Argument6 7
                             1178 ; 50   |
                             1179 ; 51   |
                             1180 ; 52   |
                             1181 ; 53   |// LCD Message IDs
                             1182 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1183 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1184 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1185 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1186 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1187 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1188 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1189 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1190 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1191 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1192 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1193 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1194 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1195 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1196 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1197 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1198 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1199 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1200 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1201 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1202 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1203 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1204 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1205 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1206 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1207 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1208 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1209 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1210 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1211 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1212 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1213 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1214 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1215 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1216 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1217 ; 89   |//Param1 = left
                             1218 ; 90   |//Param2 = top
                             1219 ; 91   |//Param3 = right
                             1220 ; 92   |//Param4 = bottom
                             1221 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1222 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1223 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1224 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1225 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1226 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1227 ; 99   |
                             1228 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1229 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1230 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1231 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1232 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1233 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1234 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1235 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1236 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1237 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1238 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1239 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1240 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1241 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1242 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1243 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1244 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1245 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1246 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1247 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1248 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1249 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1250 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1251 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1252 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1253 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1254 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1255 ; 127  |
                             1256 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1257 ; 129  |
                             1258 ; 130  |#if defined(CLCD_16BIT)
                             1259 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1260 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1261 ; 133  |
                             1262 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1263 ; 135  |#else 
                             1264 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1265 ; 137  |#endif
                             1266 ; 138  |
                             1267 ; 139  |// If you change the LCD message ID's then you must
                             1268 ; 140  |// also change the jump table in lcdapi.asm
                             1269 ; 141  |
                             1270 ; 142  |// Character LCD Message IDs
                             1271 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1272 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1273 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1274 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1275 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1276 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1277 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1278 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1279 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1280 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1281 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1282 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1283 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1284 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1285 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1286 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1287 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1288 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1289 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1290 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1291 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1292 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1293 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1294 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1295 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1296 ; 168  |// also change the jump table in lcdapi.asm
                             1297 ; 169  |
                             1298 ; 170  |// Decoder Message IDs
                             1299 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1300 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1301 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1302 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1303 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1304 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1305 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1306 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1307 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1308 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1309 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1310 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1311 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1312 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1313 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1314 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1315 ; 187  |// If you change the Decoder message ID's, then you must
                             1316 ; 188  |// also change the jump table in decoder_overlay.asm
                             1317 ; 189  |// and in dec_adpcm_overlay.asm.
                             1318 ; 190  |
                             1319 ; 191  |// Encoder Message IDs
                             1320 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1321 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1322 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1323 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1324 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1325 ; 197  |// If you change the Encoder message ID's, then you must
                             1326 ; 198  |// also change the jump table in all encoder overlay modules.
                             1327 ; 199  |
                             1328 ; 200  |// Parser Message IDs
                             1329 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1330 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1331 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1332 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1333 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1334 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1335 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1336 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1337 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1338 ; 210  |// If you change the Parser message ID's, then you must
                             1339 ; 211  |// also change the jump table in parser.asm
                             1340 ; 212  |
                             1341 ; 213  |// Button Message IDs
                             1342 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1343 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1344 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1345 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1346 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1347 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1348 ; 220  |
                             1349 ; 221  |// Mixer Message IDs
                             1350 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1351 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1352 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1353 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1354 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1355 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1356 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1357 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1358 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1359 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1360 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1361 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1362 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1363 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1364 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1365 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1366 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1367 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1368 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1369 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1370 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1371 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1372 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1373 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1374 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1375 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1376 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1377 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1378 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1379 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1380 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1381 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1382 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1383 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1384 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1385 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1386 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1387 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1388 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1389 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1390 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1391 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1392 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1393 ; 265  |// If you change the mixer message ID's then you must
                             1394 ; 266  |// also change the jump table in mixer.asm
                             1395 ; 267  |#define MIXER_ON 0
                             1396 ; 268  |#define MIXER_OFF 1
                             1397 ; 269  |
                             1398 ; 270  |
                             1399 ; 271  |// System Message IDs
                             1400 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1401 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1402 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1403 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1404 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1405 ; 277  |// If you change the system message ID's then you must
                             1406 ; 278  |// also change the jump table in systemapi.asm
                             1407 ; 279  |
                             1408 ; 280  |// Menu IDs
                             1409 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1410 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1411 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1412 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1413 ; 285  |//sub parameters for this message:
                             1414 ; 286  |#define RECORDER_START 0
                             1415 ; 287  |#define RECORDER_PAUSE 0x2000
                             1416 ; 288  |#define RECORDER_RESUME 0x4000
                             1417 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1418 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1419 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1420 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1421 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1422 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1423 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1424 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1425 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1426 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1427 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1428 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1429 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1430 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1431 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1432 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1433 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1434 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1435 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1436 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1437 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1438 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1439 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1440 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1441 ; 313  |
                             1442 ; 314  |// Note that other versions of this file have different msg equates.
                             1443 ; 315  |// If you change the system message ID's then you must
                             1444 ; 316  |// also change the jump table in all menu *.asm
                             1445 ; 317  |
                             1446 ; 318  |// LED Message IDs
                             1447 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1448 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1449 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1450 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1451 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1452 ; 324  |// If you change the LeD message ID's then you must
                             1453 ; 325  |// also change the jump table in ledapi.asm
                             1454 ; 326  |
                             1455 ; 327  |#if (!defined(REMOVE_FM))
                             1456 ; 328  |// FM Tuner Message IDs
                             1457 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1458 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1459 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1460 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1461 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1462 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1463 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1464 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1465 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1466 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1467 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1468 ; 340  |//one parameter--the sensitivity in uV
                             1469 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1470 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1471 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1472 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1473 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1474 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1475 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1476 ; 348  |#endif
                             1477 ; 349  |
                             1478 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1479 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1480 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1481 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1482 ; 354  |
                             1483 ; 355  |
                             1484 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1485 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1486 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1487 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1488 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1489 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1490 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1491 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1492 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1493 ; 365  |
                             1494 ; 366  |#if (defined(USE_PLAYLIST3))
                             1495 ; 367  |// Music Library
                             1496 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1497 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1498 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1499 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1500 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1501 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1502 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1503 ; 375  |
                             1504 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1505 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1506 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1507 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1508 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1509 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1510 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1511 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1512 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1513 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1514 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1515 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1516 ; 388  |
                             1517 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1518 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1519 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1520 ; 392  |
                             1521 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1522 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1523 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1524 ; 396  |
                             1525 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1526 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1527 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1528 ; 400  |
                             1529 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1530 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1531 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1532 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1533 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1534 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1535 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1536 ; 408  |
                             1537 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1538 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1539 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1540 ; 412  |
                             1541 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1542 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1543 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1544 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1545 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1546 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1547 ; 419  |
                             1548 ; 420  |#if defined(USE_PLAYLIST5)
                             1549 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1550 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1551 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1552 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1553 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1554 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1555 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1556 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1557 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1558 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1559 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1560 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1561 ; 433  |
                             1562 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1563 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1564 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1565 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1566 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1567 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1568 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1569 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1570 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1571 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1572 ; 444  |// Events
                             1573 ; 445  |// No event
                             1574 ; 446  |#define EVENT_NONE 0x000001   
                             1575 ; 447  |// A message has been posted
                             1576 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1577 ; 449  |// Run if wait time elapsed
                             1578 ; 450  |#define EVENT_TIMER 0x000004   
                             1579 ; 451  |// Run if a button event occured
                             1580 ; 452  |#define EVENT_BUTTON 0x000008   
                             1581 ; 453  |// Run if a background event occured
                             1582 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1583 ; 455  |// The executive should immediately repeat this module
                             1584 ; 456  |#define EVENT_REPEAT 0x000020   
                             1585 ; 457  |// Run the module's init routine
                             1586 ; 458  |#define EVENT_INIT 0x800000   
                             1587 ; 459  |
                             1588 ; 460  |#define EVENT_NONE_BITPOS 0
                             1589 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1590 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1591 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1592 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1593 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1594 ; 466  |#define EVENT_INIT_BITPOS 23
                             1595 ; 467  |
                             1596 ; 468  |// Parser Message Buffers
                             1597 ; 469  |#define ParserPlayBit 0
                             1598 ; 470  |#define ButtonPressBit 1
                             1599 ; 471  |#define ParserRwndBit 1
                             1600 ; 472  |#define ParserFfwdBit 2
                             1601 ; 473  |
                             1602 ; 474  |//NextSong Message Parameters
                             1603 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1604 ; 476  |#define NEXT_SONG 2             
                             1605 ; 477  |// ButtonPressBit1 cleared
                             1606 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1607 ; 479  |// ButtonPressBit1 set
                             1608 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1609 ; 481  |// NextSong + Ffwd
                             1610 ; 482  |#define NEXT_SONG_FFWD 4          
                             1611 ; 483  |
                             1612 ; 484  |//PrevSong Message Parameters
                             1613 ; 485  |// PrevSong + Stopped
                             1614 ; 486  |#define PREV_SONG 0          
                             1615 ; 487  |// PrevSong + Play
                             1616 ; 488  |#define PREV_SONG_PLAY 1          
                             1617 ; 489  |// PrevSong + Rwnd
                             1618 ; 490  |#define PREV_SONG_RWND 2          
                             1619 ; 491  |
                             1620 ; 492  |
                             1621 ; 493  |
                             1622 ; 494  |
                             1623 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1624 ; 496  |
                             1625 ; 497  |
                             1626 
                             1628 
                             1629 ; 8    |#include "resource.h"
                             1630 
                             1632 
                             1633 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1634 ; 2    |//  Do not edit it directly.
                             1635 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1636 ; 4    |
                             1637 ; 5    |
                             1638 ; 6    |
                             1639 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1640 ; 8    |//  Do not edit it directly.
                             1641 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1642 ; 10   |
                             1643 ; 11   |
                             1644 ; 12   |
                             1645 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1646 ; 14   |//  Do not edit it directly.
                             1647 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1648 ; 16   |
                             1649 ; 17   |
                             1650 ; 18   |
                             1651 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1652 ; 20   |//  Do not edit it directly.
                             1653 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1654 ; 22   |
                             1655 ; 23   |
                             1656 ; 24   |
                             1657 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1658 ; 26   |//  Do not edit it directly.
                             1659 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1660 ; 28   |
                             1661 ; 29   |
                             1662 ; 30   |
                             1663 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1664 ; 32   |//  Do not edit it directly.
                             1665 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1666 ; 34   |
                             1667 ; 35   |
                             1668 ; 36   |
                             1669 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1670 ; 38   |//  Do not edit it directly.
                             1671 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1672 ; 40   |
                             1673 ; 41   |
                             1674 ; 42   |
                             1675 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1676 ; 44   |//  Do not edit it directly.
                             1677 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             1678 ; 46   |
                             1679 ; 47   |
                             1680 ; 48   |
                             1681 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1682 ; 50   |//  Do not edit it directly.
                             1683 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1684 ; 52   |
                             1685 ; 53   |
                             1686 ; 54   |
                             1687 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1688 ; 56   |//  Do not edit it directly.
                             1689 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1690 ; 58   |
                             1691 ; 59   |
                             1692 ; 60   |
                             1693 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1694 ; 62   |//  Do not edit it directly.
                             1695 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1696 ; 64   |
                             1697 ; 65   |
                             1698 ; 66   |
                             1699 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1700 ; 68   |//  Do not edit it directly.
                             1701 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1702 ; 70   |
                             1703 ; 71   |
                             1704 ; 72   |
                             1705 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1706 ; 74   |//  Do not edit it directly.
                             1707 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1708 ; 76   |
                             1709 ; 77   |
                             1710 ; 78   |
                             1711 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1712 ; 80   |//  Do not edit it directly.
                             1713 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1714 ; 82   |
                             1715 ; 83   |
                             1716 ; 84   |
                             1717 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1718 ; 86   |//  Do not edit it directly.
                             1719 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1720 ; 88   |
                             1721 ; 89   |
                             1722 ; 90   |
                             1723 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1724 ; 92   |//  Do not edit it directly.
                             1725 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1726 ; 94   |
                             1727 ; 95   |
                             1728 ; 96   |
                             1729 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1730 ; 98   |//  Do not edit it directly.
                             1731 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1732 ; 100  |
                             1733 ; 101  |
                             1734 ; 102  |
                             1735 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1736 ; 104  |//  Do not edit it directly.
                             1737 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1738 ; 106  |
                             1739 ; 107  |
                             1740 ; 108  |
                             1741 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1742 ; 110  |//  Do not edit it directly.
                             1743 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1744 ; 112  |
                             1745 ; 113  |
                             1746 ; 114  |
                             1747 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1748 ; 116  |//  Do not edit it directly.
                             1749 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1750 ; 118  |
                             1751 ; 119  |
                             1752 ; 120  |
                             1753 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1754 ; 122  |//  Do not edit it directly.
                             1755 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1756 ; 124  |
                             1757 ; 125  |
                             1758 ; 126  |
                             1759 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1760 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1761 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1762 ; 130  |// LCD example resource listing
                             1763 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1764 ; 132  |
                             1765 ; 133  |#if (!defined(resources))
                             1766 ; 134  |#define resources 1
                             1767 ; 135  |
                             1768 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1769 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1770 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1771 ; 139  |
                             1772 ; 140  |#define VERSION_MAJOR 3
                             1773 ; 141  |#define VERSION_MIDDLE 200
                             1774 ; 142  |#define VERSION_MINOR 910
                             1775 ; 143  |
                             1776 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1777 ; 145  |#define NUMBER_OF_PRESETS 10
                             1778 ; 146  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1779 ; 147  |
                             1780 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1781 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1782 ; 150  |//  the resource index cache if it was added.
                             1783 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1784 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1785 ; 153  |
                             1786 ; 154  |//$FILENAME searchdirectory.src
                             1787 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1788 ; 156  |//$FILENAME shortdirmatch.src
                             1789 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1790 ; 158  |//$FILENAME fopen.src
                             1791 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1792 ; 160  |//$FILENAME musicmenu.src
                             1793 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1794 ; 162  |//$FILENAME changepath.src
                             1795 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1796 ; 164  |//$FILENAME _openandverifyslot.src
                             1797 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1798 ; 166  |//$FILENAME _loadslot.src
                             1799 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1800 ; 168  |//$FILENAME getname.src
                             1801 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             1802 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1803 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1804 ; 172  |//$FILENAME sethandleforsearch.src
                             1805 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1806 ; 174  |//$FILENAME wmaWrap.src
                             1807 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1808 ; 176  |//$FILENAME extractfilename.src
                             1809 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1810 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1811 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1812 ; 180  |//$FILENAME SoftTimerMod.src
                             1813 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1814 ; 182  |//$FILENAME GetShortfilename.src
                             1815 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1816 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1817 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1818 ; 186  |//$FILENAME playerstatemachine.src
                             1819 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1820 ; 188  |//$FILENAME SysMod.src
                             1821 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1822 ; 190  |//$FILENAME drm_b64_decodew.src
                             1823 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1824 ; 192  |//$FILENAME discardtrailigperiods.src
                             1825 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1826 ; 194  |//$FILENAME uppercase.src
                             1827 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1828 ; 196  |//$FILENAME strlength.src
                             1829 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1830 ; 198  |//$FILENAME ConverToShortname.src
                             1831 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1832 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1833 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1834 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1835 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1836 ; 204  |//$FILENAME drm_sst_closekey.src
                             1837 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1838 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1839 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1840 ; 208  |//$FILENAME freehandle.src
                             1841 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1842 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1843 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1844 ; 212  |//$FILENAME _parselicenseattributes.src
                             1845 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1846 ; 214  |//$FILENAME variablesecstategetorset.src
                             1847 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1848 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1849 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1850 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1851 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1852 ; 220  |//$FILENAME display.src
                             1853 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1854 ; 222  |//$FILENAME DisplayModule.src
                             1855 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1856 ; 224  |//$FILENAME extractpath.src
                             1857 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1858 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1859 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1860 ; 228  |//$FILENAME _getprivatekey.src
                             1861 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1862 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1863 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             1864 ; 232  |//$FILENAME drm_hds_openslot.src
                             1865 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1866 ; 234  |//$FILENAME fclose.src
                             1867 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1868 ; 236  |//$FILENAME drm_cphr_init.src
                             1869 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1870 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1871 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1872 ; 240  |//$FILENAME drm_mgr_bind.src
                             1873 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1874 ; 242  |//$FILENAME _decryptcontentkey.src
                             1875 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1876 ; 244  |//$FILENAME drm_mac_inv32.src
                             1877 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1878 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1879 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1880 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1881 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1882 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1883 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1884 ; 252  |//$FILENAME effectsmodules.src
                             1885 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1886 ; 254  |//$FILENAME janusx.src
                             1887 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1888 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1889 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1890 ; 258  |//$FILENAME eval.src
                             1891 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1892 ; 260  |//$FILENAME _verifyslothash.src
                             1893 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1894 ; 262  |//$FILENAME januscommon.src
                             1895 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1896 ; 264  |//$FILENAME changecase.src
                             1897 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1898 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1899 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1900 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1901 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1902 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1903 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1904 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1905 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1906 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1907 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1908 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1909 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1910 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1911 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1912 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1913 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1914 ; 282  |//$FILENAME oem_writefile.src
                             1915 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1916 ; 284  |//$FILENAME drm_sst_getdata.src
                             1917 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1918 ; 286  |//$FILENAME updatehandlemode.src
                             1919 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1920 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1921 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1922 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             1923 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1924 ; 292  |//$FILENAME doplay_p.src
                             1925 ; 293  |#define RSRC_DOPLAY_P 70    
                             1926 ; 294  |//$FILENAME fatwritep.src
                             1927 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1928 ; 296  |//$FILENAME findfirst.src
                             1929 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1930 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1931 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             1932 ; 300  |//$FILENAME changetorootdirectory.src
                             1933 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1934 ; 302  |//$FILENAME _findkeypair.src
                             1935 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1936 ; 304  |//$FILENAME variablemachinegetorset.src
                             1937 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1938 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1939 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1940 ; 308  |//$FILENAME getlspubkey.src
                             1941 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1942 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1943 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1944 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1945 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1946 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1947 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1948 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1949 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1950 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1951 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1952 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1953 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1954 ; 322  |//$FILENAME aes_enc.src
                             1955 ; 323  |#define RSRC_AES_ENC 85    
                             1956 ; 324  |//$FILENAME getprivkey.src
                             1957 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1958 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1959 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1960 ; 328  |//$FILENAME playlist_codebank.src
                             1961 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1962 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1963 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1964 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1965 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1966 ; 334  |//$FILENAME _getdevicecert.src
                             1967 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1968 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1969 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1970 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1971 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1972 ; 340  |//$FILENAME _basicheaderchecks.src
                             1973 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1974 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1975 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1976 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1977 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1978 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1979 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1980 ; 348  |//$FILENAME drm_lst_open.src
                             1981 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1982 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1983 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1984 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             1985 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1986 ; 354  |//$FILENAME oem_openfile.src
                             1987 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             1988 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1989 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1990 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1991 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1992 ; 360  |//$FILENAME _applydiffstostore.src
                             1993 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             1994 ; 362  |//$FILENAME drm_sst_setdata.src
                             1995 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             1996 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             1997 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             1998 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             1999 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2000 ; 368  |//$FILENAME playerlib_extra.src
                             2001 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2002 ; 370  |//$FILENAME wmaCommon.src
                             2003 ; 371  |#define RSRC_WMA_COMMON 109    
                             2004 ; 372  |//$FILENAME wmainit.src
                             2005 ; 373  |#define RSRC_WMA_INIT 110    
                             2006 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2007 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2008 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2009 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2010 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2011 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2012 ; 380  |//$FILENAME drm_hds_closestore.src
                             2013 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2014 ; 382  |//$FILENAME _hdsloadsrn.src
                             2015 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2016 ; 384  |//$FILENAME _loadproritizedlist.src
                             2017 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2018 ; 386  |//$FILENAME drm_lst_initenum.src
                             2019 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2020 ; 388  |//$FILENAME _loadattributesintocache.src
                             2021 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2022 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2023 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2024 ; 392  |
                             2025 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2026 ; 394  |//  Menu Modules (codebanks)
                             2027 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2028 ; 396  |//$FILENAME mainmenu.src
                             2029 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2030 ; 398  |//$FILENAME displaylists.src
                             2031 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2032 ; 400  |
                             2033 ; 401  |//$FILENAME voicemenu.src
                             2034 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2035 ; 403  |//$FILENAME fmtunermenu.src
                             2036 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2037 ; 405  |//$FILENAME recorderstatemachine.src
                             2038 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2039 ; 407  |
                             2040 ; 408  |//$FILENAME eqmenu.src
                             2041 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2042 ; 410  |//$FILENAME playmodemenu.src
                             2043 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2044 ; 412  |//$FILENAME contrastmenu.src
                             2045 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2046 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2047 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2048 ; 416  |//$FILENAME timedatemenu.src
                             2049 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2050 ; 418  |//$FILENAME settimemenu.src
                             2051 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2052 ; 420  |//$FILENAME setdatemenu.src
                             2053 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2054 ; 422  |//$FILENAME settingsmenu.src
                             2055 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2056 ; 424  |//$FILENAME string_system_menu.src
                             2057 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2058 ; 426  |//$FILENAME deletemenu.src
                             2059 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2060 ; 428  |//$FILENAME aboutmenu.src
                             2061 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2062 ; 430  |
                             2063 ; 431  |//$FILENAME spectrogram.src
                             2064 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2065 ; 433  |
                             2066 ; 434  |//$FILENAME motionvideomenu.src
                             2067 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2068 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2069 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2070 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2071 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2072 ; 440  |//$FILENAME jpegmanualmenu.src
                             2073 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2074 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2075 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2076 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2077 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2078 ; 446  |//$FILENAME albumartmenu.src
                             2079 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2080 ; 448  |//$FILENAME jpegfileutilextra.src
                             2081 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2082 ; 450  |
                             2083 ; 451  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2084 ; 452  |// General Modules
                             2085 ; 453  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2086 ; 454  |//$FILENAME MixMod.src
                             2087 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2088 ; 456  |//$FILENAME TunerModule.src
                             2089 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2090 ; 458  |//$FILENAME geqoverlay.src
                             2091 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2092 ; 460  |
                             2093 ; 461  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2094 ; 462  |// Decoders/Encoders
                             2095 ; 463  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2096 ; 464  |//$FILENAME DecMod.src
                             2097 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2098 ; 466  |//$FILENAME mp3p.src
                             2099 ; 467  |#define RSRC_MP3P_CODE 149    
                             2100 ; 468  |//$FILENAME mp3x.src
                             2101 ; 469  |#define RSRC_MP3X_CODE 150    
                             2102 ; 470  |//$FILENAME mp3y.src
                             2103 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2104 ; 472  |//$FILENAME janusp.src
                             2105 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2106 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2107 ; 475  |
                             2108 ; 476  |//$FILENAME decadpcmimamod.src
                             2109 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2110 ; 478  |//$FILENAME dec_adpcmp.src
                             2111 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2112 ; 480  |//$FILENAME dec_adpcmx.src
                             2113 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2114 ; 482  |//$FILENAME dec_adpcmy.src
                             2115 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2116 ; 484  |
                             2117 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2118 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2119 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2120 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2121 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2122 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2123 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2124 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2125 ; 493  |
                             2126 ; 494  |//$FILENAME encadpcmimamod.src
                             2127 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2128 ; 496  |//$FILENAME enc_adpcmp.src
                             2129 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2130 ; 498  |//$FILENAME enc_adpcmx.src
                             2131 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2132 ; 500  |//$FILENAME enc_adpcmy.src
                             2133 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2134 ; 502  |
                             2135 ; 503  |//$FILENAME jpeg_p.src
                             2136 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2137 ; 505  |//$FILENAME jpeg_x.src
                             2138 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2139 ; 507  |//$FILENAME jpeg_y.src
                             2140 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2141 ; 509  |//$FILENAME jpeg2_y.src
                             2142 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2143 ; 511  |//$FILENAME bmp2_y.src
                             2144 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2145 ; 513  |//$FILENAME bmp_p.src
                             2146 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2147 ; 515  |
                             2148 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2149 ; 517  |//$FILENAME smvjpeg_x.src
                             2150 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2151 ; 519  |//$FILENAME smvjpeg_y.src
                             2152 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2153 ; 521  |
                             2154 ; 522  |
                             2155 ; 523  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2156 ; 524  |// System Settings
                             2157 ; 525  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2158 ; 526  |//$FILENAME settings.src
                             2159 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2160 ; 528  |
                             2161 ; 529  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2162 ; 530  |// Media Device Drivers
                             2163 ; 531  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2164 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2165 ; 533  |//$FILENAME null.src
                             2166 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2167 ; 535  |//$FILENAME null.src
                             2168 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2169 ; 537  |
                             2170 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2171 ; 539  |//  PlayState resources
                             2172 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2173 ; 541  |//$FILENAME play_icon_with_border.src
                             2174 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2175 ; 543  |//$FILENAME pause_icon_with_border.src
                             2176 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2177 ; 545  |//$FILENAME stop_icon_with_border.src
                             2178 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2179 ; 547  |//$FILENAME record_icon_with_border.src
                             2180 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2181 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2182 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2183 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2184 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2185 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2186 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2187 ; 555  |
                             2188 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2189 ; 557  |//  PlayMode resources
                             2190 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2191 ; 559  |//$FILENAME repeatall_icon.src
                             2192 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2193 ; 561  |//$FILENAME repeatsong_icon.src
                             2194 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2195 ; 563  |//$FILENAME shuffle_icon.src
                             2196 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2197 ; 565  |//$FILENAME random_icon.src
                             2198 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2199 ; 567  |//$FILENAME repeatallclear_icon.src
                             2200 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2201 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2202 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2203 ; 571  |//$FILENAME shuffleclear_icon.src
                             2204 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2205 ; 573  |
                             2206 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2207 ; 575  |//  Battery Status
                             2208 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2209 ; 577  |//$FILENAME battery_00.src
                             2210 ; 578  |#define RSRC_BATTERY_00 190    
                             2211 ; 579  |//$FILENAME battery_01.src
                             2212 ; 580  |#define RSRC_BATTERY_01 191    
                             2213 ; 581  |//$FILENAME battery_02.src
                             2214 ; 582  |#define RSRC_BATTERY_02 192    
                             2215 ; 583  |//$FILENAME battery_03.src
                             2216 ; 584  |#define RSRC_BATTERY_03 193    
                             2217 ; 585  |//$FILENAME battery_04.src
                             2218 ; 586  |#define RSRC_BATTERY_04 194    
                             2219 ; 587  |//$FILENAME battery_05.src
                             2220 ; 588  |#define RSRC_BATTERY_05 195    
                             2221 ; 589  |//$FILENAME battery_06.src
                             2222 ; 590  |#define RSRC_BATTERY_06 196    
                             2223 ; 591  |//$FILENAME battery_07.src
                             2224 ; 592  |#define RSRC_BATTERY_07 197    
                             2225 ; 593  |//$FILENAME battery_08.src
                             2226 ; 594  |#define RSRC_BATTERY_08 198    
                             2227 ; 595  |//$FILENAME battery_09.src
                             2228 ; 596  |#define RSRC_BATTERY_09 199    
                             2229 ; 597  |//$FILENAME battery_10.src
                             2230 ; 598  |#define RSRC_BATTERY_10 200    
                             2231 ; 599  |
                             2232 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2233 ; 601  |//  System Icons
                             2234 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2235 ; 603  |//$FILENAME disk_small.src
                             2236 ; 604  |#define RSRC_DISK_ICON 201    
                             2237 ; 605  |//$FILENAME lock_small.src
                             2238 ; 606  |#define RSRC_LOCK_ICON 202    
                             2239 ; 607  |//$FILENAME icon_music_mode.src
                             2240 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2241 ; 609  |//$FILENAME icon_voice_mode.src
                             2242 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2243 ; 611  |
                             2244 ; 612  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2245 ; 613  |// Volume Bitmaps
                             2246 ; 614  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2247 ; 615  |//$FILENAME icon_vol_00.src
                             2248 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2249 ; 617  |//$FILENAME icon_vol_01.src
                             2250 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2251 ; 619  |//$FILENAME icon_vol_02.src
                             2252 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2253 ; 621  |//$FILENAME icon_vol_03.src
                             2254 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2255 ; 623  |//$FILENAME icon_vol_04.src
                             2256 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2257 ; 625  |//$FILENAME icon_vol_05.src
                             2258 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2259 ; 627  |//$FILENAME icon_vol_06.src
                             2260 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2261 ; 629  |//$FILENAME icon_vol_07.src
                             2262 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2263 ; 631  |//$FILENAME icon_vol_08.src
                             2264 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2265 ; 633  |//$FILENAME icon_vol_09.src
                             2266 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2267 ; 635  |//$FILENAME icon_vol_10.src
                             2268 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2269 ; 637  |//$FILENAME icon_vol_11.src
                             2270 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2271 ; 639  |//$FILENAME icon_vol_12.src
                             2272 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2273 ; 641  |//$FILENAME icon_vol_13.src
                             2274 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2275 ; 643  |//$FILENAME icon_vol_14.src
                             2276 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2277 ; 645  |//$FILENAME icon_vol_15.src
                             2278 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2279 ; 647  |//$FILENAME icon_vol_16.src
                             2280 ; 648  |#define RSRC_ICON_VOL_16 221    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2281 ; 649  |//$FILENAME icon_vol_17.src
                             2282 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2283 ; 651  |//$FILENAME icon_vol_18.src
                             2284 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2285 ; 653  |//$FILENAME icon_vol_19.src
                             2286 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2287 ; 655  |//$FILENAME icon_vol_20.src
                             2288 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2289 ; 657  |//$FILENAME icon_vol_21.src
                             2290 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2291 ; 659  |//$FILENAME icon_vol_22.src
                             2292 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2293 ; 661  |//$FILENAME icon_vol_23.src
                             2294 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2295 ; 663  |//$FILENAME icon_vol_24.src
                             2296 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2297 ; 665  |//$FILENAME icon_vol_25.src
                             2298 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2299 ; 667  |//$FILENAME icon_vol_26.src
                             2300 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2301 ; 669  |//$FILENAME icon_vol_27.src
                             2302 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2303 ; 671  |//$FILENAME icon_vol_28.src
                             2304 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2305 ; 673  |//$FILENAME icon_vol_29.src
                             2306 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2307 ; 675  |//$FILENAME icon_vol_30.src
                             2308 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2309 ; 677  |//$FILENAME icon_vol_31.src
                             2310 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2311 ; 679  |
                             2312 ; 680  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2313 ; 681  |// Splash Screen Stuff
                             2314 ; 682  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2315 ; 683  |//$FILENAME st_bw1.src
                             2316 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2317 ; 685  |//$FILENAME siglogo1.src
                             2318 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2319 ; 687  |//$FILENAME siglogo2.src
                             2320 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2321 ; 689  |//$FILENAME siglogo3.src
                             2322 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2323 ; 691  |//$FILENAME siglogo4.src
                             2324 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2325 ; 693  |//$FILENAME siglogo5.src
                             2326 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2327 ; 695  |//$FILENAME siglogo6.src
                             2328 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2329 ; 697  |//$FILENAME siglogo7.src
                             2330 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2331 ; 699  |//$FILENAME siglogo8.src
                             2332 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2333 ; 701  |//$FILENAME siglogo9.src
                             2334 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2335 ; 703  |//$FILENAME siglogo10.src
                             2336 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2337 ; 705  |//$FILENAME siglogo11.src
                             2338 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2339 ; 707  |//$FILENAME siglogo12.src
                             2340 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2341 ; 709  |//$FILENAME siglogo13.src
                             2342 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2343 ; 711  |//$FILENAME siglogo.src
                             2344 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2345 ; 713  |
                             2346 ; 714  |//$FILENAME locked.src
                             2347 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             2348 ; 716  |
                             2349 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2350 ; 718  |//  Shutdown
                             2351 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2352 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2353 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2354 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2355 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2356 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2357 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2358 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2359 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2360 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2361 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2362 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2363 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2364 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2365 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2366 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2367 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2368 ; 736  |
                             2369 ; 737  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2370 ; 738  |// EQ
                             2371 ; 739  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2372 ; 740  |//$FILENAME eq_clear_icon.src
                             2373 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2374 ; 742  |//$FILENAME rock_icon.src
                             2375 ; 743  |#define RSRC_ROCK_ICON 262    
                             2376 ; 744  |//$FILENAME jazz_icon.src
                             2377 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2378 ; 746  |//$FILENAME classic_icon.src
                             2379 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2380 ; 748  |//$FILENAME pop_icon.src
                             2381 ; 749  |#define RSRC_POP_ICON 265    
                             2382 ; 750  |//$FILENAME custom_icon.src
                             2383 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2384 ; 752  |
                             2385 ; 753  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2386 ; 754  |// AB
                             2387 ; 755  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2388 ; 756  |//$FILENAME ab_mark_a.src
                             2389 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2390 ; 758  |//$FILENAME ab_mark_b.src
                             2391 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2392 ; 760  |
                             2393 ; 761  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2394 ; 762  |// Menu Display Resources
                             2395 ; 763  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2396 ; 764  |//$FILENAME string_music_menu.src
                             2397 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2398 ; 766  |//$FILENAME string_mvideo_menu.src
                             2399 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2400 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2401 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2402 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2403 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             2404 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2405 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2406 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2407 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2408 ; 776  |//$FILENAME string_voice_menu.src
                             2409 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2410 ; 778  |//$FILENAME string_audible_menu.src
                             2411 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2412 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2413 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2414 ; 782  |//$FILENAME string_settings_menu.src
                             2415 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2416 ; 784  |//$FILENAME string_eq_menu.src
                             2417 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2418 ; 786  |//$FILENAME string_playmode_menu.src
                             2419 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2420 ; 788  |//$FILENAME string_contrast_menu.src
                             2421 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2422 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2423 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2424 ; 792  |//$FILENAME string_time_date_menu.src
                             2425 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2426 ; 794  |//$FILENAME string_set_time_menu.src
                             2427 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2428 ; 796  |//$FILENAME string_set_date_menu.src
                             2429 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2430 ; 798  |//$FILENAME string_exit_menu.src
                             2431 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2432 ; 800  |//$FILENAME string_rock_menu.src
                             2433 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2434 ; 802  |//$FILENAME string_pop_menu.src
                             2435 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2436 ; 804  |//$FILENAME string_classic_menu.src
                             2437 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2438 ; 806  |//$FILENAME string_normal_menu.src
                             2439 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2440 ; 808  |//$FILENAME string_jazz_menu.src
                             2441 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2442 ; 810  |//$FILENAME string_repeat1_menu.src
                             2443 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2444 ; 812  |//$FILENAME string_repeatall_menu.src
                             2445 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2446 ; 814  |//$FILENAME string_shuffle_menu.src
                             2447 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2448 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2449 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2450 ; 818  |//$FILENAME string_disable_menu.src
                             2451 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2452 ; 820  |//$FILENAME string_1min_menu.src
                             2453 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2454 ; 822  |//$FILENAME string_2min_menu.src
                             2455 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2456 ; 824  |//$FILENAME string_5min_menu.src
                             2457 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2458 ; 826  |//$FILENAME string_10min_menu.src
                             2459 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2460 ; 828  |//$FILENAME string_system_menu.src
                             2461 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2462 ; 830  |//$FILENAME string_about_menu.src
                             2463 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2464 ; 832  |//$FILENAME string_delete_menu.src
                             2465 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             2466 ; 834  |//$FILENAME string_record_menu.src
                             2467 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2468 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2469 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2470 ; 838  |
                             2471 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2472 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2473 ; 841  |
                             2474 ; 842  |//$FILENAME string_mb.src
                             2475 ; 843  |#define RSRC_STRING_MB 307    
                             2476 ; 844  |
                             2477 ; 845  |//$FILENAME internal_media.src
                             2478 ; 846  |#define RSRC_INT_MEDIA 308    
                             2479 ; 847  |//$FILENAME external_media.src
                             2480 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2481 ; 849  |
                             2482 ; 850  |//$FILENAME about_title.src
                             2483 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2484 ; 852  |//$FILENAME player_name.src
                             2485 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2486 ; 854  |
                             2487 ; 855  |//$FILENAME settings_title.src
                             2488 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2489 ; 857  |//$FILENAME jpeg_display_title.src
                             2490 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2491 ; 859  |//$FILENAME erase_title.src
                             2492 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2493 ; 861  |
                             2494 ; 862  |//$FILENAME del_warning_no.src
                             2495 ; 863  |#define RSRC_DELETE_NO 315    
                             2496 ; 864  |//$FILENAME del_warning_yes.src
                             2497 ; 865  |#define RSRC_DELETE_YES 316    
                             2498 ; 866  |//$FILENAME del_warning_line1.src
                             2499 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2500 ; 868  |//$FILENAME del_warning_line2.src
                             2501 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2502 ; 870  |//$FILENAME lowbattery.src
                             2503 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2504 ; 872  |//$FILENAME vbr.src
                             2505 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2506 ; 874  |
                             2507 ; 875  |//$FILENAME string_song.src
                             2508 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2509 ; 877  |//$FILENAME string_voice.src
                             2510 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2511 ; 879  |
                             2512 ; 880  |//$FILENAME time_date_title.src
                             2513 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2514 ; 882  |//$FILENAME set_time_title.src
                             2515 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2516 ; 884  |//$FILENAME set_date_title.src
                             2517 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2518 ; 886  |//$FILENAME string_searching.src
                             2519 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2520 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2521 ; 889  |//  Save Changes
                             2522 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2523 ; 891  |//$FILENAME save_changes_yes.src
                             2524 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2525 ; 893  |//$FILENAME save_changes_no.src
                             2526 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2527 ; 895  |//$FILENAME save_changes_cancel.src
                             2528 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2529 ; 897  |//$FILENAME save_changes_clear.src
                             2530 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2531 ; 899  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2532 ; 900  |//  Contrast
                             2533 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2534 ; 902  |//$FILENAME contrast_title.src
                             2535 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2536 ; 904  |//$FILENAME contrast_frame.src
                             2537 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2538 ; 906  |//$FILENAME contrast_level0.src
                             2539 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2540 ; 908  |//$FILENAME contrast_level1.src
                             2541 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2542 ; 910  |//$FILENAME contrast_level2.src
                             2543 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2544 ; 912  |//$FILENAME contrast_level3.src
                             2545 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2546 ; 914  |//$FILENAME contrast_level4.src
                             2547 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2548 ; 916  |//$FILENAME contrast_level5.src
                             2549 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2550 ; 918  |//$FILENAME contrast_level6.src
                             2551 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2552 ; 920  |//$FILENAME contrast_level7.src
                             2553 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2554 ; 922  |//$FILENAME contrast_level8.src
                             2555 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2556 ; 924  |//$FILENAME contrast_level9.src
                             2557 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2558 ; 926  |//$FILENAME contrast_level10.src
                             2559 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2560 ; 928  |
                             2561 ; 929  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2562 ; 930  |// Funclets
                             2563 ; 931  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2564 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2565 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2566 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2567 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2568 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2569 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2570 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2571 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2572 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2573 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2574 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2575 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2576 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2577 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2578 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2579 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2580 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2581 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2582 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2583 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2584 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2585 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2586 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2587 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             2588 ; 956  |//$FILENAME Funclet_StartProject.src
                             2589 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2590 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2591 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2592 ; 960  |//$FILENAME null.src
                             2593 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2594 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2595 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2596 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2597 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2598 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2599 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2600 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2601 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2602 ; 970  |//$FILENAME null.src
                             2603 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2604 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2605 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2606 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2607 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2608 ; 976  |//$FILENAME null.src
                             2609 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2610 ; 978  |//$FILENAME null.src
                             2611 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2612 ; 980  |//$FILENAME null.src
                             2613 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2614 ; 982  |//$FILENAME null.src
                             2615 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2616 ; 984  |//$FILENAME null.src
                             2617 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2618 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2619 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2620 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2621 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2622 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2623 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2624 ; 992  |//$FILENAME null.src
                             2625 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2626 ; 994  |//$FILENAME null.src
                             2627 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2628 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2629 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2630 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2631 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2632 ; 1000 |///////////////////////////////////////////////////////////////
                             2633 ; 1001 |// Sanyo FM Tuner Fuclet
                             2634 ; 1002 |///////////////////////////////////////////////////////////////
                             2635 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                             2636 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations.src
                             2637 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.src
                             2638 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoStereo.src
                             2639 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                             2640 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2641 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.src
                             2642 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             2643 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.src
                             2644 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFieldStrength.src
                             2645 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapOsc.src
                             2646 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmStation.src
                             2647 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPreset.src
                             2648 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2649 ; 1017 |
                             2650 ; 1018 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2651 ; 1019 |// WMA Resources
                             2652 ; 1020 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2653 ; 1021 |//$FILENAME wmaCore.src
                             2654 ; 1022 |#define RSRC_WMA_CORE 378    
                             2655 ; 1023 |//$FILENAME wmaMidLow.src
                             2656 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2657 ; 1025 |//$FILENAME wmaHigh.src
                             2658 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2659 ; 1027 |//$FILENAME wmaHighMid.src
                             2660 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2661 ; 1029 |//$FILENAME wmaMid.src
                             2662 ; 1030 |#define RSRC_WMA_MID 382    
                             2663 ; 1031 |//$FILENAME wmaLow.src
                             2664 ; 1032 |#define RSRC_WMA_LOW 383    
                             2665 ; 1033 |//$FILENAME wmaX1mem.src
                             2666 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2667 ; 1035 |//$FILENAME wmaYmem.src
                             2668 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2669 ; 1037 |//$FILENAME wmaLXmem.src
                             2670 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2671 ; 1039 |//$FILENAME wmaLYmem.src
                             2672 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2673 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2674 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2675 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2676 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2677 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2678 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2679 ; 1047 |//$FILENAME drmpdcommon.src
                             2680 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2681 ; 1049 |//$FILENAME januswmasupport.src
                             2682 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2683 ; 1051 |//$FILENAME wmalicenseinit.src
                             2684 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2685 ; 1053 |//$FILENAME wma_tables.src
                             2686 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2687 ; 1055 |//$FILENAME janus_tables.src
                             2688 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2689 ; 1057 |//$FILENAME wma_constants.src
                             2690 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2691 ; 1059 |//$FILENAME janus_constants.src
                             2692 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2693 ; 1061 |//$FILENAME janus_xmem.src
                             2694 ; 1062 |#define RSRC_JANUS_X 398    
                             2695 ; 1063 |//$FILENAME janusy_data.src
                             2696 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2697 ; 1065 |
                             2698 ; 1066 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2699 ; 1067 |// Fonts -- these are last because they are very large
                             2700 ; 1068 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2701 ; 1069 |//$FILENAME font_table.src
                             2702 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2703 ; 1071 |//$FILENAME font_PGM.src
                             2704 ; 1072 |#define RSRC_PGM_8 401    
                             2705 ; 1073 |//$FILENAME font_SGMs.src
                             2706 ; 1074 |#define RSRC_SGMS_8 402    
                             2707 ; 1075 |//$FILENAME font_script_00.src
                             2708 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2709 ; 1077 |//$FILENAME font_scripts.src
                             2710 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2711 ; 1079 |//$FILENAME font_PDM.src
                             2712 ; 1080 |#define RSRC_PDM 405    
                             2713 ; 1081 |//$FILENAME font_SDMs.src
                             2714 ; 1082 |#define RSRC_SDMS 406    
                             2715 ; 1083 |//$FILENAME bitmap_warning.src
                             2716 ; 1084 |#define RSRC_WARNING 407    
                             2717 ; 1085 |//$FILENAME bitmap_device_full.src
                             2718 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2719 ; 1087 |
                             2720 ; 1088 |
                             2721 ; 1089 |//$FILENAME lcd_controller_init.src
                             2722 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2723 ; 1091 |
                             2724 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2725 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2726 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2727 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2728 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2729 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2730 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2731 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2732 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2733 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2734 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2735 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2736 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2737 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2738 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2739 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2740 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2741 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2742 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2743 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2744 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2745 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2746 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2747 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2748 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2749 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2750 ; 1118 |
                             2751 ; 1119 |
                             2752 ; 1120 |//$FILENAME sysrecord.src
                             2753 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2754 ; 1122 |
                             2755 ; 1123 |//$FILENAME string_record_settings.src
                             2756 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2757 ; 1125 |//$FILENAME string_sample_rate.src
                             2758 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2759 ; 1127 |//$FILENAME string_encoder.src
                             2760 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2761 ; 1129 |//$FILENAME string_adpcm.src
                             2762 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2763 ; 1131 |//$FILENAME string_msadpcm.src
                             2764 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2765 ; 1133 |//$FILENAME string_imadpcm.src
                             2766 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2767 ; 1135 |//$FILENAME string_pcm.src
                             2768 ; 1136 |#define RSRC_STRING_PCM 430    
                             2769 ; 1137 |//$FILENAME string_internal.src
                             2770 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2771 ; 1139 |//$FILENAME string_external.src
                             2772 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2773 ; 1141 |//$FILENAME string_device.src
                             2774 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2775 ; 1143 |//$FILENAME string_source.src
                             2776 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2777 ; 1145 |//$FILENAME string_microphone.src
                             2778 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2779 ; 1147 |//$FILENAME string_linein.src
                             2780 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2781 ; 1149 |//$FILENAME string_bits.src
                             2782 ; 1150 |#define RSRC_STRING_BITS 437    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2783 ; 1151 |//$FILENAME string_4.src
                             2784 ; 1152 |#define RSRC_STRING_4 438    
                             2785 ; 1153 |//$FILENAME string_8.src
                             2786 ; 1154 |#define RSRC_STRING_8 439    
                             2787 ; 1155 |//$FILENAME string_16.src
                             2788 ; 1156 |#define RSRC_STRING_16 440    
                             2789 ; 1157 |//$FILENAME string_24.src
                             2790 ; 1158 |#define RSRC_STRING_24 441    
                             2791 ; 1159 |//$FILENAME string_fm.src
                             2792 ; 1160 |#define RSRC_STRING_FM 442    
                             2793 ; 1161 |//$FILENAME string_mono.src
                             2794 ; 1162 |#define RSRC_STRING_MONO 443    
                             2795 ; 1163 |//$FILENAME string_stereo.src
                             2796 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2797 ; 1165 |//$FILENAME string_8000hz.src
                             2798 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2799 ; 1167 |//$FILENAME string_11025hz.src
                             2800 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2801 ; 1169 |//$FILENAME string_16000hz.src
                             2802 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2803 ; 1171 |//$FILENAME string_22050hz.src
                             2804 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2805 ; 1173 |//$FILENAME string_32000hz.src
                             2806 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2807 ; 1175 |//$FILENAME string_44100hz.src
                             2808 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2809 ; 1177 |//$FILENAME string_48000hz.src
                             2810 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2811 ; 1179 |//$FILENAME string_channels.src
                             2812 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2813 ; 1181 |//$FILENAME string_spaces.src
                             2814 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2815 ; 1183 |//$FILENAME slider_bar.src
                             2816 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2817 ; 1185 |//$FILENAME slider_bar_inv.src
                             2818 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2819 ; 1187 |//$FILENAME slider_track.src
                             2820 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2821 ; 1189 |//$FILENAME string_no_files.src
                             2822 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2823 ; 1191 |
                             2824 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2825 ; 1193 |//  Time and Date Resource Strings
                             2826 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2827 ; 1195 |//$FILENAME string_sunday.src
                             2828 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2829 ; 1197 |//$FILENAME string_monday.src
                             2830 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2831 ; 1199 |//$FILENAME string_tuesday.src
                             2832 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2833 ; 1201 |//$FILENAME string_wednesday.src
                             2834 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2835 ; 1203 |//$FILENAME string_thursday.src
                             2836 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2837 ; 1205 |//$FILENAME string_friday.src
                             2838 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2839 ; 1207 |//$FILENAME string_saturday.src
                             2840 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2841 ; 1209 |//$FILENAME string_am.src
                             2842 ; 1210 |#define RSRC_STRING_AM 465    
                             2843 ; 1211 |//$FILENAME string_pm.src
                             2844 ; 1212 |#define RSRC_STRING_PM 466    
                             2845 ; 1213 |//$FILENAME string_amclear.src
                             2846 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2847 ; 1215 |//$FILENAME string_slash.src
                             2848 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2849 ; 1217 |//$FILENAME string_colon.src
                             2850 ; 1218 |#define RSRC_STRING_COLON 469    
                             2851 ; 1219 |//$FILENAME string_12hour.src
                             2852 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2853 ; 1221 |//$FILENAME string_24hour.src
                             2854 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2855 ; 1223 |//$FILENAME string_format.src
                             2856 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2857 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2858 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2859 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2860 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2861 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2862 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2863 ; 1231 |//$FILENAME string_ok.src
                             2864 ; 1232 |#define RSRC_STRING_OK 476    
                             2865 ; 1233 |//$FILENAME string_cancel.src
                             2866 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2867 ; 1235 |//$FILENAME negative_sign.src
                             2868 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2869 ; 1237 |//$FILENAME string_dec_pt5.src
                             2870 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2871 ; 1239 |//$FILENAME string_dec_pt0.src
                             2872 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2873 ; 1241 |//$FILENAME string_db.src
                             2874 ; 1242 |#define RSRC_DB_STRING 481    
                             2875 ; 1243 |//$FILENAME string_hz2.src
                             2876 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2877 ; 1245 |
                             2878 ; 1246 |
                             2879 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2880 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2881 ; 1249 |//$FILENAME metadata_codebank.src
                             2882 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2883 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2884 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2885 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2886 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2887 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2888 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2889 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2890 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2891 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2892 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2893 ; 1261 |
                             2894 ; 1262 |//$FILENAME delete_successful.src
                             2895 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2896 ; 1264 |//$FILENAME delete_error.src
                             2897 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2898 ; 1266 |//$FILENAME lic_expired.src
                             2899 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2900 ; 1268 |//$FILENAME id3v2_codebank.src
                             2901 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2902 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2903 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2904 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2905 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2906 ; 1274 |//$FILENAME lrc_codebank.src
                             2907 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2908 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2909 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2910 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2911 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2912 ; 1280 |//$FILENAME apicframe_codebank.src
                             2913 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2914 ; 1282 |
                             2915 ; 1283 |//$FILENAME exmediaerror1.src
                             2916 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2917 ; 1285 |//$FILENAME exmediaerror2.src
                             2918 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2919 ; 1287 |//$FILENAME inmediaerror1.src
                             2920 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2921 ; 1289 |
                             2922 ; 1290 |//$FILENAME backlight_title.src
                             2923 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2924 ; 1292 |//$FILENAME backlight_state_on.src
                             2925 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2926 ; 1294 |//$FILENAME backlight_state_off.src
                             2927 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2928 ; 1296 |//$FILENAME backlightmenu.src
                             2929 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2930 ; 1298 |//$FILENAME string_backlight_menu.src
                             2931 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2932 ; 1300 |
                             2933 ; 1301 |//$FILENAME enc_mp3mod.src
                             2934 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2935 ; 1303 |//$FILENAME enc_mp3p.src
                             2936 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2937 ; 1305 |//$FILENAME enc_mp3x.src
                             2938 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2939 ; 1307 |//$FILENAME enc_mp3y.src
                             2940 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             2941 ; 1309 |//$FILENAME mp3_implementation.src
                             2942 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2943 ; 1311 |//$FILENAME string_mp3.src
                             2944 ; 1312 |#define RSRC_STRING_MP3 513    
                             2945 ; 1313 |//$FILENAME string_all.src
                             2946 ; 1314 |#define RSRC_STRING_ALL 514    
                             2947 ; 1315 |
                             2948 ; 1316 |//$FILENAME mediastartup.src
                             2949 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             2950 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2951 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2952 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2953 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2954 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2955 ; 1323 |
                             2956 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2957 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2958 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2959 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2960 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2961 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2962 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2963 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2964 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2965 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2966 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2967 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2968 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2969 ; 1337 |
                             2970 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2971 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2972 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2973 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2974 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2975 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2976 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2977 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2978 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2979 ; 1347 |
                             2980 ; 1348 |//$FILENAME vbr_codebank.src
                             2981 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2982 ; 1350 |
                             2983 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2984 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2985 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2986 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2987 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2988 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2989 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2990 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2991 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2992 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2993 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2994 ; 1362 |#define RSRC_STRING_TIME60 524    
                             2995 ; 1363 |//$FILENAME string_recordtest_time300.src
                             2996 ; 1364 |#define RSRC_STRING_TIME300 525    
                             2997 ; 1365 |//$FILENAME string_recordtest_time600.src
                             2998 ; 1366 |#define RSRC_STRING_TIME600 526    
                             2999 ; 1367 |
                             3000 ; 1368 |//$FILENAME test_title.src
                             3001 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3002 ; 1370 |//$FILENAME testmenu.src
                             3003 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3004 ; 1372 |
                             3005 ; 1373 |
                             3006 ; 1374 |//$FILENAME mmcmediastartup.src
                             3007 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3008 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3009 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3010 ; 1378 |//$FILENAME mmcinfo.src
                             3011 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3012 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3013 ; 1381 |//$FILENAME mmcerase.src
                             3014 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3015 ; 1383 |
                             3016 ; 1384 |
                             3017 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3018 ; 1386 |
                             3019 ; 1387 |//$FILENAME mmcenumerate.src
                             3020 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3021 ; 1389 |//$FILENAME mmcresetdevice.src
                             3022 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3023 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3024 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3025 ; 1393 |//$FILENAME mmcprocesscid.src
                             3026 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3027 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3028 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3029 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3030 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3031 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3032 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3033 ; 1401 |//$FILENAME mmccheckwriteprotect.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3034 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3035 ; 1403 |
                             3036 ; 1404 |//$FILENAME mmcread.src
                             3037 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3038 ; 1406 |//$FILENAME mmcmediainit.src
                             3039 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3040 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3041 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3042 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3043 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3044 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3045 ; 1413 |
                             3046 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3047 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3048 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3049 ; 1417 |
                             3050 ; 1418 |
                             3051 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3052 ; 1420 |//  File system
                             3053 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3054 ; 1422 |//$FILENAME arrangefilename.src
                             3055 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3056 ; 1424 |//$FILENAME clearcluster.src
                             3057 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3058 ; 1426 |//$FILENAME createdirectory.src
                             3059 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3060 ; 1428 |//$FILENAME deletecontent.src
                             3061 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3062 ; 1430 |//$FILENAME deleterecord.src
                             3063 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3064 ; 1432 |//$FILENAME fastopen.src
                             3065 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3066 ; 1434 |//$FILENAME fcreate.src
                             3067 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             3068 ; 1436 |//$FILENAME filegetattrib.src
                             3069 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3070 ; 1438 |//$FILENAME filegetdate.src
                             3071 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3072 ; 1440 |//$FILENAME filesetattrib.src
                             3073 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3074 ; 1442 |//$FILENAME filesetdate.src
                             3075 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3076 ; 1444 |//$FILENAME fsinit.src
                             3077 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3078 ; 1446 |//$FILENAME fsshutdown.src
                             3079 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3080 ; 1448 |//$FILENAME readdevicerecord.src
                             3081 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3082 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3083 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3084 ; 1452 |//$FILENAME setcwdhandle.src
                             3085 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3086 ; 1454 |//$FILENAME fsdriveinit.src
                             3087 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3088 ; 1456 |//$FILENAME fsclearBuf.src
                             3089 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3090 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3091 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.src
                             3092 ; 1460 |//$FILENAME fgetfasthandle.src
                             3093 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3094 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3095 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3096 ; 1464 |//$FILENAME isfileopen.src
                             3097 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3098 ; 1466 |//$FILENAME iscurrworkdir.src
                             3099 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3100 ; 1468 |//$FILENAME chdir.src
                             3101 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3102 ; 1470 |//$FILENAME chdirFromOffset.src
                             3103 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3104 ; 1472 |//$FILENAME deletetree.src
                             3105 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3106 ; 1474 |//$FILENAME deleteallrecords.src
                             3107 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3108 ; 1476 |//$FILENAME cleardata.src
                             3109 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3110 ; 1478 |//$FILENAME changetolowleveldir.src
                             3111 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3112 ; 1480 |//$FILENAME getrecordnumber.src
                             3113 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3114 ; 1482 |//$FILENAME fileremove.src
                             3115 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3116 ; 1484 |//$FILENAME charactersearch.src
                             3117 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3118 ; 1486 |//$FILENAME stringcompare.src
                             3119 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3120 ; 1488 |//$FILENAME fopenw.src
                             3121 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3122 ; 1490 |//$FILENAME fremove.src
                             3123 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3124 ; 1492 |//$FILENAME fremovew.src
                             3125 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3126 ; 1494 |//$FILENAME mkdir.src
                             3127 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3128 ; 1496 |//$FILENAME mkdirw.src
                             3129 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3130 ; 1498 |//$FILENAME rmdir.src
                             3131 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3132 ; 1500 |//$FILENAME rmdirw.src
                             3133 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3134 ; 1502 |//$FILENAME fgetc.src
                             3135 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3136 ; 1504 |//$FILENAME fgets.src
                             3137 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3138 ; 1506 |//$FILENAME fputc.src
                             3139 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3140 ; 1508 |//$FILENAME fputs.src
                             3141 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3142 ; 1510 |//$FILENAME arrangelongfilename.src
                             3143 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3144 ; 1512 |//$FILENAME convert_itoa.src
                             3145 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3146 ; 1514 |//$FILENAME createdirrecord.src
                             3147 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3148 ; 1516 |//$FILENAME chksum.src
                             3149 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3150 ; 1518 |//$FILENAME createshortdirrecord.src
                             3151 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3152 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3153 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3154 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3155 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3156 ; 1524 |//$FILENAME extractfilenamew.src
                             3157 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3158 ; 1526 |//$FILENAME extractpathw.src
                             3159 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3160 ; 1528 |//$FILENAME findfreerecord.src
                             3161 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3162 ; 1530 |//$FILENAME getnamew.src
                             3163 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3164 ; 1532 |//$FILENAME isdirectoryempty.src
                             3165 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3166 ; 1534 |//$FILENAME isshortnamevalid.src
                             3167 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3168 ; 1536 |//$FILENAME longdirmatch.src
                             3169 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3170 ; 1538 |//$FILENAME unicodetooem.src
                             3171 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3172 ; 1540 |//$FILENAME matchdirrecordw.src
                             3173 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3174 ; 1542 |//$FILENAME setcwd.src
                             3175 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3176 ; 1544 |//$FILENAME setshortfilename.src
                             3177 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3178 ; 1546 |//$FILENAME generatefilenametail.src
                             3179 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3180 ; 1548 |//$FILENAME dbcstounicode.src
                             3181 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3182 ; 1550 |//$FILENAME strcpy.src
                             3183 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3184 ; 1552 |//$FILENAME strcpyw.src
                             3185 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3186 ; 1554 |//$FILENAME strlengthw.src
                             3187 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3188 ; 1556 |//$FILENAME filesystempresent.src
                             3189 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3190 ; 1558 |//$FILENAME DataDriveInit.src
                             3191 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3192 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3193 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3194 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3195 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3196 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3197 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3198 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3199 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3200 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3201 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3202 ; 1570 |//$FILENAME getvolumelabel.src
                             3203 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3204 ; 1572 |//$FILENAME setvolumelabel.src
                             3205 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3206 ; 1574 |//$FILENAME disk_full.src
                             3207 ; 1575 |#define RSRC_DISK_FULL 619    
                             3208 ; 1576 |//$FILENAME chkdskstartup.src
                             3209 ; 1577 |#define RSRC_CHECKDISK 620    
                             3210 ; 1578 |//$FILENAME chkdskstartupy.src
                             3211 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3212 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3213 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3214 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3215 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3216 ; 1584 |//$FILENAME string_bit_rate.src
                             3217 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3218 ; 1586 |//$FILENAME string_96000hz.src
                             3219 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3220 ; 1588 |//$FILENAME string_112000hz.src
                             3221 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3222 ; 1590 |//$FILENAME string_128000hz.src
                             3223 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3224 ; 1592 |//$FILENAME string_160000hz.src
                             3225 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3226 ; 1594 |//$FILENAME string_192000hz.src
                             3227 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3228 ; 1596 |//$FILENAME string_224000hz.src
                             3229 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3230 ; 1598 |//$FILENAME string_256000hz.src
                             3231 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3232 ; 1600 |//$FILENAME string_320000hz.src
                             3233 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3234 ; 1602 |//$FILENAME string_hz.src
                             3235 ; 1603 |#define RSRC_STRING_HZ 633    
                             3236 ; 1604 |//$FILENAME EncCommonp.src
                             3237 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3238 ; 1606 |//$FILENAME adc_adcx.src
                             3239 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3240 ; 1608 |//$FILENAME adc_adcy.src
                             3241 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3242 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3243 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3244 ; 1612 |//$FILENAME string_album.src
                             3245 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3246 ; 1614 |//$FILENAME string_encoder_song.src
                             3247 ; 1615 |#define RSRC_STRING_SONG 639    
                             3248 ; 1616 |//$FILENAME string_mode.src
                             3249 ; 1617 |#define RSRC_STRING_MODE 640    
                             3250 ; 1618 |
                             3251 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3252 ; 1620 |// display related
                             3253 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3254 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3255 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3256 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3257 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3258 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3259 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3260 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3261 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3262 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3263 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3264 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3265 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3266 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3267 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3268 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3269 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3270 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3271 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3272 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3273 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3274 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3275 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3276 ; 1644 |
                             3277 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3278 ; 1646 |//WMDRM Related
                             3279 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3280 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3281 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3282 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3283 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3284 ; 1652 |//$FILENAME drm_bbx_initialize.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3285 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3286 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3287 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3288 ; 1656 |//$FILENAME verifychecksum.src
                             3289 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3290 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3291 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3292 ; 1660 |//$FILENAME _performactions.src
                             3293 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3294 ; 1662 |//$FILENAME _processendofchain.src
                             3295 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3296 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3297 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3298 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3299 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3300 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3301 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3302 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3303 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3304 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3305 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3306 ; 1674 |//$FILENAME performoperation_part1.src
                             3307 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3308 ; 1676 |//$FILENAME performoperation_part2.src
                             3309 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3310 ; 1678 |//$FILENAME performoperation_part3.src
                             3311 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3312 ; 1680 |//$FILENAME performoperation_part4.src
                             3313 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3314 ; 1682 |//$FILENAME performoperation_part5.src
                             3315 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3316 ; 1684 |//$FILENAME performoperation_part6.src
                             3317 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3318 ; 1686 |//$FILENAME isvalidfunction.src
                             3319 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3320 ; 1688 |//$FILENAME functiongetvalue.src
                             3321 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3322 ; 1690 |//$FILENAME globalsetvariable.src
                             3323 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3324 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3325 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3326 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3327 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3328 ; 1696 |//$FILENAME variableappgetorset.src
                             3329 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3330 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3331 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3332 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3333 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3334 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3335 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3336 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3337 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3338 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3339 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3340 ; 1708 |//$FILENAME drm_hds_init.src
                             3341 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3342 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3343 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3344 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3345 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3346 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3347 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3348 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3349 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3350 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3351 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3352 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3353 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3354 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3355 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3356 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3357 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3358 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3359 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3360 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3361 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3362 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3363 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3364 ; 1732 |//$FILENAME drm_lst_clean.src
                             3365 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3366 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3367 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3368 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3369 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3370 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3371 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3372 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3373 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3374 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3375 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3376 ; 1744 |//$FILENAME _writesrn.src
                             3377 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3378 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3379 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3380 ; 1748 |//$FILENAME _writechildblockheader.src
                             3381 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3382 ; 1750 |//$FILENAME _readdatablockheader.src
                             3383 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3384 ; 1752 |//$FILENAME _writedatablockheader.src
                             3385 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3386 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3387 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3388 ; 1756 |//$FILENAME _hdsallocblock.src
                             3389 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3390 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3391 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3392 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3393 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3394 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3395 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3396 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3397 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3398 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3399 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3400 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3401 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3402 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3403 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3404 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3405 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3406 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3407 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3408 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3409 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3410 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3411 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3412 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3413 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3414 ; 1782 |//$FILENAME _hdsslotresize.src
                             3415 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3416 ; 1784 |//$FILENAME _isnull.src
                             3417 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3418 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3419 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3420 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3421 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3422 ; 1790 |//$FILENAME _readsrn.src
                             3423 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3424 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3425 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3426 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3427 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3428 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3429 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3430 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3431 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3432 ; 1800 |//$FILENAME drm_lst_close.src
                             3433 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3434 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3435 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3436 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3437 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3438 ; 1806 |//$FILENAME _processextensions.src
                             3439 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3440 ; 1808 |//$FILENAME _processidlist.src
                             3441 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3442 ; 1810 |//$FILENAME _processexclusions.src
                             3443 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3444 ; 1812 |//$FILENAME _processinclusions.src
                             3445 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3446 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3447 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3448 ; 1816 |//$FILENAME _getopllevel.src
                             3449 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3450 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3451 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3452 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3453 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3454 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3455 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3456 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3457 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3458 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3459 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3460 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3461 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3462 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3463 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3464 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3465 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3466 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3467 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3468 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3469 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3470 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3471 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3472 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3473 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3474 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3475 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3476 ; 1844 |//$FILENAME overlappingdates.src
                             3477 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3478 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3479 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3480 ; 1848 |//$FILENAME neginfdate.src
                             3481 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3482 ; 1850 |//$FILENAME infdate.src
                             3483 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3484 ; 1852 |//$FILENAME isexpired.src
                             3485 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3486 ; 1854 |//$FILENAME getsecstateattr.src
                             3487 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3488 ; 1856 |//$FILENAME setexpirycategory.src
                             3489 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3490 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3491 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3492 ; 1860 |//$FILENAME getnextlicense.src
                             3493 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3494 ; 1862 |//$FILENAME aggregate.src
                             3495 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3496 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3497 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3498 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3499 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3500 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             3501 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3502 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3503 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3504 ; 1872 |//$FILENAME _createdevicestore.src
                             3505 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3506 ; 1874 |//$FILENAME _mapdrmerror.src
                             3507 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3508 ; 1876 |//$FILENAME _comparemachineid.src
                             3509 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3510 ; 1878 |//$FILENAME initmgrcontext.src
                             3511 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3512 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3513 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3514 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3515 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3516 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3517 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3518 ; 1886 |//$FILENAME januscleandatastore.src
                             3519 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3520 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3521 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3522 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3523 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3524 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3525 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3526 ; 1894 |//$FILENAME oem_setendoffile.src
                             3527 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3528 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3529 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3530 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3531 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3532 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3533 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3534 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3535 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3536 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3537 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3538 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3539 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3540 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3541 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3542 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3543 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3544 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3545 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3546 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3547 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3548 ; 1916 |//$FILENAME _setkidstoredata.src
                             3549 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3550 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3551 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3552 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3553 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3554 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3555 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3556 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3557 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3558 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3559 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3560 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3561 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3562 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             3563 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3564 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3565 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3566 ; 1934 |//$FILENAME _hdsprealloc.src
                             3567 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3568 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3569 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3570 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3571 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3572 ; 1940 |//$FILENAME gendevicecertificate.src
                             3573 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3574 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3575 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3576 ; 1944 |//$FILENAME copyhdsdtore.src
                             3577 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3578 ; 1946 |//$FILENAME generatedevicecert.src
                             3579 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3580 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3581 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3582 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3583 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3584 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3585 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3586 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3587 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3588 ; 1956 |//$FILENAME _checksecureclock.src
                             3589 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3590 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3591 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3592 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3593 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3594 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3595 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3596 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3597 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3598 ; 1966 |//$FILENAME strtol.src
                             3599 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3600 ; 1968 |//$FILENAME mktime.src
                             3601 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3602 ; 1970 |//$FILENAME gmtime.src
                             3603 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3604 ; 1972 |//$FILENAME localtime.src
                             3605 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3606 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3607 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3608 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3609 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3610 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3611 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3612 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3613 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3614 ; 1982 |//$FILENAME const_pkcrypto.src
                             3615 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3616 ; 1984 |//$FILENAME const_y.src
                             3617 ; 1985 |#define RSRC_CONST_Y 820    
                             3618 ; 1986 |//$FILENAME aes_dec_table.src
                             3619 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3620 ; 1988 |//$FILENAME aes_key_table.src
                             3621 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3622 ; 1990 |//$FILENAME aes_enc_table.src
                             3623 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3624 ; 1992 |//$FILENAME device_cert.src
                             3625 ; 1993 |#define RSRC_DEVCERT 824    
                             3626 ; 1994 |//$FILENAME devcert_template.src
                             3627 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3628 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3629 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3630 ; 1998 |//$FILENAME _initslot.src
                             3631 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3632 ; 2000 |//$FILENAME hdsimplcommon.src
                             3633 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3634 ; 2002 |//$FILENAME hdsimpl_p.src
                             3635 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3636 ; 2004 |
                             3637 ; 2005 |
                             3638 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3639 ; 2007 |//pkcrypto Related
                             3640 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3641 ; 2009 |//$FILENAME two_adic_inverse.src
                             3642 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3643 ; 2011 |//$FILENAME mp_shift.src
                             3644 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3645 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3646 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3647 ; 2015 |//$FILENAME set_immediate.src
                             3648 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3649 ; 2017 |//$FILENAME multiply_immediate.src
                             3650 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3651 ; 2019 |//$FILENAME multiply.src
                             3652 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3653 ; 2021 |//$FILENAME divide_precondition_1.src
                             3654 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3655 ; 2023 |//$FILENAME divide_immediate.src
                             3656 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3657 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3658 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3659 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3660 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3661 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3662 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3663 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3664 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3665 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3666 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3667 ; 2035 |//$FILENAME ecaffine_addition.src
                             3668 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3669 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3670 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3671 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3672 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3673 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3674 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3675 ; 2043 |//$FILENAME kimmediate.src
                             3676 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3677 ; 2045 |//$FILENAME kprime_immediater.src
                             3678 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3679 ; 2047 |//$FILENAME kprime_sqrter.src
                             3680 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3681 ; 2049 |//$FILENAME kinitialize_prime.src
                             3682 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3683 ; 2051 |//$FILENAME mod_lucasuv.src
                             3684 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3685 ; 2053 |//$FILENAME mod_lucas.src
                             3686 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             3687 ; 2055 |//$FILENAME bucket_multiply.src
                             3688 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3689 ; 2057 |//$FILENAME mod_exp2000.src
                             3690 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3691 ; 2059 |//$FILENAME mod_exp.src
                             3692 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3693 ; 2061 |//$FILENAME modmul_choices1.src
                             3694 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3695 ; 2063 |//$FILENAME mod_sqrt.src
                             3696 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3697 ; 2065 |//$FILENAME create_modulus.src
                             3698 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3699 ; 2067 |//$FILENAME from_modular.src
                             3700 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3701 ; 2069 |//$FILENAME add_immediate.src
                             3702 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3703 ; 2071 |//$FILENAME add_diff.src
                             3704 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3705 ; 2073 |//$FILENAME add_full.src
                             3706 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3707 ; 2075 |//$FILENAME compare_sum_same.src
                             3708 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3709 ; 2077 |//$FILENAME sub_immediate.src
                             3710 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3711 ; 2079 |//$FILENAME mp_initialization.src
                             3712 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3713 ; 2081 |//$FILENAME new_random_bytes.src
                             3714 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3715 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3716 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3717 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3718 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3719 ; 2087 |//$FILENAME new_random_mod.src
                             3720 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3721 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3722 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3723 ; 2091 |//$FILENAME new_random_digits.src
                             3724 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3725 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3726 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3727 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3728 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3729 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3730 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3731 ; 2099 |//$FILENAME pkinit.src
                             3732 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3733 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3734 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3735 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3736 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3737 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3738 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3739 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3740 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3741 ; 2109 |//$FILENAME fe2ipmod.src
                             3742 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3743 ; 2111 |//$FILENAME drm_pk_sign.src
                             3744 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3745 ; 2113 |//$FILENAME drm_pk_verify.src
                             3746 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3747 ; 2115 |//$FILENAME random_bytes.src
                             3748 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             3749 ; 2117 |//$FILENAME mp_gcdex.src
                             3750 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3751 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3752 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3753 ; 2121 |//$FILENAME pkcrypto_p.src
                             3754 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3755 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3756 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3757 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3758 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3759 ; 2127 |//$FILENAME del_all_file_star.src
                             3760 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3761 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3762 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3763 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3764 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3765 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3766 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3767 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3768 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3769 ; 2137 |
                             3770 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3771 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3772 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3773 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3774 ; 2142 |
                             3775 ; 2143 |
                             3776 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3777 ; 2145 |//$FILENAME battery_charging.src
                             3778 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3779 ; 2147 |//$FILENAME batterychargecodebank.src
                             3780 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3781 ; 2149 |//$FILENAME updatevolume.src
                             3782 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3783 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3784 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3785 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3786 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3787 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3788 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3789 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3790 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3791 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3792 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3793 ; 2161 |//$FILENAME _iscachedevent.src
                             3794 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3795 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3796 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3797 ; 2165 |//$FILENAME oem_data.src
                             3798 ; 2166 |#define RSRC_OEM_DATA 906    
                             3799 ; 2167 |//$FILENAME gpk_p.src
                             3800 ; 2168 |#define RSRC_GPK_P 907    
                             3801 ; 2169 |//$FILENAME key_data.src
                             3802 ; 2170 |#define RSRC_KEY_DATA 908    
                             3803 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3804 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3805 ; 2173 |//$FILENAME string_working.src
                             3806 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3807 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3808 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3809 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3810 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             3811 ; 2179 |
                             3812 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3813 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3814 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3815 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3816 ; 2184 |
                             3817 ; 2185 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3818 ; 2186 |// Audible ACELP Resources
                             3819 ; 2187 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3820 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3821 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3822 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3823 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3824 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3825 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3826 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3827 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3828 ; 2196 |
                             3829 ; 2197 |//$FILENAME AudibleDecMod.src
                             3830 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3831 ; 2199 |//$FILENAME audiblemp3p.src
                             3832 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3833 ; 2201 |//$FILENAME audiblemp3x.src
                             3834 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3835 ; 2203 |//$FILENAME audiblemp3y.src
                             3836 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3837 ; 2205 |
                             3838 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3839 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3840 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3841 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3842 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3843 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3844 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3845 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3846 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3847 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3848 ; 2216 |//$FILENAME audibledsa_p.src
                             3849 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3850 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3851 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3852 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3853 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3854 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3855 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3856 ; 2224 |
                             3857 ; 2225 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3858 ; 2226 |// Effects and SRS Resources
                             3859 ; 2227 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3860 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3861 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3862 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3863 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3864 ; 2232 |//$FILENAME wowctrl.src
                             3865 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3866 ; 2234 |
                             3867 ; 2235 |//$FILENAME wowmenu.src
                             3868 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             3869 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3870 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3871 ; 2239 |//$FILENAME string_wow_menu.src
                             3872 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3873 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3874 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3875 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3876 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3877 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3878 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3879 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3880 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3881 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3882 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3883 ; 2251 |//$FILENAME wow_icon.src
                             3884 ; 2252 |#define RSRC_WOW_ICON 943    
                             3885 ; 2253 |
                             3886 ; 2254 |//$FILENAME wow16k.src
                             3887 ; 2255 |#define RSRC_WOW16K 944    
                             3888 ; 2256 |//$FILENAME wow32k.src
                             3889 ; 2257 |#define RSRC_WOW32K 945    
                             3890 ; 2258 |//$FILENAME wow8k.src
                             3891 ; 2259 |#define RSRC_WOW8K 946    
                             3892 ; 2260 |//$FILENAME wow11k.src
                             3893 ; 2261 |#define RSRC_WOW11K 947    
                             3894 ; 2262 |//$FILENAME wow22k.src
                             3895 ; 2263 |#define RSRC_WOW22K 948    
                             3896 ; 2264 |//$FILENAME wow24k.src
                             3897 ; 2265 |#define RSRC_WOW24K 949    
                             3898 ; 2266 |//$FILENAME wow44k.src
                             3899 ; 2267 |#define RSRC_WOW44K 950    
                             3900 ; 2268 |//$FILENAME wow48k.src
                             3901 ; 2269 |#define RSRC_WOW48K 951    
                             3902 ; 2270 |
                             3903 ; 2271 |//$FILENAME wow16k_Y.src
                             3904 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3905 ; 2273 |//$FILENAME wow32k_Y.src
                             3906 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3907 ; 2275 |//$FILENAME wow8k_Y.src
                             3908 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3909 ; 2277 |//$FILENAME wow11k_Y.src
                             3910 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3911 ; 2279 |//$FILENAME wow22k_Y.src
                             3912 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3913 ; 2281 |//$FILENAME wow24k_Y.src
                             3914 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3915 ; 2283 |//$FILENAME wow44k_Y.src
                             3916 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3917 ; 2285 |//$FILENAME wow48k_Y.src
                             3918 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3919 ; 2287 |
                             3920 ; 2288 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3921 ; 2289 |// Audible Section Navigation
                             3922 ; 2290 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3923 ; 2291 |//$FILENAME audible_secnav.src
                             3924 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3925 ; 2293 |
                             3926 ; 2294 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3927 ; 2295 |// PLAYLIST3 and Music Library
                             3928 ; 2296 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3929 ; 2297 |
                             3930 ; 2298 |//$FILENAME build_ml.src
                             3931 ; 2299 |#define RSRC_BUILD_ML 961    
                             3932 ; 2300 |//$FILENAME build_ml_warning.src
                             3933 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3934 ; 2302 |//$FILENAME build_ml_warning2.src
                             3935 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3936 ; 2304 |//$FILENAME build_flash1.src
                             3937 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3938 ; 2306 |//$FILENAME build_flash2.src
                             3939 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3940 ; 2308 |//$FILENAME build_flash3.src
                             3941 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3942 ; 2310 |//$FILENAME build_sd1.src
                             3943 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3944 ; 2312 |//$FILENAME build_sd2.src
                             3945 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3946 ; 2314 |//$FILENAME build_sd3.src
                             3947 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3948 ; 2316 |//$FILENAME build_newmusic.src
                             3949 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3950 ; 2318 |//$FILENAME sdmd.src
                             3951 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3952 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3953 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3954 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3955 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3956 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3957 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3958 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3959 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3960 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3961 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3962 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3963 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3964 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3965 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3966 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3967 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3968 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3969 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3970 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3971 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3972 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3973 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3974 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3975 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3976 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3977 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3978 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3979 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3980 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3981 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3982 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3983 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3984 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3985 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             3986 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3987 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3988 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             3989 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3990 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3991 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3992 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3993 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3994 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             3995 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             3996 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             3997 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             3998 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             3999 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4000 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4001 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4002 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4003 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4004 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4005 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4006 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4007 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4008 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4009 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4010 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4011 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4012 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4013 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4014 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4015 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4016 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4017 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4018 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4019 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4020 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4021 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4022 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4023 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4024 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4025 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4026 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4027 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4028 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4029 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4030 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4031 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4032 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4033 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4034 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4035 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4036 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4037 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4038 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4039 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4040 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4041 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4042 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4043 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4044 ; 2412 |//$FILENAME playmusicmenu.src
                             4045 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4046 ; 2414 |//$FILENAME browsemenu.src
                             4047 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4048 ; 2416 |//$FILENAME browsemenu_extra.src
                             4049 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4050 ; 2418 |//$FILENAME string_play_all.src
                             4051 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4052 ; 2420 |//$FILENAME string_play.src
                             4053 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4054 ; 2422 |//$FILENAME string_unknown_year.src
                             4055 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4056 ; 2424 |//$FILENAME string_year_width.src
                             4057 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4058 ; 2426 |//$FILENAME string_artist.src
                             4059 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4060 ; 2428 |//$FILENAME string_songs.src
                             4061 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4062 ; 2430 |//$FILENAME string_on_the_fly.src
                             4063 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4064 ; 2432 |//$FILENAME string_new_music.src
                             4065 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4066 ; 2434 |//$FILENAME string_genre.src
                             4067 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4068 ; 2436 |//$FILENAME string_year.src
                             4069 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4070 ; 2438 |//$FILENAME string_playlist.src
                             4071 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4072 ; 2440 |//$FILENAME string_fm_rec.src
                             4073 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4074 ; 2442 |//$FILENAME string_linein_rec.src
                             4075 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4076 ; 2444 |//$FILENAME string_play_music.src
                             4077 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4078 ; 2446 |//$FILENAME highlight_back.src
                             4079 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4080 ; 2448 |//$FILENAME newmusicmenu.src
                             4081 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4082 ; 2450 |//$FILENAME string_1_day.src
                             4083 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4084 ; 2452 |//$FILENAME string_1_week.src
                             4085 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4086 ; 2454 |//$FILENAME string_1_month.src
                             4087 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4088 ; 2456 |//$FILENAME on_the_fly_full.src
                             4089 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4090 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4091 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4092 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4093 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4094 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4095 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4096 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4097 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4098 ; 2466 |//$FILENAME empty_favourite.src
                             4099 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4100 ; 2468 |//$FILENAME sd_remove.src
                             4101 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4102 ; 2470 |//$FILENAME sd_insert.src
                             4103 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4104 ; 2472 |//$FILENAME check_disk_1.src
                             4105 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4106 ; 2474 |//$FILENAME check_disk_2.src
                             4107 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4108 ; 2476 |//$FILENAME check_disk_3.src
                             4109 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4110 ; 2478 |//$FILENAME flash_error.src
                             4111 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4112 ; 2480 |
                             4113 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4114 ; 2482 |// STFM1000 Tuner funclet
                             4115 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4116 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4117 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4118 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4119 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4120 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4121 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4122 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4123 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4124 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4125 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4126 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4127 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4128 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4129 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4130 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4131 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4132 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4133 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4134 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4135 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4136 ; 2504 |//$FILENAME decstfmmod.src
                             4137 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4138 ; 2506 |//$FILENAME dec_stfmp.src
                             4139 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4140 ; 2508 |//$FILENAME dec_stfmx.src
                             4141 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4142 ; 2510 |//$FILENAME dec_stfmy.src
                             4143 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4144 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4145 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4146 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4147 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4148 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4149 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4150 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4151 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4152 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4153 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4154 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4155 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4156 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4157 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4158 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4159 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4160 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4161 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4162 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4163 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4164 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4165 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4166 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4167 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4168 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaBias.src
                             4169 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookForPilot.src
                             4170 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4171 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4172 ; 2540 |// for RestoreDriveFromBackup
                             4173 ; 2541 |//$FILENAME restoresysdrive.src
                             4174 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4175 ; 2543 |
                             4176 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4177 ; 2545 |// Playlist5 sources
                             4178 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4179 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4180 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4181 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4182 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4183 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4184 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4185 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4186 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4187 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4188 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4189 ; 2557 |
                             4190 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4191 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4192 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4193 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4194 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4195 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4196 ; 2564 |
                             4197 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4198 ; 2566 |// DanhNguyen added bitmaps
                             4199 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4200 ; 2568 |//$FILENAME icon_folder.src
                             4201 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4202 ; 2570 |//$FILENAME icon_song.src
                             4203 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4204 ; 2572 |
                             4205 ; 2573 |//$FILENAME menu_music.src
                             4206 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4207 ; 2575 |//$FILENAME vie_menu_music.src
                             4208 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4209 ; 2577 |
                             4210 ; 2578 |//$FILENAME menu_voice.src
                             4211 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4212 ; 2580 |//$FILENAME vie_menu_voice.src
                             4213 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4214 ; 2582 |
                             4215 ; 2583 |//$FILENAME menu_fmtuner.src
                             4216 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4217 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4218 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4219 ; 2587 |
                             4220 ; 2588 |//$FILENAME menu_record.src
                             4221 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4222 ; 2590 |//$FILENAME vie_menu_record.src
                             4223 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4224 ; 2592 |
                             4225 ; 2593 |//$FILENAME menu_settings.src
                             4226 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4227 ; 2595 |//$FILENAME vie_menu_settings.src
                             4228 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4229 ; 2597 |
                             4230 ; 2598 |//$FILENAME menu_shutdown.src
                             4231 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4232 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4233 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4234 ; 2602 |
                             4235 ; 2603 |//$FILENAME menu_clock.src
                             4236 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4237 ; 2605 |//$FILENAME vie_menu_clock.src
                             4238 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4239 ; 2607 |
                             4240 ; 2608 |//$FILENAME menu_ab.src
                             4241 ; 2609 |#define RSRC_MENU_AB 1104    
                             4242 ; 2610 |//$FILENAME vie_menu_ab.src
                             4243 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4244 ; 2612 |
                             4245 ; 2613 |//$FILENAME menu_delete.src
                             4246 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4247 ; 2615 |//$FILENAME vie_menu_delete.src
                             4248 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4249 ; 2617 |
                             4250 ; 2618 |//$FILENAME menu_about.src
                             4251 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4252 ; 2620 |//$FILENAME vie_menu_about.src
                             4253 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4254 ; 2622 |
                             4255 ; 2623 |//$FILENAME menu_exit.src
                             4256 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4257 ; 2625 |//$FILENAME vie_menu_exit.src
                             4258 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4259 ; 2627 |
                             4260 ; 2628 |//$FILENAME music_play_all.src
                             4261 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4262 ; 2630 |//$FILENAME vie_music_play_all.src
                             4263 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4264 ; 2632 |
                             4265 ; 2633 |//$FILENAME music_folder_internal.src
                             4266 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4267 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4268 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4269 ; 2637 |
                             4270 ; 2638 |//$FILENAME music_folder_external.src
                             4271 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4272 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4273 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4274 ; 2642 |
                             4275 ; 2643 |//$FILENAME music_songs.src
                             4276 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4277 ; 2645 |//$FILENAME vie_music_songs.src
                             4278 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4279 ; 2647 |
                             4280 ; 2648 |//$FILENAME music_favorites.src
                             4281 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4282 ; 2650 |//$FILENAME vie_music_favorites.src
                             4283 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4284 ; 2652 |
                             4285 ; 2653 |//$FILENAME music_fm_record.src
                             4286 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4287 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4288 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4289 ; 2657 |
                             4290 ; 2658 |//$FILENAME music_exit.src
                             4291 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4292 ; 2660 |//$FILENAME vie_music_exit.src
                             4293 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4294 ; 2662 |
                             4295 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4296 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             4297 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4298 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4299 ; 2667 |
                             4300 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4301 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4302 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4303 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4304 ; 2672 |
                             4305 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4306 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4307 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4308 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4309 ; 2677 |
                             4310 ; 2678 |//$FILENAME browse_music_favourites.src
                             4311 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4312 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4313 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4314 ; 2682 |
                             4315 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4316 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4317 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4318 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4319 ; 2687 |
                             4320 ; 2688 |//$FILENAME browse_voice.src
                             4321 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4322 ; 2690 |//$FILENAME vie_browse_voice.src
                             4323 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4324 ; 2692 |
                             4325 ; 2693 |//$FILENAME favourites_list_add.src
                             4326 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4327 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4328 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4329 ; 2697 |
                             4330 ; 2698 |//$FILENAME favourites_list_remove.src
                             4331 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4332 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4333 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4334 ; 2702 |
                             4335 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4336 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4337 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4338 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4339 ; 2707 |
                             4340 ; 2708 |//$FILENAME about_screen_1.src
                             4341 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4342 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4343 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4344 ; 2712 |
                             4345 ; 2713 |//$FILENAME about_screen_2.src
                             4346 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4347 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4348 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4349 ; 2717 |
                             4350 ; 2718 |//$FILENAME about_screen_3.src
                             4351 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4352 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4353 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4354 ; 2722 |
                             4355 ; 2723 |//$FILENAME about_screen_4.src
                             4356 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4357 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4358 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             4359 ; 2727 |
                             4360 ; 2728 |//$FILENAME time_date_exit_title.src
                             4361 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4362 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4363 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4364 ; 2732 |
                             4365 ; 2733 |//$FILENAME time_clean_desktop.src
                             4366 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4367 ; 2735 |//$FILENAME time_dash.src
                             4368 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4369 ; 2737 |
                             4370 ; 2738 |//$FILENAME time_day_7.src
                             4371 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4372 ; 2740 |//$FILENAME vie_time_day_7.src
                             4373 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4374 ; 2742 |//$FILENAME time_day_cn.src
                             4375 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4376 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4377 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4378 ; 2746 |//$FILENAME time_day_2.src
                             4379 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4380 ; 2748 |//$FILENAME vie_time_day_2.src
                             4381 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4382 ; 2750 |//$FILENAME time_day_3.src
                             4383 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4384 ; 2752 |//$FILENAME vie_time_day_3.src
                             4385 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4386 ; 2754 |//$FILENAME time_day_4.src
                             4387 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4388 ; 2756 |//$FILENAME vie_time_day_4.src
                             4389 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4390 ; 2758 |//$FILENAME time_day_5.src
                             4391 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4392 ; 2760 |//$FILENAME vie_time_day_5.src
                             4393 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4394 ; 2762 |//$FILENAME time_day_6.src
                             4395 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4396 ; 2764 |//$FILENAME vie_time_day_6.src
                             4397 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4398 ; 2766 |
                             4399 ; 2767 |//$FILENAME time_month_1.src
                             4400 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4401 ; 2769 |//$FILENAME vie_time_month_1.src
                             4402 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4403 ; 2771 |//$FILENAME time_month_2.src
                             4404 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4405 ; 2773 |//$FILENAME vie_time_month_2.src
                             4406 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4407 ; 2775 |//$FILENAME time_month_3.src
                             4408 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4409 ; 2777 |//$FILENAME vie_time_month_3.src
                             4410 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4411 ; 2779 |//$FILENAME time_month_4.src
                             4412 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4413 ; 2781 |//$FILENAME vie_time_month_4.src
                             4414 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4415 ; 2783 |//$FILENAME time_month_5.src
                             4416 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4417 ; 2785 |//$FILENAME vie_time_month_5.src
                             4418 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4419 ; 2787 |//$FILENAME time_month_6.src
                             4420 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             4421 ; 2789 |//$FILENAME vie_time_month_6.src
                             4422 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4423 ; 2791 |//$FILENAME time_month_7.src
                             4424 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4425 ; 2793 |//$FILENAME vie_time_month_7.src
                             4426 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4427 ; 2795 |//$FILENAME time_month_8.src
                             4428 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4429 ; 2797 |//$FILENAME vie_time_month_8.src
                             4430 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4431 ; 2799 |//$FILENAME time_month_9.src
                             4432 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4433 ; 2801 |//$FILENAME vie_time_month_9.src
                             4434 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4435 ; 2803 |//$FILENAME time_month_10.src
                             4436 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4437 ; 2805 |//$FILENAME vie_time_month_10.src
                             4438 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4439 ; 2807 |//$FILENAME time_month_11.src
                             4440 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4441 ; 2809 |//$FILENAME vie_time_month_11.src
                             4442 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4443 ; 2811 |//$FILENAME time_month_12.src
                             4444 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4445 ; 2813 |//$FILENAME vie_time_month_12.src
                             4446 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4447 ; 2815 |
                             4448 ; 2816 |//$FILENAME time_num_am.src
                             4449 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4450 ; 2818 |//$FILENAME time_num_am.src
                             4451 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4452 ; 2820 |//$FILENAME settime_format_12h.src
                             4453 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4454 ; 2822 |//$FILENAME settime_format_24h.src
                             4455 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4456 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4457 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4458 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4459 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4460 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4461 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4462 ; 2830 |
                             4463 ; 2831 |//$FILENAME time_num_large_0.src
                             4464 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4465 ; 2833 |//$FILENAME time_num_large_1.src
                             4466 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4467 ; 2835 |//$FILENAME time_num_large_2.src
                             4468 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4469 ; 2837 |//$FILENAME time_num_large_3.src
                             4470 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4471 ; 2839 |//$FILENAME time_num_large_4.src
                             4472 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4473 ; 2841 |//$FILENAME time_num_large_5.src
                             4474 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4475 ; 2843 |//$FILENAME time_num_large_6.src
                             4476 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4477 ; 2845 |//$FILENAME time_num_large_7.src
                             4478 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4479 ; 2847 |//$FILENAME time_num_large_8.src
                             4480 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4481 ; 2849 |//$FILENAME time_num_large_9.src
                             4482 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             4483 ; 2851 |
                             4484 ; 2852 |//$FILENAME time_num_medium_0.src
                             4485 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4486 ; 2854 |//$FILENAME time_num_medium_1.src
                             4487 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4488 ; 2856 |//$FILENAME time_num_medium_2.src
                             4489 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4490 ; 2858 |//$FILENAME time_num_medium_3.src
                             4491 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4492 ; 2860 |//$FILENAME time_num_medium_4.src
                             4493 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4494 ; 2862 |//$FILENAME time_num_medium_5.src
                             4495 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4496 ; 2864 |//$FILENAME time_num_medium_6.src
                             4497 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4498 ; 2866 |//$FILENAME time_num_medium_7.src
                             4499 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4500 ; 2868 |//$FILENAME time_num_medium_8.src
                             4501 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4502 ; 2870 |//$FILENAME time_num_medium_9.src
                             4503 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4504 ; 2872 |
                             4505 ; 2873 |//$FILENAME time_colon.src
                             4506 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4507 ; 2875 |
                             4508 ; 2876 |//$FILENAME settings_backlight_title.src
                             4509 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4510 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4511 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4512 ; 2880 |//$FILENAME settings_playmode_title.src
                             4513 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4514 ; 2882 |
                             4515 ; 2883 |//$FILENAME settings_contrast_title.src
                             4516 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4517 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4518 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4519 ; 2887 |
                             4520 ; 2888 |//$FILENAME settings_eq_title.src
                             4521 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4522 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4523 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4524 ; 2892 |
                             4525 ; 2893 |//$FILENAME settings_exit_title.src
                             4526 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4527 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4528 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4529 ; 2897 |
                             4530 ; 2898 |//$FILENAME settings_set_date_title.src
                             4531 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4532 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4533 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4534 ; 2902 |
                             4535 ; 2903 |//$FILENAME settings_set_time_title.src
                             4536 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4537 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4538 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4539 ; 2907 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4540 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4541 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4542 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4543 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4544 ; 2912 |
                             4545 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4546 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4547 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4548 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4549 ; 2917 |
                             4550 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4551 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4552 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4553 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4554 ; 2922 |
                             4555 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4556 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4557 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4558 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4559 ; 2927 |
                             4560 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4561 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4562 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4563 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4564 ; 2932 |
                             4565 ; 2933 |//$FILENAME settings_backlight_on.src
                             4566 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4567 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4568 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4569 ; 2937 |
                             4570 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4571 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4572 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4573 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4574 ; 2942 |
                             4575 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4576 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4577 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4578 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4579 ; 2947 |
                             4580 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4581 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4582 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4583 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4584 ; 2952 |
                             4585 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4586 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4587 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4588 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4589 ; 2957 |
                             4590 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4591 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4592 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4593 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4594 ; 2962 |
                             4595 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4596 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4597 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4598 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4599 ; 2967 |
                             4600 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4601 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4602 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4603 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4604 ; 2972 |
                             4605 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4606 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             4607 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4608 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4609 ; 2977 |
                             4610 ; 2978 |//$FILENAME settings_languages_eng.src
                             4611 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4612 ; 2980 |//$FILENAME settings_languages_vie.src
                             4613 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4614 ; 2982 |
                             4615 ; 2983 |//$FILENAME fraction_dot.src
                             4616 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4617 ; 2985 |
                             4618 ; 2986 |//$FILENAME fm_background.src
                             4619 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4620 ; 2988 |//$FILENAME vie_fm_background.src
                             4621 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4622 ; 2990 |
                             4623 ; 2991 |//$FILENAME searching_please_wait.src
                             4624 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4625 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4626 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4627 ; 2995 |
                             4628 ; 2996 |//$FILENAME fm_auto_search.src
                             4629 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4630 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4631 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4632 ; 3000 |
                             4633 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4634 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4635 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4636 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4637 ; 3005 |
                             4638 ; 3006 |#endif //IF (!@def(resources))
                             4639 ; 3007 |
                             4640 
                             4642 
                             4643 ; 9    |#include "buttons.h"
                             4644 
                             4646 
                             4647 ; 1    |#ifndef _BUTTONS_H
                             4648 ; 2    |#define _BUTTONS_H
                             4649 ; 3    |
                             4650 ; 4    |#include "types.h"
                             4651 
                             4653 
                             4654 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4655 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4656 ; 3    |//
                             4657 ; 4    |// Filename: types.h
                             4658 ; 5    |// Description: Standard data types
                             4659 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4660 ; 7    |
                             4661 ; 8    |#ifndef _TYPES_H
                             4662 ; 9    |#define _TYPES_H
                             4663 ; 10   |
                             4664 ; 11   |// TODO:  move this outta here!
                             4665 ; 12   |#if !defined(NOERROR)
                             4666 ; 13   |#define NOERROR 0
                             4667 ; 14   |#define SUCCESS 0
                             4668 ; 15   |#endif 
                             4669 ; 16   |#if !defined(SUCCESS)
                             4670 ; 17   |#define SUCCESS  0
                             4671 ; 18   |#endif
                             4672 ; 19   |#if !defined(ERROR)
                             4673 ; 20   |#define ERROR   -1
                             4674 ; 21   |#endif
                             4675 ; 22   |#if !defined(FALSE)
                             4676 ; 23   |#define FALSE 0
                             4677 ; 24   |#endif
                             4678 ; 25   |#if !defined(TRUE)
                             4679 ; 26   |#define TRUE  1
                             4680 ; 27   |#endif
                             4681 ; 28   |
                             4682 ; 29   |#if !defined(NULL)
                             4683 ; 30   |#define NULL 0
                             4684 ; 31   |#endif
                             4685 ; 32   |
                             4686 ; 33   |#define MAX_INT     0x7FFFFF
                             4687 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4688 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4689 ; 36   |#define MAX_ULONG   (-1) 
                             4690 ; 37   |
                             4691 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4692 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4693 ; 40   |
                             4694 ; 41   |
                             4695 ; 42   |#define BYTE    unsigned char       // btVarName
                             4696 ; 43   |#define CHAR    signed char         // cVarName
                             4697 ; 44   |#define USHORT  unsigned short      // usVarName
                             4698 ; 45   |#define SHORT   unsigned short      // sVarName
                             4699 ; 46   |#define WORD    unsigned int        // wVarName
                             4700 ; 47   |#define INT     signed int          // iVarName
                             4701 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4702 ; 49   |#define LONG    signed long         // lVarName
                             4703 ; 50   |#define BOOL    unsigned int        // bVarName
                             4704 ; 51   |#define FRACT   _fract              // frVarName
                             4705 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4706 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4707 ; 54   |#define FLOAT   float               // fVarName
                             4708 ; 55   |#define DBL     double              // dVarName
                             4709 ; 56   |#define ENUM    enum                // eVarName
                             4710 ; 57   |#define CMX     _complex            // cmxVarName
                             4711 ; 58   |typedef WORD UCS3;                   // 
                             4712 ; 59   |
                             4713 ; 60   |#define UINT16  unsigned short
                             4714 ; 61   |#define UINT8   unsigned char   
                             4715 ; 62   |#define UINT32  unsigned long
                             4716 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             4717 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             4718 ; 65   |#define WCHAR   UINT16
                             4719 ; 66   |
                             4720 ; 67   |//UINT128 is 16 bytes or 6 words
                             4721 ; 68   |typedef struct UINT128_3500 {   
                             4722 ; 69   |    int val[6];     
                             4723 ; 70   |} UINT128_3500;
                             4724 ; 71   |
                             4725 ; 72   |#define UINT128   UINT128_3500
                             4726 ; 73   |
                             4727 ; 74   |// Little endian word packed byte strings:   
                             4728 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4729 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4730 ; 77   |// Little endian word packed byte strings:   
                             4731 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4732 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4733 ; 80   |
                             4734 ; 81   |// Declare Memory Spaces To Use When Coding
                             4735 ; 82   |// A. Sector Buffers
                             4736 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4737 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4738 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4739 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4740 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4741 ; 88   |// B. Media DDI Memory
                             4742 ; 89   |#define MEDIA_DDI_MEM _Y
                             4743 ; 90   |
                             4744 ; 91   |
                             4745 ; 92   |
                             4746 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4747 ; 94   |// Examples of circular pointers:
                             4748 ; 95   |//    INT CIRC cpiVarName
                             4749 ; 96   |//    DWORD CIRC cpdwVarName
                             4750 ; 97   |
                             4751 ; 98   |#define RETCODE INT                 // rcVarName
                             4752 ; 99   |
                             4753 ; 100  |// generic bitfield structure
                             4754 ; 101  |struct Bitfield {
                             4755 ; 102  |    unsigned int B0  :1;
                             4756 ; 103  |    unsigned int B1  :1;
                             4757 ; 104  |    unsigned int B2  :1;
                             4758 ; 105  |    unsigned int B3  :1;
                             4759 ; 106  |    unsigned int B4  :1;
                             4760 ; 107  |    unsigned int B5  :1;
                             4761 ; 108  |    unsigned int B6  :1;
                             4762 ; 109  |    unsigned int B7  :1;
                             4763 ; 110  |    unsigned int B8  :1;
                             4764 ; 111  |    unsigned int B9  :1;
                             4765 ; 112  |    unsigned int B10 :1;
                             4766 ; 113  |    unsigned int B11 :1;
                             4767 ; 114  |    unsigned int B12 :1;
                             4768 ; 115  |    unsigned int B13 :1;
                             4769 ; 116  |    unsigned int B14 :1;
                             4770 ; 117  |    unsigned int B15 :1;
                             4771 ; 118  |    unsigned int B16 :1;
                             4772 ; 119  |    unsigned int B17 :1;
                             4773 ; 120  |    unsigned int B18 :1;
                             4774 ; 121  |    unsigned int B19 :1;
                             4775 ; 122  |    unsigned int B20 :1;
                             4776 ; 123  |    unsigned int B21 :1;
                             4777 ; 124  |    unsigned int B22 :1;
                             4778 ; 125  |    unsigned int B23 :1;
                             4779 ; 126  |};
                             4780 ; 127  |
                             4781 ; 128  |union BitInt {
                             4782 ; 129  |        struct Bitfield B;
                             4783 ; 130  |        int        I;
                             4784 ; 131  |};
                             4785 ; 132  |
                             4786 ; 133  |#define MAX_MSG_LENGTH 10
                             4787 ; 134  |struct CMessage
                             4788 ; 135  |{
                             4789 ; 136  |        unsigned int m_uLength;
                             4790 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4791 ; 138  |};
                             4792 ; 139  |
                             4793 ; 140  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4794 ; 141  |    WORD m_wLength;
                             4795 ; 142  |    WORD m_wMessage;
                             4796 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4797 ; 144  |} Message;
                             4798 ; 145  |
                             4799 ; 146  |struct MessageQueueDescriptor
                             4800 ; 147  |{
                             4801 ; 148  |        int *m_pBase;
                             4802 ; 149  |        int m_iModulo;
                             4803 ; 150  |        int m_iSize;
                             4804 ; 151  |        int *m_pHead;
                             4805 ; 152  |        int *m_pTail;
                             4806 ; 153  |};
                             4807 ; 154  |
                             4808 ; 155  |struct ModuleEntry
                             4809 ; 156  |{
                             4810 ; 157  |    int m_iSignaledEventMask;
                             4811 ; 158  |    int m_iWaitEventMask;
                             4812 ; 159  |    int m_iResourceOfCode;
                             4813 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4814 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             4815 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4816 ; 163  |    int m_uTimeOutHigh;
                             4817 ; 164  |    int m_uTimeOutLow;
                             4818 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4819 ; 166  |};
                             4820 ; 167  |
                             4821 ; 168  |union WaitMask{
                             4822 ; 169  |    struct B{
                             4823 ; 170  |        unsigned int m_bNone     :1;
                             4824 ; 171  |        unsigned int m_bMessage  :1;
                             4825 ; 172  |        unsigned int m_bTimer    :1;
                             4826 ; 173  |        unsigned int m_bButton   :1;
                             4827 ; 174  |    } B;
                             4828 ; 175  |    int I;
                             4829 ; 176  |} ;
                             4830 ; 177  |
                             4831 ; 178  |
                             4832 ; 179  |struct Button {
                             4833 ; 180  |        WORD wButtonEvent;
                             4834 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4835 ; 182  |};
                             4836 ; 183  |
                             4837 ; 184  |struct Message {
                             4838 ; 185  |        WORD wMsgLength;
                             4839 ; 186  |        WORD wMsgCommand;
                             4840 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4841 ; 188  |};
                             4842 ; 189  |
                             4843 ; 190  |union EventTypes {
                             4844 ; 191  |        struct CMessage msg;
                             4845 ; 192  |        struct Button Button ;
                             4846 ; 193  |        struct Message Message;
                             4847 ; 194  |};
                             4848 ; 195  |
                             4849 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4850 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4851 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4852 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4853 ; 200  |
                             4854 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4855 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4856 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4857 ; 204  |
                             4858 ; 205  |#if DEBUG
                             4859 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4860 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4861 ; 208  |#else 
                             4862 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             4863 ; 210  |#define DebugBuildAssert(x)    
                             4864 ; 211  |#endif
                             4865 ; 212  |
                             4866 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4867 ; 214  |//  #pragma asm
                             4868 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4869 ; 216  |//  #pragma endasm
                             4870 ; 217  |
                             4871 ; 218  |
                             4872 ; 219  |#ifdef COLOR_262K
                             4873 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             4874 ; 221  |#elif defined(COLOR_65K)
                             4875 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             4876 ; 223  |#else
                             4877 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             4878 ; 225  |#endif
                             4879 ; 226  |    
                             4880 ; 227  |#endif // #ifndef _TYPES_H
                             4881 
                             4883 
                             4884 ; 5    |
                             4885 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will trigger
                             4886 ; 7    |//unexpected events.
                             4887 ; 8    |
                             4888 ; 9    |#define PR_RW           0
                             4889 ; 10   |#define PH_RW                   1
                             4890 ; 11   |#define PR_FF           2
                             4891 ; 12   |#define PH_FF           3
                             4892 ; 13   |#define PR_MENU         4
                             4893 ; 14   |#define PH_MENU         5
                             4894 ; 15   |#define PR_RV           6
                             4895 ; 16   |#define PH_RV           7
                             4896 ; 17   |#define PR_PLAY                 8
                             4897 ; 18   |#define PH_PLAY         9
                             4898 ; 19   |#define PR_HOLD         10
                             4899 ; 20   |#define PH_HOLD         11
                             4900 ; 21   |#define PR_VOL_DOWN     12
                             4901 ; 22   |#define PR_VOL_UP       13
                             4902 ; 23   |
                             4903 ; 24   |
                             4904 ; 25   |
                             4905 ; 26   |
                             4906 ; 27   |#define PH_VOL_DOWN     14
                             4907 ; 28   |#define PH_VOL_UP       15
                             4908 ; 29   |#define PR_MODE         24
                             4909 ; 30   |#define PR_STOP                 25
                             4910 ; 31   |#define PH_STOP         26
                             4911 ; 32   |#define PR_RECORD      27
                             4912 ; 33   |#define PH_RECORD       28
                             4913 ; 34   |#define PR_AB           33
                             4914 ; 35   |#define PR_ERASE        34
                             4915 ; 36   |#define PH_ERASE        35
                             4916 ; 37   |#define PR_EQ           36
                             4917 ; 38   |#define PH_EQ       37
                             4918 ; 39   |
                             4919 ; 40   |
                             4920 ; 41   |
                             4921 ; 42   |
                             4922 ; 43   |extern WORD g_wLastButton;
                             4923 ; 44   |
                             4924 ; 45   |#endif //_BUTTONS_H
                             4925 
                             4927 
                             4928 ; 10   |#include "display.h"
                             4929 
                             4931 
                             4932 ; 1    |#ifndef _DISPLAY_H
                             4933 ; 2    |#define _DISPLAY_H
                             4934 ; 3    |
                             4935 ; 4    |//Display bits
                             4936 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             4937 ; 6    |
                             4938 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             4939 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             4940 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             4941 ; 10   |
                             4942 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not map
                             4943 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             4944 ; 13   |//things that are specific for that menu.
                             4945 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             4946 ; 15   |
                             4947 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             4948 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             4949 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             4950 ; 19   |
                             4951 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             4952 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             4953 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             4954 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             4955 ; 24   |
                             4956 ; 25   |//Playback info
                             4957 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             4958 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             4959 ; 28   |
                             4960 ; 29   |//Track Info
                             4961 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             4962 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             4963 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             4964 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             4965 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             4966 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             4967 ; 36   |
                             4968 ; 37   |//Device status info
                             4969 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             4970 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             4971 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             4972 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             4973 ; 42   |
                             4974 ; 43   |#ifdef PLAYER_STRESS
                             4975 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for this player stress test bit below.
                             4976 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             4977 ; 46   |#endif
                             4978 ; 47   |
                             4979 ; 48   |
                             4980 ; 49   |union DisplayHints
                             4981 ; 50   |{
                             4982 ; 51   |    struct {
                             4983 ; 52   |        int ClearDisplay        :1;//0
                             4984 ; 53   |        int EncoderTrackTime    :1;//1
                             4985 ; 54   |        int EncoderTrackName    :1;//2
                             4986 ; 55   |        int RecordMode          :1;//3
                             4987 ; 56   |        int Misc                :1;//4
                             4988 ; 57   |        int FMTunerFrequency    :1;//5
                             4989 ; 58   |        int FMTunerPreset       :1;//6
                             4990 ; 59   |        int FMTunerStrength     :1;//7
                             4991 ; 60   |        int TotalTrackTime      :1;//8
                             4992 ; 61   |        int PlayState           :1;//9
                             4993 ; 62   |        int ABIcon              :1;//10
                             4994 ; 63   |        int PlayMode            :1;//11
                             4995 ; 64   |        int PlaySet             :1;//12
                             4996 ; 65   |        int EQ                  :1;//13
                             4997 ; 66   |        int Volume              :1;//14
                             4998 ; 67   |        int SongArtistAlbum     :1;//15
                             4999 ; 68   |        int SongTitle           :1;//16
                             5000 ; 69   |        int CurrentTrack        :1;//17
                             5001 ; 70   |        int TrackTime           :1;//18
                             5002 ; 71   |        int Bitrate             :1;//19
                             5003 ; 72   |        int LockIcon            :1;//20
                             5004 ; 73   |        int Disk                :1;//21
                             5005 ; 74   |        int Battery             :1;//22
                             5006 ; 75   |#ifdef PLAYER_STRESS
                             5007 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already taken by album art. 23 is last bit in word.
                             5008 ; 77   |#else
                             5009 ; 78   |        int AlbumArt            :1;//23
                             5010 ; 79   |#endif
                             5011 ; 80   |    } bits;
                             5012 ; 81   |    WORD I;
                             5013 ; 82   |};
                             5014 ; 83   |
                             5015 ; 84   |// setup default display for all menus
                             5016 ; 85   |// can be adjusted in each menus as required.
                             5017 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5018 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5019 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5020 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5021 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5022 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5023 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5024 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5025 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5026 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5027 ; 96   |                                )
                             5028 ; 97   |
                             5029 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5030 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5031 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5032 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5033 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5034 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5035 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5036 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5037 ; 106  |                                )
                             5038 ; 107  |
                             5039 ; 108  |//-----------------------------------------------
                             5040 ; 109  |#ifdef JPEG_ALBUM_ART
                             5041 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5042 ; 111  |#else
                             5043 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5044 ; 113  |#endif
                             5045 ; 114  |
                             5046 ; 115  |#ifdef PLAYER_STRESS
                             5047 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5048 ; 117  |#else
                             5049 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5050 ; 119  |#endif
                             5051 ; 120  |
                             5052 ; 121  |
                             5053 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5054 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5055 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5056 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5057 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5058 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5059 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5060 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5061 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5062 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5063 ; 132  |                                )
                             5064 ; 133  |
                             5065 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5066 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5067 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5068 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5069 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5070 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5071 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5072 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5073 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5074 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5075 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5076 ; 145  |                                )
                             5077 ; 146  |//-----------------------------------------------
                             5078 ; 147  |
                             5079 ; 148  |
                             5080 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BITPOS))
                             5081 ; 150  |
                             5082 ; 151  |
                             5083 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5084 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5085 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5086 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5087 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5088 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5089 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5090 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5091 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5092 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5093 ; 162  |                                )
                             5094 ; 163  |
                             5095 ; 164  |
                             5096 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5097 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5098 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5099 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5100 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5101 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5102 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5103 ; 172  |                                )
                             5104 ; 173  |
                             5105 ; 174  |#ifdef USE_PLAYLIST3
                             5106 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5107 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5108 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5109 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5110 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5111 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5112 ; 181  |                                )
                             5113 ; 182  |#else
                             5114 ; 183  |#ifdef USE_PLAYLIST5
                             5115 ; 184  |#if 0
                             5116 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5117 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5118 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5119 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5120 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5121 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5122 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5123 ; 192  |                                )
                             5124 ; 193  |#else
                             5125 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5126 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5127 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5128 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5129 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5130 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5131 ; 200  |                                )
                             5132 ; 201  |#endif
                             5133 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5134 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5135 ; 204  |
                             5136 ; 205  |
                             5137 ; 206  |
                             5138 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5139 ; 208  |
                             5140 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             5141 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5142 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5143 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5144 ; 213  |                                        )     // (SDK2.520)
                             5145 ; 214  |
                             5146 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(1<<DISPLAY_MISC_BITPOS))
                             5147 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5148 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5149 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5150 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5151 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5152 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITPOS))
                             5153 ; 222  |
                             5154 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5155 ; 224  |
                             5156 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5157 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5158 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5159 ; 228  |                                                                        (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5160 ; 229  |                                                                        (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5161 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5162 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5163 ; 232  |                                                                        )
                             5164 ; 233  |
                             5165 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5166 ; 235  |// used during track update to force total time update
                             5167 ; 236  |#define AUTOUPDATE              FALSE
                             5168 ; 237  |#define FORCEUPDATE             TRUE
                             5169 ; 238  |
                             5170 ; 239  |
                             5171 ; 240  |// based on font used for title/artist display
                             5172 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5173 ; 242  |
                             5174 ; 243  |
                             5175 ; 244  |// LCD dimensions
                             5176 ; 245  |#ifdef LDS514_LCD
                             5177 ; 246  |#define   LCD_SIZE_X       96
                             5178 ; 247  |#define   LCD_SIZE_Y       64
                             5179 ; 248  |#endif
                             5180 ; 249  |
                             5181 ; 250  |#ifdef ILI814_LCD
                             5182 ; 251  |#define   LCD_SIZE_X       96
                             5183 ; 252  |#define   LCD_SIZE_Y       64
                             5184 ; 253  |#endif
                             5185 ; 254  |
                             5186 ; 255  |#ifdef ML9341_LCD
                             5187 ; 256  |#define   LCD_SIZE_X       96
                             5188 ; 257  |#define   LCD_SIZE_Y       96
                             5189 ; 258  |#endif
                             5190 ; 259  |
                             5191 ; 260  |#ifdef SSD1332_LCD
                             5192 ; 261  |#define   LCD_SIZE_X       96
                             5193 ; 262  |#define   LCD_SIZE_Y       64
                             5194 ; 263  |#endif
                             5195 ; 264  |
                             5196 ; 265  |#ifdef S6B33B0A_LCD
                             5197 ; 266  |#define   LCD_SIZE_X       128
                             5198 ; 267  |#define   LCD_SIZE_Y       159
                             5199 ; 268  |#endif
                             5200 ; 269  |
                             5201 ; 270  |#ifdef SED15XX_LCD
                             5202 ; 271  |#define LCD_SIZE_X                      128
                             5203 ; 272  |#define LCD_SIZE_Y                      64
                             5204 ; 273  |#endif
                             5205 ; 274  |
                             5206 ; 275  |#define LCD_SIZE_ROW                     8
                             5207 ; 276  |
                             5208 ; 277  |#define TOP_OF_SCREEN           0
                             5209 ; 278  |#define LEFT_OF_SCREEN          0
                             5210 ; 279  |
                             5211 ; 280  |#ifdef LDS514_LCD
                             5212 ; 281  |#define   SCREEN_WIDTH       96
                             5213 ; 282  |#define   SCREEN_HEIGHT       64
                             5214 ; 283  |#endif
                             5215 ; 284  |
                             5216 ; 285  |#ifdef ILI814_LCD
                             5217 ; 286  |#define   SCREEN_WIDTH       96
                             5218 ; 287  |#define   SCREEN_HEIGHT       64
                             5219 ; 288  |#endif
                             5220 ; 289  |
                             5221 ; 290  |#ifdef ML9341_LCD
                             5222 ; 291  |#define   SCREEN_WIDTH       96
                             5223 ; 292  |#define   SCREEN_HEIGHT       96
                             5224 ; 293  |#endif
                             5225 ; 294  |
                             5226 ; 295  |#ifdef SSD1332_LCD
                             5227 ; 296  |#define   SCREEN_WIDTH       96
                             5228 ; 297  |#define   SCREEN_HEIGHT       64
                             5229 ; 298  |#endif
                             5230 ; 299  |
                             5231 ; 300  |#ifdef S6B33B0A_LCD
                             5232 ; 301  |#define   SCREEN_WIDTH       128
                             5233 ; 302  |#define   SCREEN_HEIGHT       159
                             5234 ; 303  |#endif
                             5235 ; 304  |
                             5236 ; 305  |#ifdef SED15XX_LCD
                             5237 ; 306  |#define SCREEN_WIDTH            128
                             5238 ; 307  |#define SCREEN_HEIGHT           64
                             5239 ; 308  |#endif
                             5240 ; 309  |
                             5241 ; 310  |#define CHAR_SIZE_X             6
                             5242 ; 311  |#define CHAR_SIZE_Y             8
                             5243 ; 312  |
                             5244 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             5245 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             5246 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             5247 ; 316  |
                             5248 ; 317  |// Top row in order from left to right
                             5249 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             5250 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             5251 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             5252 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             5253 ; 322  |
                             5254 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             5255 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             5256 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             5257 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             5258 ; 327  |
                             5259 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             5260 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             5261 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             5262 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             5263 ; 332  |
                             5264 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             5265 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             5266 ; 335  |#define AB_ICON_X_SIZE          12
                             5267 ; 336  |#define AB_ICON_Y_SIZE          8
                             5268 ; 337  |
                             5269 ; 338  |#ifdef  AUDIBLE
                             5270 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             5271 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             5272 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             5273 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             5274 ; 343  |#endif
                             5275 ; 344  |
                             5276 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             5277 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             5278 ; 347  |#define EQ_ICON_X_SIZE          22
                             5279 ; 348  |#define EQ_ICON_Y_SIZE          8
                             5280 ; 349  |
                             5281 ; 350  |#ifdef WOW
                             5282 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             5283 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             5284 ; 353  |#endif
                             5285 ; 354  |
                             5286 ; 355  |
                             5287 ; 356  |// Media icon
                             5288 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             5289 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             5290 ; 359  |#define DISK_X_SIZE             8
                             5291 ; 360  |#define DISK_Y_SIZE             8
                             5292 ; 361  |
                             5293 ; 362  |// Hold icon
                             5294 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             5295 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             5296 ; 365  |#define LOCK_ICON_X_SIZE        8
                             5297 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             5298 ; 367  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5299 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             5300 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             5301 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             5302 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             5303 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             5304 ; 373  |
                             5305 ; 374  |// Second row from left to right
                             5306 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             5307 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             5308 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             5309 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             5310 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             5311 ; 380  |#define VOLUME_NUM_ICONS        27
                             5312 ; 381  |
                             5313 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             5314 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             5315 ; 384  |
                             5316 ; 385  |//Lyrics Position
                             5317 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             5318 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             5319 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             5320 ; 389  |
                             5321 ; 390  |// Music menu
                             5322 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5323 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5324 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             5325 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             5326 ; 395  |
                             5327 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             5328 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             5329 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             5330 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             5331 ; 400  |
                             5332 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             5333 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             5334 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             5335 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             5336 ; 405  |
                             5337 ; 406  |#ifdef USE_PLAYLIST5
                             5338 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             5339 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5340 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             5341 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             5342 ; 411  |
                             5343 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5344 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5345 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             5346 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             5347 ; 416  |
                             5348 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             5349 ; 418  |#else
                             5350 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             5351 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5352 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             5353 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             5354 ; 423  |
                             5355 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5356 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5357 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             5358 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             5359 ; 428  |
                             5360 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             5361 ; 430  |#endif
                             5362 ; 431  |
                             5363 ; 432  |
                             5364 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             5365 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5366 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             5367 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             5368 ; 437  |
                             5369 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             5370 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             5371 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             5372 ; 441  |
                             5373 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             5374 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             5375 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             5376 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             5377 ; 446  |
                             5378 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             5379 ; 448  |#define VBR_FLAG_Y_POS      8
                             5380 ; 449  |#define VBR_FLAG_X_SIZE     20
                             5381 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             5382 ; 451  |#ifdef JPEG_ALBUM_ART
                             5383 ; 452  |// Album art display parameters:
                             5384 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             5385 ; 454  |#define ALBUM_ART_Y_POS         80
                             5386 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             5387 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             5388 ; 457  |#endif
                             5389 ; 458  |
                             5390 ; 459  |// Recording Display
                             5391 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             5392 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5393 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             5394 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             5395 ; 464  |
                             5396 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             5397 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             5398 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             5399 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             5400 ; 469  |
                             5401 ; 470  |// Playback Display with hours added.
                             5402 ; 471  |#ifdef LDS514_LCD
                             5403 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5404 ; 473  |#endif
                             5405 ; 474  |
                             5406 ; 475  |#ifdef ILI814_LCD
                             5407 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5408 ; 477  |#endif
                             5409 ; 478  |
                             5410 ; 479  |#ifdef ML9341_LCD
                             5411 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5412 ; 481  |#endif
                             5413 ; 482  |
                             5414 ; 483  |#ifdef SSD1332_LCD
                             5415 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5416 ; 485  |#endif
                             5417 ; 486  |
                             5418 ; 487  |#ifdef S6B33B0A_LCD
                             5419 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5420 ; 489  |#endif
                             5421 ; 490  |
                             5422 ; 491  |#ifdef SED15XX_LCD
                             5423 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5424 ; 493  |#endif
                             5425 ; 494  |
                             5426 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             5427 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             5428 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             5429 ; 498  |
                             5430 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             5431 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             5432 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             5433 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             5434 ; 503  |
                             5435 ; 504  |//Clear entire Track Time when song changes.
                             5436 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             5437 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             5438 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             5439 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             5440 ; 509  |
                             5441 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             5442 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             5443 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             5444 ; 513  |
                             5445 ; 514  | //DVRWARN
                             5446 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             5447 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             5448 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             5449 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             5450 ; 519  |
                             5451 ; 520  |//Shutdown
                             5452 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             5453 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             5454 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             5455 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             5456 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             5457 ; 526  |
                             5458 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             5459 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             5460 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             5461 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             5462 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             5463 ; 532  |
                             5464 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             5465 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             5466 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             5467 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             5468 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             5469 ; 538  |
                             5470 ; 539  |
                             5471 ; 540  |//Contrast Display
                             5472 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5473 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5474 ; 543  |
                             5475 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             5476 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             5477 ; 546  |#define CONTRAST_X_SIZE             96
                             5478 ; 547  |#define CONTRAST_Y_SIZE             8
                             5479 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             5480 ; 549  |
                             5481 ; 550  |//Backlight Display
                             5482 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5483 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             5484 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             5485 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5486 ; 555  |
                             5487 ; 556  |//settings title display
                             5488 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5489 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5490 ; 559  |//jpeg display title display
                             5491 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5492 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5493 ; 562  |//erase files title display
                             5494 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5495 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             5496 ; 565  |
                             5497 ; 566  |// Splashscreen
                             5498 ; 567  |#ifdef LDS514_LCD
                             5499 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5500 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5501 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             5502 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             5503 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5504 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5505 ; 574  |#endif
                             5506 ; 575  |
                             5507 ; 576  |#ifdef ILI814_LCD
                             5508 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5509 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5510 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             5511 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             5512 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5513 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5514 ; 583  |#endif
                             5515 ; 584  |
                             5516 ; 585  |#ifdef ML9341_LCD
                             5517 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5518 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5519 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             5520 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             5521 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5522 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5523 ; 592  |#endif
                             5524 ; 593  |
                             5525 ; 594  |#ifdef SSD1332_LCD
                             5526 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5527 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5528 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             5529 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             5530 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5531 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5532 ; 601  |#endif
                             5533 ; 602  |
                             5534 ; 603  |#ifdef S6B33B0A_LCD
                             5535 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5536 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             5537 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             5538 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             5539 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5540 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5541 ; 610  |#endif
                             5542 ; 611  |
                             5543 ; 612  |#ifdef SED15XX_LCD
                             5544 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5545 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             5546 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             5547 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             5548 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5549 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5550 ; 619  |#endif
                             5551 ; 620  |
                             5552 ; 621  |// FM tuner
                             5553 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             5554 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             5555 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             5556 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             5557 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             5558 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             5559 ; 628  |
                             5560 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             5561 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             5562 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             5563 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             5564 ; 633  |
                             5565 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             5566 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             5567 ; 636  |
                             5568 ; 637  |// About menu
                             5569 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5570 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             5571 ; 640  |// starting row -- use offsets for the rest
                             5572 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             5573 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             5574 ; 643  |
                             5575 ; 644  |#ifdef PLAYER_STRESS
                             5576 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             5577 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             5578 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             5579 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             5580 ; 649  |#endif
                             5581 ; 650  |
                             5582 ; 651  |
                             5583 ; 652  |// Delete Menu
                             5584 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             5585 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             5586 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             5587 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             5588 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             5589 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5590 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             5591 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5592 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             5593 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5594 ; 663  |
                             5595 ; 664  |_reentrant void DisplayClear (void);
                             5596 ; 665  |_reentrant void DisplayLowBattery (void);
                             5597 ; 666  |
                             5598 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             5599 ; 668  |
                             5600 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             5601 ; 670  |#ifdef WOW
                             5602 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             5603 ; 672  |#endif
                             5604 ; 673  |extern _X BOOL g_bSongStringScroll;
                             5605 ; 674  |extern _X INT  g_iSongStringOffset;
                             5606 ; 675  |extern _X INT  g_iSongStringLength;
                             5607 ; 676  |
                             5608 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             5609 ; 678  |extern _X INT  g_iArtistStringOffset;
                             5610 ; 679  |extern _X INT  g_iArtistStringLength;
                             5611 ; 680  |
                             5612 ; 681  |
                             5613 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             5614 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             5615 ; 684  |extern _X INT  g_iAlbumStringLength;
                             5616 ; 685  |extern int g_iVolume_Control_Mode;
                             5617 ; 686  |extern int g_iAB_Control_Mode;
                             5618 ; 687  |
                             5619 ; 688  |
                             5620 ; 689  |#endif //_DISPLAY_H
                             5621 
                             5623 
                             5624 ; 11   |#include "menus.h"
                             5625 
                             5627 
                             5628 ; 1    |#ifndef _MENU_H
                             5629 ; 2    |#define _MENU_H
                             5630 ; 3    |
                             5631 ; 4    |#include "types.h"
                             5632 
                             5634 
                             5635 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5636 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5637 ; 3    |//
                             5638 ; 4    |// Filename: types.h
                             5639 ; 5    |// Description: Standard data types
                             5640 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5641 ; 7    |
                             5642 ; 8    |#ifndef _TYPES_H
                             5643 ; 9    |#define _TYPES_H
                             5644 ; 10   |
                             5645 ; 11   |// TODO:  move this outta here!
                             5646 ; 12   |#if !defined(NOERROR)
                             5647 ; 13   |#define NOERROR 0
                             5648 ; 14   |#define SUCCESS 0
                             5649 ; 15   |#endif 
                             5650 ; 16   |#if !defined(SUCCESS)
                             5651 ; 17   |#define SUCCESS  0
                             5652 ; 18   |#endif
                             5653 ; 19   |#if !defined(ERROR)
                             5654 ; 20   |#define ERROR   -1
                             5655 ; 21   |#endif
                             5656 ; 22   |#if !defined(FALSE)
                             5657 ; 23   |#define FALSE 0
                             5658 ; 24   |#endif
                             5659 ; 25   |#if !defined(TRUE)
                             5660 ; 26   |#define TRUE  1
                             5661 ; 27   |#endif
                             5662 ; 28   |
                             5663 ; 29   |#if !defined(NULL)
                             5664 ; 30   |#define NULL 0
                             5665 ; 31   |#endif
                             5666 ; 32   |
                             5667 ; 33   |#define MAX_INT     0x7FFFFF
                             5668 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5669 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5670 ; 36   |#define MAX_ULONG   (-1) 
                             5671 ; 37   |
                             5672 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5673 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5674 ; 40   |
                             5675 ; 41   |
                             5676 ; 42   |#define BYTE    unsigned char       // btVarName
                             5677 ; 43   |#define CHAR    signed char         // cVarName
                             5678 ; 44   |#define USHORT  unsigned short      // usVarName
                             5679 ; 45   |#define SHORT   unsigned short      // sVarName
                             5680 ; 46   |#define WORD    unsigned int        // wVarName
                             5681 ; 47   |#define INT     signed int          // iVarName
                             5682 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5683 ; 49   |#define LONG    signed long         // lVarName
                             5684 ; 50   |#define BOOL    unsigned int        // bVarName
                             5685 ; 51   |#define FRACT   _fract              // frVarName
                             5686 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5687 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5688 ; 54   |#define FLOAT   float               // fVarName
                             5689 ; 55   |#define DBL     double              // dVarName
                             5690 ; 56   |#define ENUM    enum                // eVarName
                             5691 ; 57   |#define CMX     _complex            // cmxVarName
                             5692 ; 58   |typedef WORD UCS3;                   // 
                             5693 ; 59   |
                             5694 ; 60   |#define UINT16  unsigned short
                             5695 ; 61   |#define UINT8   unsigned char   
                             5696 ; 62   |#define UINT32  unsigned long
                             5697 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5698 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5699 ; 65   |#define WCHAR   UINT16
                             5700 ; 66   |
                             5701 ; 67   |//UINT128 is 16 bytes or 6 words
                             5702 ; 68   |typedef struct UINT128_3500 {   
                             5703 ; 69   |    int val[6];     
                             5704 ; 70   |} UINT128_3500;
                             5705 ; 71   |
                             5706 ; 72   |#define UINT128   UINT128_3500
                             5707 ; 73   |
                             5708 ; 74   |// Little endian word packed byte strings:   
                             5709 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5710 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5711 ; 77   |// Little endian word packed byte strings:   
                             5712 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5713 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5714 ; 80   |
                             5715 ; 81   |// Declare Memory Spaces To Use When Coding
                             5716 ; 82   |// A. Sector Buffers
                             5717 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5718 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5719 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5720 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5721 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5722 ; 88   |// B. Media DDI Memory
                             5723 ; 89   |#define MEDIA_DDI_MEM _Y
                             5724 ; 90   |
                             5725 ; 91   |
                             5726 ; 92   |
                             5727 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5728 ; 94   |// Examples of circular pointers:
                             5729 ; 95   |//    INT CIRC cpiVarName
                             5730 ; 96   |//    DWORD CIRC cpdwVarName
                             5731 ; 97   |
                             5732 ; 98   |#define RETCODE INT                 // rcVarName
                             5733 ; 99   |
                             5734 ; 100  |// generic bitfield structure
                             5735 ; 101  |struct Bitfield {
                             5736 ; 102  |    unsigned int B0  :1;
                             5737 ; 103  |    unsigned int B1  :1;
                             5738 ; 104  |    unsigned int B2  :1;
                             5739 ; 105  |    unsigned int B3  :1;
                             5740 ; 106  |    unsigned int B4  :1;
                             5741 ; 107  |    unsigned int B5  :1;
                             5742 ; 108  |    unsigned int B6  :1;
                             5743 ; 109  |    unsigned int B7  :1;
                             5744 ; 110  |    unsigned int B8  :1;
                             5745 ; 111  |    unsigned int B9  :1;
                             5746 ; 112  |    unsigned int B10 :1;
                             5747 ; 113  |    unsigned int B11 :1;
                             5748 ; 114  |    unsigned int B12 :1;
                             5749 ; 115  |    unsigned int B13 :1;
                             5750 ; 116  |    unsigned int B14 :1;
                             5751 ; 117  |    unsigned int B15 :1;
                             5752 ; 118  |    unsigned int B16 :1;
                             5753 ; 119  |    unsigned int B17 :1;
                             5754 ; 120  |    unsigned int B18 :1;
                             5755 ; 121  |    unsigned int B19 :1;
                             5756 ; 122  |    unsigned int B20 :1;
                             5757 ; 123  |    unsigned int B21 :1;
                             5758 ; 124  |    unsigned int B22 :1;
                             5759 ; 125  |    unsigned int B23 :1;
                             5760 ; 126  |};
                             5761 ; 127  |
                             5762 ; 128  |union BitInt {
                             5763 ; 129  |        struct Bitfield B;
                             5764 ; 130  |        int        I;
                             5765 ; 131  |};
                             5766 ; 132  |
                             5767 ; 133  |#define MAX_MSG_LENGTH 10
                             5768 ; 134  |struct CMessage
                             5769 ; 135  |{
                             5770 ; 136  |        unsigned int m_uLength;
                             5771 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5772 ; 138  |};
                             5773 ; 139  |
                             5774 ; 140  |typedef struct {
                             5775 ; 141  |    WORD m_wLength;
                             5776 ; 142  |    WORD m_wMessage;
                             5777 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5778 ; 144  |} Message;
                             5779 ; 145  |
                             5780 ; 146  |struct MessageQueueDescriptor
                             5781 ; 147  |{
                             5782 ; 148  |        int *m_pBase;
                             5783 ; 149  |        int m_iModulo;
                             5784 ; 150  |        int m_iSize;
                             5785 ; 151  |        int *m_pHead;
                             5786 ; 152  |        int *m_pTail;
                             5787 ; 153  |};
                             5788 ; 154  |
                             5789 ; 155  |struct ModuleEntry
                             5790 ; 156  |{
                             5791 ; 157  |    int m_iSignaledEventMask;
                             5792 ; 158  |    int m_iWaitEventMask;
                             5793 ; 159  |    int m_iResourceOfCode;
                             5794 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5795 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             5796 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5797 ; 163  |    int m_uTimeOutHigh;
                             5798 ; 164  |    int m_uTimeOutLow;
                             5799 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5800 ; 166  |};
                             5801 ; 167  |
                             5802 ; 168  |union WaitMask{
                             5803 ; 169  |    struct B{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5804 ; 170  |        unsigned int m_bNone     :1;
                             5805 ; 171  |        unsigned int m_bMessage  :1;
                             5806 ; 172  |        unsigned int m_bTimer    :1;
                             5807 ; 173  |        unsigned int m_bButton   :1;
                             5808 ; 174  |    } B;
                             5809 ; 175  |    int I;
                             5810 ; 176  |} ;
                             5811 ; 177  |
                             5812 ; 178  |
                             5813 ; 179  |struct Button {
                             5814 ; 180  |        WORD wButtonEvent;
                             5815 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5816 ; 182  |};
                             5817 ; 183  |
                             5818 ; 184  |struct Message {
                             5819 ; 185  |        WORD wMsgLength;
                             5820 ; 186  |        WORD wMsgCommand;
                             5821 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5822 ; 188  |};
                             5823 ; 189  |
                             5824 ; 190  |union EventTypes {
                             5825 ; 191  |        struct CMessage msg;
                             5826 ; 192  |        struct Button Button ;
                             5827 ; 193  |        struct Message Message;
                             5828 ; 194  |};
                             5829 ; 195  |
                             5830 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5831 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5832 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5833 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5834 ; 200  |
                             5835 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5836 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5837 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5838 ; 204  |
                             5839 ; 205  |#if DEBUG
                             5840 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5841 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5842 ; 208  |#else 
                             5843 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             5844 ; 210  |#define DebugBuildAssert(x)    
                             5845 ; 211  |#endif
                             5846 ; 212  |
                             5847 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5848 ; 214  |//  #pragma asm
                             5849 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5850 ; 216  |//  #pragma endasm
                             5851 ; 217  |
                             5852 ; 218  |
                             5853 ; 219  |#ifdef COLOR_262K
                             5854 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             5855 ; 221  |#elif defined(COLOR_65K)
                             5856 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             5857 ; 223  |#else
                             5858 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             5859 ; 225  |#endif
                             5860 ; 226  |    
                             5861 ; 227  |#endif // #ifndef _TYPES_H
                             5862 
                             5864 
                             5865 ; 5    |
                             5866 ; 6    |#define TIMER_ANIMATE           0
                             5867 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             5868 ; 8    |#define TIMER_BATT_CHK          2
                             5869 ; 9    |#define TIMER_SONG_CHANGE       3
                             5870 ; 10   |#define TIMER_TUNER                             4
                             5871 ; 11   |#define TIMER_BACKLIGHT                 5
                             5872 ; 12   |#define TIMER_FFRWND                6
                             5873 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             5874 ; 14   |#define TIMER_TIMEDATE                  8
                             5875 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use together
                             5876 ; 16   |#define TIMER_APIC_UPDATE               9
                             5877 ; 17   |
                             5878 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             5879 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             5880 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             5881 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             5882 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             5883 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             5884 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             5885 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5886 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             5887 ; 27   |#ifdef USE_PLAYLIST3
                             5888 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             5889 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             5890 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             5891 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             5892 ; 32   |
                             5893 ; 33   |#define PLAYLIST_ENABLE         (0)
                             5894 ; 34   |#endif
                             5895 ; 35   |#define ANIMATE_PERIOD          (100)
                             5896 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             5897 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             5898 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             5899 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                             5900 ; 40   |#ifdef USE_PLAYLIST5
                             5901 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             5902 ; 42   |#endif
                             5903 ; 43   |
                             5904 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5905 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             5906 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             5907 ; 47   |
                             5908 ; 48   |// used with shutdown menu
                             5909 ; 49   |// FORCESHUTDOWN does not allow abort
                             5910 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             5911 ; 51   |#define FORCESHUTDOWN                   TRUE
                             5912 ; 52   |#define USERSHUTDOWN                    FALSE
                             5913 ; 53   |
                             5914 ; 54   |// if low battery display low battery message
                             5915 ; 55   |#define LOWBATT                                 TRUE
                             5916 ; 56   |#define REGBATT                                 FALSE
                             5917 ; 57   |
                             5918 ; 58   |//Backlight Define Statements
                             5919 ; 59   |#ifdef CLCD
                             5920 ; 60   |#ifdef CLCD_16BIT
                             5921 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             5922 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5923 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5924 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             5925 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             5926 ; 66   |#else
                             5927 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             5928 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5929 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5930 ; 70   |#define BACKLIGHT_ON                            0x006000
                             5931 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             5932 ; 72   |#endif
                             5933 ; 73   |#else
                             5934 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             5935 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             5936 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5937 ; 77   |#define BACKLIGHT_ON                            TRUE
                             5938 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             5939 ; 79   |#endif
                             5940 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 seconds
                             5941 ; 81   |
                             5942 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             5943 ; 83   |#define INCREMENT 1
                             5944 ; 84   |#define DECREMENT 0
                             5945 ; 85   |
                             5946 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             5947 ; 87   |//states that aren't included in the displayed list.
                             5948 ; 88   |#define MENU_EXIT       101
                             5949 ; 89   |#define MENU_MAIN       100
                             5950 ; 90   |
                             5951 ; 91   |// menu flags
                             5952 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             5953 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesting to music
                             5954 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save changes?
                             5955 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             5956 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesting to voice/fm menu and start recording
                             5957 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesting to music
                             5958 ; 98   |#endif
                             5959 ; 99   |
                             5960 ; 100  |#define LANGUAGES_ENG   0
                             5961 ; 101  |#define LANGUAGES_VIE   1
                             5962 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             5963 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             5964 ; 104  |
                             5965 ; 105  |// 1 word menu variable -- bit flags
                             5966 ; 106  |extern struct Bitfield g_MenuFlags;
                             5967 ; 107  |
                             5968 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             5969 ; 109  |extern union EventTypes gEventInfo;
                             5970 ; 110  |
                             5971 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             5972 ; 112  |extern INT g_iCurrentMenu;
                             5973 ; 113  |
                             5974 ; 114  |//Backlight State
                             5975 ; 115  |extern INT g_iBackLightState;
                             5976 ; 116  |
                             5977 ; 117  |//Language state
                             5978 ; 118  |extern INT g_iLanguage;
                             5979 ; 119  |
                             5980 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             5981 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             5982 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             5983 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             5984 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             5985 ; 125  |#ifdef USE_PLAYLIST3
                             5986 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             5987 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             5988 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5989 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             5990 ; 130  |#ifdef MOTION_VIDEO
                             5991 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             5992 ; 132  |#endif
                             5993 ; 133  |#ifdef JPEG_APP
                             5994 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             5995 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             5996 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             5997 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             5998 ; 138  |#endif
                             5999 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             6000 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             6001 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             6002 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             6003 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             6004 ; 144  |
                             6005 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             6006 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             6007 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             6008 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             6009 ; 149  |#ifdef USE_PLAYLIST5
                             6010 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             6011 ; 151  |#endif
                             6012 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             6013 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             6014 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             6015 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             6016 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             6017 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                             6018 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             6019 ; 159  |
                             6020 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             6021 ; 161  |void _reentrant RecordTestMenu(void);
                             6022 ; 162  |
                             6023 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             6024 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6025 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6026 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6027 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             6028 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             6029 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             6030 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             6031 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             6032 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             6033 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             6034 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             6035 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             6036 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             6037 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                             6038 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             6039 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             6040 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             6041 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             6042 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             6043 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             6044 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             6045 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             6046 ; 186  |#endif
                             6047 ; 187  |
                             6048 
                             6050 
                             6051 ; 12   |#include "mainmenu.h"
                             6052 
                             6054 
                             6055 ; 1    |#ifndef _MAIN_MENU_H
                             6056 ; 2    |#define _MAIN_MENU_H
                             6057 ; 3    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6058 ; 4    |// menus in mainmenu
                             6059 ; 5    |#define MAINMENU_FIRST  0
                             6060 ; 6    |
                             6061 ; 7    |enum _MENU_ID
                             6062 ; 8    |{
                             6063 ; 9    |        MENU_MUSIC = 0,
                             6064 ; 10   |#ifdef JPEG_APP
                             6065 ; 11   |        MENU_JPEG_DISPLAY,
                             6066 ; 12   |#endif
                             6067 ; 13   |#ifdef MOTION_VIDEO
                             6068 ; 14   |        MENU_MVIDEO,
                             6069 ; 15   |#endif
                             6070 ; 16   |        MENU_VOICE,
                             6071 ; 17   |
                             6072 ; 18   |/*This version does not use PL5
                             6073 ; 19   |#ifdef USE_PLAYLIST5
                             6074 ; 20   |#ifndef REMOVE_FM
                             6075 ; 21   |    MENU_FMREC,
                             6076 ; 22   |#endif
                             6077 ; 23   |    MENU_LINEIN,
                             6078 ; 24   |#ifdef AUDIBLE
                             6079 ; 25   |        MENU_AUDIBLE,
                             6080 ; 26   |#endif
                             6081 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                             6082 ; 28   |*/
                             6083 ; 29   |
                             6084 ; 30   |#ifdef USE_PLAYLIST3
                             6085 ; 31   |#ifdef AUDIBLE
                             6086 ; 32   |        MENU_AUDIBLE,
                             6087 ; 33   |#endif
                             6088 ; 34   |#endif
                             6089 ; 35   |#ifndef REMOVE_FM
                             6090 ; 36   |        MENU_FMTUNER,
                             6091 ; 37   |#endif
                             6092 ; 38   |        MENU_RECORD,
                             6093 ; 39   |        MENU_SETTINGS,
                             6094 ; 40   |        MENU_SHUTDOWN,
                             6095 ; 41   |        MENU_TIME_DATE,
                             6096 ; 42   |        MENU_AB,
                             6097 ; 43   |        MENU_DELETE,
                             6098 ; 44   |        MENU_ABOUT,
                             6099 ; 45   |#ifdef SPECTRUM_ANAL
                             6100 ; 46   |        MENU_SPECTROGRAM,
                             6101 ; 47   |#endif
                             6102 ; 48   |        MENU_MAIN_EXIT
                             6103 ; 49   |};
                             6104 ; 50   |
                             6105 ; 51   |
                             6106 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             6107 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             6108 ; 54   |
                             6109 ; 55   |#ifdef S6B33B0A_LCD
                             6110 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             6111 ; 57   |#endif
                             6112 ; 58   |
                             6113 ; 59   |#ifdef SED15XX_LCD
                             6114 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             6115 ; 61   |#endif
                             6116 ; 62   |
                             6117 ; 63   |
                             6118 ; 64   |// Media error constants
                             6119 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             6120 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             6121 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             6122 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             6123 ; 69   |// supported in the current code.)
                             6124 ; 70   |
                             6125 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             6126 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             6127 ; 73   |
                             6128 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             6129 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             6130 ; 76   |
                             6131 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             6132 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             6133 ; 79   |
                             6134 ; 80   |#ifdef USE_PLAYLIST3
                             6135 ; 81   |extern INT  g_current_index;
                             6136 ; 82   |extern INT  g_current_size;
                             6137 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             6138 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             6139 ; 85   |extern INT  g_iFileHandle;
                             6140 ; 86   |extern INT  g_ML_save_on_exit;
                             6141 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             6142 ; 88   |#endif  // USE_PLAYLIST3
                             6143 ; 89   |
                             6144 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             6145 ; 91   |//  Prototypes
                             6146 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             6147 ; 93   |#ifdef USE_PLAYLIST3
                             6148 ; 94   |void _reentrant ML_building_engine_init(void);
                             6149 ; 95   |#endif  // USE_PLAYLIST3
                             6150 ; 96   |
                             6151 ; 97   |#endif
                             6152 
                             6154 
                             6155 ; 13   |#include "fmtunermenu.h"
                             6156 
                             6158 
                             6159 ; 1    |#ifndef _FMTUNER_MENU_H
                             6160 ; 2    |#define _FMTUNER_MENU_H
                             6161 ; 3    |
                             6162 ; 4    |#include "..\..\..\..\..\..\System\MsgModules\Hardware\Tuner\tunerdriver.h"
                             6163 
                             6165 
                             6166 ; 1    |#ifndef __TUNERDRIVER_H
                             6167 ; 2    |#define __TUNERDRIVER_H
                             6168 ; 3    |
                             6169 ; 4    |
                             6170 ; 5    |#include "types.h"
                             6171 
                             6173 
                             6174 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6175 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6176 ; 3    |//
                             6177 ; 4    |// Filename: types.h
                             6178 ; 5    |// Description: Standard data types
                             6179 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6180 ; 7    |
                             6181 ; 8    |#ifndef _TYPES_H
                             6182 ; 9    |#define _TYPES_H
                             6183 ; 10   |
                             6184 ; 11   |// TODO:  move this outta here!
                             6185 ; 12   |#if !defined(NOERROR)
                             6186 ; 13   |#define NOERROR 0
                             6187 ; 14   |#define SUCCESS 0
                             6188 ; 15   |#endif 
                             6189 ; 16   |#if !defined(SUCCESS)
                             6190 ; 17   |#define SUCCESS  0
                             6191 ; 18   |#endif
                             6192 ; 19   |#if !defined(ERROR)
                             6193 ; 20   |#define ERROR   -1
                             6194 ; 21   |#endif
                             6195 ; 22   |#if !defined(FALSE)
                             6196 ; 23   |#define FALSE 0
                             6197 ; 24   |#endif
                             6198 ; 25   |#if !defined(TRUE)
                             6199 ; 26   |#define TRUE  1
                             6200 ; 27   |#endif
                             6201 ; 28   |
                             6202 ; 29   |#if !defined(NULL)
                             6203 ; 30   |#define NULL 0
                             6204 ; 31   |#endif
                             6205 ; 32   |
                             6206 ; 33   |#define MAX_INT     0x7FFFFF
                             6207 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6208 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6209 ; 36   |#define MAX_ULONG   (-1) 
                             6210 ; 37   |
                             6211 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6212 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6213 ; 40   |
                             6214 ; 41   |
                             6215 ; 42   |#define BYTE    unsigned char       // btVarName
                             6216 ; 43   |#define CHAR    signed char         // cVarName
                             6217 ; 44   |#define USHORT  unsigned short      // usVarName
                             6218 ; 45   |#define SHORT   unsigned short      // sVarName
                             6219 ; 46   |#define WORD    unsigned int        // wVarName
                             6220 ; 47   |#define INT     signed int          // iVarName
                             6221 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6222 ; 49   |#define LONG    signed long         // lVarName
                             6223 ; 50   |#define BOOL    unsigned int        // bVarName
                             6224 ; 51   |#define FRACT   _fract              // frVarName
                             6225 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6226 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6227 ; 54   |#define FLOAT   float               // fVarName
                             6228 ; 55   |#define DBL     double              // dVarName
                             6229 ; 56   |#define ENUM    enum                // eVarName
                             6230 ; 57   |#define CMX     _complex            // cmxVarName
                             6231 ; 58   |typedef WORD UCS3;                   // 
                             6232 ; 59   |
                             6233 ; 60   |#define UINT16  unsigned short
                             6234 ; 61   |#define UINT8   unsigned char   
                             6235 ; 62   |#define UINT32  unsigned long
                             6236 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6237 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6238 ; 65   |#define WCHAR   UINT16
                             6239 ; 66   |
                             6240 ; 67   |//UINT128 is 16 bytes or 6 words
                             6241 ; 68   |typedef struct UINT128_3500 {   
                             6242 ; 69   |    int val[6];     
                             6243 ; 70   |} UINT128_3500;
                             6244 ; 71   |
                             6245 ; 72   |#define UINT128   UINT128_3500
                             6246 ; 73   |
                             6247 ; 74   |// Little endian word packed byte strings:   
                             6248 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6249 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6250 ; 77   |// Little endian word packed byte strings:   
                             6251 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6252 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6253 ; 80   |
                             6254 ; 81   |// Declare Memory Spaces To Use When Coding
                             6255 ; 82   |// A. Sector Buffers
                             6256 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6257 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6258 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6259 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6260 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6261 ; 88   |// B. Media DDI Memory
                             6262 ; 89   |#define MEDIA_DDI_MEM _Y
                             6263 ; 90   |
                             6264 ; 91   |
                             6265 ; 92   |
                             6266 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6267 ; 94   |// Examples of circular pointers:
                             6268 ; 95   |//    INT CIRC cpiVarName
                             6269 ; 96   |//    DWORD CIRC cpdwVarName
                             6270 ; 97   |
                             6271 ; 98   |#define RETCODE INT                 // rcVarName
                             6272 ; 99   |
                             6273 ; 100  |// generic bitfield structure
                             6274 ; 101  |struct Bitfield {
                             6275 ; 102  |    unsigned int B0  :1;
                             6276 ; 103  |    unsigned int B1  :1;
                             6277 ; 104  |    unsigned int B2  :1;
                             6278 ; 105  |    unsigned int B3  :1;
                             6279 ; 106  |    unsigned int B4  :1;
                             6280 ; 107  |    unsigned int B5  :1;
                             6281 ; 108  |    unsigned int B6  :1;
                             6282 ; 109  |    unsigned int B7  :1;
                             6283 ; 110  |    unsigned int B8  :1;
                             6284 ; 111  |    unsigned int B9  :1;
                             6285 ; 112  |    unsigned int B10 :1;
                             6286 ; 113  |    unsigned int B11 :1;
                             6287 ; 114  |    unsigned int B12 :1;
                             6288 ; 115  |    unsigned int B13 :1;
                             6289 ; 116  |    unsigned int B14 :1;
                             6290 ; 117  |    unsigned int B15 :1;
                             6291 ; 118  |    unsigned int B16 :1;
                             6292 ; 119  |    unsigned int B17 :1;
                             6293 ; 120  |    unsigned int B18 :1;
                             6294 ; 121  |    unsigned int B19 :1;
                             6295 ; 122  |    unsigned int B20 :1;
                             6296 ; 123  |    unsigned int B21 :1;
                             6297 ; 124  |    unsigned int B22 :1;
                             6298 ; 125  |    unsigned int B23 :1;
                             6299 ; 126  |};
                             6300 ; 127  |
                             6301 ; 128  |union BitInt {
                             6302 ; 129  |        struct Bitfield B;
                             6303 ; 130  |        int        I;
                             6304 ; 131  |};
                             6305 ; 132  |
                             6306 ; 133  |#define MAX_MSG_LENGTH 10
                             6307 ; 134  |struct CMessage
                             6308 ; 135  |{
                             6309 ; 136  |        unsigned int m_uLength;
                             6310 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6311 ; 138  |};
                             6312 ; 139  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6313 ; 140  |typedef struct {
                             6314 ; 141  |    WORD m_wLength;
                             6315 ; 142  |    WORD m_wMessage;
                             6316 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6317 ; 144  |} Message;
                             6318 ; 145  |
                             6319 ; 146  |struct MessageQueueDescriptor
                             6320 ; 147  |{
                             6321 ; 148  |        int *m_pBase;
                             6322 ; 149  |        int m_iModulo;
                             6323 ; 150  |        int m_iSize;
                             6324 ; 151  |        int *m_pHead;
                             6325 ; 152  |        int *m_pTail;
                             6326 ; 153  |};
                             6327 ; 154  |
                             6328 ; 155  |struct ModuleEntry
                             6329 ; 156  |{
                             6330 ; 157  |    int m_iSignaledEventMask;
                             6331 ; 158  |    int m_iWaitEventMask;
                             6332 ; 159  |    int m_iResourceOfCode;
                             6333 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6334 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             6335 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6336 ; 163  |    int m_uTimeOutHigh;
                             6337 ; 164  |    int m_uTimeOutLow;
                             6338 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6339 ; 166  |};
                             6340 ; 167  |
                             6341 ; 168  |union WaitMask{
                             6342 ; 169  |    struct B{
                             6343 ; 170  |        unsigned int m_bNone     :1;
                             6344 ; 171  |        unsigned int m_bMessage  :1;
                             6345 ; 172  |        unsigned int m_bTimer    :1;
                             6346 ; 173  |        unsigned int m_bButton   :1;
                             6347 ; 174  |    } B;
                             6348 ; 175  |    int I;
                             6349 ; 176  |} ;
                             6350 ; 177  |
                             6351 ; 178  |
                             6352 ; 179  |struct Button {
                             6353 ; 180  |        WORD wButtonEvent;
                             6354 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6355 ; 182  |};
                             6356 ; 183  |
                             6357 ; 184  |struct Message {
                             6358 ; 185  |        WORD wMsgLength;
                             6359 ; 186  |        WORD wMsgCommand;
                             6360 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6361 ; 188  |};
                             6362 ; 189  |
                             6363 ; 190  |union EventTypes {
                             6364 ; 191  |        struct CMessage msg;
                             6365 ; 192  |        struct Button Button ;
                             6366 ; 193  |        struct Message Message;
                             6367 ; 194  |};
                             6368 ; 195  |
                             6369 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6370 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6371 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6372 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6373 ; 200  |
                             6374 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6375 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6376 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6377 ; 204  |
                             6378 ; 205  |#if DEBUG
                             6379 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6380 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6381 ; 208  |#else 
                             6382 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             6383 ; 210  |#define DebugBuildAssert(x)    
                             6384 ; 211  |#endif
                             6385 ; 212  |
                             6386 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6387 ; 214  |//  #pragma asm
                             6388 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6389 ; 216  |//  #pragma endasm
                             6390 ; 217  |
                             6391 ; 218  |
                             6392 ; 219  |#ifdef COLOR_262K
                             6393 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6394 ; 221  |#elif defined(COLOR_65K)
                             6395 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             6396 ; 223  |#else
                             6397 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             6398 ; 225  |#endif
                             6399 ; 226  |    
                             6400 ; 227  |#endif // #ifndef _TYPES_H
                             6401 
                             6403 
                             6404 ; 6    |
                             6405 ; 7    |#define TUNER_MODE_STEREO   1
                             6406 ; 8    |#define TUNER_MODE_MONO     0
                             6407 ; 9    |
                             6408 ; 10   |#define E_TUNER_FUNCTION_NOT_SUPPORTED  -1
                             6409 ; 11   |#define E_TUNER_PARAMETER_IN_ERROR      -2
                             6410 ; 12   |#define E_TUNER_NO_COMMUNICATION        -3
                             6411 ; 13   |#define E_TUNER_BUSY                    -4
                             6412 ; 14   |#define TUNER_SUCCESS                   0
                             6413 ; 15   |#define E_TUNER_POWERED_DOWN                    -8
                             6414 ; 16   |
                             6415 ; 17   |extern struct ModuleEntry *g_pTunerModuleEntry;
                             6416 ; 18   |
                             6417 ; 19   |_reentrant INT TunerGetStatus(void);
                             6418 ; 20   |_reentrant INT TunerDriverInit(void);
                             6419 ; 21   |_reentrant INT TunerDriverTuneToFrequency(INT);
                             6420 ; 22   |_reentrant INT TunerDriverIncrementUp(void );
                             6421 ; 23   |_reentrant INT TunerDriverIncrementDown(void );
                             6422 ; 24   |_reentrant INT TunerDriverSearchUp(void );
                             6423 ; 25   |_reentrant INT TunerDriverSearchDown(void);
                             6424 ; 26   |_reentrant INT TunerDriverSetMonoStereoMode(INT);
                             6425 ; 27   |_reentrant INT TunerDriverSetSensitivity(INT);
                             6426 ; 28   |_reentrant BOOL bIsTunerModulePowered(void);
                             6427 ; 29   |_reentrant INT TunerDriverSetTunerStandby(BOOL);
                             6428 ; 30   |_reentrant INT TunerDriverGetTunerstate( void );
                             6429 ; 31   |_reentrant INT TunerDriverScanStations( void );
                             6430 ; 32   |_reentrant INT TunerDriverSetToPresetStations( INT );
                             6431 ; 33   |_reentrant INT TunerDriverSetPresetStations( INT );
                             6432 ; 34   |_reentrant INT TunerDriverErasePresetStations( INT );
                             6433 ; 35   |
                             6434 ; 36   |
                             6435 ; 37   |struct ErrorBits {
                             6436 ; 38   |        int     m_bTUNER_BUSY:1;
                             6437 ; 39   |        int     m_bSEARCHING_UP:1;
                             6438 ; 40   |        int     m_bSEARCHING_DOWN:1;
                             6439 ; 41   |        int     :1;
                             6440 ; 42   |        int m_bSCANNING_STATION:1;
                             6441 ; 43   |        int :3;
                             6442 ; 44   |        int     m_bBAND_LIMIT_HIGH_ERROR:1;
                             6443 ; 45   |        int m_bBAND_LIMIT_LOW_ERROR:1;
                             6444 ; 46   |        int m_bUNUSED_PRESET:1;
                             6445 ; 47   |        int m_bPRESET_RANGE_ERROR:1;
                             6446 ; 48   |        int :1;
                             6447 ; 49   |        int m_bTUNER_NOT_FOUND:1;
                             6448 ; 50   |        int m_bPOWERED_OFF:1;
                             6449 ; 51   |        };
                             6450 ; 52   |extern struct ErrorBits g_wFMTunerError;
                             6451 ; 53   |
                             6452 ; 54   |#endif
                             6453 
                             6455 
                             6456 ; 5    |
                             6457 ; 6    |#define DISABLE_EQ  0
                             6458 ; 7    |#define ENABLE_EQ   1
                             6459 ; 8    |
                             6460 ; 9    |extern WORD  g_wCurrentPreset;
                             6461 ; 10   |extern WORD g_wCurrentFrequency;
                             6462 ; 11   |extern BOOL _X g_bTunedStereoStation;
                             6463 ; 12   |extern BOOL _X g_bSearchEndAtBandLimit;
                             6464 ; 13   |
                             6465 ; 14   |typedef struct PresetStation {
                             6466 ; 15   |        WORD Frequency;
                             6467 ; 16   |        INT     Level;
                             6468 ; 17   |        } FMTunerPreset;
                             6469 
                             6474 
                             6475 ; 18   |extern FMTunerPreset  g_astPresetStations[];
                             6476 ; 19   |
                             6477 ; 20   |extern void sw_stereocontrol_reset();
                             6478 ; 21   |#endif
                             6479 ; 22   |
                             6480 ; 23   |
                             6481 ; 24   |
                             6482 ; 25   |
                             6483 
                             6485 
                             6486 ; 14   |#include "recorderstatemachine.h"
                             6487 
                             6489 
                             6490 ; 1    |#ifndef _RECORDER_STATE_MACHINE_H
                             6491 ; 2    |#define _RECORDER_STATE_MACHINE_H
                             6492 ; 3    |
                             6493 ; 4    |// types of encoders
                             6494 ; 5    |#define ENCODER_TYPE_ADPCM_IMA  0
                             6495 ; 6    |#define ENCODER_TYPE_PCM        1
                             6496 ; 7    |#define ENCODER_TYPE_MP3        2
                             6497 ; 8    |
                             6498 ; 9    |//These are in the EncoderCSR
                             6499 ; 10   |#define ENCODER_NO_SPACE            1<<0
                             6500 ; 11   |#define ENCODER_RAN_OUT_OF_SPACE    1<<1
                             6501 ; 12   |#define ENCODER_RECORD_ERROR        1<<2
                             6502 ; 13   |#define ENCODER_TOLD_TO_STOP        1<<3
                             6503 ; 14   |#define ENCODER_ALREADY_RECORDING   1<<4
                             6504 ; 15   |#define ENCODER_PAUSED              1<<5
                             6505 ; 16   |#define ENCODER_STOPPED             1<<6
                             6506 ; 17   |#define ENCODER_WARN_LOW_SPACE      1<<7   // Only in EncoderIsrSr, menus may read it.
                             6507 ; 18   |#define ENCODER_WARNING_SENT        1<<8
                             6508 ; 19   |#define ENCODER_RECORDING           1<<12
                             6509 ; 20   |
                             6510 ; 21   |#define ENCODERCURRENTMICROPHONEVOLUME  HW_MIXMICINVR_GN_ZERO_SETMASK 
                             6511 ; 22   |
                             6512 ; 23   |#define MIC_LEFT_SOURCE                         HW_MIXRECSELR_SL_MIC_SETMASK
                             6513 ; 24   |#define MIC_RIGHT_SOURCE                                HW_MIXRECSELR_SR_MIC_SETMASK
                             6514 ; 25   |
                             6515 ; 26   |#define LINE1_LEFT_SOURCE                       HW_MIXRECSELR_SL_LINEIN1_SETMASK
                             6516 ; 27   |#define LINE1_RIGHT_SOURCE                              HW_MIXRECSELR_SR_LINEIN1_SETMASK
                             6517 ; 28   |
                             6518 ; 29   |//define FM as line-in 1 for 100 pin package, FM or line-in2 for 144 pin package
                             6519 ; 30   |#ifdef FMTUNER_ON_LINE2_IN
                             6520 ; 31   |        #define FM_LEFT_SOURCE                  HW_MIXRECSELR_SL_LINEIN2_SETMASK
                             6521 ; 32   |        #define FM_RIGHT_SOURCE                         HW_MIXRECSELR_SR_LINEIN2_SETMASK
                             6522 ; 33   |#else
                             6523 ; 34   |        #define FM_LEFT_SOURCE                  HW_MIXRECSELR_SL_LINEIN1_SETMASK
                             6524 ; 35   |        #define FM_RIGHT_SOURCE                         HW_MIXRECSELR_SR_LINEIN1_SETMASK
                             6525 ; 36   |#endif
                             6526 ; 37   |
                             6527 ; 38   |// This default gain from the ADC input amp is maxed at +22.5 dB
                             6528 ; 39   |// STMP35xx family: mic recording gets max gain at this pre-ADC gain stage
                             6529 ; 40   |#define MAX_ADC_GAIN_SETMASK            (HW_MIXADCGAINR_GL_22P5_SETMASK|HW_MIXADCGAINR_GR_22P5_SETMASK)
                             6530 ; 41   |#define CURRENTADCGAIN                          MAX_ADC_GAIN_SETMASK
                             6531 ; 42   |
                             6532 ; 43   |#define DIGITALGAINFORMP3RECORD         0x80 // 3420/3560 GAIN
                             6533 ; 44   |
                             6534 ; 45   |extern int g_iEncTotalSeconds;
                             6535 ; 46   |extern int g_iEncCurrentSeconds;
                             6536 ; 47   |
                             6537 ; 48   |extern volatile int g_bEncoderLowSpace; 
                             6538 ; 49   |
                             6539 ; 50   |_reentrant int InitRecorderStateMachine(int a, int b, int *c);
                             6540 ; 51   |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             6541 ; 52   |_reentrant int ExitRecorderStateMachine(int a, int b, int *c);
                             6542 ; 53   |
                             6543 ; 54   |#endif
                             6544 
                             6546 
                             6547 ; 15   |#include "playerstatemachine.h"
                             6548 
                             6550 
                             6551 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                             6552 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                             6553 ; 3    |
                             6554 ; 4    |#ifdef USE_PLAYLIST3
                             6555 ; 5    |#include "musiclib_ghdr.h"
                             6556 
                             6558 
                             6559 ; 1    |#ifndef MUSICLIB_GHDR_H
                             6560 ; 2    |#define MUSICLIB_GHDR_H
                             6561 ; 3    |
                             6562 ; 4    |#ifdef __cplusplus
                             6563 ; 5    |extern "C" {
                             6564 ; 6    |#endif
                             6565 ; 7    |
                             6566 ; 8    |/*==================================================================================================
                             6567 ; 9    |
                             6568 ; 10   |                                        General Description
                             6569 ; 11   |
                             6570 ; 12   |====================================================================================================
                             6571 ; 13   |
                             6572 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             6573 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             6574 ; 16   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6575 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             6576 ; 18   |
                             6577 ; 19   |PRODUCT NAMES: All
                             6578 ; 20   |
                             6579 ; 21   |GENERAL DESCRIPTION:
                             6580 ; 22   |
                             6581 ; 23   |    General description of this grouping of functions.
                             6582 ; 24   |
                             6583 ; 25   |Portability: All
                             6584 ; 26   |
                             6585 ; 27   |
                             6586 ; 28   |Revision History:
                             6587 ; 29   |
                             6588 ; 30   |                         Modification        Tracking
                             6589 ; 31   |Author                       Date             Number           Description of Changes
                             6590 ; 32   |---------------------    ------------        ----------        -------------------------------------
                             6591 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                             6592 ; 34   |
                             6593 ; 35   |
                             6594 ; 36   |====================================================================================================
                             6595 ; 37   |                                            DESCRIPTION
                             6596 ; 38   |====================================================================================================
                             6597 ; 39   |
                             6598 ; 40   |GLOBAL FUNCTIONS:
                             6599 ; 41   |    MF_global_func_name()
                             6600 ; 42   |
                             6601 ; 43   |TRACEABILITY MATRIX:
                             6602 ; 44   |    None
                             6603 ; 45   |
                             6604 ; 46   |==================================================================================================*/
                             6605 ; 47   |
                             6606 ; 48   |/*==================================================================================================
                             6607 ; 49   |                                                                Conditional Compilation Directives
                             6608 ; 50   |==================================================================================================*/
                             6609 ; 51   |#ifdef WIN32
                             6610 ; 52   |#define _PC_SIMULATION_
                             6611 ; 53   |#else
                             6612 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             6613 ; 55   |#endif  // WIN32
                             6614 ; 56   |
                             6615 ; 57   |#if 1
                             6616 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             6617 ; 59   |#endif
                             6618 ; 60   |
                             6619 ; 61   |#if 1
                             6620 ; 62   |#define _AUDIBLE_       /* install audible list */
                             6621 ; 63   |#endif
                             6622 ; 64   |
                             6623 ; 65   |#if 1
                             6624 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             6625 ; 67   |#endif
                             6626 ; 68   |
                             6627 ; 69   |#ifdef PL3_FB
                             6628 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             6629 ; 71   |#endif
                             6630 ; 72   |
                             6631 ; 73   |#if 1
                             6632 ; 74   |#define _SUPPORT_2000_SONGS_
                             6633 ; 75   |#endif
                             6634 ; 76   |
                             6635 ; 77   |/*==================================================================================================
                             6636 ; 78   |                                           INCLUDE FILES
                             6637 ; 79   |==================================================================================================*/
                             6638 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                             6639 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             6640 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             6641 ; 83   |#define OEM_SEEK_END    SEEK_END
                             6642 ; 84   |#else
                             6643 ; 85   |#define _X
                             6644 ; 86   |#define _Y
                             6645 ; 87   |#define _packed
                             6646 ; 88   |
                             6647 ; 89   |#define _asmfunc
                             6648 ; 90   |#define _reentrant
                             6649 ; 91   |
                             6650 ; 92   |#define OEM_SEEK_CUR    1
                             6651 ; 93   |#define OEM_SEEK_SET    0
                             6652 ; 94   |#define OEM_SEEK_END    2
                             6653 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             6654 ; 96   |
                             6655 ; 97   |#include "types.h"
                             6656 
                             6658 
                             6659 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6660 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6661 ; 3    |//
                             6662 ; 4    |// Filename: types.h
                             6663 ; 5    |// Description: Standard data types
                             6664 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6665 ; 7    |
                             6666 ; 8    |#ifndef _TYPES_H
                             6667 ; 9    |#define _TYPES_H
                             6668 ; 10   |
                             6669 ; 11   |// TODO:  move this outta here!
                             6670 ; 12   |#if !defined(NOERROR)
                             6671 ; 13   |#define NOERROR 0
                             6672 ; 14   |#define SUCCESS 0
                             6673 ; 15   |#endif 
                             6674 ; 16   |#if !defined(SUCCESS)
                             6675 ; 17   |#define SUCCESS  0
                             6676 ; 18   |#endif
                             6677 ; 19   |#if !defined(ERROR)
                             6678 ; 20   |#define ERROR   -1
                             6679 ; 21   |#endif
                             6680 ; 22   |#if !defined(FALSE)
                             6681 ; 23   |#define FALSE 0
                             6682 ; 24   |#endif
                             6683 ; 25   |#if !defined(TRUE)
                             6684 ; 26   |#define TRUE  1
                             6685 ; 27   |#endif
                             6686 ; 28   |
                             6687 ; 29   |#if !defined(NULL)
                             6688 ; 30   |#define NULL 0
                             6689 ; 31   |#endif
                             6690 ; 32   |
                             6691 ; 33   |#define MAX_INT     0x7FFFFF
                             6692 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6693 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6694 ; 36   |#define MAX_ULONG   (-1) 
                             6695 ; 37   |
                             6696 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6697 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6698 ; 40   |
                             6699 ; 41   |
                             6700 ; 42   |#define BYTE    unsigned char       // btVarName
                             6701 ; 43   |#define CHAR    signed char         // cVarName
                             6702 ; 44   |#define USHORT  unsigned short      // usVarName
                             6703 ; 45   |#define SHORT   unsigned short      // sVarName
                             6704 ; 46   |#define WORD    unsigned int        // wVarName
                             6705 ; 47   |#define INT     signed int          // iVarName
                             6706 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6707 ; 49   |#define LONG    signed long         // lVarName
                             6708 ; 50   |#define BOOL    unsigned int        // bVarName
                             6709 ; 51   |#define FRACT   _fract              // frVarName
                             6710 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6711 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6712 ; 54   |#define FLOAT   float               // fVarName
                             6713 ; 55   |#define DBL     double              // dVarName
                             6714 ; 56   |#define ENUM    enum                // eVarName
                             6715 ; 57   |#define CMX     _complex            // cmxVarName
                             6716 ; 58   |typedef WORD UCS3;                   // 
                             6717 ; 59   |
                             6718 ; 60   |#define UINT16  unsigned short
                             6719 ; 61   |#define UINT8   unsigned char   
                             6720 ; 62   |#define UINT32  unsigned long
                             6721 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6722 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6723 ; 65   |#define WCHAR   UINT16
                             6724 ; 66   |
                             6725 ; 67   |//UINT128 is 16 bytes or 6 words
                             6726 ; 68   |typedef struct UINT128_3500 {   
                             6727 ; 69   |    int val[6];     
                             6728 ; 70   |} UINT128_3500;
                             6729 ; 71   |
                             6730 ; 72   |#define UINT128   UINT128_3500
                             6731 ; 73   |
                             6732 ; 74   |// Little endian word packed byte strings:   
                             6733 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6734 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6735 ; 77   |// Little endian word packed byte strings:   
                             6736 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6737 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6738 ; 80   |
                             6739 ; 81   |// Declare Memory Spaces To Use When Coding
                             6740 ; 82   |// A. Sector Buffers
                             6741 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6742 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6743 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6744 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6745 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6746 ; 88   |// B. Media DDI Memory
                             6747 ; 89   |#define MEDIA_DDI_MEM _Y
                             6748 ; 90   |
                             6749 ; 91   |
                             6750 ; 92   |
                             6751 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6752 ; 94   |// Examples of circular pointers:
                             6753 ; 95   |//    INT CIRC cpiVarName
                             6754 ; 96   |//    DWORD CIRC cpdwVarName
                             6755 ; 97   |
                             6756 ; 98   |#define RETCODE INT                 // rcVarName
                             6757 ; 99   |
                             6758 ; 100  |// generic bitfield structure
                             6759 ; 101  |struct Bitfield {
                             6760 ; 102  |    unsigned int B0  :1;
                             6761 ; 103  |    unsigned int B1  :1;
                             6762 ; 104  |    unsigned int B2  :1;
                             6763 ; 105  |    unsigned int B3  :1;
                             6764 ; 106  |    unsigned int B4  :1;
                             6765 ; 107  |    unsigned int B5  :1;
                             6766 ; 108  |    unsigned int B6  :1;
                             6767 ; 109  |    unsigned int B7  :1;
                             6768 ; 110  |    unsigned int B8  :1;
                             6769 ; 111  |    unsigned int B9  :1;
                             6770 ; 112  |    unsigned int B10 :1;
                             6771 ; 113  |    unsigned int B11 :1;
                             6772 ; 114  |    unsigned int B12 :1;
                             6773 ; 115  |    unsigned int B13 :1;
                             6774 ; 116  |    unsigned int B14 :1;
                             6775 ; 117  |    unsigned int B15 :1;
                             6776 ; 118  |    unsigned int B16 :1;
                             6777 ; 119  |    unsigned int B17 :1;
                             6778 ; 120  |    unsigned int B18 :1;
                             6779 ; 121  |    unsigned int B19 :1;
                             6780 ; 122  |    unsigned int B20 :1;
                             6781 ; 123  |    unsigned int B21 :1;
                             6782 ; 124  |    unsigned int B22 :1;
                             6783 ; 125  |    unsigned int B23 :1;
                             6784 ; 126  |};
                             6785 ; 127  |
                             6786 ; 128  |union BitInt {
                             6787 ; 129  |        struct Bitfield B;
                             6788 ; 130  |        int        I;
                             6789 ; 131  |};
                             6790 ; 132  |
                             6791 ; 133  |#define MAX_MSG_LENGTH 10
                             6792 ; 134  |struct CMessage
                             6793 ; 135  |{
                             6794 ; 136  |        unsigned int m_uLength;
                             6795 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6796 ; 138  |};
                             6797 ; 139  |
                             6798 ; 140  |typedef struct {
                             6799 ; 141  |    WORD m_wLength;
                             6800 ; 142  |    WORD m_wMessage;
                             6801 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6802 ; 144  |} Message;
                             6803 ; 145  |
                             6804 ; 146  |struct MessageQueueDescriptor
                             6805 ; 147  |{
                             6806 ; 148  |        int *m_pBase;
                             6807 ; 149  |        int m_iModulo;
                             6808 ; 150  |        int m_iSize;
                             6809 ; 151  |        int *m_pHead;
                             6810 ; 152  |        int *m_pTail;
                             6811 ; 153  |};
                             6812 ; 154  |
                             6813 ; 155  |struct ModuleEntry
                             6814 ; 156  |{
                             6815 ; 157  |    int m_iSignaledEventMask;
                             6816 ; 158  |    int m_iWaitEventMask;
                             6817 ; 159  |    int m_iResourceOfCode;
                             6818 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6819 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             6820 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6821 ; 163  |    int m_uTimeOutHigh;
                             6822 ; 164  |    int m_uTimeOutLow;
                             6823 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6824 ; 166  |};
                             6825 ; 167  |
                             6826 ; 168  |union WaitMask{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6827 ; 169  |    struct B{
                             6828 ; 170  |        unsigned int m_bNone     :1;
                             6829 ; 171  |        unsigned int m_bMessage  :1;
                             6830 ; 172  |        unsigned int m_bTimer    :1;
                             6831 ; 173  |        unsigned int m_bButton   :1;
                             6832 ; 174  |    } B;
                             6833 ; 175  |    int I;
                             6834 ; 176  |} ;
                             6835 ; 177  |
                             6836 ; 178  |
                             6837 ; 179  |struct Button {
                             6838 ; 180  |        WORD wButtonEvent;
                             6839 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6840 ; 182  |};
                             6841 ; 183  |
                             6842 ; 184  |struct Message {
                             6843 ; 185  |        WORD wMsgLength;
                             6844 ; 186  |        WORD wMsgCommand;
                             6845 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6846 ; 188  |};
                             6847 ; 189  |
                             6848 ; 190  |union EventTypes {
                             6849 ; 191  |        struct CMessage msg;
                             6850 ; 192  |        struct Button Button ;
                             6851 ; 193  |        struct Message Message;
                             6852 ; 194  |};
                             6853 ; 195  |
                             6854 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6855 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6856 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6857 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6858 ; 200  |
                             6859 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6860 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6861 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6862 ; 204  |
                             6863 ; 205  |#if DEBUG
                             6864 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6865 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6866 ; 208  |#else 
                             6867 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             6868 ; 210  |#define DebugBuildAssert(x)    
                             6869 ; 211  |#endif
                             6870 ; 212  |
                             6871 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6872 ; 214  |//  #pragma asm
                             6873 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6874 ; 216  |//  #pragma endasm
                             6875 ; 217  |
                             6876 ; 218  |
                             6877 ; 219  |#ifdef COLOR_262K
                             6878 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6879 ; 221  |#elif defined(COLOR_65K)
                             6880 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             6881 ; 223  |#else
                             6882 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             6883 ; 225  |#endif
                             6884 ; 226  |    
                             6885 ; 227  |#endif // #ifndef _TYPES_H
                             6886 
                             6888 
                             6889 ; 98   |#include "exec.h"
                             6890 
                             6892 
                             6893 ; 1    |#ifndef EXEC_H
                             6894 ; 2    |#define EXEC_H
                             6895 ; 3    |
                             6896 ; 4    |
                             6897 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             6898 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             6899 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             6900 ; 8    |
                             6901 ; 9    |
                             6902 ; 10   |#endif
                             6903 
                             6905 
                             6906 ; 99   |#include "messages.h"
                             6907 
                             6909 
                             6910 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6911 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             6912 ; 3    |// Message defs
                             6913 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             6914 ; 5    |
                             6915 ; 6    |#if (!defined(MSGEQU_INC))
                             6916 ; 7    |#define MSGEQU_INC 1
                             6917 ; 8    |
                             6918 ; 9    |
                             6919 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             6920 ; 11   |
                             6921 ; 12   |
                             6922 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             6923 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             6924 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             6925 ; 16   |#define MSG_TYPE_LCD 0x030000
                             6926 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             6927 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             6928 ; 19   |#define MSG_TYPE_MENU 0x060000
                             6929 ; 20   |#define MSG_TYPE_LED 0x070000
                             6930 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             6931 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             6932 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             6933 ; 24   |// Equalizer and other effects
                             6934 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             6935 ; 26   |#if (defined(USE_PLAYLIST3))
                             6936 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             6937 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             6938 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             6939 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             6940 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             6941 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             6942 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             6943 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             6944 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             6945 ; 36   |#if defined(USE_PLAYLIST5)
                             6946 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             6947 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             6948 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             6949 ; 40   |
                             6950 ; 41   |// Message Structure Offsets
                             6951 ; 42   |#define MSG_Length 0
                             6952 ; 43   |#define MSG_ID 1
                             6953 ; 44   |#define MSG_Argument1 2
                             6954 ; 45   |#define MSG_Argument2 3
                             6955 ; 46   |#define MSG_Argument3 4
                             6956 ; 47   |#define MSG_Argument4 5
                             6957 ; 48   |#define MSG_Argument5 6
                             6958 ; 49   |#define MSG_Argument6 7
                             6959 ; 50   |
                             6960 ; 51   |
                             6961 ; 52   |
                             6962 ; 53   |// LCD Message IDs
                             6963 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             6964 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             6965 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             6966 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             6967 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             6968 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             6969 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             6970 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             6971 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             6972 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             6973 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             6974 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             6975 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             6976 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             6977 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             6978 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             6979 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             6980 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             6981 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             6982 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             6983 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             6984 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             6985 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             6986 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             6987 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             6988 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             6989 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             6990 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             6991 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             6992 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             6993 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             6994 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             6995 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             6996 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             6997 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             6998 ; 89   |//Param1 = left
                             6999 ; 90   |//Param2 = top
                             7000 ; 91   |//Param3 = right
                             7001 ; 92   |//Param4 = bottom
                             7002 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             7003 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             7004 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             7005 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             7006 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             7007 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             7008 ; 99   |
                             7009 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             7010 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             7011 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             7012 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             7013 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             7014 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             7015 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             7016 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             7017 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             7018 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             7019 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             7020 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             7021 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             7022 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             7023 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             7024 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             7025 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             7026 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             7027 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             7028 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             7029 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             7030 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             7031 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             7032 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             7033 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             7034 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             7035 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             7036 ; 127  |
                             7037 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             7038 ; 129  |
                             7039 ; 130  |#if defined(CLCD_16BIT)
                             7040 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             7041 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             7042 ; 133  |
                             7043 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             7044 ; 135  |#else 
                             7045 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             7046 ; 137  |#endif
                             7047 ; 138  |
                             7048 ; 139  |// If you change the LCD message ID's then you must
                             7049 ; 140  |// also change the jump table in lcdapi.asm
                             7050 ; 141  |
                             7051 ; 142  |// Character LCD Message IDs
                             7052 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             7053 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             7054 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             7055 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             7056 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             7057 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             7058 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             7059 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             7060 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             7061 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             7062 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             7063 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             7064 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             7065 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             7066 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             7067 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             7068 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             7069 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             7070 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             7071 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             7072 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             7073 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             7074 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             7075 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             7076 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             7077 ; 168  |// also change the jump table in lcdapi.asm
                             7078 ; 169  |
                             7079 ; 170  |// Decoder Message IDs
                             7080 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             7081 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7082 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             7083 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             7084 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             7085 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             7086 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             7087 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             7088 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             7089 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             7090 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             7091 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             7092 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             7093 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             7094 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             7095 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             7096 ; 187  |// If you change the Decoder message ID's, then you must
                             7097 ; 188  |// also change the jump table in decoder_overlay.asm
                             7098 ; 189  |// and in dec_adpcm_overlay.asm.
                             7099 ; 190  |
                             7100 ; 191  |// Encoder Message IDs
                             7101 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             7102 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             7103 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             7104 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             7105 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             7106 ; 197  |// If you change the Encoder message ID's, then you must
                             7107 ; 198  |// also change the jump table in all encoder overlay modules.
                             7108 ; 199  |
                             7109 ; 200  |// Parser Message IDs
                             7110 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             7111 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             7112 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             7113 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             7114 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             7115 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             7116 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             7117 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             7118 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             7119 ; 210  |// If you change the Parser message ID's, then you must
                             7120 ; 211  |// also change the jump table in parser.asm
                             7121 ; 212  |
                             7122 ; 213  |// Button Message IDs
                             7123 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             7124 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             7125 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             7126 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             7127 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             7128 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             7129 ; 220  |
                             7130 ; 221  |// Mixer Message IDs
                             7131 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             7132 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             7133 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             7134 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             7135 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             7136 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             7137 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             7138 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             7139 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             7140 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             7141 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             7142 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             7143 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             7144 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             7145 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             7146 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             7147 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             7148 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             7149 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             7150 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             7151 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             7152 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             7153 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             7154 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             7155 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             7156 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             7157 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             7158 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             7159 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             7160 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             7161 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             7162 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             7163 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             7164 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             7165 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             7166 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             7167 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             7168 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             7169 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             7170 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             7171 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             7172 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             7173 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             7174 ; 265  |// If you change the mixer message ID's then you must
                             7175 ; 266  |// also change the jump table in mixer.asm
                             7176 ; 267  |#define MIXER_ON 0
                             7177 ; 268  |#define MIXER_OFF 1
                             7178 ; 269  |
                             7179 ; 270  |
                             7180 ; 271  |// System Message IDs
                             7181 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             7182 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             7183 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             7184 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             7185 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             7186 ; 277  |// If you change the system message ID's then you must
                             7187 ; 278  |// also change the jump table in systemapi.asm
                             7188 ; 279  |
                             7189 ; 280  |// Menu IDs
                             7190 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             7191 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             7192 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             7193 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             7194 ; 285  |//sub parameters for this message:
                             7195 ; 286  |#define RECORDER_START 0
                             7196 ; 287  |#define RECORDER_PAUSE 0x2000
                             7197 ; 288  |#define RECORDER_RESUME 0x4000
                             7198 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             7199 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             7200 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             7201 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             7202 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             7203 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             7204 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             7205 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             7206 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             7207 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             7208 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             7209 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             7210 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             7211 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             7212 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             7213 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             7214 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             7215 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             7216 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             7217 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             7218 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             7219 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             7220 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             7221 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             7222 ; 313  |
                             7223 ; 314  |// Note that other versions of this file have different msg equates.
                             7224 ; 315  |// If you change the system message ID's then you must
                             7225 ; 316  |// also change the jump table in all menu *.asm
                             7226 ; 317  |
                             7227 ; 318  |// LED Message IDs
                             7228 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             7229 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             7230 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             7231 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             7232 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             7233 ; 324  |// If you change the LeD message ID's then you must
                             7234 ; 325  |// also change the jump table in ledapi.asm
                             7235 ; 326  |
                             7236 ; 327  |#if (!defined(REMOVE_FM))
                             7237 ; 328  |// FM Tuner Message IDs
                             7238 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             7239 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             7240 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             7241 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             7242 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             7243 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             7244 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             7245 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             7246 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             7247 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             7248 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             7249 ; 340  |//one parameter--the sensitivity in uV
                             7250 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             7251 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             7252 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             7253 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             7254 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             7255 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             7256 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             7257 ; 348  |#endif
                             7258 ; 349  |
                             7259 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             7260 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             7261 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             7262 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             7263 ; 354  |
                             7264 ; 355  |
                             7265 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             7266 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             7267 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             7268 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             7269 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             7270 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             7271 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             7272 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             7273 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             7274 ; 365  |
                             7275 ; 366  |#if (defined(USE_PLAYLIST3))
                             7276 ; 367  |// Music Library
                             7277 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             7278 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             7279 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             7280 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             7281 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             7282 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             7283 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             7284 ; 375  |
                             7285 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             7286 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             7287 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             7288 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             7289 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             7290 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             7291 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             7292 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             7293 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             7294 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             7295 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             7296 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             7297 ; 388  |
                             7298 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7299 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7300 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7301 ; 392  |
                             7302 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7303 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7304 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7305 ; 396  |
                             7306 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7307 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7308 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7309 ; 400  |
                             7310 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             7311 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             7312 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             7313 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             7314 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             7315 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             7316 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             7317 ; 408  |
                             7318 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7319 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7320 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7321 ; 412  |
                             7322 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             7323 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             7324 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             7325 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             7326 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             7327 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             7328 ; 419  |
                             7329 ; 420  |#if defined(USE_PLAYLIST5)
                             7330 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             7331 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             7332 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7333 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             7334 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             7335 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             7336 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             7337 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             7338 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             7339 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             7340 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             7341 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             7342 ; 433  |
                             7343 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             7344 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             7345 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             7346 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             7347 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             7348 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             7349 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             7350 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             7351 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             7352 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             7353 ; 444  |// Events
                             7354 ; 445  |// No event
                             7355 ; 446  |#define EVENT_NONE 0x000001   
                             7356 ; 447  |// A message has been posted
                             7357 ; 448  |#define EVENT_MESSAGE 0x000002   
                             7358 ; 449  |// Run if wait time elapsed
                             7359 ; 450  |#define EVENT_TIMER 0x000004   
                             7360 ; 451  |// Run if a button event occured
                             7361 ; 452  |#define EVENT_BUTTON 0x000008   
                             7362 ; 453  |// Run if a background event occured
                             7363 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             7364 ; 455  |// The executive should immediately repeat this module
                             7365 ; 456  |#define EVENT_REPEAT 0x000020   
                             7366 ; 457  |// Run the module's init routine
                             7367 ; 458  |#define EVENT_INIT 0x800000   
                             7368 ; 459  |
                             7369 ; 460  |#define EVENT_NONE_BITPOS 0
                             7370 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             7371 ; 462  |#define EVENT_TIMER_BITPOS 2
                             7372 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             7373 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             7374 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             7375 ; 466  |#define EVENT_INIT_BITPOS 23
                             7376 ; 467  |
                             7377 ; 468  |// Parser Message Buffers
                             7378 ; 469  |#define ParserPlayBit 0
                             7379 ; 470  |#define ButtonPressBit 1
                             7380 ; 471  |#define ParserRwndBit 1
                             7381 ; 472  |#define ParserFfwdBit 2
                             7382 ; 473  |
                             7383 ; 474  |//NextSong Message Parameters
                             7384 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             7385 ; 476  |#define NEXT_SONG 2             
                             7386 ; 477  |// ButtonPressBit1 cleared
                             7387 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             7388 ; 479  |// ButtonPressBit1 set
                             7389 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             7390 ; 481  |// NextSong + Ffwd
                             7391 ; 482  |#define NEXT_SONG_FFWD 4          
                             7392 ; 483  |
                             7393 ; 484  |//PrevSong Message Parameters
                             7394 ; 485  |// PrevSong + Stopped
                             7395 ; 486  |#define PREV_SONG 0          
                             7396 ; 487  |// PrevSong + Play
                             7397 ; 488  |#define PREV_SONG_PLAY 1          
                             7398 ; 489  |// PrevSong + Rwnd
                             7399 ; 490  |#define PREV_SONG_RWND 2          
                             7400 ; 491  |
                             7401 ; 492  |
                             7402 ; 493  |
                             7403 ; 494  |
                             7404 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             7405 ; 496  |
                             7406 ; 497  |
                             7407 
                             7409 
                             7410 ; 100  |#include "project.h"
                             7411 
                             7413 
                             7414 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7415 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             7416 ; 3    |//  Filename: project.inc
                             7417 ; 4    |//  Description: 
                             7418 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7419 ; 6    |
                             7420 ; 7    |#if (!defined(_PROJECT_INC))
                             7421 ; 8    |#define _PROJECT_INC 1
                             7422 ; 9    |
                             7423 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             7424 ; 11   |#include "hwequ.h"
                             7425 
                             7427 
                             7428 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7429 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             7430 ; 3    |//  File        : hwequ.inc
                             7431 ; 4    |//  Description : STMP Hardware Constants
                             7432 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7433 ; 6    |
                             7434 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             7435 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             7436 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             7437 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             7438 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             7439 ; 12   |
                             7440 ; 13   |#if (!defined(HWEQU_INC))
                             7441 ; 14   |#define HWEQU_INC 1
                             7442 ; 15   |
                             7443 ; 16   |#include "types.h"
                             7444 
                             7446 
                             7447 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7448 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7449 ; 3    |//
                             7450 ; 4    |// Filename: types.h
                             7451 ; 5    |// Description: Standard data types
                             7452 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7453 ; 7    |
                             7454 ; 8    |#ifndef _TYPES_H
                             7455 ; 9    |#define _TYPES_H
                             7456 ; 10   |
                             7457 ; 11   |// TODO:  move this outta here!
                             7458 ; 12   |#if !defined(NOERROR)
                             7459 ; 13   |#define NOERROR 0
                             7460 ; 14   |#define SUCCESS 0
                             7461 ; 15   |#endif 
                             7462 ; 16   |#if !defined(SUCCESS)
                             7463 ; 17   |#define SUCCESS  0
                             7464 ; 18   |#endif
                             7465 ; 19   |#if !defined(ERROR)
                             7466 ; 20   |#define ERROR   -1
                             7467 ; 21   |#endif
                             7468 ; 22   |#if !defined(FALSE)
                             7469 ; 23   |#define FALSE 0
                             7470 ; 24   |#endif
                             7471 ; 25   |#if !defined(TRUE)
                             7472 ; 26   |#define TRUE  1
                             7473 ; 27   |#endif
                             7474 ; 28   |
                             7475 ; 29   |#if !defined(NULL)
                             7476 ; 30   |#define NULL 0
                             7477 ; 31   |#endif
                             7478 ; 32   |
                             7479 ; 33   |#define MAX_INT     0x7FFFFF
                             7480 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7481 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7482 ; 36   |#define MAX_ULONG   (-1) 
                             7483 ; 37   |
                             7484 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7485 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7486 ; 40   |
                             7487 ; 41   |
                             7488 ; 42   |#define BYTE    unsigned char       // btVarName
                             7489 ; 43   |#define CHAR    signed char         // cVarName
                             7490 ; 44   |#define USHORT  unsigned short      // usVarName
                             7491 ; 45   |#define SHORT   unsigned short      // sVarName
                             7492 ; 46   |#define WORD    unsigned int        // wVarName
                             7493 ; 47   |#define INT     signed int          // iVarName
                             7494 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7495 ; 49   |#define LONG    signed long         // lVarName
                             7496 ; 50   |#define BOOL    unsigned int        // bVarName
                             7497 ; 51   |#define FRACT   _fract              // frVarName
                             7498 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7499 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7500 ; 54   |#define FLOAT   float               // fVarName
                             7501 ; 55   |#define DBL     double              // dVarName
                             7502 ; 56   |#define ENUM    enum                // eVarName
                             7503 ; 57   |#define CMX     _complex            // cmxVarName
                             7504 ; 58   |typedef WORD UCS3;                   // 
                             7505 ; 59   |
                             7506 ; 60   |#define UINT16  unsigned short
                             7507 ; 61   |#define UINT8   unsigned char   
                             7508 ; 62   |#define UINT32  unsigned long
                             7509 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7510 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7511 ; 65   |#define WCHAR   UINT16
                             7512 ; 66   |
                             7513 ; 67   |//UINT128 is 16 bytes or 6 words
                             7514 ; 68   |typedef struct UINT128_3500 {   
                             7515 ; 69   |    int val[6];     
                             7516 ; 70   |} UINT128_3500;
                             7517 ; 71   |
                             7518 ; 72   |#define UINT128   UINT128_3500
                             7519 ; 73   |
                             7520 ; 74   |// Little endian word packed byte strings:   
                             7521 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7522 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7523 ; 77   |// Little endian word packed byte strings:   
                             7524 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7525 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7526 ; 80   |
                             7527 ; 81   |// Declare Memory Spaces To Use When Coding
                             7528 ; 82   |// A. Sector Buffers
                             7529 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7530 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7531 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7532 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7533 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7534 ; 88   |// B. Media DDI Memory
                             7535 ; 89   |#define MEDIA_DDI_MEM _Y
                             7536 ; 90   |
                             7537 ; 91   |
                             7538 ; 92   |
                             7539 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7540 ; 94   |// Examples of circular pointers:
                             7541 ; 95   |//    INT CIRC cpiVarName
                             7542 ; 96   |//    DWORD CIRC cpdwVarName
                             7543 ; 97   |
                             7544 ; 98   |#define RETCODE INT                 // rcVarName
                             7545 ; 99   |
                             7546 ; 100  |// generic bitfield structure
                             7547 ; 101  |struct Bitfield {
                             7548 ; 102  |    unsigned int B0  :1;
                             7549 ; 103  |    unsigned int B1  :1;
                             7550 ; 104  |    unsigned int B2  :1;
                             7551 ; 105  |    unsigned int B3  :1;
                             7552 ; 106  |    unsigned int B4  :1;
                             7553 ; 107  |    unsigned int B5  :1;
                             7554 ; 108  |    unsigned int B6  :1;
                             7555 ; 109  |    unsigned int B7  :1;
                             7556 ; 110  |    unsigned int B8  :1;
                             7557 ; 111  |    unsigned int B9  :1;
                             7558 ; 112  |    unsigned int B10 :1;
                             7559 ; 113  |    unsigned int B11 :1;
                             7560 ; 114  |    unsigned int B12 :1;
                             7561 ; 115  |    unsigned int B13 :1;
                             7562 ; 116  |    unsigned int B14 :1;
                             7563 ; 117  |    unsigned int B15 :1;
                             7564 ; 118  |    unsigned int B16 :1;
                             7565 ; 119  |    unsigned int B17 :1;
                             7566 ; 120  |    unsigned int B18 :1;
                             7567 ; 121  |    unsigned int B19 :1;
                             7568 ; 122  |    unsigned int B20 :1;
                             7569 ; 123  |    unsigned int B21 :1;
                             7570 ; 124  |    unsigned int B22 :1;
                             7571 ; 125  |    unsigned int B23 :1;
                             7572 ; 126  |};
                             7573 ; 127  |
                             7574 ; 128  |union BitInt {
                             7575 ; 129  |        struct Bitfield B;
                             7576 ; 130  |        int        I;
                             7577 ; 131  |};
                             7578 ; 132  |
                             7579 ; 133  |#define MAX_MSG_LENGTH 10
                             7580 ; 134  |struct CMessage
                             7581 ; 135  |{
                             7582 ; 136  |        unsigned int m_uLength;
                             7583 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7584 ; 138  |};
                             7585 ; 139  |
                             7586 ; 140  |typedef struct {
                             7587 ; 141  |    WORD m_wLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7588 ; 142  |    WORD m_wMessage;
                             7589 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7590 ; 144  |} Message;
                             7591 ; 145  |
                             7592 ; 146  |struct MessageQueueDescriptor
                             7593 ; 147  |{
                             7594 ; 148  |        int *m_pBase;
                             7595 ; 149  |        int m_iModulo;
                             7596 ; 150  |        int m_iSize;
                             7597 ; 151  |        int *m_pHead;
                             7598 ; 152  |        int *m_pTail;
                             7599 ; 153  |};
                             7600 ; 154  |
                             7601 ; 155  |struct ModuleEntry
                             7602 ; 156  |{
                             7603 ; 157  |    int m_iSignaledEventMask;
                             7604 ; 158  |    int m_iWaitEventMask;
                             7605 ; 159  |    int m_iResourceOfCode;
                             7606 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7607 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             7608 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7609 ; 163  |    int m_uTimeOutHigh;
                             7610 ; 164  |    int m_uTimeOutLow;
                             7611 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7612 ; 166  |};
                             7613 ; 167  |
                             7614 ; 168  |union WaitMask{
                             7615 ; 169  |    struct B{
                             7616 ; 170  |        unsigned int m_bNone     :1;
                             7617 ; 171  |        unsigned int m_bMessage  :1;
                             7618 ; 172  |        unsigned int m_bTimer    :1;
                             7619 ; 173  |        unsigned int m_bButton   :1;
                             7620 ; 174  |    } B;
                             7621 ; 175  |    int I;
                             7622 ; 176  |} ;
                             7623 ; 177  |
                             7624 ; 178  |
                             7625 ; 179  |struct Button {
                             7626 ; 180  |        WORD wButtonEvent;
                             7627 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7628 ; 182  |};
                             7629 ; 183  |
                             7630 ; 184  |struct Message {
                             7631 ; 185  |        WORD wMsgLength;
                             7632 ; 186  |        WORD wMsgCommand;
                             7633 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7634 ; 188  |};
                             7635 ; 189  |
                             7636 ; 190  |union EventTypes {
                             7637 ; 191  |        struct CMessage msg;
                             7638 ; 192  |        struct Button Button ;
                             7639 ; 193  |        struct Message Message;
                             7640 ; 194  |};
                             7641 ; 195  |
                             7642 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7643 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7644 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7645 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7646 ; 200  |
                             7647 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7648 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7649 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7650 ; 204  |
                             7651 ; 205  |#if DEBUG
                             7652 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7653 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7654 ; 208  |#else 
                             7655 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             7656 ; 210  |#define DebugBuildAssert(x)    
                             7657 ; 211  |#endif
                             7658 ; 212  |
                             7659 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7660 ; 214  |//  #pragma asm
                             7661 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7662 ; 216  |//  #pragma endasm
                             7663 ; 217  |
                             7664 ; 218  |
                             7665 ; 219  |#ifdef COLOR_262K
                             7666 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             7667 ; 221  |#elif defined(COLOR_65K)
                             7668 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             7669 ; 223  |#else
                             7670 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             7671 ; 225  |#endif
                             7672 ; 226  |    
                             7673 ; 227  |#endif // #ifndef _TYPES_H
                             7674 
                             7676 
                             7677 ; 17   |#include "regsclkctrl.h"
                             7678 
                             7680 
                             7681 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             7682 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             7683 ; 3    |
                             7684 ; 4    |
                             7685 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7686 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             7687 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             7688 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             7689 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             7690 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             7691 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             7692 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             7693 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             7694 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             7695 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             7696 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             7697 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             7698 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             7699 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             7700 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             7701 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             7702 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             7703 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             7704 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             7705 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             7706 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             7707 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             7708 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             7709 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             7710 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             7711 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             7712 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             7713 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             7714 ; 34   |
                             7715 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             7716 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             7717 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             7718 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             7719 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             7720 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             7721 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             7722 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             7723 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             7724 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             7725 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             7726 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             7727 ; 47   |
                             7728 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             7729 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             7730 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             7731 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             7732 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             7733 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             7734 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             7735 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             7736 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             7737 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             7738 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             7739 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             7740 ; 60   |
                             7741 ; 61   |typedef union               
                             7742 ; 62   |{
                             7743 ; 63   |    struct
                             7744 ; 64   |    {
                             7745 ; 65   |        int CKRST       :1; // Clock Reset
                             7746 ; 66   |        int LTC         :1;
                             7747 ; 67   |        int PLLEN       :1;
                             7748 ; 68   |        int XTLEN       :1;
                             7749 ; 69   |        int FLB         :1;
                             7750 ; 70   |        unsigned ADIV   :3;
                             7751 ; 71   |        int CKSRC       :1;
                             7752 ; 72   |        unsigned DDIV   :3;
                             7753 ; 73   |        unsigned PDIV   :5;
                             7754 ; 74   |        int PWDN        :1;
                             7755 ; 75   |        int ACKEN       :1;
                             7756 ; 76   |        int LOCK        :1;
                             7757 ; 77   |        unsigned ADIV1  :3;
                             7758 ; 78   |        unsigned DDIV_MSB:1;
                             7759 ; 79   |    } B;
                             7760 ; 80   |
                             7761 ; 81   |    int I;
                             7762 ; 82   |    unsigned int U;
                             7763 ; 83   |
                             7764 ; 84   |} ccr_type;
                             7765 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             7766 ; 86   |
                             7767 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             7768 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             7769 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             7770 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             7771 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             7772 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             7773 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             7774 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             7775 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             7776 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             7777 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             7778 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             7779 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             7780 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             7781 ; 101  |
                             7782 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             7783 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             7784 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             7785 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             7786 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             7787 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             7788 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             7789 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             7790 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             7791 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             7792 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             7793 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             7794 ; 114  |
                             7795 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             7796 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             7797 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             7798 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             7799 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             7800 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             7801 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             7802 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             7803 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             7804 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             7805 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             7806 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             7807 ; 127  |
                             7808 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             7809 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             7810 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             7811 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             7812 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             7813 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             7814 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             7815 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             7816 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             7817 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             7818 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             7819 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             7820 ; 140  |
                             7821 ; 141  |typedef union               
                             7822 ; 142  |{
                             7823 ; 143  |    struct
                             7824 ; 144  |   {
                             7825 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             7826 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             7827 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             7828 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             7829 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             7830 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             7831 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             7832 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             7833 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             7834 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             7835 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             7836 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             7837 ; 157  |    } B;
                             7838 ; 158  |
                             7839 ; 159  |    int I;
                             7840 ; 160  |    unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7841 ; 161  |
                             7842 ; 162  |} rcr_type;
                             7843 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             7844 ; 164  |
                             7845 ; 165  |
                             7846 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7847 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             7848 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             7849 ; 169  |
                             7850 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             7851 ; 171  |
                             7852 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             7853 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             7854 ; 174  |typedef union               
                             7855 ; 175  |{
                             7856 ; 176  |    struct
                             7857 ; 177  |   {
                             7858 ; 178  |        int LOW;
                             7859 ; 179  |    } B;
                             7860 ; 180  |
                             7861 ; 181  |    int I;
                             7862 ; 182  |    unsigned int U;
                             7863 ; 183  |
                             7864 ; 184  |} dclkcntl_type;
                             7865 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             7866 ; 186  |
                             7867 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             7868 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             7869 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             7870 ; 190  |
                             7871 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             7872 ; 192  |
                             7873 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS) 
                             7874 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             7875 ; 195  |typedef union               
                             7876 ; 196  |{
                             7877 ; 197  |    struct
                             7878 ; 198  |   {
                             7879 ; 199  |        int HIGH;
                             7880 ; 200  |    } B;
                             7881 ; 201  |
                             7882 ; 202  |    int I;
                             7883 ; 203  |    unsigned int U;
                             7884 ; 204  |
                             7885 ; 205  |} dclkcntu_type;
                             7886 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             7887 ; 207  |
                             7888 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             7889 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             7890 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             7891 ; 211  |
                             7892 ; 212  |// Clock count register (lower)
                             7893 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             7894 ; 214  |// Clock count register (upper)
                             7895 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             7896 ; 216  |// Cycle steal count register
                             7897 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             7898 ; 218  |
                             7899 ; 219  |#endif
                             7900 ; 220  |
                             7901 ; 221  |
                             7902 
                             7904 
                             7905 ; 18   |#include "regscore.h"
                             7906 
                             7908 
                             7909 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             7910 ; 2    |#define __REGS_STATUS_INC 1
                             7911 ; 3    |
                             7912 ; 4    |
                             7913 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7914 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             7915 ; 7    |#define HW_OMR_MA_BITPOS 0
                             7916 ; 8    |#define HW_OMR_MB_BITPOS 1
                             7917 ; 9    |#define HW_OMR_DE_BITPOS 2
                             7918 ; 10   |#define HW_OMR_YE_BITPOS 3
                             7919 ; 11   |#define HW_OMR_MC_BITPOS 4
                             7920 ; 12   |#define HW_OMR_SD_BITPOS 6
                             7921 ; 13   |
                             7922 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             7923 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             7924 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             7925 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             7926 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             7927 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             7928 ; 20   |
                             7929 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             7930 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             7931 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             7932 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             7933 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             7934 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             7935 ; 27   |
                             7936 ; 28   |
                             7937 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             7938 ; 30   |//  Status Register (HW_SR) Bit Positions
                             7939 ; 31   |#define HW_SR_C_BITPOS 0
                             7940 ; 32   |#define HW_SR_O_BITPOS 1
                             7941 ; 33   |#define HW_SR_Z_BITPOS 2
                             7942 ; 34   |#define HW_SR_N_BITPOS 3
                             7943 ; 35   |#define HW_SR_U_BITPOS 4
                             7944 ; 36   |#define HW_SR_E_BITPOS 5
                             7945 ; 37   |#define HW_SR_L_BITPOS 6
                             7946 ; 38   |#define HW_SR_IM_BITPOS 8
                             7947 ; 39   |#define HW_SR_IM0_BITPOS 8
                             7948 ; 40   |#define HW_SR_IM1_BITPOS 9
                             7949 ; 41   |#define HW_SR_SM_BITPOS 10
                             7950 ; 42   |#define HW_SR_SM0_BITPOS 10
                             7951 ; 43   |#define HW_SR_SM1_BITPOS 11
                             7952 ; 44   |#define HW_SR_TM_BITPOS 13
                             7953 ; 45   |#define HW_SR_DP_BITPOS 14
                             7954 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             7955 ; 47   |
                             7956 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             7957 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             7958 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             7959 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             7960 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             7961 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             7962 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             7963 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             7964 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             7965 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             7966 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             7967 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             7968 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             7969 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             7970 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             7971 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             7972 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             7973 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             7974 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             7975 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             7976 ; 68   |
                             7977 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             7978 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             7979 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             7980 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             7981 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             7982 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             7983 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             7984 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             7985 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             7986 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             7987 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             7988 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             7989 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             7990 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             7991 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             7992 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             7993 ; 85   |
                             7994 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             7995 ; 87   |//  RAM/ROM Config Register Bit Positions
                             7996 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             7997 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             7998 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             7999 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             8000 ; 92   |#endif
                             8001 ; 93   |
                             8002 ; 94   |
                             8003 
                             8005 
                             8006 ; 19   |#include "regscodec.h"
                             8007 
                             8009 
                             8010 ; 1    |#if !(defined(regscodecinc))
                             8011 ; 2    |#define regscodecinc 1
                             8012 ; 3    |
                             8013 ; 4    |
                             8014 ; 5    |
                             8015 ; 6    |#include "types.h"
                             8016 
                             8018 
                             8019 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8020 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8021 ; 3    |//
                             8022 ; 4    |// Filename: types.h
                             8023 ; 5    |// Description: Standard data types
                             8024 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8025 ; 7    |
                             8026 ; 8    |#ifndef _TYPES_H
                             8027 ; 9    |#define _TYPES_H
                             8028 ; 10   |
                             8029 ; 11   |// TODO:  move this outta here!
                             8030 ; 12   |#if !defined(NOERROR)
                             8031 ; 13   |#define NOERROR 0
                             8032 ; 14   |#define SUCCESS 0
                             8033 ; 15   |#endif 
                             8034 ; 16   |#if !defined(SUCCESS)
                             8035 ; 17   |#define SUCCESS  0
                             8036 ; 18   |#endif
                             8037 ; 19   |#if !defined(ERROR)
                             8038 ; 20   |#define ERROR   -1
                             8039 ; 21   |#endif
                             8040 ; 22   |#if !defined(FALSE)
                             8041 ; 23   |#define FALSE 0
                             8042 ; 24   |#endif
                             8043 ; 25   |#if !defined(TRUE)
                             8044 ; 26   |#define TRUE  1
                             8045 ; 27   |#endif
                             8046 ; 28   |
                             8047 ; 29   |#if !defined(NULL)
                             8048 ; 30   |#define NULL 0
                             8049 ; 31   |#endif
                             8050 ; 32   |
                             8051 ; 33   |#define MAX_INT     0x7FFFFF
                             8052 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8053 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8054 ; 36   |#define MAX_ULONG   (-1) 
                             8055 ; 37   |
                             8056 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8057 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8058 ; 40   |
                             8059 ; 41   |
                             8060 ; 42   |#define BYTE    unsigned char       // btVarName
                             8061 ; 43   |#define CHAR    signed char         // cVarName
                             8062 ; 44   |#define USHORT  unsigned short      // usVarName
                             8063 ; 45   |#define SHORT   unsigned short      // sVarName
                             8064 ; 46   |#define WORD    unsigned int        // wVarName
                             8065 ; 47   |#define INT     signed int          // iVarName
                             8066 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8067 ; 49   |#define LONG    signed long         // lVarName
                             8068 ; 50   |#define BOOL    unsigned int        // bVarName
                             8069 ; 51   |#define FRACT   _fract              // frVarName
                             8070 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8071 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8072 ; 54   |#define FLOAT   float               // fVarName
                             8073 ; 55   |#define DBL     double              // dVarName
                             8074 ; 56   |#define ENUM    enum                // eVarName
                             8075 ; 57   |#define CMX     _complex            // cmxVarName
                             8076 ; 58   |typedef WORD UCS3;                   // 
                             8077 ; 59   |
                             8078 ; 60   |#define UINT16  unsigned short
                             8079 ; 61   |#define UINT8   unsigned char   
                             8080 ; 62   |#define UINT32  unsigned long
                             8081 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8082 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8083 ; 65   |#define WCHAR   UINT16
                             8084 ; 66   |
                             8085 ; 67   |//UINT128 is 16 bytes or 6 words
                             8086 ; 68   |typedef struct UINT128_3500 {   
                             8087 ; 69   |    int val[6];     
                             8088 ; 70   |} UINT128_3500;
                             8089 ; 71   |
                             8090 ; 72   |#define UINT128   UINT128_3500
                             8091 ; 73   |
                             8092 ; 74   |// Little endian word packed byte strings:   
                             8093 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8094 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8095 ; 77   |// Little endian word packed byte strings:   
                             8096 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8097 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8098 ; 80   |
                             8099 ; 81   |// Declare Memory Spaces To Use When Coding
                             8100 ; 82   |// A. Sector Buffers
                             8101 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8102 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8103 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8104 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8105 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8106 ; 88   |// B. Media DDI Memory
                             8107 ; 89   |#define MEDIA_DDI_MEM _Y
                             8108 ; 90   |
                             8109 ; 91   |
                             8110 ; 92   |
                             8111 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8112 ; 94   |// Examples of circular pointers:
                             8113 ; 95   |//    INT CIRC cpiVarName
                             8114 ; 96   |//    DWORD CIRC cpdwVarName
                             8115 ; 97   |
                             8116 ; 98   |#define RETCODE INT                 // rcVarName
                             8117 ; 99   |
                             8118 ; 100  |// generic bitfield structure
                             8119 ; 101  |struct Bitfield {
                             8120 ; 102  |    unsigned int B0  :1;
                             8121 ; 103  |    unsigned int B1  :1;
                             8122 ; 104  |    unsigned int B2  :1;
                             8123 ; 105  |    unsigned int B3  :1;
                             8124 ; 106  |    unsigned int B4  :1;
                             8125 ; 107  |    unsigned int B5  :1;
                             8126 ; 108  |    unsigned int B6  :1;
                             8127 ; 109  |    unsigned int B7  :1;
                             8128 ; 110  |    unsigned int B8  :1;
                             8129 ; 111  |    unsigned int B9  :1;
                             8130 ; 112  |    unsigned int B10 :1;
                             8131 ; 113  |    unsigned int B11 :1;
                             8132 ; 114  |    unsigned int B12 :1;
                             8133 ; 115  |    unsigned int B13 :1;
                             8134 ; 116  |    unsigned int B14 :1;
                             8135 ; 117  |    unsigned int B15 :1;
                             8136 ; 118  |    unsigned int B16 :1;
                             8137 ; 119  |    unsigned int B17 :1;
                             8138 ; 120  |    unsigned int B18 :1;
                             8139 ; 121  |    unsigned int B19 :1;
                             8140 ; 122  |    unsigned int B20 :1;
                             8141 ; 123  |    unsigned int B21 :1;
                             8142 ; 124  |    unsigned int B22 :1;
                             8143 ; 125  |    unsigned int B23 :1;
                             8144 ; 126  |};
                             8145 ; 127  |
                             8146 ; 128  |union BitInt {
                             8147 ; 129  |        struct Bitfield B;
                             8148 ; 130  |        int        I;
                             8149 ; 131  |};
                             8150 ; 132  |
                             8151 ; 133  |#define MAX_MSG_LENGTH 10
                             8152 ; 134  |struct CMessage
                             8153 ; 135  |{
                             8154 ; 136  |        unsigned int m_uLength;
                             8155 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8156 ; 138  |};
                             8157 ; 139  |
                             8158 ; 140  |typedef struct {
                             8159 ; 141  |    WORD m_wLength;
                             8160 ; 142  |    WORD m_wMessage;
                             8161 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8162 ; 144  |} Message;
                             8163 ; 145  |
                             8164 ; 146  |struct MessageQueueDescriptor
                             8165 ; 147  |{
                             8166 ; 148  |        int *m_pBase;
                             8167 ; 149  |        int m_iModulo;
                             8168 ; 150  |        int m_iSize;
                             8169 ; 151  |        int *m_pHead;
                             8170 ; 152  |        int *m_pTail;
                             8171 ; 153  |};
                             8172 ; 154  |
                             8173 ; 155  |struct ModuleEntry
                             8174 ; 156  |{
                             8175 ; 157  |    int m_iSignaledEventMask;
                             8176 ; 158  |    int m_iWaitEventMask;
                             8177 ; 159  |    int m_iResourceOfCode;
                             8178 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8179 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             8180 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8181 ; 163  |    int m_uTimeOutHigh;
                             8182 ; 164  |    int m_uTimeOutLow;
                             8183 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8184 ; 166  |};
                             8185 ; 167  |
                             8186 ; 168  |union WaitMask{
                             8187 ; 169  |    struct B{
                             8188 ; 170  |        unsigned int m_bNone     :1;
                             8189 ; 171  |        unsigned int m_bMessage  :1;
                             8190 ; 172  |        unsigned int m_bTimer    :1;
                             8191 ; 173  |        unsigned int m_bButton   :1;
                             8192 ; 174  |    } B;
                             8193 ; 175  |    int I;
                             8194 ; 176  |} ;
                             8195 ; 177  |
                             8196 ; 178  |
                             8197 ; 179  |struct Button {
                             8198 ; 180  |        WORD wButtonEvent;
                             8199 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8200 ; 182  |};
                             8201 ; 183  |
                             8202 ; 184  |struct Message {
                             8203 ; 185  |        WORD wMsgLength;
                             8204 ; 186  |        WORD wMsgCommand;
                             8205 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8206 ; 188  |};
                             8207 ; 189  |
                             8208 ; 190  |union EventTypes {
                             8209 ; 191  |        struct CMessage msg;
                             8210 ; 192  |        struct Button Button ;
                             8211 ; 193  |        struct Message Message;
                             8212 ; 194  |};
                             8213 ; 195  |
                             8214 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8215 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8216 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8217 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8218 ; 200  |
                             8219 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8220 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8221 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8222 ; 204  |
                             8223 ; 205  |#if DEBUG
                             8224 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8225 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8226 ; 208  |#else 
                             8227 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             8228 ; 210  |#define DebugBuildAssert(x)    
                             8229 ; 211  |#endif
                             8230 ; 212  |
                             8231 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8232 ; 214  |//  #pragma asm
                             8233 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8234 ; 216  |//  #pragma endasm
                             8235 ; 217  |
                             8236 ; 218  |
                             8237 ; 219  |#ifdef COLOR_262K
                             8238 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             8239 ; 221  |#elif defined(COLOR_65K)
                             8240 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             8241 ; 223  |#else
                             8242 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             8243 ; 225  |#endif
                             8244 ; 226  |    
                             8245 ; 227  |#endif // #ifndef _TYPES_H
                             8246 
                             8248 
                             8249 ; 7    |
                             8250 ; 8    |
                             8251 ; 9    |
                             8252 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8253 ; 11   |
                             8254 ; 12   |//   SYSTEM STMP Registers 
                             8255 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             8256 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8257 ; 15   |
                             8258 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             8259 ; 17   |
                             8260 ; 18   |
                             8261 ; 19   |
                             8262 ; 20   |
                             8263 ; 21   |
                             8264 ; 22   |
                             8265 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             8266 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             8267 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             8268 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             8269 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             8270 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             8271 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             8272 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             8273 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             8274 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             8275 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             8276 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             8277 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             8278 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             8279 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             8280 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             8281 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             8282 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             8283 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             8284 ; 42   |
                             8285 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             8286 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             8287 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             8288 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             8289 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             8290 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             8291 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             8292 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             8293 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             8294 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             8295 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             8296 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             8297 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             8298 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             8299 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             8300 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             8301 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             8302 ; 60   |
                             8303 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             8304 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             8305 ; 63   |
                             8306 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8307 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8308 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8309 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8310 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8311 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8312 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8313 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8314 ; 72   |
                             8315 ; 73   |#if defined(CAPLESS_HP)
                             8316 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             8317 ; 75   |#else 
                             8318 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             8319 ; 77   |#endif
                             8320 ; 78   |
                             8321 ; 79   |// Headphone control register
                             8322 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             8323 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             8324 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             8325 ; 83   |typedef union               
                             8326 ; 84   |{
                             8327 ; 85   |    struct {
                             8328 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             8329 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             8330 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             8331 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             8332 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             8333 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             8334 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             8335 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             8336 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             8337 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             8338 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             8339 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             8340 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             8341 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             8342 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             8343 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             8344 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             8345 ; 103  |    } B;
                             8346 ; 104  |    int I;
                             8347 ; 105  |    unsigned int U;
                             8348 ; 106  |} hpctrl_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8349 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             8350 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             8351 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             8352 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             8353 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             8354 ; 112  |
                             8355 ; 113  |
                             8356 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             8357 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             8358 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             8359 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             8360 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             8361 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             8362 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             8363 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             8364 ; 122  |
                             8365 ; 123  |
                             8366 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             8367 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             8368 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             8369 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             8370 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             8371 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             8372 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             8373 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             8374 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             8375 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             8376 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             8377 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             8378 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             8379 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             8380 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             8381 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             8382 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             8383 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             8384 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             8385 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             8386 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             8387 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             8388 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             8389 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             8390 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             8391 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             8392 ; 150  |
                             8393 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             8394 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             8395 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             8396 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             8397 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             8398 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             8399 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             8400 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             8401 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             8402 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             8403 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             8404 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             8405 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             8406 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             8407 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             8408 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             8409 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             8410 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             8411 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             8412 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             8413 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             8414 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             8415 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             8416 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             8417 ; 175  |
                             8418 ; 176  |
                             8419 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             8420 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             8421 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             8422 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             8423 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             8424 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             8425 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             8426 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             8427 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             8428 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             8429 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             8430 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             8431 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             8432 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             8433 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             8434 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             8435 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             8436 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             8437 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             8438 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             8439 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             8440 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             8441 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             8442 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             8443 ; 201  |
                             8444 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             8445 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             8446 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             8447 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             8448 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             8449 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             8450 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             8451 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             8452 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             8453 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             8454 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             8455 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             8456 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             8457 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             8458 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             8459 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             8460 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             8461 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             8462 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             8463 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             8464 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             8465 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             8466 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             8467 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             8468 ; 226  |
                             8469 ; 227  |typedef union               
                             8470 ; 228  |{
                             8471 ; 229  |    struct {
                             8472 ; 230  |        int INV_USB_CLK            : 1;
                             8473 ; 231  |        int USB_DFF_BYPASS         : 1;
                             8474 ; 232  |        int HOLD_GND               : 1;
                             8475 ; 233  |        int ACKI                   : 1;
                             8476 ; 234  |        int ASD2X                  : 1;
                             8477 ; 235  |        int PCPCU                  : 1;
                             8478 ; 236  |        int PCPCD                  : 1;
                             8479 ; 237  |        int DCKI                   : 1;
                             8480 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             8481 ; 239  |        int PSRN                   : 1;
                             8482 ; 240  |        int FX2                    : 1;
                             8483 ; 241  |        int VCOS                   : 1;
                             8484 ; 242  |        int XBCO                   : 1;
                             8485 ; 243  |        int XBGC                   : 1;
                             8486 ; 244  |        int ADTHD                  : 1;
                             8487 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             8488 ; 246  |        int PWDADC                 : 1;
                             8489 ; 247  |        int MICBIAS1               : 1;
                             8490 ; 248  |        int EZD                    : 1;
                             8491 ; 249  |        int DZCDA                  : 1;
                             8492 ; 250  |        int DZCFM                  : 1;
                             8493 ; 251  |        int DZCLI                  : 1;
                             8494 ; 252  |        int DZCMI                  : 1;
                             8495 ; 253  |        int DZCMA                  : 1;
                             8496 ; 254  |    } B;
                             8497 ; 255  |    int I;
                             8498 ; 256  |    unsigned int U;
                             8499 ; 257  |} mix_tbr_type;
                             8500 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             8501 ; 259  |
                             8502 ; 260  |
                             8503 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             8504 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8505 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             8506 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             8507 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             8508 ; 266  |
                             8509 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             8510 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             8511 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             8512 ; 270  |
                             8513 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             8514 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             8515 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             8516 ; 274  |
                             8517 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             8518 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             8519 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             8520 ; 278  |
                             8521 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             8522 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             8523 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             8524 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             8525 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             8526 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             8527 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             8528 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             8529 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             8530 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             8531 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             8532 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             8533 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             8534 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             8535 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             8536 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             8537 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             8538 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             8539 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             8540 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             8541 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             8542 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             8543 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             8544 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             8545 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             8546 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             8547 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             8548 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             8549 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             8550 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             8551 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             8552 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             8553 ; 311  |
                             8554 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             8555 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             8556 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             8557 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             8558 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             8559 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             8560 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             8561 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             8562 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             8563 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             8564 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             8565 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             8566 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             8567 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             8568 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             8569 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             8570 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             8571 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             8572 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             8573 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             8574 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             8575 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             8576 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             8577 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             8578 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             8579 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             8580 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             8581 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             8582 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             8583 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             8584 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             8585 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             8586 ; 344  |
                             8587 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             8588 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8589 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             8590 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             8591 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             8592 ; 350  |
                             8593 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             8594 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             8595 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             8596 ; 354  |
                             8597 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             8598 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             8599 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8600 ; 358  |
                             8601 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             8602 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             8603 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             8604 ; 362  |
                             8605 ; 363  |
                             8606 ; 364  |typedef union               
                             8607 ; 365  |{
                             8608 ; 366  |    struct
                             8609 ; 367  |    {
                             8610 ; 368  |        unsigned MR :5;
                             8611 ; 369  |        int         :3;
                             8612 ; 370  |        unsigned ML :5;
                             8613 ; 371  |        int         :2;
                             8614 ; 372  |        int MUTE    :1;
                             8615 ; 373  |    } B;
                             8616 ; 374  |    int I;
                             8617 ; 375  |    unsigned int U;
                             8618 ; 376  |} mix_mastervr_type;
                             8619 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             8620 ; 378  |
                             8621 ; 379  |
                             8622 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             8623 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             8624 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             8625 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             8626 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             8627 ; 385  |
                             8628 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             8629 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             8630 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             8631 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             8632 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             8633 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             8634 ; 392  |
                             8635 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             8636 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             8637 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             8638 ; 396  |
                             8639 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             8640 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             8641 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             8642 ; 400  |
                             8643 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             8644 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             8645 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             8646 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             8647 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             8648 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             8649 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             8650 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             8651 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             8652 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             8653 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             8654 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             8655 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             8656 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             8657 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             8658 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             8659 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             8660 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             8661 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             8662 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             8663 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             8664 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             8665 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             8666 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             8667 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             8668 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             8669 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             8670 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             8671 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             8672 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             8673 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             8674 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             8675 ; 433  |
                             8676 ; 434  |typedef union               
                             8677 ; 435  |{
                             8678 ; 436  |    struct {
                             8679 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             8680 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             8681 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             8682 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             8683 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             8684 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             8685 ; 443  |    } B;
                             8686 ; 444  |    int I;
                             8687 ; 445  |    unsigned int U;
                             8688 ; 446  |} mix_micinvr_type;
                             8689 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             8690 ; 448  |
                             8691 ; 449  |
                             8692 ; 450  |
                             8693 ; 451  |
                             8694 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             8695 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             8696 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             8697 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             8698 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             8699 ; 457  |
                             8700 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             8701 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             8702 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             8703 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             8704 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             8705 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             8706 ; 464  |
                             8707 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             8708 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             8709 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             8710 ; 468  |
                             8711 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             8712 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             8713 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             8714 ; 472  |
                             8715 ; 473  |typedef union               
                             8716 ; 474  |{
                             8717 ; 475  |    struct {
                             8718 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             8719 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             8720 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             8721 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             8722 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             8723 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             8724 ; 482  |    } B;
                             8725 ; 483  |    int I;
                             8726 ; 484  |    unsigned int U;
                             8727 ; 485  |} mix_line1invr_type;
                             8728 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             8729 ; 487  |
                             8730 ; 488  |
                             8731 ; 489  |
                             8732 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             8733 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             8734 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             8735 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             8736 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             8737 ; 495  |
                             8738 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             8739 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             8740 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             8741 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             8742 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             8743 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             8744 ; 502  |
                             8745 ; 503  |
                             8746 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             8747 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             8748 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             8749 ; 507  |
                             8750 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             8751 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             8752 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             8753 ; 511  |
                             8754 ; 512  |typedef union               
                             8755 ; 513  |{
                             8756 ; 514  |    struct {
                             8757 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             8758 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             8759 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             8760 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             8761 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             8762 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             8763 ; 521  |    } B;
                             8764 ; 522  |    int I;
                             8765 ; 523  |    unsigned int U;
                             8766 ; 524  |} mix_line2invr_type;
                             8767 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             8768 ; 526  |
                             8769 ; 527  |
                             8770 ; 528  |
                             8771 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             8772 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             8773 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             8774 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             8775 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             8776 ; 534  |
                             8777 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             8778 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             8779 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             8780 ; 538  |
                             8781 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             8782 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             8783 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             8784 ; 542  |
                             8785 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             8786 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             8787 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             8788 ; 546  |
                             8789 ; 547  |typedef union               
                             8790 ; 548  |{
                             8791 ; 549  |    struct {
                             8792 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             8793 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             8794 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             8795 ; 553  |    } B;
                             8796 ; 554  |    int I;
                             8797 ; 555  |    unsigned int U;
                             8798 ; 556  |} mix_dacinvr_type;
                             8799 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             8800 ; 558  |
                             8801 ; 559  |
                             8802 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             8803 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             8804 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             8805 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             8806 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             8807 ; 565  |
                             8808 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             8809 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             8810 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             8811 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             8812 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             8813 ; 571  |
                             8814 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             8815 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             8816 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             8817 ; 575  |
                             8818 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             8819 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             8820 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             8821 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             8822 ; 580  |
                             8823 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             8824 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             8825 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             8826 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             8827 ; 585  |
                             8828 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             8829 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             8830 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETMASK)
                             8831 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             8832 ; 590  |
                             8833 ; 591  |typedef union               
                             8834 ; 592  |{
                             8835 ; 593  |    struct {
                             8836 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             8837 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             8838 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             8839 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             8840 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             8841 ; 599  |    } B;
                             8842 ; 600  |    int I;
                             8843 ; 601  |    unsigned int U;
                             8844 ; 602  |} mix_recselr_type;
                             8845 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             8846 ; 604  |
                             8847 ; 605  |
                             8848 ; 606  |
                             8849 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             8850 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8851 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             8852 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             8853 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             8854 ; 612  |
                             8855 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             8856 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             8857 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             8858 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             8859 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             8860 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             8861 ; 619  |
                             8862 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             8863 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             8864 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             8865 ; 623  |
                             8866 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             8867 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             8868 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             8869 ; 627  |
                             8870 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             8871 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             8872 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             8873 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             8874 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             8875 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             8876 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             8877 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             8878 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             8879 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             8880 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             8881 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             8882 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             8883 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             8884 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             8885 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             8886 ; 644  |
                             8887 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             8888 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             8889 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             8890 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             8891 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             8892 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             8893 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             8894 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             8895 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             8896 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             8897 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             8898 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             8899 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             8900 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             8901 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             8902 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             8903 ; 661  |
                             8904 ; 662  |typedef union               
                             8905 ; 663  |{
                             8906 ; 664  |    struct {
                             8907 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             8908 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             8909 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             8910 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             8911 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             8912 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             8913 ; 671  |    } B;
                             8914 ; 672  |    int I;
                             8915 ; 673  |    unsigned int U;
                             8916 ; 674  |} mix_adcgainr_type;
                             8917 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             8918 ; 676  |
                             8919 ; 677  |
                             8920 ; 678  |
                             8921 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             8922 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             8923 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             8924 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             8925 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             8926 ; 684  |
                             8927 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             8928 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             8929 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             8930 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             8931 ; 689  |
                             8932 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             8933 ; 691  |
                             8934 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             8935 ; 693  |
                             8936 ; 694  |typedef union               
                             8937 ; 695  |{
                             8938 ; 696  |    struct {
                             8939 ; 697  |                int                     : 9;
                             8940 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             8941 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             8942 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             8943 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             8944 ; 702  |    } B;
                             8945 ; 703  |    int I;
                             8946 ; 704  |    unsigned int U;
                             8947 ; 705  |} mix_pwrdnr_type;
                             8948 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             8949 ; 707  |
                             8950 ; 708  |
                             8951 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             8952 ; 710  |
                             8953 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             8954 ; 712  |
                             8955 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             8956 ; 714  |
                             8957 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             8958 ; 716  |
                             8959 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             8960 ; 718  |
                             8961 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             8962 ; 720  |
                             8963 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             8964 ; 722  |
                             8965 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             8966 ; 724  |
                             8967 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             8968 ; 726  |
                             8969 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             8970 ; 728  |
                             8971 ; 729  |
                             8972 ; 730  |
                             8973 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             8974 ; 732  |
                             8975 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             8976 ; 734  |
                             8977 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             8978 ; 736  |
                             8979 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             8980 ; 738  |
                             8981 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             8982 ; 740  |
                             8983 ; 741  |
                             8984 ; 742  |
                             8985 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_TEST_DAC_CHOP_CLK_BITPOS)        
                             8986 ; 744  |
                             8987 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             8988 ; 746  |
                             8989 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             8990 ; 748  |
                             8991 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_CFG_BITPOS) 
                             8992 ; 750  |
                             8993 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_BITPOS) 
                             8994 ; 752  |
                             8995 ; 753  |
                             8996 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             8997 ; 755  |
                             8998 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)     
                             8999 ; 757  |
                             9000 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             9001 ; 759  |
                             9002 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             9003 ; 761  |
                             9004 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             9005 ; 763  |
                             9006 ; 764  |
                             9007 ; 765  |typedef union               
                             9008 ; 766  |{
                             9009 ; 767  |    struct {
                             9010 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             9011 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             9012 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             9013 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             9014 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             9015 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             9016 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             9017 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             9018 ; 776  |    } B;
                             9019 ; 777  |    int I;
                             9020 ; 778  |    unsigned int U;
                             9021 ; 779  |} mix_test_type;
                             9022 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Analog Persistent Config Register */
                             9023 ; 781  |
                             9024 ; 782  |
                             9025 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             9026 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             9027 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             9028 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             9029 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             9030 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             9031 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             9032 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             9033 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             9034 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             9035 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             9036 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             9037 ; 795  |
                             9038 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             9039 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             9040 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             9041 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             9042 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             9043 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             9044 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             9045 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             9046 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             9047 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             9048 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             9049 ; 807  |
                             9050 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_DACVBGVAL_BITPOS)
                             9051 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_BITPOS)
                             9052 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_BITPOS)
                             9053 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS)
                             9054 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCREFV_BITPOS)
                             9055 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_BITPOS)
                             9056 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDWNS_BITPOS)
                             9057 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BITPOS)
                             9058 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BITPOS)
                             9059 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_PWR_BITPOS)
                             9060 ; 818  |
                             9061 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             9062 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             9063 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             9064 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             9065 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             9066 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             9067 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             9068 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             9069 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             9070 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             9071 ; 829  |
                             9072 ; 830  |typedef union               
                             9073 ; 831  |{
                             9074 ; 832  |    struct {
                             9075 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             9076 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             9077 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             9078 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             9079 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             9080 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             9081 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             9082 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             9083 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             9084 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             9085 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             9086 ; 844  |    } B;
                             9087 ; 845  |    int I;
                             9088 ; 846  |    unsigned int U;
                             9089 ; 847  |} ref_ctrl_type;
                             9090 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             9091 ; 849  |
                             9092 ; 850  |
                             9093 ; 851  |
                             9094 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             9095 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             9096 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             9097 ; 855  |//////  DAC Registers
                             9098 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             9099 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             9100 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             9101 ; 859  |#define HW_DAC_BASEADDR 0xF800
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9102 ; 860  |
                             9103 ; 861  |
                             9104 ; 862  |
                             9105 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             9106 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             9107 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             9108 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             9109 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             9110 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             9111 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             9112 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             9113 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             9114 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             9115 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             9116 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             9117 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             9118 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             9119 ; 877  |
                             9120 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             9121 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             9122 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             9123 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             9124 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             9125 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             9126 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             9127 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             9128 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             9129 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             9130 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             9131 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             9132 ; 890  |
                             9133 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             9134 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             9135 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             9136 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             9137 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             9138 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             9139 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             9140 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             9141 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             9142 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             9143 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             9144 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             9145 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             9146 ; 904  |
                             9147 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             9148 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             9149 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             9150 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             9151 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             9152 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             9153 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             9154 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             9155 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             9156 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             9157 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             9158 ; 916  |
                             9159 ; 917  |
                             9160 ; 918  |typedef union               
                             9161 ; 919  |{
                             9162 ; 920  |    struct {
                             9163 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             9164 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             9165 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             9166 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             9167 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             9168 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             9169 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             9170 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             9171 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             9172 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             9173 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             9174 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             9175 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             9176 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             9177 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             9178 ; 936  |    } B;
                             9179 ; 937  |    int I;
                             9180 ; 938  |    unsigned int U;
                             9181 ; 939  |} dac_csr_type;
                             9182 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             9183 ; 941  |
                             9184 ; 942  |
                             9185 ; 943  |
                             9186 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             9187 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             9188 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             9189 ; 947  |
                             9190 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             9191 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             9192 ; 950  |
                             9193 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             9194 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             9195 ; 953  |
                             9196 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             9197 ; 955  |
                             9198 ; 956  |typedef union               
                             9199 ; 957  |{
                             9200 ; 958  |    struct {
                             9201 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             9202 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             9203 ; 961  |    } B;
                             9204 ; 962  |    int I;
                             9205 ; 963  |    unsigned int U;
                             9206 ; 964  |} dac_srr_type;
                             9207 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             9208 ; 966  |
                             9209 ; 967  |
                             9210 ; 968  |
                             9211 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             9212 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             9213 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             9214 ; 972  |
                             9215 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             9216 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             9217 ; 975  |
                             9218 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             9219 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                             9220 ; 978  |
                             9221 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             9222 ; 980  |
                             9223 ; 981  |typedef union               
                             9224 ; 982  |{
                             9225 ; 983  |    struct {
                             9226 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             9227 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             9228 ; 986  |    } B;
                             9229 ; 987  |    int I;
                             9230 ; 988  |    unsigned int U;
                             9231 ; 989  |} dac_wcr_type;
                             9232 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             9233 ; 991  |
                             9234 ; 992  |
                             9235 ; 993  |
                             9236 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             9237 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             9238 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             9239 ; 997  |
                             9240 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             9241 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             9242 ; 1000 |
                             9243 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             9244 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                             9245 ; 1003 |
                             9246 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             9247 ; 1005 |
                             9248 ; 1006 |typedef union               
                             9249 ; 1007 |{
                             9250 ; 1008 |    struct {
                             9251 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             9252 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             9253 ; 1011 |    } B;
                             9254 ; 1012 |    int I;
                             9255 ; 1013 |    unsigned int U;
                             9256 ; 1014 |} dac_cpr_type;
                             9257 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             9258 ; 1016 |
                             9259 ; 1017 |
                             9260 ; 1018 |
                             9261 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             9262 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             9263 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             9264 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             9265 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             9266 ; 1024 |
                             9267 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             9268 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             9269 ; 1027 |
                             9270 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             9271 ; 1029 |
                             9272 ; 1030 |typedef union               
                             9273 ; 1031 |{
                             9274 ; 1032 |    struct {
                             9275 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             9276 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             9277 ; 1035 |    } B;
                             9278 ; 1036 |    int I;
                             9279 ; 1037 |    unsigned int U;
                             9280 ; 1038 |} dac_mr_type;
                             9281 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             9282 ; 1040 |
                             9283 ; 1041 |
                             9284 ; 1042 |
                             9285 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             9286 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             9287 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             9288 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             9289 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             9290 ; 1048 |
                             9291 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             9292 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                             9293 ; 1051 |
                             9294 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             9295 ; 1053 |
                             9296 ; 1054 |typedef union               
                             9297 ; 1055 |{
                             9298 ; 1056 |    struct {
                             9299 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             9300 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             9301 ; 1059 |    } B;
                             9302 ; 1060 |    int I;
                             9303 ; 1061 |    unsigned int U;
                             9304 ; 1062 |} dac_bar_type;
                             9305 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             9306 ; 1064 |
                             9307 ; 1065 |
                             9308 ; 1066 |
                             9309 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             9310 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             9311 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             9312 ; 1070 |
                             9313 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             9314 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             9315 ; 1073 |
                             9316 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                             9317 ; 1075 |
                             9318 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             9319 ; 1077 |
                             9320 ; 1078 |typedef union               
                             9321 ; 1079 |{
                             9322 ; 1080 |    struct {
                             9323 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             9324 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             9325 ; 1083 |    } B;
                             9326 ; 1084 |    int I;
                             9327 ; 1085 |    unsigned int U;
                             9328 ; 1086 |} dac_icr_type;
                             9329 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             9330 ; 1088 |
                             9331 ; 1089 |
                             9332 ; 1090 |
                             9333 ; 1091 |
                             9334 ; 1092 |
                             9335 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             9336 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             9337 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             9338 ; 1096 |//////  ADC Registers
                             9339 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             9340 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             9341 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             9342 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             9343 ; 1101 |
                             9344 ; 1102 |
                             9345 ; 1103 |
                             9346 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             9347 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             9348 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             9349 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             9350 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             9351 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             9352 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9353 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             9354 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             9355 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             9356 ; 1114 |
                             9357 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             9358 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             9359 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             9360 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             9361 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             9362 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             9363 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             9364 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             9365 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             9366 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             9367 ; 1125 |
                             9368 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             9369 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             9370 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             9371 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             9372 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             9373 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS)        
                             9374 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BITPOS)        
                             9375 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             9376 ; 1134 |
                             9377 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             9378 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             9379 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             9380 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             9381 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             9382 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             9383 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             9384 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             9385 ; 1143 |
                             9386 ; 1144 |typedef union               
                             9387 ; 1145 |{
                             9388 ; 1146 |    struct {
                             9389 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             9390 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             9391 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             9392 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             9393 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             9394 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             9395 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             9396 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             9397 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             9398 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             9399 ; 1157 |    } B;
                             9400 ; 1158 |    int I;
                             9401 ; 1159 |    unsigned int U;
                             9402 ; 1160 |} adc_csr_type;
                             9403 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             9404 ; 1162 |
                             9405 ; 1163 |
                             9406 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             9407 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             9408 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             9409 ; 1167 |
                             9410 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             9411 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             9412 ; 1170 |
                             9413 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                             9414 ; 1172 |
                             9415 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             9416 ; 1174 |
                             9417 ; 1175 |typedef union               
                             9418 ; 1176 |{
                             9419 ; 1177 |    struct {
                             9420 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             9421 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             9422 ; 1180 |    } B;
                             9423 ; 1181 |    int I;
                             9424 ; 1182 |    unsigned int U;
                             9425 ; 1183 |} adc_wcr_type;
                             9426 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             9427 ; 1185 |
                             9428 ; 1186 |
                             9429 ; 1187 |
                             9430 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             9431 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             9432 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             9433 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             9434 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             9435 ; 1193 |
                             9436 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             9437 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                             9438 ; 1196 |
                             9439 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             9440 ; 1198 |
                             9441 ; 1199 |typedef union               
                             9442 ; 1200 |{
                             9443 ; 1201 |    struct {
                             9444 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             9445 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             9446 ; 1204 |    } B;
                             9447 ; 1205 |    int I;
                             9448 ; 1206 |    unsigned int U;
                             9449 ; 1207 |} adc_bar_type;
                             9450 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             9451 ; 1209 |
                             9452 ; 1210 |
                             9453 ; 1211 |
                             9454 ; 1212 |
                             9455 ; 1213 |
                             9456 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             9457 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             9458 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             9459 ; 1217 |
                             9460 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             9461 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             9462 ; 1220 |
                             9463 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                             9464 ; 1222 |
                             9465 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             9466 ; 1224 |
                             9467 ; 1225 |typedef union               
                             9468 ; 1226 |{
                             9469 ; 1227 |    struct {
                             9470 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             9471 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             9472 ; 1230 |    } B;
                             9473 ; 1231 |    int I;
                             9474 ; 1232 |    unsigned int U;
                             9475 ; 1233 |} adc_cpr_type;
                             9476 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             9477 ; 1235 |
                             9478 ; 1236 |
                             9479 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             9480 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             9481 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             9482 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             9483 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             9484 ; 1242 |
                             9485 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             9486 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             9487 ; 1245 |
                             9488 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             9489 ; 1247 |
                             9490 ; 1248 |typedef union               
                             9491 ; 1249 |{
                             9492 ; 1250 |    struct {
                             9493 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             9494 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             9495 ; 1253 |    } B;
                             9496 ; 1254 |    int I;
                             9497 ; 1255 |    unsigned int U;
                             9498 ; 1256 |} adc_mr_type;
                             9499 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             9500 ; 1258 |
                             9501 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             9502 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             9503 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             9504 ; 1262 |
                             9505 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             9506 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             9507 ; 1265 |
                             9508 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             9509 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             9510 ; 1268 |
                             9511 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             9512 ; 1270 |
                             9513 ; 1271 |typedef union               
                             9514 ; 1272 |{
                             9515 ; 1273 |    struct {
                             9516 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             9517 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             9518 ; 1276 |    } B;
                             9519 ; 1277 |    int I;
                             9520 ; 1278 |    unsigned int U;
                             9521 ; 1279 |} adc_srr_type;
                             9522 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             9523 ; 1281 |
                             9524 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             9525 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             9526 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             9527 ; 1285 |
                             9528 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             9529 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             9530 ; 1288 |
                             9531 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                             9532 ; 1290 |
                             9533 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             9534 ; 1292 |
                             9535 ; 1293 |typedef union               
                             9536 ; 1294 |{
                             9537 ; 1295 |    struct {
                             9538 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             9539 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             9540 ; 1298 |    } B;
                             9541 ; 1299 |    int I;
                             9542 ; 1300 |    unsigned int U;
                             9543 ; 1301 |} adc_icr_type;
                             9544 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             9545 ; 1303 |
                             9546 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             9547 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             9548 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9549 ; 1307 |
                             9550 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             9551 ; 1309 |
                             9552 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             9553 ; 1311 |
                             9554 ; 1312 |#endif
                             9555 ; 1313 |
                             9556 
                             9558 
                             9559 ; 20   |#include "regsdcdc.h"
                             9560 
                             9562 
                             9563 ; 1    |#if !(defined(regsdcdcinc))
                             9564 ; 2    |
                             9565 ; 3    |#define regssysteminc 1
                             9566 ; 4    |
                             9567 ; 5    |
                             9568 ; 6    |
                             9569 ; 7    |#include "types.h"
                             9570 
                             9572 
                             9573 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9574 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9575 ; 3    |//
                             9576 ; 4    |// Filename: types.h
                             9577 ; 5    |// Description: Standard data types
                             9578 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9579 ; 7    |
                             9580 ; 8    |#ifndef _TYPES_H
                             9581 ; 9    |#define _TYPES_H
                             9582 ; 10   |
                             9583 ; 11   |// TODO:  move this outta here!
                             9584 ; 12   |#if !defined(NOERROR)
                             9585 ; 13   |#define NOERROR 0
                             9586 ; 14   |#define SUCCESS 0
                             9587 ; 15   |#endif 
                             9588 ; 16   |#if !defined(SUCCESS)
                             9589 ; 17   |#define SUCCESS  0
                             9590 ; 18   |#endif
                             9591 ; 19   |#if !defined(ERROR)
                             9592 ; 20   |#define ERROR   -1
                             9593 ; 21   |#endif
                             9594 ; 22   |#if !defined(FALSE)
                             9595 ; 23   |#define FALSE 0
                             9596 ; 24   |#endif
                             9597 ; 25   |#if !defined(TRUE)
                             9598 ; 26   |#define TRUE  1
                             9599 ; 27   |#endif
                             9600 ; 28   |
                             9601 ; 29   |#if !defined(NULL)
                             9602 ; 30   |#define NULL 0
                             9603 ; 31   |#endif
                             9604 ; 32   |
                             9605 ; 33   |#define MAX_INT     0x7FFFFF
                             9606 ; 34   |#define MAX_LONG    0x7FFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9607 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9608 ; 36   |#define MAX_ULONG   (-1) 
                             9609 ; 37   |
                             9610 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9611 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9612 ; 40   |
                             9613 ; 41   |
                             9614 ; 42   |#define BYTE    unsigned char       // btVarName
                             9615 ; 43   |#define CHAR    signed char         // cVarName
                             9616 ; 44   |#define USHORT  unsigned short      // usVarName
                             9617 ; 45   |#define SHORT   unsigned short      // sVarName
                             9618 ; 46   |#define WORD    unsigned int        // wVarName
                             9619 ; 47   |#define INT     signed int          // iVarName
                             9620 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9621 ; 49   |#define LONG    signed long         // lVarName
                             9622 ; 50   |#define BOOL    unsigned int        // bVarName
                             9623 ; 51   |#define FRACT   _fract              // frVarName
                             9624 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9625 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9626 ; 54   |#define FLOAT   float               // fVarName
                             9627 ; 55   |#define DBL     double              // dVarName
                             9628 ; 56   |#define ENUM    enum                // eVarName
                             9629 ; 57   |#define CMX     _complex            // cmxVarName
                             9630 ; 58   |typedef WORD UCS3;                   // 
                             9631 ; 59   |
                             9632 ; 60   |#define UINT16  unsigned short
                             9633 ; 61   |#define UINT8   unsigned char   
                             9634 ; 62   |#define UINT32  unsigned long
                             9635 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             9636 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             9637 ; 65   |#define WCHAR   UINT16
                             9638 ; 66   |
                             9639 ; 67   |//UINT128 is 16 bytes or 6 words
                             9640 ; 68   |typedef struct UINT128_3500 {   
                             9641 ; 69   |    int val[6];     
                             9642 ; 70   |} UINT128_3500;
                             9643 ; 71   |
                             9644 ; 72   |#define UINT128   UINT128_3500
                             9645 ; 73   |
                             9646 ; 74   |// Little endian word packed byte strings:   
                             9647 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9648 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9649 ; 77   |// Little endian word packed byte strings:   
                             9650 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9651 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9652 ; 80   |
                             9653 ; 81   |// Declare Memory Spaces To Use When Coding
                             9654 ; 82   |// A. Sector Buffers
                             9655 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9656 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9657 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9658 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9659 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9660 ; 88   |// B. Media DDI Memory
                             9661 ; 89   |#define MEDIA_DDI_MEM _Y
                             9662 ; 90   |
                             9663 ; 91   |
                             9664 ; 92   |
                             9665 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9666 ; 94   |// Examples of circular pointers:
                             9667 ; 95   |//    INT CIRC cpiVarName
                             9668 ; 96   |//    DWORD CIRC cpdwVarName
                             9669 ; 97   |
                             9670 ; 98   |#define RETCODE INT                 // rcVarName
                             9671 ; 99   |
                             9672 ; 100  |// generic bitfield structure
                             9673 ; 101  |struct Bitfield {
                             9674 ; 102  |    unsigned int B0  :1;
                             9675 ; 103  |    unsigned int B1  :1;
                             9676 ; 104  |    unsigned int B2  :1;
                             9677 ; 105  |    unsigned int B3  :1;
                             9678 ; 106  |    unsigned int B4  :1;
                             9679 ; 107  |    unsigned int B5  :1;
                             9680 ; 108  |    unsigned int B6  :1;
                             9681 ; 109  |    unsigned int B7  :1;
                             9682 ; 110  |    unsigned int B8  :1;
                             9683 ; 111  |    unsigned int B9  :1;
                             9684 ; 112  |    unsigned int B10 :1;
                             9685 ; 113  |    unsigned int B11 :1;
                             9686 ; 114  |    unsigned int B12 :1;
                             9687 ; 115  |    unsigned int B13 :1;
                             9688 ; 116  |    unsigned int B14 :1;
                             9689 ; 117  |    unsigned int B15 :1;
                             9690 ; 118  |    unsigned int B16 :1;
                             9691 ; 119  |    unsigned int B17 :1;
                             9692 ; 120  |    unsigned int B18 :1;
                             9693 ; 121  |    unsigned int B19 :1;
                             9694 ; 122  |    unsigned int B20 :1;
                             9695 ; 123  |    unsigned int B21 :1;
                             9696 ; 124  |    unsigned int B22 :1;
                             9697 ; 125  |    unsigned int B23 :1;
                             9698 ; 126  |};
                             9699 ; 127  |
                             9700 ; 128  |union BitInt {
                             9701 ; 129  |        struct Bitfield B;
                             9702 ; 130  |        int        I;
                             9703 ; 131  |};
                             9704 ; 132  |
                             9705 ; 133  |#define MAX_MSG_LENGTH 10
                             9706 ; 134  |struct CMessage
                             9707 ; 135  |{
                             9708 ; 136  |        unsigned int m_uLength;
                             9709 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9710 ; 138  |};
                             9711 ; 139  |
                             9712 ; 140  |typedef struct {
                             9713 ; 141  |    WORD m_wLength;
                             9714 ; 142  |    WORD m_wMessage;
                             9715 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9716 ; 144  |} Message;
                             9717 ; 145  |
                             9718 ; 146  |struct MessageQueueDescriptor
                             9719 ; 147  |{
                             9720 ; 148  |        int *m_pBase;
                             9721 ; 149  |        int m_iModulo;
                             9722 ; 150  |        int m_iSize;
                             9723 ; 151  |        int *m_pHead;
                             9724 ; 152  |        int *m_pTail;
                             9725 ; 153  |};
                             9726 ; 154  |
                             9727 ; 155  |struct ModuleEntry
                             9728 ; 156  |{
                             9729 ; 157  |    int m_iSignaledEventMask;
                             9730 ; 158  |    int m_iWaitEventMask;
                             9731 ; 159  |    int m_iResourceOfCode;
                             9732 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9733 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             9734 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9735 ; 163  |    int m_uTimeOutHigh;
                             9736 ; 164  |    int m_uTimeOutLow;
                             9737 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9738 ; 166  |};
                             9739 ; 167  |
                             9740 ; 168  |union WaitMask{
                             9741 ; 169  |    struct B{
                             9742 ; 170  |        unsigned int m_bNone     :1;
                             9743 ; 171  |        unsigned int m_bMessage  :1;
                             9744 ; 172  |        unsigned int m_bTimer    :1;
                             9745 ; 173  |        unsigned int m_bButton   :1;
                             9746 ; 174  |    } B;
                             9747 ; 175  |    int I;
                             9748 ; 176  |} ;
                             9749 ; 177  |
                             9750 ; 178  |
                             9751 ; 179  |struct Button {
                             9752 ; 180  |        WORD wButtonEvent;
                             9753 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9754 ; 182  |};
                             9755 ; 183  |
                             9756 ; 184  |struct Message {
                             9757 ; 185  |        WORD wMsgLength;
                             9758 ; 186  |        WORD wMsgCommand;
                             9759 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9760 ; 188  |};
                             9761 ; 189  |
                             9762 ; 190  |union EventTypes {
                             9763 ; 191  |        struct CMessage msg;
                             9764 ; 192  |        struct Button Button ;
                             9765 ; 193  |        struct Message Message;
                             9766 ; 194  |};
                             9767 ; 195  |
                             9768 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9769 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9770 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9771 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9772 ; 200  |
                             9773 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9774 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9775 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9776 ; 204  |
                             9777 ; 205  |#if DEBUG
                             9778 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9779 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9780 ; 208  |#else 
                             9781 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             9782 ; 210  |#define DebugBuildAssert(x)    
                             9783 ; 211  |#endif
                             9784 ; 212  |
                             9785 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9786 ; 214  |//  #pragma asm
                             9787 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9788 ; 216  |//  #pragma endasm
                             9789 ; 217  |
                             9790 ; 218  |
                             9791 ; 219  |#ifdef COLOR_262K
                             9792 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             9793 ; 221  |#elif defined(COLOR_65K)
                             9794 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             9795 ; 223  |#else
                             9796 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             9797 ; 225  |#endif
                             9798 ; 226  |    
                             9799 ; 227  |#endif // #ifndef _TYPES_H
                             9800 
                             9802 
                             9803 ; 8    |
                             9804 ; 9    |
                             9805 ; 10   |
                             9806 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9807 ; 12   |
                             9808 ; 13   |//   SYSTEM STMP Registers 
                             9809 ; 14   |//      Last Edited 2.19.2003 M. May
                             9810 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9811 ; 16   |
                             9812 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             9813 ; 18   |
                             9814 ; 19   |
                             9815 ; 20   |
                             9816 ; 21   |
                             9817 ; 22   |
                             9818 ; 23   |
                             9819 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             9820 ; 25   |
                             9821 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             9822 ; 27   |
                             9823 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             9824 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             9825 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             9826 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             9827 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             9828 ; 33   |
                             9829 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             9830 ; 35   |
                             9831 ; 36   |
                             9832 ; 37   |
                             9833 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             9834 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             9835 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             9836 ; 41   |
                             9837 ; 42   |
                             9838 ; 43   |
                             9839 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBU_BITPOS)        
                             9840 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBO_BITPOS) 
                             9841 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NLEV_BITPOS)  
                             9842 ; 47   |
                             9843 ; 48   |
                             9844 ; 49   |
                             9845 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             9846 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             9847 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             9848 ; 53   |
                             9849 ; 54   |
                             9850 ; 55   |
                             9851 ; 56   |
                             9852 ; 57   |
                             9853 ; 58   |typedef union               
                             9854 ; 59   |{
                             9855 ; 60   |    struct {
                             9856 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             9857 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             9858 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9859 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             9860 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             9861 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             9862 ; 67   |    } B;
                             9863 ; 68   |    unsigned int I;
                             9864 ; 69   |} dcdc1_ctrl0_type;
                             9865 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* DcDc#1 Limit Level Register */
                             9866 ; 71   |
                             9867 ; 72   |
                             9868 ; 73   |
                             9869 ; 74   |
                             9870 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             9871 ; 76   |
                             9872 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             9873 ; 78   |
                             9874 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             9875 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             9876 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             9877 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             9878 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             9879 ; 84   |
                             9880 ; 85   |
                             9881 ; 86   |
                             9882 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             9883 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             9884 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             9885 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             9886 ; 91   |
                             9887 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS)        
                             9888 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS) 
                             9889 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FFOR_BITPOS)  
                             9890 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CTRL1_PFMCTRL_BITPOS)   
                             9891 ; 96   |
                             9892 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             9893 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             9894 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             9895 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             9896 ; 101  |
                             9897 ; 102  |
                             9898 ; 103  |typedef union               
                             9899 ; 104  |{
                             9900 ; 105  |    struct {
                             9901 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             9902 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             9903 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9904 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             9905 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9906 ; 111  |    } B;
                             9907 ; 112  |    unsigned int I;
                             9908 ; 113  |} dcdc1_ctrl1_type;
                             9909 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* DcDc#1 Ctrl #1 Register */
                             9910 ; 115  |
                             9911 ; 116  |
                             9912 ; 117  |
                             9913 ; 118  |
                             9914 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             9915 ; 120  |
                             9916 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             9917 ; 122  |
                             9918 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             9919 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             9920 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             9921 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             9922 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             9923 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             9924 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             9925 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             9926 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             9927 ; 132  |
                             9928 ; 133  |
                             9929 ; 134  |
                             9930 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             9931 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             9932 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             9933 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             9934 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             9935 ; 140  |
                             9936 ; 141  |
                             9937 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             9938 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             9939 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             9940 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             9941 ; 146  |
                             9942 ; 147  |
                             9943 ; 148  |
                             9944 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)     
                             9945 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK) 
                             9946 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK)  
                             9947 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK)  
                             9948 ; 153  |
                             9949 ; 154  |
                             9950 ; 155  |typedef union               
                             9951 ; 156  |{
                             9952 ; 157  |    struct {
                             9953 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             9954 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             9955 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             9956 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             9957 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             9958 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             9959 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             9960 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             9961 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             9962 ; 167  |    } B;
                             9963 ; 168  |    unsigned int I;
                             9964 ; 169  |} dcdc_vddio_type;
                             9965 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* DcDc VDDIO Register */
                             9966 ; 171  |
                             9967 ; 172  |
                             9968 ; 173  |
                             9969 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             9970 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             9971 ; 176  |
                             9972 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             9973 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             9974 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             9975 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             9976 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             9977 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             9978 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             9979 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             9980 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             9981 ; 186  |
                             9982 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             9983 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             9984 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             9985 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             9986 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             9987 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             9988 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             9989 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             9990 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             9991 ; 196  |
                             9992 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)     
                             9993 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             9994 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)  
                             9995 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)  
                             9996 ; 201  |
                             9997 ; 202  |typedef union               
                             9998 ; 203  |{
                             9999 ; 204  |    struct {
                            10000 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                            10001 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                            10002 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                            10003 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                            10004 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                            10005 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                            10006 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                            10007 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                            10008 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                            10009 ; 214  |    } B;
                            10010 ; 215  |   unsigned int I;
                            10011 ; 216  |        unsigned U;
                            10012 ; 217  |} dcdc_vddd_type;
                            10013 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc VDDD Register */
                            10014 ; 219  |
                            10015 ; 220  |
                            10016 ; 221  |
                            10017 ; 222  |
                            10018 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                            10019 ; 224  |
                            10020 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                            10021 ; 226  |
                            10022 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                            10023 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                            10024 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                            10025 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                            10026 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                            10027 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                            10028 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                            10029 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                            10030 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                            10031 ; 236  |
                            10032 ; 237  |
                            10033 ; 238  |
                            10034 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                            10035 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                            10036 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                            10037 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                            10038 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                            10039 ; 244  |
                            10040 ; 245  |
                            10041 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                            10042 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                            10043 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                            10044 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                            10045 ; 250  |
                            10046 ; 251  |
                            10047 ; 252  |
                            10048 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)     
                            10049 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                            10050 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)  
                            10051 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)  
                            10052 ; 257  |
                            10053 ; 258  |
                            10054 ; 259  |typedef union               
                            10055 ; 260  |{
                            10056 ; 261  |    struct {
                            10057 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                            10058 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                            10059 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                            10060 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                            10061 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                            10062 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                            10063 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                            10064 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                            10065 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                            10066 ; 271  |    } B;
                            10067 ; 272  |    unsigned int I;
                            10068 ; 273  |} dcdc_vdda_type;
                            10069 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc VDDA Register */
                            10070 ; 275  |
                            10071 ; 276  |
                            10072 ; 277  |
                            10073 ; 278  |
                            10074 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                            10075 ; 280  |
                            10076 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                            10077 ; 282  |
                            10078 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                            10079 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                            10080 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                            10081 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                            10082 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                            10083 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                            10084 ; 289  |
                            10085 ; 290  |
                            10086 ; 291  |
                            10087 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                            10088 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                            10089 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                            10090 ; 295  |
                            10091 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBU_BITPOS)        
                            10092 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBO_BITPOS) 
                            10093 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NLEV_BITPOS)  
                            10094 ; 299  |
                            10095 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                            10096 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                            10097 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                            10098 ; 303  |
                            10099 ; 304  |
                            10100 ; 305  |typedef union               
                            10101 ; 306  |{
                            10102 ; 307  |    struct {
                            10103 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                            10104 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                            10105 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                            10106 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                            10107 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                            10108 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                            10109 ; 314  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10110 ; 315  |    unsigned int I;
                            10111 ; 316  |} dcdc2_ctrl0_type; 
                            10112 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* DcDc#2 Limit Level Register */
                            10113 ; 318  |
                            10114 ; 319  |
                            10115 ; 320  |
                            10116 ; 321  |
                            10117 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                            10118 ; 323  |
                            10119 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                            10120 ; 325  |
                            10121 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                            10122 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                            10123 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                            10124 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                            10125 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                            10126 ; 331  |
                            10127 ; 332  |
                            10128 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                            10129 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                            10130 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                            10131 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                            10132 ; 337  |
                            10133 ; 338  |
                            10134 ; 339  |
                            10135 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS)        
                            10136 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS) 
                            10137 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FFOR_BITPOS)  
                            10138 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CTRL1_PFMCTRL_BITPOS)  
                            10139 ; 344  |
                            10140 ; 345  |
                            10141 ; 346  |
                            10142 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                            10143 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                            10144 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                            10145 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                            10146 ; 351  |
                            10147 ; 352  |
                            10148 ; 353  |typedef union               
                            10149 ; 354  |{
                            10150 ; 355  |    struct {
                            10151 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                            10152 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                            10153 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10154 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                            10155 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10156 ; 361  |    } B;
                            10157 ; 362  |    unsigned int I;
                            10158 ; 363  |} dcdc2_ctrl1_type;
                            10159 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* DcDc#2 Ctrl Register #1 */
                            10160 ; 365  |
                            10161 ; 366  |
                            10162 ; 367  |
                            10163 ; 368  |
                            10164 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                            10165 ; 370  |
                            10166 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                            10167 ; 372  |
                            10168 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                            10169 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                            10170 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                            10171 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                            10172 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                            10173 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                            10174 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                            10175 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                            10176 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                            10177 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                            10178 ; 383  |
                            10179 ; 384  |
                            10180 ; 385  |
                            10181 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                            10182 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                            10183 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                            10184 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                            10185 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                            10186 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                            10187 ; 392  |
                            10188 ; 393  |
                            10189 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWRUP_BITPOS)        
                            10190 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC1_START_COUNT_BITPOS)        
                            10191 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BITPOS) 
                            10192 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWRUP_BITPOS)        
                            10193 ; 398  |
                            10194 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC2_START_COUNT_BITPOS)        
                            10195 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BITPOS) 
                            10196 ; 401  |
                            10197 ; 402  |
                            10198 ; 403  |
                            10199 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                            10200 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                            10201 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                            10202 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                            10203 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                            10204 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                            10205 ; 410  |
                            10206 ; 411  |
                            10207 ; 412  |typedef union               
                            10208 ; 413  |{
                            10209 ; 414  |    struct {
                            10210 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                            10211 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                            10212 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                            10213 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                            10214 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                            10215 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                            10216 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                            10217 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                            10218 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                            10219 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                            10220 ; 425  |    } B;
                            10221 ; 426  |    unsigned int I;
                            10222 ; 427  |} speed_type;
                            10223 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measurement Register */
                            10224 ; 429  |
                            10225 ; 430  |
                            10226 ; 431  |
                            10227 ; 432  |
                            10228 ; 433  |
                            10229 ; 434  |
                            10230 ; 435  |
                            10231 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                            10232 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                            10233 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                            10234 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                            10235 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                            10236 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                            10237 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                            10238 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                            10239 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                            10240 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                            10241 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                            10242 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                            10243 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                            10244 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                            10245 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                            10246 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                            10247 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                            10248 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                            10249 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                            10250 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                            10251 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                            10252 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                            10253 ; 458  |
                            10254 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                            10255 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                            10256 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                            10257 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                            10258 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                            10259 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                            10260 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                            10261 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                            10262 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                            10263 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                            10264 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                            10265 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                            10266 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                            10267 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                            10268 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                            10269 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                            10270 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                            10271 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                            10272 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                            10273 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                            10274 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                            10275 ; 480  |
                            10276 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)
                            10277 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)
                            10278 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1)<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                            10279 ; 484  |
                            10280 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                            10281 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                            10282 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10283 ; 488  |
                            10284 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the change should happen
                            10285 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                            10286 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10287 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)+((1<<HW_DCDC_TBR_DC
                                  DC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                            10288 ; 493  |
                            10289 ; 494  |typedef union               
                            10290 ; 495  |{
                            10291 ; 496  |    struct {
                            10292 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                            10293 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                            10294 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                            10295 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                            10296 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                            10297 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                            10298 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                            10299 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                            10300 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                            10301 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                            10302 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                            10303 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                            10304 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                            10305 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                            10306 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                            10307 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                            10308 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                            10309 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                            10310 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                            10311 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                            10312 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                            10313 ; 518  |    } B;
                            10314 ; 519  |    unsigned int I;
                            10315 ; 520  |} usb_dcdctbr_type;
                            10316 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADDR+8))    /* Analog test bit register*/
                            10317 ; 522  |
                            10318 ; 523  |
                            10319 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                            10320 ; 525  |
                            10321 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                            10322 ; 527  |
                            10323 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                            10324 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                            10325 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                            10326 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                            10327 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                            10328 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                            10329 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                            10330 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                            10331 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                            10332 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                            10333 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                            10334 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                            10335 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                            10336 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                            10337 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                            10338 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                            10339 ; 544  |
                            10340 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                            10341 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                            10342 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                            10343 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                            10344 ; 549  |
                            10345 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                            10346 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                            10347 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                            10348 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                            10349 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                            10350 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                            10351 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                            10352 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                            10353 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                            10354 ; 559  |
                            10355 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                            10356 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWD_BITPOS)        
                            10357 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_RES_BITPOS) 
                            10358 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_NIMH_BITPOS) 
                            10359 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10360 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                            10361 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                            10362 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                            10363 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                            10364 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                            10365 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                            10366 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                            10367 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                            10368 ; 573  |
                            10369 ; 574  |
                            10370 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK)     
                            10371 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                            10372 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                            10373 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                            10374 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                            10375 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK)     
                            10376 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK)     
                            10377 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK) 
                            10378 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK) 
                            10379 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK) 
                            10380 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK) 
                            10381 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK) 
                            10382 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK) 
                            10383 ; 588  |
                            10384 ; 589  |typedef union               
                            10385 ; 590  |{
                            10386 ; 591  |    struct {
                            10387 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                            10388 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                            10389 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                            10390 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                            10391 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                            10392 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                            10393 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH;
                            10394 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH;
                            10395 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                            10396 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                            10397 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                            10398 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                            10399 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                            10400 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                            10401 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                            10402 ; 607  |    } B;
                            10403 ; 608  |    unsigned int I;
                            10404 ; 609  |} usb_pwr_charge_type;
                            10405 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17))    /* Analog Persistent Config Register */
                            10406 ; 611  |
                            10407 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                            10408 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                            10409 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                            10410 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                            10411 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                            10412 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                            10413 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                            10414 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                            10415 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                            10416 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                            10417 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                            10418 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                            10419 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                            10420 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                            10421 ; 626  |
                            10422 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                            10423 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                            10424 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                            10425 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                            10426 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                            10427 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                            10428 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                            10429 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                            10430 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                            10431 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                            10432 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                            10433 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                            10434 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                            10435 ; 640  |
                            10436 ; 641  |typedef union               
                            10437 ; 642  |{
                            10438 ; 643  |    struct {       
                            10439 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                            10440 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                            10441 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                            10442 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                            10443 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                            10444 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                            10445 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                            10446 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                            10447 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                            10448 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                            10449 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                            10450 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                            10451 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                            10452 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                            10453 ; 658  |    } B;
                            10454 ; 659  |    int I;
                            10455 ; 660  |} usb_dcdcpersist_type;
                            10456 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASEADDR+15))    /* Analog test bit register*/
                            10457 ; 662  |
                            10458 ; 663  |
                            10459 ; 664  |
                            10460 ; 665  |#endif
                            10461 ; 666  |
                            10462 ; 667  |
                            10463 ; 668  |
                            10464 
                            10466 
                            10467 ; 21   |#include "regsemc.h"
                            10468 
                            10470 
                            10471 ; 1    |#if !(defined(__REGS_EMC_INC))
                            10472 ; 2    |#define __REGS_EMC_INC 1
                            10473 ; 3    |
                            10474 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            10475 ; 5    |//   Module base addresses
                            10476 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10477 ; 7    |#define HW_EMC_BASEADDR 0xF000
                            10478 ; 8    |
                            10479 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                            10480 ; 10   |//  EMC Registers
                            10481 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                            10482 ; 12   |
                            10483 ; 13   |
                            10484 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                            10485 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                            10486 ; 16   |
                            10487 ; 17   |typedef union               /*Flash Control Register*/
                            10488 ; 18   |{
                            10489 ; 19   |    struct
                            10490 ; 20   |    {
                            10491 ; 21   |    int KICK        :1;
                            10492 ; 22   |    int RW          :1;
                            10493 ; 23   |    int TCIE        :1;
                            10494 ; 24   |    int IRQP        :1;
                            10495 ; 25   |    unsigned MMD    :2;
                            10496 ; 26   |    unsigned NB     :11;
                            10497 ; 27   |    unsigned RSVD   :4;
                            10498 ; 28   |    int SRST        :1;
                            10499 ; 29   |    } B;
                            10500 ; 30   |    int I;
                            10501 ; 31   |} flcr_type;
                            10502 ; 32   |
                            10503 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                            10504 ; 34   |#define HW_FLCR_RW_BITPOS 1
                            10505 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                            10506 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            10507 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            10508 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            10509 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            10510 ; 40   |
                            10511 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            10512 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            10513 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            10514 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            10515 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            10516 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            10517 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            10518 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            10519 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            10520 ; 50   |
                            10521 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            10522 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            10523 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            10524 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            10525 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            10526 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            10527 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            10528 ; 58   |
                            10529 ; 59   |
                            10530 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            10531 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            10532 ; 62   |
                            10533 ; 63   |typedef union           /* Flash Start Address Low*/
                            10534 ; 64   |{
                            10535 ; 65   |    struct
                            10536 ; 66   |    {
                            10537 ; 67   |    unsigned XA     : 24;
                            10538 ; 68   |    } B;
                            10539 ; 69   |    int I;
                            10540 ; 70   |} flsalr_type;
                            10541 ; 71   |
                            10542 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            10543 ; 73   |
                            10544 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            10545 ; 75   |
                            10546 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            10547 ; 77   |
                            10548 ; 78   |
                            10549 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            10550 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            10551 ; 81   |
                            10552 ; 82   |typedef union           /* Flash Start Address High*/
                            10553 ; 83   |{
                            10554 ; 84   |    struct
                            10555 ; 85   |    {
                            10556 ; 86   |    unsigned XA     :8;
                            10557 ; 87   |    unsigned DA     :16;
                            10558 ; 88   |    } B;
                            10559 ; 89   |    int I;
                            10560 ; 90   |} flsahr_type;
                            10561 ; 91   |
                            10562 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                            10563 ; 93   |
                            10564 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            10565 ; 95   |
                            10566 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            10567 ; 97   |
                            10568 ; 98   |
                            10569 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            10570 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            10571 ; 101  |
                            10572 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            10573 ; 103  |{
                            10574 ; 104  |    struct
                            10575 ; 105  |    {
                            10576 ; 106  |        int WP          :1;
                            10577 ; 107  |        int CDP         :1;
                            10578 ; 108  |        unsigned SM     :2;
                            10579 ; 109  |        int XATTR       :1;
                            10580 ; 110  |        int CRST        :1;
                            10581 ; 111  |        int XWT         :1;
                            10582 ; 112  |        int RI          :1;
                            10583 ; 113  |        int IFCE        :1;
                            10584 ; 114  |        int ISCE        :1;
                            10585 ; 115  |        int INCE        :1;
                            10586 ; 116  |        int IFCS        :1;
                            10587 ; 117  |        int ISCS        :1;
                            10588 ; 118  |        int INCS        :1;
                            10589 ; 119  |        unsigned CFAI   :2;
                            10590 ; 120  |        int XDDI        :1;
                            10591 ; 121  |        unsigned CS     :2;
                            10592 ; 122  |        int CRE         :1;
                            10593 ; 123  |        unsigned VS     :2;
                            10594 ; 124  |        int DASP        :1;
                            10595 ; 125  |        int MODE16      :1; 
                            10596 ; 126  |    } B;
                            10597 ; 127  |    int I;
                            10598 ; 128  |} flcfcr_type;
                            10599 ; 129  |
                            10600 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                            10601 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            10602 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            10603 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            10604 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            10605 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            10606 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            10607 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            10608 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            10609 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            10610 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            10611 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            10612 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10613 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            10614 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                            10615 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            10616 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            10617 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            10618 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            10619 ; 149  |
                            10620 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            10621 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            10622 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            10623 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            10624 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                            10625 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            10626 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            10627 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            10628 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            10629 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            10630 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            10631 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            10632 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            10633 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            10634 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            10635 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            10636 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            10637 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            10638 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            10639 ; 169  |
                            10640 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            10641 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            10642 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            10643 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            10644 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            10645 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            10646 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            10647 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            10648 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            10649 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            10650 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            10651 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            10652 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            10653 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            10654 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            10655 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            10656 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            10657 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            10658 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            10659 ; 189  |
                            10660 ; 190  |
                            10661 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            10662 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                            10663 ; 193  |
                            10664 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            10665 ; 195  |{
                            10666 ; 196  |    struct
                            10667 ; 197  |    {
                            10668 ; 198  |        unsigned TRWSU  :5;
                            10669 ; 199  |        unsigned TRPW   :7;
                            10670 ; 200  |        unsigned TWPW   :7;
                            10671 ; 201  |        unsigned TRWH   :5;
                            10672 ; 202  |    } B;
                            10673 ; 203  |    int I;
                            10674 ; 204  |} flcftmr1r_type;
                            10675 ; 205  |
                            10676 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                            10677 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            10678 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            10679 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            10680 ; 210  |
                            10681 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            10682 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            10683 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            10684 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            10685 ; 215  |
                            10686 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                            10687 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            10688 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            10689 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            10690 ; 220  |
                            10691 ; 221  |
                            10692 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            10693 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            10694 ; 224  |
                            10695 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            10696 ; 226  |{
                            10697 ; 227  |    struct
                            10698 ; 228  |    {
                            10699 ; 229  |        unsigned TWW    :4;
                            10700 ; 230  |        unsigned TWTO   :10;
                            10701 ; 231  |        unsigned THW    :5; 
                            10702 ; 232  |        unsigned TRAQ   :5;
                            10703 ; 233  |    } B;
                            10704 ; 234  |    int I;
                            10705 ; 235  |} flcftmr2r_type;
                            10706 ; 236  |
                            10707 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            10708 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            10709 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            10710 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            10711 ; 241  |
                            10712 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            10713 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            10714 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            10715 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            10716 ; 246  |
                            10717 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            10718 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            10719 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            10720 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            10721 ; 251  |
                            10722 ; 252  |
                            10723 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            10724 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                            10725 ; 255  |
                            10726 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            10727 ; 257  |{
                            10728 ; 258  |    struct
                            10729 ; 259  |    {
                            10730 ; 260  |        unsigned CS     :2;
                            10731 ; 261  |        int SE          :1;
                            10732 ; 262  |        int WP          :1;
                            10733 ; 263  |        int SIZE        :1;
                            10734 ; 264  |        int ICMD        :8;
                            10735 ; 265  |        int TOIE        :1;
                            10736 ; 266  |        int BPIE        :1;
                            10737 ; 267  |        int TOIRQ       :1;
                            10738 ; 268  |        int BPIRQ       :1;
                            10739 ; 269  |    } B;
                            10740 ; 270  |    int I;
                            10741 ; 271  |} flsmcr_type;
                            10742 ; 272  |
                            10743 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            10744 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                            10745 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            10746 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            10747 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            10748 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                            10749 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            10750 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            10751 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            10752 ; 282  |
                            10753 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            10754 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            10755 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            10756 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            10757 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            10758 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            10759 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            10760 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            10761 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            10762 ; 292  |
                            10763 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            10764 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            10765 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            10766 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            10767 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            10768 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            10769 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            10770 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            10771 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            10772 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            10773 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            10774 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            10775 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            10776 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            10777 ; 307  |
                            10778 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            10779 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            10780 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            10781 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            10782 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            10783 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            10784 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            10785 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            10786 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                            10787 ; 317  |
                            10788 ; 318  |
                            10789 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            10790 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            10791 ; 321  |
                            10792 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            10793 ; 323  |{
                            10794 ; 324  |    struct
                            10795 ; 325  |    {
                            10796 ; 326  |        unsigned TRWSU  :5;
                            10797 ; 327  |        unsigned TRPW   :6;
                            10798 ; 328  |        unsigned TWPW   :6;
                            10799 ; 329  |        unsigned TRWH   :5;
                            10800 ; 330  |    } B;
                            10801 ; 331  |    int I;
                            10802 ; 332  |} flsmtmr1r_type;
                            10803 ; 333  |
                            10804 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            10805 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            10806 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            10807 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            10808 ; 338  |
                            10809 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            10810 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                            10811 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            10812 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            10813 ; 343  |
                            10814 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                            10815 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            10816 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            10817 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            10818 ; 348  |
                            10819 ; 349  |
                            10820 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            10821 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            10822 ; 352  |
                            10823 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            10824 ; 354  |{
                            10825 ; 355  |    struct
                            10826 ; 356  |    {
                            10827 ; 357  |        unsigned TWT    :6;
                            10828 ; 358  |        unsigned TWTO   :18;
                            10829 ; 359  |    } B;
                            10830 ; 360  |    int I;
                            10831 ; 361  |} flsmtmr2r_type;
                            10832 ; 362  |
                            10833 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            10834 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            10835 ; 365  |
                            10836 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            10837 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            10838 ; 368  |
                            10839 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            10840 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            10841 ; 371  |
                            10842 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            10843 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            10844 ; 374  |typedef union 
                            10845 ; 375  |{
                            10846 ; 376  |  struct
                            10847 ; 377  |  {
                            10848 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                            10849 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers */
                            10850 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers */
                            10851 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            10852 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            10853 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            10854 ; 384  |    int PAD0          :17;    
                            10855 ; 385  |  } B;
                            10856 ; 386  |  int I;
                            10857 ; 387  |} flcr2_type;
                            10858 ; 388  |
                            10859 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            10860 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                            10861 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            10862 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            10863 ; 393  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10864 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Control Register */
                            10865 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash Start Address Low Register */
                            10866 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash Start Address High Register */
                            10867 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                            10868 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Control Register2 */
                            10869 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash CompactFlash Control Register*/
                            10870 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Compact Flash Timer1 Register*/
                            10871 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Compact Flash Timer2 Register*/
                            10872 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash SmartMedia Control Register*/
                            10873 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash SmartMedia Timer1 Register*/
                            10874 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash SmartMedia Timer2 Register*/
                            10875 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            10876 ; 406  |
                            10877 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            10878 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            10879 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            10880 ; 410  |
                            10881 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            10882 ; 412  |
                            10883 ; 413  |#endif
                            10884 ; 414  |
                            10885 
                            10887 
                            10888 ; 22   |#include "regsgpio.h"
                            10889 
                            10891 
                            10892 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            10893 ; 2    |#define __REGS_GPIO_INC 1
                            10894 ; 3    |
                            10895 ; 4    |#include "types.h"
                            10896 
                            10898 
                            10899 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10900 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10901 ; 3    |//
                            10902 ; 4    |// Filename: types.h
                            10903 ; 5    |// Description: Standard data types
                            10904 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10905 ; 7    |
                            10906 ; 8    |#ifndef _TYPES_H
                            10907 ; 9    |#define _TYPES_H
                            10908 ; 10   |
                            10909 ; 11   |// TODO:  move this outta here!
                            10910 ; 12   |#if !defined(NOERROR)
                            10911 ; 13   |#define NOERROR 0
                            10912 ; 14   |#define SUCCESS 0
                            10913 ; 15   |#endif 
                            10914 ; 16   |#if !defined(SUCCESS)
                            10915 ; 17   |#define SUCCESS  0
                            10916 ; 18   |#endif
                            10917 ; 19   |#if !defined(ERROR)
                            10918 ; 20   |#define ERROR   -1
                            10919 ; 21   |#endif
                            10920 ; 22   |#if !defined(FALSE)
                            10921 ; 23   |#define FALSE 0
                            10922 ; 24   |#endif
                            10923 ; 25   |#if !defined(TRUE)
                            10924 ; 26   |#define TRUE  1
                            10925 ; 27   |#endif
                            10926 ; 28   |
                            10927 ; 29   |#if !defined(NULL)
                            10928 ; 30   |#define NULL 0
                            10929 ; 31   |#endif
                            10930 ; 32   |
                            10931 ; 33   |#define MAX_INT     0x7FFFFF
                            10932 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10933 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10934 ; 36   |#define MAX_ULONG   (-1) 
                            10935 ; 37   |
                            10936 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10937 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10938 ; 40   |
                            10939 ; 41   |
                            10940 ; 42   |#define BYTE    unsigned char       // btVarName
                            10941 ; 43   |#define CHAR    signed char         // cVarName
                            10942 ; 44   |#define USHORT  unsigned short      // usVarName
                            10943 ; 45   |#define SHORT   unsigned short      // sVarName
                            10944 ; 46   |#define WORD    unsigned int        // wVarName
                            10945 ; 47   |#define INT     signed int          // iVarName
                            10946 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10947 ; 49   |#define LONG    signed long         // lVarName
                            10948 ; 50   |#define BOOL    unsigned int        // bVarName
                            10949 ; 51   |#define FRACT   _fract              // frVarName
                            10950 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10951 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10952 ; 54   |#define FLOAT   float               // fVarName
                            10953 ; 55   |#define DBL     double              // dVarName
                            10954 ; 56   |#define ENUM    enum                // eVarName
                            10955 ; 57   |#define CMX     _complex            // cmxVarName
                            10956 ; 58   |typedef WORD UCS3;                   // 
                            10957 ; 59   |
                            10958 ; 60   |#define UINT16  unsigned short
                            10959 ; 61   |#define UINT8   unsigned char   
                            10960 ; 62   |#define UINT32  unsigned long
                            10961 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            10962 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            10963 ; 65   |#define WCHAR   UINT16
                            10964 ; 66   |
                            10965 ; 67   |//UINT128 is 16 bytes or 6 words
                            10966 ; 68   |typedef struct UINT128_3500 {   
                            10967 ; 69   |    int val[6];     
                            10968 ; 70   |} UINT128_3500;
                            10969 ; 71   |
                            10970 ; 72   |#define UINT128   UINT128_3500
                            10971 ; 73   |
                            10972 ; 74   |// Little endian word packed byte strings:   
                            10973 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10974 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10975 ; 77   |// Little endian word packed byte strings:   
                            10976 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10977 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10978 ; 80   |
                            10979 ; 81   |// Declare Memory Spaces To Use When Coding
                            10980 ; 82   |// A. Sector Buffers
                            10981 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10982 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10983 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10984 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10985 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10986 ; 88   |// B. Media DDI Memory
                            10987 ; 89   |#define MEDIA_DDI_MEM _Y
                            10988 ; 90   |
                            10989 ; 91   |
                            10990 ; 92   |
                            10991 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10992 ; 94   |// Examples of circular pointers:
                            10993 ; 95   |//    INT CIRC cpiVarName
                            10994 ; 96   |//    DWORD CIRC cpdwVarName
                            10995 ; 97   |
                            10996 ; 98   |#define RETCODE INT                 // rcVarName
                            10997 ; 99   |
                            10998 ; 100  |// generic bitfield structure
                            10999 ; 101  |struct Bitfield {
                            11000 ; 102  |    unsigned int B0  :1;
                            11001 ; 103  |    unsigned int B1  :1;
                            11002 ; 104  |    unsigned int B2  :1;
                            11003 ; 105  |    unsigned int B3  :1;
                            11004 ; 106  |    unsigned int B4  :1;
                            11005 ; 107  |    unsigned int B5  :1;
                            11006 ; 108  |    unsigned int B6  :1;
                            11007 ; 109  |    unsigned int B7  :1;
                            11008 ; 110  |    unsigned int B8  :1;
                            11009 ; 111  |    unsigned int B9  :1;
                            11010 ; 112  |    unsigned int B10 :1;
                            11011 ; 113  |    unsigned int B11 :1;
                            11012 ; 114  |    unsigned int B12 :1;
                            11013 ; 115  |    unsigned int B13 :1;
                            11014 ; 116  |    unsigned int B14 :1;
                            11015 ; 117  |    unsigned int B15 :1;
                            11016 ; 118  |    unsigned int B16 :1;
                            11017 ; 119  |    unsigned int B17 :1;
                            11018 ; 120  |    unsigned int B18 :1;
                            11019 ; 121  |    unsigned int B19 :1;
                            11020 ; 122  |    unsigned int B20 :1;
                            11021 ; 123  |    unsigned int B21 :1;
                            11022 ; 124  |    unsigned int B22 :1;
                            11023 ; 125  |    unsigned int B23 :1;
                            11024 ; 126  |};
                            11025 ; 127  |
                            11026 ; 128  |union BitInt {
                            11027 ; 129  |        struct Bitfield B;
                            11028 ; 130  |        int        I;
                            11029 ; 131  |};
                            11030 ; 132  |
                            11031 ; 133  |#define MAX_MSG_LENGTH 10
                            11032 ; 134  |struct CMessage
                            11033 ; 135  |{
                            11034 ; 136  |        unsigned int m_uLength;
                            11035 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11036 ; 138  |};
                            11037 ; 139  |
                            11038 ; 140  |typedef struct {
                            11039 ; 141  |    WORD m_wLength;
                            11040 ; 142  |    WORD m_wMessage;
                            11041 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11042 ; 144  |} Message;
                            11043 ; 145  |
                            11044 ; 146  |struct MessageQueueDescriptor
                            11045 ; 147  |{
                            11046 ; 148  |        int *m_pBase;
                            11047 ; 149  |        int m_iModulo;
                            11048 ; 150  |        int m_iSize;
                            11049 ; 151  |        int *m_pHead;
                            11050 ; 152  |        int *m_pTail;
                            11051 ; 153  |};
                            11052 ; 154  |
                            11053 ; 155  |struct ModuleEntry
                            11054 ; 156  |{
                            11055 ; 157  |    int m_iSignaledEventMask;
                            11056 ; 158  |    int m_iWaitEventMask;
                            11057 ; 159  |    int m_iResourceOfCode;
                            11058 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11059 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            11060 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11061 ; 163  |    int m_uTimeOutHigh;
                            11062 ; 164  |    int m_uTimeOutLow;
                            11063 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11064 ; 166  |};
                            11065 ; 167  |
                            11066 ; 168  |union WaitMask{
                            11067 ; 169  |    struct B{
                            11068 ; 170  |        unsigned int m_bNone     :1;
                            11069 ; 171  |        unsigned int m_bMessage  :1;
                            11070 ; 172  |        unsigned int m_bTimer    :1;
                            11071 ; 173  |        unsigned int m_bButton   :1;
                            11072 ; 174  |    } B;
                            11073 ; 175  |    int I;
                            11074 ; 176  |} ;
                            11075 ; 177  |
                            11076 ; 178  |
                            11077 ; 179  |struct Button {
                            11078 ; 180  |        WORD wButtonEvent;
                            11079 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11080 ; 182  |};
                            11081 ; 183  |
                            11082 ; 184  |struct Message {
                            11083 ; 185  |        WORD wMsgLength;
                            11084 ; 186  |        WORD wMsgCommand;
                            11085 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11086 ; 188  |};
                            11087 ; 189  |
                            11088 ; 190  |union EventTypes {
                            11089 ; 191  |        struct CMessage msg;
                            11090 ; 192  |        struct Button Button ;
                            11091 ; 193  |        struct Message Message;
                            11092 ; 194  |};
                            11093 ; 195  |
                            11094 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11095 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11096 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11097 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11098 ; 200  |
                            11099 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11100 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11101 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11102 ; 204  |
                            11103 ; 205  |#if DEBUG
                            11104 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11105 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11106 ; 208  |#else 
                            11107 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            11108 ; 210  |#define DebugBuildAssert(x)    
                            11109 ; 211  |#endif
                            11110 ; 212  |
                            11111 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11112 ; 214  |//  #pragma asm
                            11113 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11114 ; 216  |//  #pragma endasm
                            11115 ; 217  |
                            11116 ; 218  |
                            11117 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11118 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            11119 ; 221  |#elif defined(COLOR_65K)
                            11120 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            11121 ; 223  |#else
                            11122 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            11123 ; 225  |#endif
                            11124 ; 226  |    
                            11125 ; 227  |#endif // #ifndef _TYPES_H
                            11126 
                            11128 
                            11129 ; 5    |
                            11130 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11131 ; 7    |//  Interrupt Collector Registers
                            11132 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            11133 ; 9    |
                            11134 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            11135 ; 11   |
                            11136 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            11137 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            11138 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            11139 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            11140 ; 16   |
                            11141 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            11142 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            11143 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            11144 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            11145 ; 21   |
                            11146 ; 22   |#define HW_GPB_GPENR 0
                            11147 ; 23   |#define HW_GPB_GPDOR 1
                            11148 ; 24   |#define HW_GPB_GPDIR 2
                            11149 ; 25   |#define HW_GPB_GPDOER 3
                            11150 ; 26   |#define HW_GPB_GPIPENR 4
                            11151 ; 27   |#define HW_GPB_GPIENR 5
                            11152 ; 28   |#define HW_GPB_GPILVLR 6
                            11153 ; 29   |#define HW_GPB_GPIPOLR 7
                            11154 ; 30   |#define HW_GPB_GPISTATR 8
                            11155 ; 31   |#define HW_GPB_GPPWR 9
                            11156 ; 32   |#define HW_GPB_GP8MA 10
                            11157 ; 33   |
                            11158 ; 34   |
                            11159 ; 35   |
                            11160 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            11161 ; 37   |//  GPIO Register Bit Positions
                            11162 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            11163 ; 39   |{
                            11164 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            11165 ; 41   |    unsigned int I;
                            11166 ; 42   |    unsigned int U;
                            11167 ; 43   |} gpr_type;
                            11168 ; 44   |
                            11169 ; 45   |#define HW_GP_B0_BITPOS 0
                            11170 ; 46   |#define HW_GP_B1_BITPOS 1
                            11171 ; 47   |#define HW_GP_B2_BITPOS 2
                            11172 ; 48   |#define HW_GP_B3_BITPOS 3
                            11173 ; 49   |#define HW_GP_B4_BITPOS 4
                            11174 ; 50   |#define HW_GP_B5_BITPOS 5
                            11175 ; 51   |#define HW_GP_B6_BITPOS 6
                            11176 ; 52   |#define HW_GP_B7_BITPOS 7
                            11177 ; 53   |#define HW_GP_B8_BITPOS 8
                            11178 ; 54   |#define HW_GP_B9_BITPOS 9
                            11179 ; 55   |#define HW_GP_B10_BITPOS 10
                            11180 ; 56   |#define HW_GP_B11_BITPOS 11
                            11181 ; 57   |#define HW_GP_B12_BITPOS 12
                            11182 ; 58   |#define HW_GP_B13_BITPOS 13
                            11183 ; 59   |#define HW_GP_B14_BITPOS 14
                            11184 ; 60   |#define HW_GP_B15_BITPOS 15
                            11185 ; 61   |#define HW_GP_B16_BITPOS 16
                            11186 ; 62   |#define HW_GP_B17_BITPOS 17
                            11187 ; 63   |#define HW_GP_B18_BITPOS 18
                            11188 ; 64   |#define HW_GP_B19_BITPOS 19
                            11189 ; 65   |#define HW_GP_B20_BITPOS 20
                            11190 ; 66   |#define HW_GP_B21_BITPOS 21
                            11191 ; 67   |#define HW_GP_B22_BITPOS 22
                            11192 ; 68   |#define HW_GP_B23_BITPOS 23
                            11193 ; 69   |
                            11194 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            11195 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            11196 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            11197 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            11198 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            11199 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            11200 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            11201 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            11202 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                            11203 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            11204 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            11205 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            11206 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            11207 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            11208 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            11209 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            11210 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            11211 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            11212 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            11213 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            11214 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            11215 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            11216 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            11217 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                            11218 ; 94   |
                            11219 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            11220 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            11221 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            11222 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            11223 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            11224 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            11225 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            11226 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            11227 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                            11228 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            11229 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            11230 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            11231 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            11232 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            11233 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            11234 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            11235 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            11236 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            11237 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            11238 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            11239 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            11240 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            11241 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            11242 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            11243 ; 119  |
                            11244 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            11245 ; 121  |//  GPIO 8mA Register Bit Positions
                            11246 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            11247 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            11248 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            11249 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            11250 ; 126  |
                            11251 ; 127  |
                            11252 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            11253 ; 129  |//  Logical GPIO numbers
                            11254 ; 130  |#define HW_GPIO_000 0
                            11255 ; 131  |#define HW_GPIO_001 1
                            11256 ; 132  |#define HW_GPIO_002 2
                            11257 ; 133  |#define HW_GPIO_003 3
                            11258 ; 134  |#define HW_GPIO_004 4
                            11259 ; 135  |#define HW_GPIO_005 5
                            11260 ; 136  |#define HW_GPIO_006 6
                            11261 ; 137  |#define HW_GPIO_007 7
                            11262 ; 138  |#define HW_GPIO_008 8
                            11263 ; 139  |#define HW_GPIO_009 9
                            11264 ; 140  |#define HW_GPIO_010 10
                            11265 ; 141  |#define HW_GPIO_011 11
                            11266 ; 142  |#define HW_GPIO_012 12
                            11267 ; 143  |#define HW_GPIO_013 13
                            11268 ; 144  |#define HW_GPIO_014 14
                            11269 ; 145  |#define HW_GPIO_015 15
                            11270 ; 146  |#define HW_GPIO_016 16
                            11271 ; 147  |#define HW_GPIO_017 17
                            11272 ; 148  |#define HW_GPIO_018 18
                            11273 ; 149  |#define HW_GPIO_019 19
                            11274 ; 150  |#define HW_GPIO_020 20
                            11275 ; 151  |#define HW_GPIO_021 21
                            11276 ; 152  |#define HW_GPIO_022 22
                            11277 ; 153  |#define HW_GPIO_023 23
                            11278 ; 154  |#define HW_GPIO_024 24
                            11279 ; 155  |#define HW_GPIO_025 25
                            11280 ; 156  |#define HW_GPIO_026 26
                            11281 ; 157  |#define HW_GPIO_027 27
                            11282 ; 158  |#define HW_GPIO_028 28
                            11283 ; 159  |#define HW_GPIO_029 29
                            11284 ; 160  |#define HW_GPIO_030 30
                            11285 ; 161  |#define HW_GPIO_031 31
                            11286 ; 162  |#define HW_GPIO_032 32
                            11287 ; 163  |#define HW_GPIO_033 33
                            11288 ; 164  |#define HW_GPIO_034 34
                            11289 ; 165  |#define HW_GPIO_035 35
                            11290 ; 166  |#define HW_GPIO_036 36
                            11291 ; 167  |#define HW_GPIO_037 37
                            11292 ; 168  |#define HW_GPIO_038 38
                            11293 ; 169  |#define HW_GPIO_039 39
                            11294 ; 170  |#define HW_GPIO_040 40
                            11295 ; 171  |#define HW_GPIO_041 41
                            11296 ; 172  |#define HW_GPIO_042 42
                            11297 ; 173  |#define HW_GPIO_043 43
                            11298 ; 174  |#define HW_GPIO_044 44
                            11299 ; 175  |#define HW_GPIO_045 45
                            11300 ; 176  |#define HW_GPIO_046 46
                            11301 ; 177  |#define HW_GPIO_047 47
                            11302 ; 178  |#define HW_GPIO_048 48
                            11303 ; 179  |#define HW_GPIO_049 49
                            11304 ; 180  |#define HW_GPIO_050 50
                            11305 ; 181  |#define HW_GPIO_051 51
                            11306 ; 182  |#define HW_GPIO_052 52
                            11307 ; 183  |#define HW_GPIO_053 53
                            11308 ; 184  |#define HW_GPIO_054 54
                            11309 ; 185  |#define HW_GPIO_055 55
                            11310 ; 186  |#define HW_GPIO_056 56
                            11311 ; 187  |#define HW_GPIO_057 57
                            11312 ; 188  |#define HW_GPIO_058 58
                            11313 ; 189  |#define HW_GPIO_059 59
                            11314 ; 190  |#define HW_GPIO_060 60
                            11315 ; 191  |#define HW_GPIO_061 61
                            11316 ; 192  |#define HW_GPIO_062 62
                            11317 ; 193  |#define HW_GPIO_063 63
                            11318 ; 194  |#define HW_GPIO_064 64
                            11319 ; 195  |#define HW_GPIO_065 65
                            11320 ; 196  |#define HW_GPIO_066 66
                            11321 ; 197  |#define HW_GPIO_067 67
                            11322 ; 198  |#define HW_GPIO_068 68
                            11323 ; 199  |#define HW_GPIO_069 69
                            11324 ; 200  |#define HW_GPIO_070 70
                            11325 ; 201  |#define HW_GPIO_071 71
                            11326 ; 202  |#define HW_GPIO_072 72
                            11327 ; 203  |#define HW_GPIO_073 73
                            11328 ; 204  |#define HW_GPIO_074 74
                            11329 ; 205  |#define HW_GPIO_075 75
                            11330 ; 206  |#define HW_GPIO_076 76
                            11331 ; 207  |#define HW_GPIO_077 77
                            11332 ; 208  |#define HW_GPIO_078 78
                            11333 ; 209  |#define HW_GPIO_079 79
                            11334 ; 210  |#define HW_GPIO_080 80
                            11335 ; 211  |#define HW_GPIO_081 81
                            11336 ; 212  |#define HW_GPIO_082 82
                            11337 ; 213  |#define HW_GPIO_083 83
                            11338 ; 214  |#define HW_GPIO_084 84
                            11339 ; 215  |#define HW_GPIO_085 85
                            11340 ; 216  |#define HW_GPIO_086 86
                            11341 ; 217  |#define HW_GPIO_087 87
                            11342 ; 218  |#define HW_GPIO_088 88
                            11343 ; 219  |#define HW_GPIO_089 89
                            11344 ; 220  |#define HW_GPIO_090 90
                            11345 ; 221  |#define HW_GPIO_091 91
                            11346 ; 222  |#define HW_GPIO_092 92
                            11347 ; 223  |#define HW_GPIO_093 93
                            11348 ; 224  |#define HW_GPIO_094 94
                            11349 ; 225  |#define HW_GPIO_095 95
                            11350 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            11351 ; 227  |
                            11352 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO 0 Enable Register   */
                            11353 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 0 Data Out Register */
                            11354 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 0 Dait In Register  */
                            11355 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO 0 Dait Out Enable Register  */
                            11356 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 0 Interrupt Pin Enable Register */
                            11357 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO 0 Interrupt Enable Register */
                            11358 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 0 Interrupt Level Register  */
                            11359 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 0 Interrupt Polarity Register   */
                            11360 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 0 Interrupt Status Register */
                            11361 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11362 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            11363 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* GPIO 1 Enable Register   */
                            11364 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 1 Data Out Register */
                            11365 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 1 Dait In Register  */
                            11366 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO 1 Dait Out Enable Register  */
                            11367 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 1 Interrupt Pin Enable Register */
                            11368 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO 1 Interrupt Enable Register */
                            11369 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 1 Interrupt Level Register  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11370 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 1 Interrupt Polarity Register   */
                            11371 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 1 Interrupt Status Register */
                            11372 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11373 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            11374 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                            11375 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                            11376 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                            11377 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                            11378 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                            11379 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                            11380 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                            11381 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                            11382 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                            11383 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11384 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            11385 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                            11386 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                            11387 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                            11388 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                            11389 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                            11390 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                            11391 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                            11392 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                            11393 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                            11394 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11395 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            11396 ; 272  |
                            11397 ; 273  |#endif
                            11398 ; 274  |
                            11399 
                            11401 
                            11402 ; 23   |#include "regsi2c.h"
                            11403 
                            11405 
                            11406 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11407 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11408 ; 3    |// Filename: regsI2C.inc
                            11409 ; 4    |// Description: Register definitions for GPFLASH interface
                            11410 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11411 ; 6    |// The following naming conventions are followed in this file.
                            11412 ; 7    |// All registers are named using the format...
                            11413 ; 8    |//     HW_<module>_<regname>
                            11414 ; 9    |// where <module> is the module name which can be any of the following...
                            11415 ; 10   |//     USB20
                            11416 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11417 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11418 ; 13   |// that module)
                            11419 ; 14   |// <regname> is the specific register within that module
                            11420 ; 15   |// We also define the following...
                            11421 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11422 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11423 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11424 ; 19   |// which does something else, and
                            11425 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11426 ; 21   |// which does something else.
                            11427 ; 22   |// Other rules
                            11428 ; 23   |//     All caps
                            11429 ; 24   |//     Numeric identifiers start at 0
                            11430 ; 25   |#if !(defined(regsi2cinc))
                            11431 ; 26   |#define regsi2cinc 1
                            11432 ; 27   |
                            11433 ; 28   |#include "types.h"
                            11434 
                            11436 
                            11437 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11438 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11439 ; 3    |//
                            11440 ; 4    |// Filename: types.h
                            11441 ; 5    |// Description: Standard data types
                            11442 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11443 ; 7    |
                            11444 ; 8    |#ifndef _TYPES_H
                            11445 ; 9    |#define _TYPES_H
                            11446 ; 10   |
                            11447 ; 11   |// TODO:  move this outta here!
                            11448 ; 12   |#if !defined(NOERROR)
                            11449 ; 13   |#define NOERROR 0
                            11450 ; 14   |#define SUCCESS 0
                            11451 ; 15   |#endif 
                            11452 ; 16   |#if !defined(SUCCESS)
                            11453 ; 17   |#define SUCCESS  0
                            11454 ; 18   |#endif
                            11455 ; 19   |#if !defined(ERROR)
                            11456 ; 20   |#define ERROR   -1
                            11457 ; 21   |#endif
                            11458 ; 22   |#if !defined(FALSE)
                            11459 ; 23   |#define FALSE 0
                            11460 ; 24   |#endif
                            11461 ; 25   |#if !defined(TRUE)
                            11462 ; 26   |#define TRUE  1
                            11463 ; 27   |#endif
                            11464 ; 28   |
                            11465 ; 29   |#if !defined(NULL)
                            11466 ; 30   |#define NULL 0
                            11467 ; 31   |#endif
                            11468 ; 32   |
                            11469 ; 33   |#define MAX_INT     0x7FFFFF
                            11470 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11471 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11472 ; 36   |#define MAX_ULONG   (-1) 
                            11473 ; 37   |
                            11474 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11475 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11476 ; 40   |
                            11477 ; 41   |
                            11478 ; 42   |#define BYTE    unsigned char       // btVarName
                            11479 ; 43   |#define CHAR    signed char         // cVarName
                            11480 ; 44   |#define USHORT  unsigned short      // usVarName
                            11481 ; 45   |#define SHORT   unsigned short      // sVarName
                            11482 ; 46   |#define WORD    unsigned int        // wVarName
                            11483 ; 47   |#define INT     signed int          // iVarName
                            11484 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11485 ; 49   |#define LONG    signed long         // lVarName
                            11486 ; 50   |#define BOOL    unsigned int        // bVarName
                            11487 ; 51   |#define FRACT   _fract              // frVarName
                            11488 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11489 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11490 ; 54   |#define FLOAT   float               // fVarName
                            11491 ; 55   |#define DBL     double              // dVarName
                            11492 ; 56   |#define ENUM    enum                // eVarName
                            11493 ; 57   |#define CMX     _complex            // cmxVarName
                            11494 ; 58   |typedef WORD UCS3;                   // 
                            11495 ; 59   |
                            11496 ; 60   |#define UINT16  unsigned short
                            11497 ; 61   |#define UINT8   unsigned char   
                            11498 ; 62   |#define UINT32  unsigned long
                            11499 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11500 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11501 ; 65   |#define WCHAR   UINT16
                            11502 ; 66   |
                            11503 ; 67   |//UINT128 is 16 bytes or 6 words
                            11504 ; 68   |typedef struct UINT128_3500 {   
                            11505 ; 69   |    int val[6];     
                            11506 ; 70   |} UINT128_3500;
                            11507 ; 71   |
                            11508 ; 72   |#define UINT128   UINT128_3500
                            11509 ; 73   |
                            11510 ; 74   |// Little endian word packed byte strings:   
                            11511 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11512 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11513 ; 77   |// Little endian word packed byte strings:   
                            11514 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11515 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11516 ; 80   |
                            11517 ; 81   |// Declare Memory Spaces To Use When Coding
                            11518 ; 82   |// A. Sector Buffers
                            11519 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11520 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11521 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11522 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11523 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11524 ; 88   |// B. Media DDI Memory
                            11525 ; 89   |#define MEDIA_DDI_MEM _Y
                            11526 ; 90   |
                            11527 ; 91   |
                            11528 ; 92   |
                            11529 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11530 ; 94   |// Examples of circular pointers:
                            11531 ; 95   |//    INT CIRC cpiVarName
                            11532 ; 96   |//    DWORD CIRC cpdwVarName
                            11533 ; 97   |
                            11534 ; 98   |#define RETCODE INT                 // rcVarName
                            11535 ; 99   |
                            11536 ; 100  |// generic bitfield structure
                            11537 ; 101  |struct Bitfield {
                            11538 ; 102  |    unsigned int B0  :1;
                            11539 ; 103  |    unsigned int B1  :1;
                            11540 ; 104  |    unsigned int B2  :1;
                            11541 ; 105  |    unsigned int B3  :1;
                            11542 ; 106  |    unsigned int B4  :1;
                            11543 ; 107  |    unsigned int B5  :1;
                            11544 ; 108  |    unsigned int B6  :1;
                            11545 ; 109  |    unsigned int B7  :1;
                            11546 ; 110  |    unsigned int B8  :1;
                            11547 ; 111  |    unsigned int B9  :1;
                            11548 ; 112  |    unsigned int B10 :1;
                            11549 ; 113  |    unsigned int B11 :1;
                            11550 ; 114  |    unsigned int B12 :1;
                            11551 ; 115  |    unsigned int B13 :1;
                            11552 ; 116  |    unsigned int B14 :1;
                            11553 ; 117  |    unsigned int B15 :1;
                            11554 ; 118  |    unsigned int B16 :1;
                            11555 ; 119  |    unsigned int B17 :1;
                            11556 ; 120  |    unsigned int B18 :1;
                            11557 ; 121  |    unsigned int B19 :1;
                            11558 ; 122  |    unsigned int B20 :1;
                            11559 ; 123  |    unsigned int B21 :1;
                            11560 ; 124  |    unsigned int B22 :1;
                            11561 ; 125  |    unsigned int B23 :1;
                            11562 ; 126  |};
                            11563 ; 127  |
                            11564 ; 128  |union BitInt {
                            11565 ; 129  |        struct Bitfield B;
                            11566 ; 130  |        int        I;
                            11567 ; 131  |};
                            11568 ; 132  |
                            11569 ; 133  |#define MAX_MSG_LENGTH 10
                            11570 ; 134  |struct CMessage
                            11571 ; 135  |{
                            11572 ; 136  |        unsigned int m_uLength;
                            11573 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11574 ; 138  |};
                            11575 ; 139  |
                            11576 ; 140  |typedef struct {
                            11577 ; 141  |    WORD m_wLength;
                            11578 ; 142  |    WORD m_wMessage;
                            11579 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11580 ; 144  |} Message;
                            11581 ; 145  |
                            11582 ; 146  |struct MessageQueueDescriptor
                            11583 ; 147  |{
                            11584 ; 148  |        int *m_pBase;
                            11585 ; 149  |        int m_iModulo;
                            11586 ; 150  |        int m_iSize;
                            11587 ; 151  |        int *m_pHead;
                            11588 ; 152  |        int *m_pTail;
                            11589 ; 153  |};
                            11590 ; 154  |
                            11591 ; 155  |struct ModuleEntry
                            11592 ; 156  |{
                            11593 ; 157  |    int m_iSignaledEventMask;
                            11594 ; 158  |    int m_iWaitEventMask;
                            11595 ; 159  |    int m_iResourceOfCode;
                            11596 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11597 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            11598 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11599 ; 163  |    int m_uTimeOutHigh;
                            11600 ; 164  |    int m_uTimeOutLow;
                            11601 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11602 ; 166  |};
                            11603 ; 167  |
                            11604 ; 168  |union WaitMask{
                            11605 ; 169  |    struct B{
                            11606 ; 170  |        unsigned int m_bNone     :1;
                            11607 ; 171  |        unsigned int m_bMessage  :1;
                            11608 ; 172  |        unsigned int m_bTimer    :1;
                            11609 ; 173  |        unsigned int m_bButton   :1;
                            11610 ; 174  |    } B;
                            11611 ; 175  |    int I;
                            11612 ; 176  |} ;
                            11613 ; 177  |
                            11614 ; 178  |
                            11615 ; 179  |struct Button {
                            11616 ; 180  |        WORD wButtonEvent;
                            11617 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11618 ; 182  |};
                            11619 ; 183  |
                            11620 ; 184  |struct Message {
                            11621 ; 185  |        WORD wMsgLength;
                            11622 ; 186  |        WORD wMsgCommand;
                            11623 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11624 ; 188  |};
                            11625 ; 189  |
                            11626 ; 190  |union EventTypes {
                            11627 ; 191  |        struct CMessage msg;
                            11628 ; 192  |        struct Button Button ;
                            11629 ; 193  |        struct Message Message;
                            11630 ; 194  |};
                            11631 ; 195  |
                            11632 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11633 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11634 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11635 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11636 ; 200  |
                            11637 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11638 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11639 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11640 ; 204  |
                            11641 ; 205  |#if DEBUG
                            11642 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11643 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11644 ; 208  |#else 
                            11645 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            11646 ; 210  |#define DebugBuildAssert(x)    
                            11647 ; 211  |#endif
                            11648 ; 212  |
                            11649 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11650 ; 214  |//  #pragma asm
                            11651 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11652 ; 216  |//  #pragma endasm
                            11653 ; 217  |
                            11654 ; 218  |
                            11655 ; 219  |#ifdef COLOR_262K
                            11656 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            11657 ; 221  |#elif defined(COLOR_65K)
                            11658 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            11659 ; 223  |#else
                            11660 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            11661 ; 225  |#endif
                            11662 ; 226  |    
                            11663 ; 227  |#endif // #ifndef _TYPES_H
                            11664 
                            11666 
                            11667 ; 29   |
                            11668 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            11669 ; 31   |////   I2C STMP Registers
                            11670 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                            11671 ; 33   |
                            11672 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            11673 ; 35   |
                            11674 ; 36   |
                            11675 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            11676 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            11677 ; 39   |
                            11678 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            11679 ; 41   |
                            11680 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            11681 ; 43   |
                            11682 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            11683 ; 45   |
                            11684 ; 46   |typedef union               /* I2C Clock Divider Register */
                            11685 ; 47   |{
                            11686 ; 48   |    struct {
                            11687 ; 49   |        int                :1; 
                            11688 ; 50   |        unsigned FACT      :8;
                            11689 ; 51   |    } B;
                            11690 ; 52   |    int I;
                            11691 ; 53   |    unsigned U;
                            11692 ; 54   |} i2cdivr_type;
                            11693 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Registers        */
                            11694 ; 56   |
                            11695 ; 57   |
                            11696 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            11697 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            11698 ; 60   |
                            11699 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            11700 ; 62   |
                            11701 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            11702 ; 64   |
                            11703 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            11704 ; 66   |
                            11705 ; 67   |typedef union               /* I2C Data Register */
                            11706 ; 68   |{
                            11707 ; 69   |    struct {
                            11708 ; 70   |         unsigned DATA :24; 
                            11709 ; 71   |    } B;
                            11710 ; 72   |    int I;
                            11711 ; 73   |    unsigned U;
                            11712 ; 74   |} i2cdatr_type;
                            11713 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers (I2CDAT)      */
                            11714 ; 76   |
                            11715 ; 77   |
                            11716 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            11717 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            11718 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            11719 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            11720 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            11721 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            11722 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            11723 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            11724 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            11725 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            11726 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            11727 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            11728 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            11729 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            11730 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                            11731 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            11732 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            11733 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            11734 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            11735 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            11736 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            11737 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            11738 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            11739 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            11740 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            11741 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            11742 ; 104  |
                            11743 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            11744 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            11745 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            11746 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            11747 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            11748 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            11749 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            11750 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            11751 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            11752 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            11753 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            11754 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            11755 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            11756 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            11757 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            11758 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            11759 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            11760 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            11761 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            11762 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            11763 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            11764 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            11765 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            11766 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            11767 ; 129  |
                            11768 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            11769 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            11770 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            11771 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            11772 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            11773 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            11774 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            11775 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            11776 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            11777 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            11778 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            11779 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            11780 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            11781 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            11782 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            11783 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            11784 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            11785 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            11786 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            11787 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            11788 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            11789 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            11790 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            11791 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            11792 ; 154  |
                            11793 ; 155  |typedef union               /* I2C Control Register         */
                            11794 ; 156  |{
                            11795 ; 157  |    struct {
                            11796 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            11797 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            11798 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            11799 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            11800 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            11801 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            11802 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            11803 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            11804 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            11805 ; 167  |       unsigned WL     :2; /* Word Length              */
                            11806 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            11807 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            11808 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            11809 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            11810 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            11811 ; 173  |        int LWORD       :1; /* Last Word                */
                            11812 ; 174  |        int SUBA        :1; /* Sub Address              */
                            11813 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            11814 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            11815 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            11816 ; 178  |    } B;
                            11817 ; 179  |    int I;
                            11818 ; 180  |    unsigned U;
                            11819 ; 181  |} i2ccsr_type;
                            11820 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status Register (I2CCSR) */
                            11821 ; 183  |
                            11822 ; 184  |#endif
                            11823 
                            11825 
                            11826 ; 24   |#include "regsi2s.h"
                            11827 
                            11829 
                            11830 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11831 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11832 ; 3    |// Filename: regsi2s.inc
                            11833 ; 4    |// Description: Register definitions for I2S interface
                            11834 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11835 ; 6    |// The following naming conventions are followed in this file.
                            11836 ; 7    |// All registers are named using the format...
                            11837 ; 8    |//     HW_<module>_<regname>
                            11838 ; 9    |// where <module> is the module name which can be any of the following...
                            11839 ; 10   |//     USB20
                            11840 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11841 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11842 ; 13   |// that module)
                            11843 ; 14   |// <regname> is the specific register within that module
                            11844 ; 15   |// We also define the following...
                            11845 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11846 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11847 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11848 ; 19   |// which does something else, and
                            11849 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11850 ; 21   |// which does something else.
                            11851 ; 22   |// Other rules
                            11852 ; 23   |//     All caps
                            11853 ; 24   |//     Numeric identifiers start at 0
                            11854 ; 25   |#if !(defined(regsi2sinc))
                            11855 ; 26   |#define regsi2sinc 1
                            11856 ; 27   |
                            11857 ; 28   |#include "types.h"
                            11858 
                            11860 
                            11861 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11862 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11863 ; 3    |//
                            11864 ; 4    |// Filename: types.h
                            11865 ; 5    |// Description: Standard data types
                            11866 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11867 ; 7    |
                            11868 ; 8    |#ifndef _TYPES_H
                            11869 ; 9    |#define _TYPES_H
                            11870 ; 10   |
                            11871 ; 11   |// TODO:  move this outta here!
                            11872 ; 12   |#if !defined(NOERROR)
                            11873 ; 13   |#define NOERROR 0
                            11874 ; 14   |#define SUCCESS 0
                            11875 ; 15   |#endif 
                            11876 ; 16   |#if !defined(SUCCESS)
                            11877 ; 17   |#define SUCCESS  0
                            11878 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11879 ; 19   |#if !defined(ERROR)
                            11880 ; 20   |#define ERROR   -1
                            11881 ; 21   |#endif
                            11882 ; 22   |#if !defined(FALSE)
                            11883 ; 23   |#define FALSE 0
                            11884 ; 24   |#endif
                            11885 ; 25   |#if !defined(TRUE)
                            11886 ; 26   |#define TRUE  1
                            11887 ; 27   |#endif
                            11888 ; 28   |
                            11889 ; 29   |#if !defined(NULL)
                            11890 ; 30   |#define NULL 0
                            11891 ; 31   |#endif
                            11892 ; 32   |
                            11893 ; 33   |#define MAX_INT     0x7FFFFF
                            11894 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11895 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11896 ; 36   |#define MAX_ULONG   (-1) 
                            11897 ; 37   |
                            11898 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11899 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11900 ; 40   |
                            11901 ; 41   |
                            11902 ; 42   |#define BYTE    unsigned char       // btVarName
                            11903 ; 43   |#define CHAR    signed char         // cVarName
                            11904 ; 44   |#define USHORT  unsigned short      // usVarName
                            11905 ; 45   |#define SHORT   unsigned short      // sVarName
                            11906 ; 46   |#define WORD    unsigned int        // wVarName
                            11907 ; 47   |#define INT     signed int          // iVarName
                            11908 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11909 ; 49   |#define LONG    signed long         // lVarName
                            11910 ; 50   |#define BOOL    unsigned int        // bVarName
                            11911 ; 51   |#define FRACT   _fract              // frVarName
                            11912 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11913 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11914 ; 54   |#define FLOAT   float               // fVarName
                            11915 ; 55   |#define DBL     double              // dVarName
                            11916 ; 56   |#define ENUM    enum                // eVarName
                            11917 ; 57   |#define CMX     _complex            // cmxVarName
                            11918 ; 58   |typedef WORD UCS3;                   // 
                            11919 ; 59   |
                            11920 ; 60   |#define UINT16  unsigned short
                            11921 ; 61   |#define UINT8   unsigned char   
                            11922 ; 62   |#define UINT32  unsigned long
                            11923 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11924 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11925 ; 65   |#define WCHAR   UINT16
                            11926 ; 66   |
                            11927 ; 67   |//UINT128 is 16 bytes or 6 words
                            11928 ; 68   |typedef struct UINT128_3500 {   
                            11929 ; 69   |    int val[6];     
                            11930 ; 70   |} UINT128_3500;
                            11931 ; 71   |
                            11932 ; 72   |#define UINT128   UINT128_3500
                            11933 ; 73   |
                            11934 ; 74   |// Little endian word packed byte strings:   
                            11935 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11936 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11937 ; 77   |// Little endian word packed byte strings:   
                            11938 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11939 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11940 ; 80   |
                            11941 ; 81   |// Declare Memory Spaces To Use When Coding
                            11942 ; 82   |// A. Sector Buffers
                            11943 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11944 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11945 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11946 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11947 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11948 ; 88   |// B. Media DDI Memory
                            11949 ; 89   |#define MEDIA_DDI_MEM _Y
                            11950 ; 90   |
                            11951 ; 91   |
                            11952 ; 92   |
                            11953 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11954 ; 94   |// Examples of circular pointers:
                            11955 ; 95   |//    INT CIRC cpiVarName
                            11956 ; 96   |//    DWORD CIRC cpdwVarName
                            11957 ; 97   |
                            11958 ; 98   |#define RETCODE INT                 // rcVarName
                            11959 ; 99   |
                            11960 ; 100  |// generic bitfield structure
                            11961 ; 101  |struct Bitfield {
                            11962 ; 102  |    unsigned int B0  :1;
                            11963 ; 103  |    unsigned int B1  :1;
                            11964 ; 104  |    unsigned int B2  :1;
                            11965 ; 105  |    unsigned int B3  :1;
                            11966 ; 106  |    unsigned int B4  :1;
                            11967 ; 107  |    unsigned int B5  :1;
                            11968 ; 108  |    unsigned int B6  :1;
                            11969 ; 109  |    unsigned int B7  :1;
                            11970 ; 110  |    unsigned int B8  :1;
                            11971 ; 111  |    unsigned int B9  :1;
                            11972 ; 112  |    unsigned int B10 :1;
                            11973 ; 113  |    unsigned int B11 :1;
                            11974 ; 114  |    unsigned int B12 :1;
                            11975 ; 115  |    unsigned int B13 :1;
                            11976 ; 116  |    unsigned int B14 :1;
                            11977 ; 117  |    unsigned int B15 :1;
                            11978 ; 118  |    unsigned int B16 :1;
                            11979 ; 119  |    unsigned int B17 :1;
                            11980 ; 120  |    unsigned int B18 :1;
                            11981 ; 121  |    unsigned int B19 :1;
                            11982 ; 122  |    unsigned int B20 :1;
                            11983 ; 123  |    unsigned int B21 :1;
                            11984 ; 124  |    unsigned int B22 :1;
                            11985 ; 125  |    unsigned int B23 :1;
                            11986 ; 126  |};
                            11987 ; 127  |
                            11988 ; 128  |union BitInt {
                            11989 ; 129  |        struct Bitfield B;
                            11990 ; 130  |        int        I;
                            11991 ; 131  |};
                            11992 ; 132  |
                            11993 ; 133  |#define MAX_MSG_LENGTH 10
                            11994 ; 134  |struct CMessage
                            11995 ; 135  |{
                            11996 ; 136  |        unsigned int m_uLength;
                            11997 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11998 ; 138  |};
                            11999 ; 139  |
                            12000 ; 140  |typedef struct {
                            12001 ; 141  |    WORD m_wLength;
                            12002 ; 142  |    WORD m_wMessage;
                            12003 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12004 ; 144  |} Message;
                            12005 ; 145  |
                            12006 ; 146  |struct MessageQueueDescriptor
                            12007 ; 147  |{
                            12008 ; 148  |        int *m_pBase;
                            12009 ; 149  |        int m_iModulo;
                            12010 ; 150  |        int m_iSize;
                            12011 ; 151  |        int *m_pHead;
                            12012 ; 152  |        int *m_pTail;
                            12013 ; 153  |};
                            12014 ; 154  |
                            12015 ; 155  |struct ModuleEntry
                            12016 ; 156  |{
                            12017 ; 157  |    int m_iSignaledEventMask;
                            12018 ; 158  |    int m_iWaitEventMask;
                            12019 ; 159  |    int m_iResourceOfCode;
                            12020 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12021 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            12022 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12023 ; 163  |    int m_uTimeOutHigh;
                            12024 ; 164  |    int m_uTimeOutLow;
                            12025 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12026 ; 166  |};
                            12027 ; 167  |
                            12028 ; 168  |union WaitMask{
                            12029 ; 169  |    struct B{
                            12030 ; 170  |        unsigned int m_bNone     :1;
                            12031 ; 171  |        unsigned int m_bMessage  :1;
                            12032 ; 172  |        unsigned int m_bTimer    :1;
                            12033 ; 173  |        unsigned int m_bButton   :1;
                            12034 ; 174  |    } B;
                            12035 ; 175  |    int I;
                            12036 ; 176  |} ;
                            12037 ; 177  |
                            12038 ; 178  |
                            12039 ; 179  |struct Button {
                            12040 ; 180  |        WORD wButtonEvent;
                            12041 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12042 ; 182  |};
                            12043 ; 183  |
                            12044 ; 184  |struct Message {
                            12045 ; 185  |        WORD wMsgLength;
                            12046 ; 186  |        WORD wMsgCommand;
                            12047 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12048 ; 188  |};
                            12049 ; 189  |
                            12050 ; 190  |union EventTypes {
                            12051 ; 191  |        struct CMessage msg;
                            12052 ; 192  |        struct Button Button ;
                            12053 ; 193  |        struct Message Message;
                            12054 ; 194  |};
                            12055 ; 195  |
                            12056 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12057 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12058 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12059 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12060 ; 200  |
                            12061 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12062 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12063 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12064 ; 204  |
                            12065 ; 205  |#if DEBUG
                            12066 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12067 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12068 ; 208  |#else 
                            12069 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            12070 ; 210  |#define DebugBuildAssert(x)    
                            12071 ; 211  |#endif
                            12072 ; 212  |
                            12073 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12074 ; 214  |//  #pragma asm
                            12075 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12076 ; 216  |//  #pragma endasm
                            12077 ; 217  |
                            12078 ; 218  |
                            12079 ; 219  |#ifdef COLOR_262K
                            12080 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            12081 ; 221  |#elif defined(COLOR_65K)
                            12082 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            12083 ; 223  |#else
                            12084 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            12085 ; 225  |#endif
                            12086 ; 226  |    
                            12087 ; 227  |#endif // #ifndef _TYPES_H
                            12088 
                            12090 
                            12091 ; 29   |
                            12092 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            12093 ; 31   |////  I2S Registers (SAI)
                            12094 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            12095 ; 33   |
                            12096 ; 34   |
                            12097 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            12098 ; 36   |
                            12099 ; 37   |
                            12100 ; 38   |
                            12101 ; 39   |
                            12102 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            12103 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            12104 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            12105 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            12106 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            12107 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            12108 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            12109 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            12110 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            12111 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            12112 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            12113 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            12114 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            12115 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            12116 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            12117 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            12118 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            12119 ; 57   |
                            12120 ; 58   |
                            12121 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            12122 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            12123 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            12124 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            12125 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            12126 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            12127 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            12128 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            12129 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            12130 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12131 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            12132 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            12133 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            12134 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            12135 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            12136 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            12137 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            12138 ; 76   |
                            12139 ; 77   |
                            12140 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            12141 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            12142 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            12143 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            12144 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                            12145 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            12146 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            12147 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            12148 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            12149 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            12150 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            12151 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            12152 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                            12153 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            12154 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            12155 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                            12156 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                            12157 ; 95   |
                            12158 ; 96   |
                            12159 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            12160 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            12161 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            12162 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            12163 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            12164 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            12165 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            12166 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            12167 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            12168 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            12169 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            12170 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            12171 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            12172 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            12173 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            12174 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            12175 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            12176 ; 114  |
                            12177 ; 115  |typedef union
                            12178 ; 116  |{
                            12179 ; 117  |    struct {
                            12180 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            12181 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            12182 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            12183 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            12184 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            12185 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            12186 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            12187 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            12188 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            12189 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            12190 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                            12191 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            12192 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            12193 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            12194 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            12195 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            12196 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            12197 ; 135  |    } B;
                            12198 ; 136  |    int I;
                            12199 ; 137  |    unsigned U;
                            12200 ; 138  |} saircsr_type;
                            12201 ; 139  |
                            12202 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive CSR         */
                            12203 ; 141  |
                            12204 ; 142  |typedef union
                            12205 ; 143  |{
                            12206 ; 144  |    struct {
                            12207 ; 145  |        unsigned SAI :24;
                            12208 ; 146  |    } B;
                            12209 ; 147  |    int I;
                            12210 ; 148  |    unsigned U;
                            12211 ; 149  |} saixr_type;
                            12212 ; 150  |
                            12213 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received data reg 0 */
                            12214 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received data reg 1 */
                            12215 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received data reg 2 */
                            12216 ; 154  |
                            12217 ; 155  |
                            12218 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            12219 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            12220 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            12221 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            12222 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            12223 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            12224 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            12225 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            12226 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            12227 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            12228 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            12229 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            12230 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            12231 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            12232 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            12233 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            12234 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            12235 ; 173  |
                            12236 ; 174  |
                            12237 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            12238 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            12239 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            12240 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            12241 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            12242 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            12243 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            12244 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            12245 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            12246 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            12247 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            12248 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            12249 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            12250 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            12251 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            12252 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            12253 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            12254 ; 192  |
                            12255 ; 193  |
                            12256 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            12257 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            12258 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            12259 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            12260 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                            12261 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            12262 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            12263 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            12264 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            12265 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            12266 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            12267 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            12268 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                            12269 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            12270 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            12271 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                            12272 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                            12273 ; 211  |
                            12274 ; 212  |
                            12275 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            12276 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            12277 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            12278 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            12279 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            12280 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            12281 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            12282 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            12283 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            12284 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            12285 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            12286 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            12287 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            12288 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            12289 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            12290 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            12291 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            12292 ; 230  |
                            12293 ; 231  |
                            12294 ; 232  |typedef union
                            12295 ; 233  |{
                            12296 ; 234  |    struct {
                            12297 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            12298 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            12299 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            12300 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            12301 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            12302 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            12303 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction 
                            12304 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            12305 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            12306 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            12307 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justification
                            12308 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            12309 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            12310 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            12311 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            12312 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            12313 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            12314 ; 252  |    } B;
                            12315 ; 253  |    int I;
                            12316 ; 254  |    unsigned U;
                            12317 ; 255  |} saitcsr_type;
                            12318 ; 256  |
                            12319 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR      */
                            12320 ; 258  |
                            12321 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit data reg 0 */
                            12322 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit data reg 1 */
                            12323 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit data reg 2 */
                            12324 ; 262  |
                            12325 ; 263  |#endif
                            12326 
                            12328 
                            12329 ; 25   |#include "regsicoll.h"
                            12330 
                            12332 
                            12333 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            12334 ; 2    |#define __REGS_ICOLL_INC 1
                            12335 ; 3    |
                            12336 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            12337 ; 5    |//  Interrupt Collector Registers
                            12338 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            12339 ; 7    |
                            12340 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            12341 ; 9    |
                            12342 ; 10   |
                            12343 ; 11   |
                            12344 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            12345 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            12346 ; 14   |
                            12347 ; 15   |typedef union
                            12348 ; 16   |{
                            12349 ; 17   |    struct {
                            12350 ; 18   |        int SEN0        :1;
                            12351 ; 19   |        int SEN1        :1;
                            12352 ; 20   |        int SEN2        :1;
                            12353 ; 21   |        int SEN3        :1;
                            12354 ; 22   |        int SEN4        :1;
                            12355 ; 23   |        int SEN5        :1;
                            12356 ; 24   |        int SEN6        :1;
                            12357 ; 25   |        int SEN7        :1;
                            12358 ; 26   |        int SEN8        :1;
                            12359 ; 27   |        int SEN9        :1;
                            12360 ; 28   |        int SEN10       :1;
                            12361 ; 29   |        int SEN11       :1;
                            12362 ; 30   |        int SEN12       :1;
                            12363 ; 31   |        int SEN13       :1;
                            12364 ; 32   |        int SEN14       :1;
                            12365 ; 33   |        int SEN15       :1;
                            12366 ; 34   |        int SEN16       :1;
                            12367 ; 35   |        int SEN17       :1;
                            12368 ; 36   |        int SEN18       :1;
                            12369 ; 37   |        int SEN19       :1;
                            12370 ; 38   |        int SEN20       :1;
                            12371 ; 39   |        int SEN21       :1;
                            12372 ; 40   |        int SEN22       :1;
                            12373 ; 41   |        int SEN23       :1;
                            12374 ; 42   |    } B;
                            12375 ; 43   |    int I;
                            12376 ; 44   |} iclenable0_type;
                            12377 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt Priority Register Core   */
                            12378 ; 46   |
                            12379 ; 47   |
                            12380 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            12381 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            12382 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            12383 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12384 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            12385 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            12386 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            12387 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            12388 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            12389 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                            12390 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            12391 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            12392 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            12393 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            12394 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            12395 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            12396 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            12397 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            12398 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            12399 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            12400 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            12401 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            12402 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            12403 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            12404 ; 72   |
                            12405 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            12406 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            12407 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            12408 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            12409 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            12410 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            12411 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            12412 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            12413 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            12414 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            12415 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            12416 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            12417 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            12418 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            12419 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            12420 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            12421 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            12422 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            12423 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            12424 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            12425 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            12426 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            12427 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            12428 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            12429 ; 97   |
                            12430 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            12431 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            12432 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            12433 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            12434 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            12435 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            12436 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            12437 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            12438 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            12439 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            12440 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            12441 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            12442 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            12443 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            12444 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            12445 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            12446 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            12447 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            12448 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            12449 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            12450 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            12451 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                            12452 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            12453 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            12454 ; 122  |
                            12455 ; 123  |
                            12456 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            12457 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            12458 ; 126  |typedef union
                            12459 ; 127  |{
                            12460 ; 128  |    struct {
                            12461 ; 129  |        
                            12462 ; 130  |        int SEN24       :1;
                            12463 ; 131  |        int SEN25       :1;
                            12464 ; 132  |        int SEN26       :1;
                            12465 ; 133  |        int SEN27       :1;
                            12466 ; 134  |        int SEN28       :1;
                            12467 ; 135  |        int SEN29       :1;
                            12468 ; 136  |        int SEN30       :1;
                            12469 ; 137  |        int SEN31       :1;
                            12470 ; 138  |        int SEN32       :1;
                            12471 ; 139  |        int SEN33       :1;
                            12472 ; 140  |    } B;
                            12473 ; 141  |    int I;
                            12474 ; 142  |} iclenable1_type;
                            12475 ; 143  |
                            12476 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interrupt Priority Register Core    */
                            12477 ; 145  |
                            12478 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            12479 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            12480 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            12481 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            12482 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            12483 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            12484 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            12485 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            12486 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            12487 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            12488 ; 156  |
                            12489 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            12490 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            12491 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            12492 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            12493 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            12494 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            12495 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            12496 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            12497 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            12498 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            12499 ; 167  |
                            12500 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            12501 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            12502 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            12503 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            12504 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            12505 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            12506 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            12507 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            12508 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            12509 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            12510 ; 178  |
                            12511 ; 179  |
                            12512 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            12513 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            12514 ; 182  |typedef union
                            12515 ; 183  |{
                            12516 ; 184  |    struct {
                            12517 ; 185  |        int SST0        :1;
                            12518 ; 186  |        int SST1        :1;
                            12519 ; 187  |        int SST2        :1;
                            12520 ; 188  |        int SST3        :1;
                            12521 ; 189  |        int SST4        :1;
                            12522 ; 190  |        int SST5        :1;
                            12523 ; 191  |        int SST6        :1;
                            12524 ; 192  |        int SST7        :1;
                            12525 ; 193  |        int SST8        :1;
                            12526 ; 194  |        int SST9        :1;
                            12527 ; 195  |        int SST10       :1;
                            12528 ; 196  |        int SST11       :1;
                            12529 ; 197  |        int SST12       :1;
                            12530 ; 198  |        int SST13       :1;
                            12531 ; 199  |        int SST14       :1;
                            12532 ; 200  |        int SST15       :1;
                            12533 ; 201  |        int SST16       :1;
                            12534 ; 202  |        int SST17       :1;
                            12535 ; 203  |        int SST18       :1;
                            12536 ; 204  |        int SST19       :1;
                            12537 ; 205  |        int SST20       :1;
                            12538 ; 206  |        int SST21       :1;
                            12539 ; 207  |        int SST22       :1;
                            12540 ; 208  |        int SST23       :1;
                            12541 ; 209  |    } B;
                            12542 ; 210  |    int I;
                            12543 ; 211  |} iclstatus0_type;
                            12544 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interrupt Priority Register Core */
                            12545 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            12546 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            12547 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            12548 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            12549 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            12550 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            12551 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            12552 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            12553 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            12554 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            12555 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            12556 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            12557 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            12558 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            12559 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            12560 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            12561 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            12562 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            12563 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            12564 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            12565 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            12566 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            12567 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            12568 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            12569 ; 237  |
                            12570 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            12571 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            12572 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            12573 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            12574 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            12575 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            12576 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            12577 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            12578 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            12579 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            12580 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            12581 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            12582 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            12583 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            12584 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            12585 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            12586 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            12587 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            12588 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            12589 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            12590 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            12591 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            12592 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            12593 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            12594 ; 262  |
                            12595 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            12596 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            12597 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            12598 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            12599 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            12600 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            12601 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            12602 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            12603 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            12604 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            12605 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            12606 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            12607 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            12608 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            12609 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            12610 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            12611 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            12612 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            12613 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            12614 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            12615 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            12616 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            12617 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            12618 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            12619 ; 287  |
                            12620 ; 288  |
                            12621 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            12622 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            12623 ; 291  |typedef union
                            12624 ; 292  |{
                            12625 ; 293  |    struct {
                            12626 ; 294  |        int SST24       :1;
                            12627 ; 295  |        int SST25       :1;
                            12628 ; 296  |        int SST26       :1;
                            12629 ; 297  |        int SST27       :1;
                            12630 ; 298  |        int SST28       :1;
                            12631 ; 299  |        int SST29       :1;
                            12632 ; 300  |        int SST30       :1;
                            12633 ; 301  |        int SST31       :1;
                            12634 ; 302  |        int SST32       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12635 ; 303  |        int SST33       :1;
                            12636 ; 304  |    } B;
                            12637 ; 305  |    int I;
                            12638 ; 306  |} iclstatus1_type;
                            12639 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interrupt Priority Register Core */
                            12640 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            12641 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            12642 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            12643 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            12644 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            12645 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            12646 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            12647 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            12648 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            12649 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            12650 ; 318  |
                            12651 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            12652 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            12653 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            12654 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            12655 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            12656 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            12657 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            12658 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            12659 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            12660 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            12661 ; 329  |
                            12662 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            12663 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            12664 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            12665 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            12666 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            12667 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            12668 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            12669 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            12670 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            12671 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            12672 ; 340  |
                            12673 ; 341  |
                            12674 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            12675 ; 343  |//  Interrupt Collector Priority Defs
                            12676 ; 344  |typedef union
                            12677 ; 345  |{
                            12678 ; 346  |    struct {
                            12679 ; 347  |        unsigned S0P    :3;
                            12680 ; 348  |        unsigned S1P    :3;
                            12681 ; 349  |        unsigned S2P    :3;
                            12682 ; 350  |        unsigned S3P    :3;
                            12683 ; 351  |        unsigned S4P    :3;
                            12684 ; 352  |        unsigned S5P    :3;
                            12685 ; 353  |        unsigned S6P    :3;
                            12686 ; 354  |        unsigned S7P    :3;
                            12687 ; 355  |    } B;
                            12688 ; 356  |    int I;
                            12689 ; 357  |
                            12690 ; 358  |} iclprior0_type;
                            12691 ; 359  |
                            12692 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrupt Collector Register 0 Priority   */
                            12693 ; 361  |
                            12694 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            12695 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            12696 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            12697 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            12698 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            12699 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            12700 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            12701 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            12702 ; 370  |
                            12703 ; 371  |
                            12704 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            12705 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            12706 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            12707 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            12708 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            12709 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            12710 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            12711 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            12712 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            12713 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            12714 ; 382  |
                            12715 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            12716 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            12717 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            12718 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            12719 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            12720 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            12721 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            12722 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            12723 ; 391  |
                            12724 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            12725 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            12726 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            12727 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            12728 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            12729 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            12730 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            12731 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            12732 ; 400  |
                            12733 ; 401  |
                            12734 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            12735 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            12736 ; 404  |typedef union
                            12737 ; 405  |{
                            12738 ; 406  |    struct {
                            12739 ; 407  |        unsigned S8P    :3;
                            12740 ; 408  |        unsigned S9P    :3;
                            12741 ; 409  |        unsigned S10P   :3;
                            12742 ; 410  |        unsigned S11P   :3;
                            12743 ; 411  |        unsigned S12P   :3;
                            12744 ; 412  |        unsigned S13P   :3;
                            12745 ; 413  |        unsigned S14P   :3;
                            12746 ; 414  |        unsigned S15P   :3;
                            12747 ; 415  |    } B;
                            12748 ; 416  |    int I;
                            12749 ; 417  |} iclprior1_type;
                            12750 ; 418  |
                            12751 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrupt Collector Register 1 Priority   */
                            12752 ; 420  |
                            12753 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            12754 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            12755 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            12756 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            12757 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            12758 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            12759 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            12760 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            12761 ; 429  |
                            12762 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            12763 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            12764 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            12765 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            12766 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            12767 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            12768 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            12769 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            12770 ; 438  |
                            12771 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            12772 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            12773 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            12774 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            12775 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            12776 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            12777 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            12778 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            12779 ; 447  |
                            12780 ; 448  |
                            12781 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            12782 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            12783 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            12784 ; 452  |{
                            12785 ; 453  |    struct {
                            12786 ; 454  |        unsigned S16P   :3;
                            12787 ; 455  |        unsigned S17P   :3;
                            12788 ; 456  |        unsigned S18P   :3;
                            12789 ; 457  |        unsigned S19P   :3;
                            12790 ; 458  |        unsigned S20P   :3;
                            12791 ; 459  |        unsigned S21P   :3;
                            12792 ; 460  |        unsigned S22P   :3;
                            12793 ; 461  |        unsigned S23P   :3;
                            12794 ; 462  |    } B;
                            12795 ; 463  |    int I;
                            12796 ; 464  |} iclprior2_type;
                            12797 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrupt Collector Register 2 Priority   */
                            12798 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            12799 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            12800 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            12801 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            12802 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            12803 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            12804 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            12805 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            12806 ; 474  |
                            12807 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            12808 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            12809 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            12810 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            12811 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            12812 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            12813 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            12814 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            12815 ; 483  |
                            12816 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            12817 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            12818 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            12819 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            12820 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            12821 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            12822 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            12823 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            12824 ; 492  |
                            12825 ; 493  |
                            12826 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            12827 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            12828 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12829 ; 497  |{
                            12830 ; 498  |    struct {
                            12831 ; 499  |        unsigned S24P   :3;
                            12832 ; 500  |        unsigned S25P   :3;
                            12833 ; 501  |        unsigned S26P   :3;
                            12834 ; 502  |        unsigned S27P   :3;
                            12835 ; 503  |        unsigned S28P   :3;
                            12836 ; 504  |        unsigned S29P   :3;
                            12837 ; 505  |        unsigned S30P   :3;
                            12838 ; 506  |        unsigned S31P   :3;
                            12839 ; 507  |    } B;
                            12840 ; 508  |    int I;
                            12841 ; 509  |} iclprior3_type;
                            12842 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrupt Collector Register 3 Priority   */
                            12843 ; 511  |
                            12844 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            12845 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            12846 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            12847 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            12848 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            12849 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            12850 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            12851 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            12852 ; 520  |
                            12853 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            12854 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            12855 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            12856 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            12857 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            12858 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            12859 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            12860 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            12861 ; 529  |
                            12862 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            12863 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            12864 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            12865 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            12866 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            12867 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            12868 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            12869 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            12870 ; 538  |
                            12871 ; 539  |
                            12872 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            12873 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            12874 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12875 ; 543  |{
                            12876 ; 544  |    struct {
                            12877 ; 545  |        unsigned S32P   :3;
                            12878 ; 546  |        unsigned S33P   :3;
                            12879 ; 547  |    } B;
                            12880 ; 548  |    int I;
                            12881 ; 549  |} iclprior4_type;
                            12882 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt Collector Register 4 Priority   */
                            12883 ; 551  |
                            12884 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            12885 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12886 ; 554  |
                            12887 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            12888 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            12889 ; 557  |
                            12890 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            12891 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            12892 ; 560  |
                            12893 ; 561  |
                            12894 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            12895 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            12896 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            12897 ; 565  |{
                            12898 ; 566  |    struct {
                            12899 ; 567  |        unsigned S0S    :2;
                            12900 ; 568  |        unsigned S1S    :2;
                            12901 ; 569  |        unsigned S2S    :2;
                            12902 ; 570  |        unsigned S3S    :2;
                            12903 ; 571  |        unsigned S4S    :2;
                            12904 ; 572  |        unsigned S5S    :2;
                            12905 ; 573  |        unsigned S6S    :2;
                            12906 ; 574  |        unsigned S7S    :2;
                            12907 ; 575  |        unsigned S8S    :2;
                            12908 ; 576  |        unsigned S9S    :2;
                            12909 ; 577  |        unsigned S10S   :2;
                            12910 ; 578  |        unsigned S11S   :2;
                            12911 ; 579  |    } B;
                            12912 ; 580  |    int I;
                            12913 ; 581  |} iclsteer0_type;
                            12914 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrupt Collector Steering Register 0   */
                            12915 ; 583  |
                            12916 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            12917 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            12918 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            12919 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            12920 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            12921 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            12922 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            12923 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            12924 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            12925 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            12926 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            12927 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            12928 ; 596  |
                            12929 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            12930 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            12931 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            12932 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            12933 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            12934 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            12935 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            12936 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            12937 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            12938 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            12939 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            12940 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            12941 ; 609  |
                            12942 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            12943 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            12944 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            12945 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            12946 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            12947 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            12948 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            12949 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            12950 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            12951 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            12952 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            12953 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            12954 ; 622  |
                            12955 ; 623  |
                            12956 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            12957 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            12958 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            12959 ; 627  |{
                            12960 ; 628  |    struct {
                            12961 ; 629  |        unsigned S12S   :2;
                            12962 ; 630  |        unsigned S13S   :2;
                            12963 ; 631  |        unsigned S14S   :2;
                            12964 ; 632  |        unsigned S15S   :2;
                            12965 ; 633  |        unsigned S16S   :2;
                            12966 ; 634  |        unsigned S17S   :2;
                            12967 ; 635  |        unsigned S18S   :2;
                            12968 ; 636  |        unsigned S19S   :2;
                            12969 ; 637  |        unsigned S20S   :2;
                            12970 ; 638  |        unsigned S21S   :2;
                            12971 ; 639  |        unsigned S22S   :2;
                            12972 ; 640  |        unsigned S23S   :2;
                            12973 ; 641  |    } B;
                            12974 ; 642  |    int I;
                            12975 ; 643  |} iclsteer1_type;
                            12976 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrupt Collector Steering Register 1   */
                            12977 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            12978 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            12979 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            12980 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            12981 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            12982 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            12983 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            12984 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            12985 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            12986 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            12987 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            12988 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            12989 ; 657  |
                            12990 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            12991 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            12992 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            12993 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            12994 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            12995 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            12996 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            12997 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            12998 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            12999 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            13000 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            13001 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            13002 ; 670  |
                            13003 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            13004 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            13005 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            13006 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            13007 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            13008 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            13009 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            13010 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            13011 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            13012 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            13013 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            13014 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            13015 ; 683  |
                            13016 ; 684  |
                            13017 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            13018 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            13019 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            13020 ; 688  |{
                            13021 ; 689  |    struct {
                            13022 ; 690  |        unsigned S24S   :2;
                            13023 ; 691  |        unsigned S25S   :2;
                            13024 ; 692  |        unsigned S26S   :2;
                            13025 ; 693  |        unsigned S27S   :2;
                            13026 ; 694  |        unsigned S28S   :2;
                            13027 ; 695  |        unsigned S29S   :2;
                            13028 ; 696  |        unsigned S30S   :2;
                            13029 ; 697  |        unsigned S31S   :2;
                            13030 ; 698  |        unsigned S32S   :2;
                            13031 ; 699  |        unsigned S33S   :2;
                            13032 ; 700  |    } B;
                            13033 ; 701  |    int I;
                            13034 ; 702  |} iclsteer2_type;
                            13035 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interrupt Collector Steering Register 2  */
                            13036 ; 704  |
                            13037 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            13038 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            13039 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            13040 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            13041 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            13042 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            13043 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            13044 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            13045 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            13046 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            13047 ; 715  |
                            13048 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            13049 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            13050 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            13051 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            13052 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            13053 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            13054 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            13055 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            13056 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            13057 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            13058 ; 726  |
                            13059 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            13060 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            13061 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            13062 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            13063 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            13064 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            13065 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            13066 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            13067 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            13068 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            13069 ; 737  |
                            13070 ; 738  |
                            13071 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            13072 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            13073 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            13074 ; 742  |{
                            13075 ; 743  |    struct {
                            13076 ; 744  |        int S0FV        :1;
                            13077 ; 745  |        int S1FV        :1;
                            13078 ; 746  |        int S2FV        :1;
                            13079 ; 747  |        int S3FV        :1;
                            13080 ; 748  |        int S4FV        :1;
                            13081 ; 749  |        int S5FV        :1;
                            13082 ; 750  |        int S6FV        :1;
                            13083 ; 751  |        int S7FV        :1;
                            13084 ; 752  |        int S8FV        :1;
                            13085 ; 753  |        int S9FV        :1;
                            13086 ; 754  |        int S10FV       :1;
                            13087 ; 755  |        int S11FV       :1;
                            13088 ; 756  |        int S12FV       :1;
                            13089 ; 757  |        int S13FV       :1;
                            13090 ; 758  |        int S14FV       :1;
                            13091 ; 759  |        int S15FV       :1;
                            13092 ; 760  |        int S16FV       :1;
                            13093 ; 761  |        int S17FV       :1;
                            13094 ; 762  |        int S18FV       :1;
                            13095 ; 763  |        int S19FV       :1;
                            13096 ; 764  |        int S20FV       :1;
                            13097 ; 765  |        int S21FV       :1;
                            13098 ; 766  |        int S22FV       :1;
                            13099 ; 767  |        int S23FV       :1;
                            13100 ; 768  |    } B;
                            13101 ; 769  |    int I;
                            13102 ; 770  |} iclforce0_type;
                            13103 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interrupt Collector Debug Force Register 0   */
                            13104 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            13105 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            13106 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            13107 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            13108 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            13109 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            13110 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            13111 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            13112 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            13113 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            13114 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            13115 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            13116 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            13117 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            13118 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            13119 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            13120 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            13121 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            13122 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            13123 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            13124 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            13125 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            13126 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            13127 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            13128 ; 796  |
                            13129 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            13130 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            13131 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            13132 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            13133 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            13134 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            13135 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            13136 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13137 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            13138 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            13139 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            13140 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            13141 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            13142 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            13143 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            13144 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            13145 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            13146 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            13147 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            13148 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            13149 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            13150 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            13151 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            13152 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            13153 ; 821  |
                            13154 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            13155 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            13156 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            13157 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            13158 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            13159 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            13160 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            13161 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            13162 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            13163 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            13164 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            13165 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            13166 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            13167 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            13168 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            13169 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            13170 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            13171 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            13172 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            13173 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            13174 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            13175 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            13176 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            13177 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            13178 ; 846  |
                            13179 ; 847  |
                            13180 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            13181 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            13182 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            13183 ; 851  |{
                            13184 ; 852  |    struct {
                            13185 ; 853  |        int S24FV       :1;
                            13186 ; 854  |        int S25FV       :1;
                            13187 ; 855  |        int S26FV       :1;
                            13188 ; 856  |        int S27FV       :1;
                            13189 ; 857  |        int S28FV       :1;
                            13190 ; 858  |        int S29FV       :1;
                            13191 ; 859  |        int S30FV       :1;
                            13192 ; 860  |        int S31FV       :1;
                            13193 ; 861  |        int S32FV       :1;
                            13194 ; 862  |        int S33FV       :1;
                            13195 ; 863  |    } B;
                            13196 ; 864  |    int I;
                            13197 ; 865  |} iclforce1_type;
                            13198 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interrupt Collector Debug Force Register 1   */
                            13199 ; 867  |
                            13200 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            13201 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            13202 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            13203 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            13204 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            13205 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            13206 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            13207 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            13208 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            13209 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            13210 ; 878  |
                            13211 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            13212 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            13213 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            13214 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            13215 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            13216 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            13217 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            13218 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            13219 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            13220 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            13221 ; 889  |
                            13222 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            13223 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            13224 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            13225 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            13226 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            13227 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            13228 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            13229 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            13230 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            13231 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            13232 ; 900  |
                            13233 ; 901  |
                            13234 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            13235 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            13236 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            13237 ; 905  |{
                            13238 ; 906  |    struct {
                            13239 ; 907  |        int S0FE        :1;
                            13240 ; 908  |        int S1FE        :1;
                            13241 ; 909  |        int S2FE        :1;
                            13242 ; 910  |        int S3FE        :1;
                            13243 ; 911  |        int S4FE        :1;
                            13244 ; 912  |        int S5FE        :1;
                            13245 ; 913  |        int S6FE        :1;
                            13246 ; 914  |        int S7FE        :1;
                            13247 ; 915  |        int S8FE        :1;
                            13248 ; 916  |        int S9FE        :1;
                            13249 ; 917  |        int S10FE       :1;
                            13250 ; 918  |        int S11FE       :1;
                            13251 ; 919  |        int S12FE       :1;
                            13252 ; 920  |        int S13FE       :1;
                            13253 ; 921  |        int S14FE       :1;
                            13254 ; 922  |        int S15FE       :1;
                            13255 ; 923  |        int S16FE       :1;
                            13256 ; 924  |        int S17FE       :1;
                            13257 ; 925  |        int S18FE       :1;
                            13258 ; 926  |        int S19FE       :1;
                            13259 ; 927  |        int S20FE       :1;
                            13260 ; 928  |        int S21FE       :1;
                            13261 ; 929  |        int S22FE       :1;
                            13262 ; 930  |        int S23FE       :1;
                            13263 ; 931  |    } B;
                            13264 ; 932  |    int I;
                            13265 ; 933  |} iclfenable0_type;
                            13266 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Interrupt Collector Force Enable Register 0    */
                            13267 ; 935  |
                            13268 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            13269 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            13270 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            13271 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            13272 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            13273 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            13274 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            13275 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            13276 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            13277 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            13278 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            13279 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            13280 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            13281 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            13282 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            13283 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            13284 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            13285 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            13286 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            13287 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            13288 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            13289 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            13290 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            13291 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            13292 ; 960  |
                            13293 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            13294 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            13295 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            13296 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            13297 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            13298 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            13299 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            13300 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            13301 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            13302 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            13303 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            13304 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            13305 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            13306 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            13307 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            13308 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            13309 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            13310 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            13311 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            13312 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            13313 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            13314 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            13315 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            13316 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            13317 ; 985  |
                            13318 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            13319 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            13320 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            13321 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            13322 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            13323 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            13324 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            13325 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            13326 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            13327 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            13328 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            13329 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            13330 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            13331 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            13332 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            13333 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            13334 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            13335 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            13336 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            13337 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            13338 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            13339 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            13340 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            13341 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            13342 ; 1010 |
                            13343 ; 1011 |
                            13344 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            13345 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            13346 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            13347 ; 1015 |{
                            13348 ; 1016 |    struct {
                            13349 ; 1017 |        int S24FE       :1;
                            13350 ; 1018 |        int S25FE       :1;
                            13351 ; 1019 |        int S26FE       :1;
                            13352 ; 1020 |        int S27FE       :1;
                            13353 ; 1021 |        int S28FE       :1;
                            13354 ; 1022 |        int S29FE       :1;
                            13355 ; 1023 |        int S30FE       :1;
                            13356 ; 1024 |        int S31FE       :1;
                            13357 ; 1025 |        int S32FE       :1;
                            13358 ; 1026 |        int S33FE       :1;
                            13359 ; 1027 |    } B;
                            13360 ; 1028 |    int I;
                            13361 ; 1029 |} iclfenable1_type;
                            13362 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Interrupt Collector Force Enable Register 1    */
                            13363 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            13364 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            13365 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            13366 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            13367 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            13368 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            13369 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            13370 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            13371 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            13372 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            13373 ; 1041 |
                            13374 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            13375 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            13376 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            13377 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            13378 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            13379 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            13380 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            13381 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            13382 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            13383 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            13384 ; 1052 |
                            13385 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            13386 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            13387 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13388 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            13389 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            13390 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            13391 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            13392 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            13393 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            13394 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            13395 ; 1063 |
                            13396 ; 1064 |
                            13397 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            13398 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            13399 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            13400 ; 1068 |{
                            13401 ; 1069 |    struct {
                            13402 ; 1070 |        unsigned RQ     :7;
                            13403 ; 1071 |        unsigned IVA    :7;
                            13404 ; 1072 |        unsigned IVB    :7;
                            13405 ; 1073 |    } B;
                            13406 ; 1074 |    int I;
                            13407 ; 1075 |} iclobsvz0_type;
                            13408 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interrupt Collector Observation Register 0   */
                            13409 ; 1077 |
                            13410 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            13411 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            13412 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            13413 ; 1081 |
                            13414 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            13415 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            13416 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            13417 ; 1085 |
                            13418 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            13419 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            13420 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            13421 ; 1089 |
                            13422 ; 1090 |
                            13423 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            13424 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            13425 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            13426 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            13427 ; 1095 |
                            13428 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            13429 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            13430 ; 1098 |
                            13431 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            13432 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            13433 ; 1101 |
                            13434 ; 1102 |
                            13435 ; 1103 |
                            13436 ; 1104 |
                            13437 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            13438 ; 1106 |//  Interrupt Vectors
                            13439 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            13440 ; 1108 |// Reset Vector
                            13441 ; 1109 |#define HW_IVECRESET 0x0000           
                            13442 ; 1110 |// Stack Error
                            13443 ; 1111 |#define HW_IVECSTERR 0x0002           
                            13444 ; 1112 |// Trace
                            13445 ; 1113 |#define HW_IVECTRAC 0x0004           
                            13446 ; 1114 |// SWI
                            13447 ; 1115 |#define HW_IVECSWI 0x0006           
                            13448 ; 1116 |// ~IRQA
                            13449 ; 1117 |#define HW_IVECIRQA 0x0008           
                            13450 ; 1118 |// ~IRQB - BROWNOUT
                            13451 ; 1119 |#define HW_IVECIRQB 0x000A           
                            13452 ; 1120 |// Fatal Error
                            13453 ; 1121 |#define HW_IVECERROR 0x000C           
                            13454 ; 1122 |// SPI
                            13455 ; 1123 |#define HW_IVECSPI 0x000E           
                            13456 ; 1124 |// I2S TX Data Empty
                            13457 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            13458 ; 1126 |// I2S TX Underflow
                            13459 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            13460 ; 1128 |// I2S RX Data Full
                            13461 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            13462 ; 1130 |// I2S RX Overflow
                            13463 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            13464 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors here
                            13465 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors here
                            13466 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors here
                            13467 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            13468 ; 1136 |// GPIO1
                            13469 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            13470 ; 1138 |// GPIO2
                            13471 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            13472 ; 1140 |// GPIO0
                            13473 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            13474 ; 1142 |// TIMER0
                            13475 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            13476 ; 1144 |// TIMER1
                            13477 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            13478 ; 1146 |// TIMER2
                            13479 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            13480 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors here
                            13481 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors here
                            13482 ; 1150 |// I2C RX Data Ready
                            13483 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            13484 ; 1152 |// I2C RX Overflow
                            13485 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            13486 ; 1154 |// I2C TX Data Empty
                            13487 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            13488 ; 1156 |// I2C TX Underflow
                            13489 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            13490 ; 1158 |// Illegal Instruction
                            13491 ; 1159 |#define HW_IVECILI 0x0038           
                            13492 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors here
                            13493 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            13494 ; 1162 |#define HW_IVECDACE 0x003C           
                            13495 ; 1163 |// DAC Underflow ISR
                            13496 ; 1164 |#define HW_IVECDACUF 0x003E           
                            13497 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors here
                            13498 ; 1166 |// ADC Full ISR
                            13499 ; 1167 |#define HW_IVECADCF 0x0042           
                            13500 ; 1168 |// ADC Overflow ISR
                            13501 ; 1169 |#define HW_IVECADCOF 0x0044           
                            13502 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors here
                            13503 ; 1171 |// TIMER3
                            13504 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            13505 ; 1173 |// GPIO3
                            13506 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            13507 ; 1175 |// SDRAM
                            13508 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            13509 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors here
                            13510 ; 1178 |// 5 volt power connected
                            13511 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            13512 ; 1180 |// USB Controller
                            13513 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            13514 ; 1182 |// USB Wakeup 
                            13515 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            13516 ; 1184 |// 5 volt power disconnected
                            13517 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            13518 ; 1186 |// enhanced SPI
                            13519 ; 1187 |#define HW_IVECESPI 0x0058           
                            13520 ; 1188 |// filter coprocessor
                            13521 ; 1189 |#define HW_IVECFILCO 0x005A           
                            13522 ; 1190 |// low res ADC #1
                            13523 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            13524 ; 1192 |// real time clock alarm
                            13525 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            13526 ; 1194 |// low res ADC #2
                            13527 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            13528 ; 1196 |// flash hardware ECC
                            13529 ; 1197 |#define HW_IVECHWECC 0x0062           
                            13530 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors here
                            13531 ; 1199 |// CDSYNC Interrupt
                            13532 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            13533 ; 1201 |// CDSYNC Exception
                            13534 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            13535 ; 1203 |// RS
                            13536 ; 1204 |#define HW_IVECRS 0x006A           
                            13537 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors here
                            13538 ; 1206 |// Flash Done ISR
                            13539 ; 1207 |#define HW_IVECFD 0x006E           
                            13540 ; 1208 |// CompactFlash ISR
                            13541 ; 1209 |#define HW_IVECCF 0x0070           
                            13542 ; 1210 |// SmartMedia Timeout ISR
                            13543 ; 1211 |#define HW_IVECSMTO 0x0072           
                            13544 ; 1212 |// SmartMedia Invalid Programming
                            13545 ; 1213 |#define HW_IVECSMIP 0x0074           
                            13546 ; 1214 |// CompactFlash No Card ISR
                            13547 ; 1215 |#define HW_IVECCFNC 0x0076           
                            13548 ; 1216 |// CompactFlash Status Change ISR
                            13549 ; 1217 |#define HW_IVECCFSC 0x0078           
                            13550 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors here
                            13551 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors here
                            13552 ; 1220 |// CDI
                            13553 ; 1221 |#define HW_IVECCDI 0x007E           
                            13554 ; 1222 |
                            13555 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            13556 ; 1224 |//  Interrupt Vectors
                            13557 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            13558 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            13559 ; 1227 |#define VECTOR(address,isr) \ 
                            13560 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            13561 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            13562 ; 1230 |
                            13563 ; 1231 |
                            13564 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            13565 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            13566 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            13567 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            13568 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            13569 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            13570 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            13571 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            13572 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            13573 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            13574 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            13575 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            13576 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            13577 ; 1245 |
                            13578 ; 1246 |// Interrupt Disabled
                            13579 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            13580 ; 1248 |// Interrupt Priority Level 0
                            13581 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            13582 ; 1250 |// Interrupt Priority Level 1
                            13583 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            13584 ; 1252 |// Interrupt Priority Level 2
                            13585 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            13586 ; 1254 |
                            13587 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            13588 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            13589 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            13590 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            13591 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            13592 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            13593 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            13594 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            13595 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            13596 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            13597 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            13598 ; 1266 |
                            13599 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            13600 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            13601 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            13602 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            13603 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            13604 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            13605 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            13606 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            13607 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            13608 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            13609 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            13610 ; 1278 |
                            13611 ; 1279 |// Interrupt Priority register
                            13612 ; 1280 |typedef union               
                            13613 ; 1281 |{
                            13614 ; 1282 |    struct {
                            13615 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            13616 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            13617 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            13618 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            13619 ; 1287 |        int                 :4; /* Reserved */
                            13620 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            13621 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            13622 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            13623 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            13624 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            13625 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            13626 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            13627 ; 1295 |    } B;
                            13628 ; 1296 |
                            13629 ; 1297 |    int I;
                            13630 ; 1298 |
                            13631 ; 1299 |} ipr_type;
                            13632 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            13633 ; 1301 |
                            13634 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            13635 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            13636 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            13637 ; 1305 |
                            13638 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13639 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            13640 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            13641 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            13642 ; 1310 |
                            13643 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            13644 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13645 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            13646 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            13647 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            13648 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            13649 ; 1317 |
                            13650 ; 1318 |#endif
                            13651 ; 1319 |
                            13652 
                            13654 
                            13655 ; 26   |#include "regslradc.h"
                            13656 
                            13658 
                            13659 ; 1    |#if !(defined(regslradcinc))
                            13660 ; 2    |
                            13661 ; 3    |#define regslradcinc 1
                            13662 ; 4    |
                            13663 ; 5    |#include "types.h"
                            13664 
                            13666 
                            13667 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13668 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13669 ; 3    |//
                            13670 ; 4    |// Filename: types.h
                            13671 ; 5    |// Description: Standard data types
                            13672 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13673 ; 7    |
                            13674 ; 8    |#ifndef _TYPES_H
                            13675 ; 9    |#define _TYPES_H
                            13676 ; 10   |
                            13677 ; 11   |// TODO:  move this outta here!
                            13678 ; 12   |#if !defined(NOERROR)
                            13679 ; 13   |#define NOERROR 0
                            13680 ; 14   |#define SUCCESS 0
                            13681 ; 15   |#endif 
                            13682 ; 16   |#if !defined(SUCCESS)
                            13683 ; 17   |#define SUCCESS  0
                            13684 ; 18   |#endif
                            13685 ; 19   |#if !defined(ERROR)
                            13686 ; 20   |#define ERROR   -1
                            13687 ; 21   |#endif
                            13688 ; 22   |#if !defined(FALSE)
                            13689 ; 23   |#define FALSE 0
                            13690 ; 24   |#endif
                            13691 ; 25   |#if !defined(TRUE)
                            13692 ; 26   |#define TRUE  1
                            13693 ; 27   |#endif
                            13694 ; 28   |
                            13695 ; 29   |#if !defined(NULL)
                            13696 ; 30   |#define NULL 0
                            13697 ; 31   |#endif
                            13698 ; 32   |
                            13699 ; 33   |#define MAX_INT     0x7FFFFF
                            13700 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13701 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13702 ; 36   |#define MAX_ULONG   (-1) 
                            13703 ; 37   |
                            13704 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13705 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13706 ; 40   |
                            13707 ; 41   |
                            13708 ; 42   |#define BYTE    unsigned char       // btVarName
                            13709 ; 43   |#define CHAR    signed char         // cVarName
                            13710 ; 44   |#define USHORT  unsigned short      // usVarName
                            13711 ; 45   |#define SHORT   unsigned short      // sVarName
                            13712 ; 46   |#define WORD    unsigned int        // wVarName
                            13713 ; 47   |#define INT     signed int          // iVarName
                            13714 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13715 ; 49   |#define LONG    signed long         // lVarName
                            13716 ; 50   |#define BOOL    unsigned int        // bVarName
                            13717 ; 51   |#define FRACT   _fract              // frVarName
                            13718 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13719 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13720 ; 54   |#define FLOAT   float               // fVarName
                            13721 ; 55   |#define DBL     double              // dVarName
                            13722 ; 56   |#define ENUM    enum                // eVarName
                            13723 ; 57   |#define CMX     _complex            // cmxVarName
                            13724 ; 58   |typedef WORD UCS3;                   // 
                            13725 ; 59   |
                            13726 ; 60   |#define UINT16  unsigned short
                            13727 ; 61   |#define UINT8   unsigned char   
                            13728 ; 62   |#define UINT32  unsigned long
                            13729 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            13730 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            13731 ; 65   |#define WCHAR   UINT16
                            13732 ; 66   |
                            13733 ; 67   |//UINT128 is 16 bytes or 6 words
                            13734 ; 68   |typedef struct UINT128_3500 {   
                            13735 ; 69   |    int val[6];     
                            13736 ; 70   |} UINT128_3500;
                            13737 ; 71   |
                            13738 ; 72   |#define UINT128   UINT128_3500
                            13739 ; 73   |
                            13740 ; 74   |// Little endian word packed byte strings:   
                            13741 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13742 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13743 ; 77   |// Little endian word packed byte strings:   
                            13744 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13745 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13746 ; 80   |
                            13747 ; 81   |// Declare Memory Spaces To Use When Coding
                            13748 ; 82   |// A. Sector Buffers
                            13749 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13750 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13751 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13752 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13753 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13754 ; 88   |// B. Media DDI Memory
                            13755 ; 89   |#define MEDIA_DDI_MEM _Y
                            13756 ; 90   |
                            13757 ; 91   |
                            13758 ; 92   |
                            13759 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13760 ; 94   |// Examples of circular pointers:
                            13761 ; 95   |//    INT CIRC cpiVarName
                            13762 ; 96   |//    DWORD CIRC cpdwVarName
                            13763 ; 97   |
                            13764 ; 98   |#define RETCODE INT                 // rcVarName
                            13765 ; 99   |
                            13766 ; 100  |// generic bitfield structure
                            13767 ; 101  |struct Bitfield {
                            13768 ; 102  |    unsigned int B0  :1;
                            13769 ; 103  |    unsigned int B1  :1;
                            13770 ; 104  |    unsigned int B2  :1;
                            13771 ; 105  |    unsigned int B3  :1;
                            13772 ; 106  |    unsigned int B4  :1;
                            13773 ; 107  |    unsigned int B5  :1;
                            13774 ; 108  |    unsigned int B6  :1;
                            13775 ; 109  |    unsigned int B7  :1;
                            13776 ; 110  |    unsigned int B8  :1;
                            13777 ; 111  |    unsigned int B9  :1;
                            13778 ; 112  |    unsigned int B10 :1;
                            13779 ; 113  |    unsigned int B11 :1;
                            13780 ; 114  |    unsigned int B12 :1;
                            13781 ; 115  |    unsigned int B13 :1;
                            13782 ; 116  |    unsigned int B14 :1;
                            13783 ; 117  |    unsigned int B15 :1;
                            13784 ; 118  |    unsigned int B16 :1;
                            13785 ; 119  |    unsigned int B17 :1;
                            13786 ; 120  |    unsigned int B18 :1;
                            13787 ; 121  |    unsigned int B19 :1;
                            13788 ; 122  |    unsigned int B20 :1;
                            13789 ; 123  |    unsigned int B21 :1;
                            13790 ; 124  |    unsigned int B22 :1;
                            13791 ; 125  |    unsigned int B23 :1;
                            13792 ; 126  |};
                            13793 ; 127  |
                            13794 ; 128  |union BitInt {
                            13795 ; 129  |        struct Bitfield B;
                            13796 ; 130  |        int        I;
                            13797 ; 131  |};
                            13798 ; 132  |
                            13799 ; 133  |#define MAX_MSG_LENGTH 10
                            13800 ; 134  |struct CMessage
                            13801 ; 135  |{
                            13802 ; 136  |        unsigned int m_uLength;
                            13803 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13804 ; 138  |};
                            13805 ; 139  |
                            13806 ; 140  |typedef struct {
                            13807 ; 141  |    WORD m_wLength;
                            13808 ; 142  |    WORD m_wMessage;
                            13809 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13810 ; 144  |} Message;
                            13811 ; 145  |
                            13812 ; 146  |struct MessageQueueDescriptor
                            13813 ; 147  |{
                            13814 ; 148  |        int *m_pBase;
                            13815 ; 149  |        int m_iModulo;
                            13816 ; 150  |        int m_iSize;
                            13817 ; 151  |        int *m_pHead;
                            13818 ; 152  |        int *m_pTail;
                            13819 ; 153  |};
                            13820 ; 154  |
                            13821 ; 155  |struct ModuleEntry
                            13822 ; 156  |{
                            13823 ; 157  |    int m_iSignaledEventMask;
                            13824 ; 158  |    int m_iWaitEventMask;
                            13825 ; 159  |    int m_iResourceOfCode;
                            13826 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13827 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            13828 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13829 ; 163  |    int m_uTimeOutHigh;
                            13830 ; 164  |    int m_uTimeOutLow;
                            13831 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13832 ; 166  |};
                            13833 ; 167  |
                            13834 ; 168  |union WaitMask{
                            13835 ; 169  |    struct B{
                            13836 ; 170  |        unsigned int m_bNone     :1;
                            13837 ; 171  |        unsigned int m_bMessage  :1;
                            13838 ; 172  |        unsigned int m_bTimer    :1;
                            13839 ; 173  |        unsigned int m_bButton   :1;
                            13840 ; 174  |    } B;
                            13841 ; 175  |    int I;
                            13842 ; 176  |} ;
                            13843 ; 177  |
                            13844 ; 178  |
                            13845 ; 179  |struct Button {
                            13846 ; 180  |        WORD wButtonEvent;
                            13847 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13848 ; 182  |};
                            13849 ; 183  |
                            13850 ; 184  |struct Message {
                            13851 ; 185  |        WORD wMsgLength;
                            13852 ; 186  |        WORD wMsgCommand;
                            13853 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13854 ; 188  |};
                            13855 ; 189  |
                            13856 ; 190  |union EventTypes {
                            13857 ; 191  |        struct CMessage msg;
                            13858 ; 192  |        struct Button Button ;
                            13859 ; 193  |        struct Message Message;
                            13860 ; 194  |};
                            13861 ; 195  |
                            13862 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13863 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13864 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13865 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13866 ; 200  |
                            13867 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13868 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13869 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13870 ; 204  |
                            13871 ; 205  |#if DEBUG
                            13872 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13873 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13874 ; 208  |#else 
                            13875 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            13876 ; 210  |#define DebugBuildAssert(x)    
                            13877 ; 211  |#endif
                            13878 ; 212  |
                            13879 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13880 ; 214  |//  #pragma asm
                            13881 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13882 ; 216  |//  #pragma endasm
                            13883 ; 217  |
                            13884 ; 218  |
                            13885 ; 219  |#ifdef COLOR_262K
                            13886 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            13887 ; 221  |#elif defined(COLOR_65K)
                            13888 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            13889 ; 223  |#else
                            13890 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            13891 ; 225  |#endif
                            13892 ; 226  |    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13893 ; 227  |#endif // #ifndef _TYPES_H
                            13894 
                            13896 
                            13897 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13898 ; 7    |
                            13899 ; 8    |//   SYSTEM STMP Registers 
                            13900 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            13901 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13902 ; 11   |
                            13903 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            13904 ; 13   |
                            13905 ; 14   |
                            13906 ; 15   |
                            13907 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            13908 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            13909 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            13910 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            13911 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13912 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            13913 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            13914 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            13915 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            13916 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            13917 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            13918 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            13919 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            13920 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            13921 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            13922 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            13923 ; 32   |
                            13924 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            13925 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13926 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            13927 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            13928 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            13929 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            13930 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            13931 ; 40   |
                            13932 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BATT_CTRL_INPUT_OFFSET_BITPOS)        
                            13933 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BATT_CTRL_HALF_CMP_PWR_BITPOS)        
                            13934 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_CTRL_INPUT_DIV2_BITPOS) 
                            13935 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_BITPOS) 
                            13936 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS) 
                            13937 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CLK_DIV_BITPOS)        
                            13938 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_REF_VAL_BITPOS)        
                            13939 ; 48   |
                            13940 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            13941 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            13942 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            13943 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            13944 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            13945 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            13946 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            13947 ; 56   |
                            13948 ; 57   |typedef union               
                            13949 ; 58   |{
                            13950 ; 59   |    struct {
                            13951 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            13952 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            13953 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            13954 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            13955 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            13956 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            13957 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            13958 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            13959 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            13960 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            13961 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH;
                            13962 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH;
                            13963 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDTH;
                            13964 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_WIDTH;
                            13965 ; 74   |    } B;
                            13966 ; 75   |   unsigned int I;
                            13967 ; 76   |        unsigned int U;
                            13968 ; 77   |} lradc_ctrl_type;
                            13969 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Battery LRADC Control Register */
                            13970 ; 79   |
                            13971 ; 80   |
                            13972 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            13973 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            13974 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            13975 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            13976 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            13977 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            13978 ; 87   |
                            13979 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            13980 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            13981 ; 90   |
                            13982 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            13983 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            13984 ; 93   |
                            13985 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK)     
                            13986 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK)     
                            13987 ; 96   |
                            13988 ; 97   |
                            13989 ; 98   |typedef union               
                            13990 ; 99   |{
                            13991 ; 100  |    struct {
                            13992 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            13993 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            13994 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            13995 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            13996 ; 105  |    } B;
                            13997 ; 106  |    unsigned int I;
                            13998 ; 107  |} lradc_thrsh_type;
                            13999 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* Battery LRADC Threshold Register */
                            14000 ; 109  |
                            14001 ; 110  |
                            14002 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            14003 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            14004 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            14005 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            14006 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            14007 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            14008 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            14009 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            14010 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            14011 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            14012 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            14013 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            14014 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            14015 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            14016 ; 125  |
                            14017 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            14018 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            14019 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            14020 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            14021 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            14022 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            14023 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            14024 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            14025 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            14026 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            14027 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            14028 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            14029 ; 138  |
                            14030 ; 139  |
                            14031 ; 140  |
                            14032 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT1_BITPOS)
                            14033 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT0_BITPOS)
                            14034 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT1_BITPOS)
                            14035 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT0_BITPOS)
                            14036 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT1_BITPOS)
                            14037 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT0_BITPOS)
                            14038 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_RSVD0_BITPOS)
                            14039 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_RESULT_DATA_OUT_BITPOS)
                            14040 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_RSVD1_BITPOS)
                            14041 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT0_BITPOS)
                            14042 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT1_BITPOS)
                            14043 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_RSVD2_BITPOS)
                            14044 ; 153  |
                            14045 ; 154  |
                            14046 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            14047 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            14048 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            14049 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            14050 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            14051 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            14052 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            14053 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            14054 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            14055 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            14056 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            14057 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            14058 ; 167  |
                            14059 ; 168  |typedef union               
                            14060 ; 169  |{
                            14061 ; 170  |    struct {
                            14062 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            14063 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            14064 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            14065 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            14066 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            14067 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            14068 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            14069 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            14070 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            14071 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_IRQ_EVENT0_WIDTH;
                            14072 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_IRQ_EVENT1_WIDTH;                      
                            14073 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESULT_RSVD2_WIDTH;
                            14074 ; 183  |    } B;
                            14075 ; 184  |    unsigned int I;
                            14076 ; 185  |} lradc_result_type;
                            14077 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /* Battery LRADC Result Register */
                            14078 ; 187  |
                            14079 ; 188  |
                            14080 ; 189  |
                            14081 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            14082 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            14083 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            14084 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            14085 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14086 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            14087 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            14088 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            14089 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            14090 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            14091 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            14092 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            14093 ; 202  |
                            14094 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            14095 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14096 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            14097 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            14098 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            14099 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            14100 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            14101 ; 210  |
                            14102 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            14103 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            14104 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_DIV2_BITPOS) 
                            14105 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_CLEAR_BITPOS) 
                            14106 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_BITPOS) 
                            14107 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_CTRL_CLK_DIV_BITPOS)        
                            14108 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_CTRL_REF_VAL_BITPOS)        
                            14109 ; 218  |
                            14110 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)     
                            14111 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)     
                            14112 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            14113 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            14114 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            14115 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            14116 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            14117 ; 226  |
                            14118 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* LRADC1 Control Register */
                            14119 ; 228  |
                            14120 ; 229  |
                            14121 ; 230  |
                            14122 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            14123 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            14124 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14125 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            14126 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14127 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            14128 ; 237  |
                            14129 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14130 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14131 ; 240  |
                            14132 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            14133 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            14134 ; 243  |
                            14135 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK)     
                            14136 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK)     
                            14137 ; 246  |
                            14138 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /* LRADC1 Threshold Register */
                            14139 ; 248  |
                            14140 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            14141 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            14142 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            14143 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            14144 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14145 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            14146 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            14147 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            14148 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            14149 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            14150 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            14151 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            14152 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            14153 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            14154 ; 263  |
                            14155 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            14156 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            14157 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            14158 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            14159 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            14160 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            14161 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            14162 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            14163 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            14164 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            14165 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            14166 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            14167 ; 276  |
                            14168 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            14169 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            14170 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT1_BITPOS)
                            14171 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT0_BITPOS)
                            14172 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT1_BITPOS)
                            14173 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT0_BITPOS)
                            14174 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD0_BITPOS)
                            14175 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC1_RESULT_DATA_OUT_BITPOS)
                            14176 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD1_BITPOS)
                            14177 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            14178 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            14179 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD2_BITPOS)
                            14180 ; 289  |
                            14181 ; 290  |
                            14182 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            14183 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            14184 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            14185 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            14186 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            14187 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            14188 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            14189 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            14190 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            14191 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            14192 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            14193 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            14194 ; 303  |
                            14195 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))    /* LRADC1 Result Register */
                            14196 ; 305  |
                            14197 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            14198 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            14199 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            14200 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            14201 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14202 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            14203 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            14204 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            14205 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            14206 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            14207 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            14208 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            14209 ; 318  |
                            14210 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            14211 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14212 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            14213 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            14214 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            14215 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            14216 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            14217 ; 326  |
                            14218 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            14219 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            14220 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            14221 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            14222 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_PWD_BITPOS) 
                            14223 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            14224 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            14225 ; 334  |
                            14226 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK)     
                            14227 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK)     
                            14228 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK) 
                            14229 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            14230 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            14231 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)     
                            14232 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)     
                            14233 ; 342  |
                            14234 ; 343  |
                            14235 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* LRADC2_CTRL Control Register */
                            14236 ; 345  |
                            14237 ; 346  |
                            14238 ; 347  |
                            14239 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            14240 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            14241 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14242 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            14243 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14244 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            14245 ; 354  |
                            14246 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14247 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14248 ; 357  |
                            14249 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            14250 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            14251 ; 360  |
                            14252 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK)     
                            14253 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK)     
                            14254 ; 363  |
                            14255 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /* LRADC2 Threshold Register */
                            14256 ; 365  |
                            14257 ; 366  |
                            14258 ; 367  |
                            14259 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            14260 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            14261 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            14262 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            14263 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            14264 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            14265 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            14266 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            14267 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            14268 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            14269 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            14270 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            14271 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            14272 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            14273 ; 382  |
                            14274 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            14275 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            14276 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            14277 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            14278 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            14279 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            14280 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            14281 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            14282 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            14283 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            14284 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            14285 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            14286 ; 395  |
                            14287 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            14288 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            14289 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT1_BITPOS)
                            14290 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT0_BITPOS)
                            14291 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT1_BITPOS)
                            14292 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT0_BITPOS)
                            14293 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD0_BITPOS)
                            14294 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC2_RESULT_DATA_OUT_BITPOS)
                            14295 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD1_BITPOS)
                            14296 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            14297 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            14298 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD2_BITPOS)
                            14299 ; 408  |
                            14300 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            14301 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            14302 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            14303 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            14304 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            14305 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            14306 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            14307 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            14308 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            14309 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            14310 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            14311 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            14312 ; 421  |
                            14313 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))    /* LRADC2 Result Register */
                            14314 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14315 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14316 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14317 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14318 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14319 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14320 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14321 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14322 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            14323 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            14324 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            14325 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            14326 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            14327 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            14328 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            14329 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            14330 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK          
                            14331 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementation
                            14332 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            14333 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            14334 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            14335 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            14336 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            14337 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            14338 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            14339 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            14340 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            14341 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            14342 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            14343 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            14344 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            14345 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            14346 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            14347 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            14348 ; 457  |
                            14349 ; 458  |//Needed by button.asm
                            14350 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            14351 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            14352 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            14353 ; 462  |
                            14354 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14355 ; 464  |
                            14356 ; 465  |#endif
                            14357 ; 466  |
                            14358 ; 467  |
                            14359 
                            14361 
                            14362 ; 27   |#include "regspwm.h"
                            14363 
                            14365 
                            14366 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14367 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            14368 ; 3    |// Filename: regspwm.inc
                            14369 ; 4    |// Description: Register definitions for PWM interface
                            14370 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14371 ; 6    |// The following naming conventions are followed in this file.
                            14372 ; 7    |// All registers are named using the format...
                            14373 ; 8    |//     HW_<module>_<regname>
                            14374 ; 9    |// where <module> is the module name which can be any of the following...
                            14375 ; 10   |//     USB20
                            14376 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14377 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14378 ; 13   |// that module)
                            14379 ; 14   |// <regname> is the specific register within that module
                            14380 ; 15   |// We also define the following...
                            14381 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14382 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14383 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14384 ; 19   |// which does something else, and
                            14385 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14386 ; 21   |// which does something else.
                            14387 ; 22   |// Other rules
                            14388 ; 23   |//     All caps
                            14389 ; 24   |//     Numeric identifiers start at 0
                            14390 ; 25   |#if !(defined(regspwminc))
                            14391 ; 26   |#define regspwminc 1
                            14392 ; 27   |
                            14393 ; 28   |#include "types.h"
                            14394 
                            14396 
                            14397 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14398 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14399 ; 3    |//
                            14400 ; 4    |// Filename: types.h
                            14401 ; 5    |// Description: Standard data types
                            14402 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14403 ; 7    |
                            14404 ; 8    |#ifndef _TYPES_H
                            14405 ; 9    |#define _TYPES_H
                            14406 ; 10   |
                            14407 ; 11   |// TODO:  move this outta here!
                            14408 ; 12   |#if !defined(NOERROR)
                            14409 ; 13   |#define NOERROR 0
                            14410 ; 14   |#define SUCCESS 0
                            14411 ; 15   |#endif 
                            14412 ; 16   |#if !defined(SUCCESS)
                            14413 ; 17   |#define SUCCESS  0
                            14414 ; 18   |#endif
                            14415 ; 19   |#if !defined(ERROR)
                            14416 ; 20   |#define ERROR   -1
                            14417 ; 21   |#endif
                            14418 ; 22   |#if !defined(FALSE)
                            14419 ; 23   |#define FALSE 0
                            14420 ; 24   |#endif
                            14421 ; 25   |#if !defined(TRUE)
                            14422 ; 26   |#define TRUE  1
                            14423 ; 27   |#endif
                            14424 ; 28   |
                            14425 ; 29   |#if !defined(NULL)
                            14426 ; 30   |#define NULL 0
                            14427 ; 31   |#endif
                            14428 ; 32   |
                            14429 ; 33   |#define MAX_INT     0x7FFFFF
                            14430 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14431 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14432 ; 36   |#define MAX_ULONG   (-1) 
                            14433 ; 37   |
                            14434 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14435 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14436 ; 40   |
                            14437 ; 41   |
                            14438 ; 42   |#define BYTE    unsigned char       // btVarName
                            14439 ; 43   |#define CHAR    signed char         // cVarName
                            14440 ; 44   |#define USHORT  unsigned short      // usVarName
                            14441 ; 45   |#define SHORT   unsigned short      // sVarName
                            14442 ; 46   |#define WORD    unsigned int        // wVarName
                            14443 ; 47   |#define INT     signed int          // iVarName
                            14444 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14445 ; 49   |#define LONG    signed long         // lVarName
                            14446 ; 50   |#define BOOL    unsigned int        // bVarName
                            14447 ; 51   |#define FRACT   _fract              // frVarName
                            14448 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14449 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14450 ; 54   |#define FLOAT   float               // fVarName
                            14451 ; 55   |#define DBL     double              // dVarName
                            14452 ; 56   |#define ENUM    enum                // eVarName
                            14453 ; 57   |#define CMX     _complex            // cmxVarName
                            14454 ; 58   |typedef WORD UCS3;                   // 
                            14455 ; 59   |
                            14456 ; 60   |#define UINT16  unsigned short
                            14457 ; 61   |#define UINT8   unsigned char   
                            14458 ; 62   |#define UINT32  unsigned long
                            14459 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14460 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14461 ; 65   |#define WCHAR   UINT16
                            14462 ; 66   |
                            14463 ; 67   |//UINT128 is 16 bytes or 6 words
                            14464 ; 68   |typedef struct UINT128_3500 {   
                            14465 ; 69   |    int val[6];     
                            14466 ; 70   |} UINT128_3500;
                            14467 ; 71   |
                            14468 ; 72   |#define UINT128   UINT128_3500
                            14469 ; 73   |
                            14470 ; 74   |// Little endian word packed byte strings:   
                            14471 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14472 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14473 ; 77   |// Little endian word packed byte strings:   
                            14474 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14475 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14476 ; 80   |
                            14477 ; 81   |// Declare Memory Spaces To Use When Coding
                            14478 ; 82   |// A. Sector Buffers
                            14479 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14480 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14481 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14482 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14483 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14484 ; 88   |// B. Media DDI Memory
                            14485 ; 89   |#define MEDIA_DDI_MEM _Y
                            14486 ; 90   |
                            14487 ; 91   |
                            14488 ; 92   |
                            14489 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14490 ; 94   |// Examples of circular pointers:
                            14491 ; 95   |//    INT CIRC cpiVarName
                            14492 ; 96   |//    DWORD CIRC cpdwVarName
                            14493 ; 97   |
                            14494 ; 98   |#define RETCODE INT                 // rcVarName
                            14495 ; 99   |
                            14496 ; 100  |// generic bitfield structure
                            14497 ; 101  |struct Bitfield {
                            14498 ; 102  |    unsigned int B0  :1;
                            14499 ; 103  |    unsigned int B1  :1;
                            14500 ; 104  |    unsigned int B2  :1;
                            14501 ; 105  |    unsigned int B3  :1;
                            14502 ; 106  |    unsigned int B4  :1;
                            14503 ; 107  |    unsigned int B5  :1;
                            14504 ; 108  |    unsigned int B6  :1;
                            14505 ; 109  |    unsigned int B7  :1;
                            14506 ; 110  |    unsigned int B8  :1;
                            14507 ; 111  |    unsigned int B9  :1;
                            14508 ; 112  |    unsigned int B10 :1;
                            14509 ; 113  |    unsigned int B11 :1;
                            14510 ; 114  |    unsigned int B12 :1;
                            14511 ; 115  |    unsigned int B13 :1;
                            14512 ; 116  |    unsigned int B14 :1;
                            14513 ; 117  |    unsigned int B15 :1;
                            14514 ; 118  |    unsigned int B16 :1;
                            14515 ; 119  |    unsigned int B17 :1;
                            14516 ; 120  |    unsigned int B18 :1;
                            14517 ; 121  |    unsigned int B19 :1;
                            14518 ; 122  |    unsigned int B20 :1;
                            14519 ; 123  |    unsigned int B21 :1;
                            14520 ; 124  |    unsigned int B22 :1;
                            14521 ; 125  |    unsigned int B23 :1;
                            14522 ; 126  |};
                            14523 ; 127  |
                            14524 ; 128  |union BitInt {
                            14525 ; 129  |        struct Bitfield B;
                            14526 ; 130  |        int        I;
                            14527 ; 131  |};
                            14528 ; 132  |
                            14529 ; 133  |#define MAX_MSG_LENGTH 10
                            14530 ; 134  |struct CMessage
                            14531 ; 135  |{
                            14532 ; 136  |        unsigned int m_uLength;
                            14533 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14534 ; 138  |};
                            14535 ; 139  |
                            14536 ; 140  |typedef struct {
                            14537 ; 141  |    WORD m_wLength;
                            14538 ; 142  |    WORD m_wMessage;
                            14539 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14540 ; 144  |} Message;
                            14541 ; 145  |
                            14542 ; 146  |struct MessageQueueDescriptor
                            14543 ; 147  |{
                            14544 ; 148  |        int *m_pBase;
                            14545 ; 149  |        int m_iModulo;
                            14546 ; 150  |        int m_iSize;
                            14547 ; 151  |        int *m_pHead;
                            14548 ; 152  |        int *m_pTail;
                            14549 ; 153  |};
                            14550 ; 154  |
                            14551 ; 155  |struct ModuleEntry
                            14552 ; 156  |{
                            14553 ; 157  |    int m_iSignaledEventMask;
                            14554 ; 158  |    int m_iWaitEventMask;
                            14555 ; 159  |    int m_iResourceOfCode;
                            14556 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14557 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            14558 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14559 ; 163  |    int m_uTimeOutHigh;
                            14560 ; 164  |    int m_uTimeOutLow;
                            14561 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14562 ; 166  |};
                            14563 ; 167  |
                            14564 ; 168  |union WaitMask{
                            14565 ; 169  |    struct B{
                            14566 ; 170  |        unsigned int m_bNone     :1;
                            14567 ; 171  |        unsigned int m_bMessage  :1;
                            14568 ; 172  |        unsigned int m_bTimer    :1;
                            14569 ; 173  |        unsigned int m_bButton   :1;
                            14570 ; 174  |    } B;
                            14571 ; 175  |    int I;
                            14572 ; 176  |} ;
                            14573 ; 177  |
                            14574 ; 178  |
                            14575 ; 179  |struct Button {
                            14576 ; 180  |        WORD wButtonEvent;
                            14577 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14578 ; 182  |};
                            14579 ; 183  |
                            14580 ; 184  |struct Message {
                            14581 ; 185  |        WORD wMsgLength;
                            14582 ; 186  |        WORD wMsgCommand;
                            14583 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14584 ; 188  |};
                            14585 ; 189  |
                            14586 ; 190  |union EventTypes {
                            14587 ; 191  |        struct CMessage msg;
                            14588 ; 192  |        struct Button Button ;
                            14589 ; 193  |        struct Message Message;
                            14590 ; 194  |};
                            14591 ; 195  |
                            14592 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14593 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14594 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14595 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14596 ; 200  |
                            14597 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14598 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14599 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14600 ; 204  |
                            14601 ; 205  |#if DEBUG
                            14602 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14603 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14604 ; 208  |#else 
                            14605 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            14606 ; 210  |#define DebugBuildAssert(x)    
                            14607 ; 211  |#endif
                            14608 ; 212  |
                            14609 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14610 ; 214  |//  #pragma asm
                            14611 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14612 ; 216  |//  #pragma endasm
                            14613 ; 217  |
                            14614 ; 218  |
                            14615 ; 219  |#ifdef COLOR_262K
                            14616 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            14617 ; 221  |#elif defined(COLOR_65K)
                            14618 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            14619 ; 223  |#else
                            14620 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            14621 ; 225  |#endif
                            14622 ; 226  |    
                            14623 ; 227  |#endif // #ifndef _TYPES_H
                            14624 
                            14626 
                            14627 ; 29   |
                            14628 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14629 ; 31   |//   Pulse Width Modulator STMP Registers 
                            14630 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14631 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            14632 ; 34   |
                            14633 ; 35   |
                            14634 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            14635 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            14636 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            14637 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            14638 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            14639 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            14640 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            14641 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            14642 ; 44   |
                            14643 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            14644 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            14645 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            14646 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            14647 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            14648 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            14649 ; 51   |
                            14650 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14651 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_BITPOS)
                            14652 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_BITPOS)
                            14653 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_BITPOS)
                            14654 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            14655 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_BITPOS)
                            14656 ; 58   |
                            14657 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            14658 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            14659 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            14660 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            14661 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            14662 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            14663 ; 65   |
                            14664 ; 66   |typedef union               
                            14665 ; 67   |{
                            14666 ; 68   |    struct {
                            14667 ; 69   |        int PWM0_EN                    :1;
                            14668 ; 70   |        int PWM1_EN                    :1;
                            14669 ; 71   |        int PWM2_EN                    :1;
                            14670 ; 72   |        int PWM3_EN                    :1;
                            14671 ; 73   |        int RSVD0                      :4;
                            14672 ; 74   |        int CDIV                       :2;
                            14673 ; 75   |        int RSVD1                      :13;
                            14674 ; 76   |        int MSTR_EN                    :1;
                            14675 ; 77   |    } B;
                            14676 ; 78   |    int I;
                            14677 ; 79   |} pwmcsr_type;
                            14678 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control Status Register */
                            14679 ; 81   |
                            14680 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            14681 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            14682 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            14683 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            14684 ; 86   |
                            14685 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            14686 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            14687 ; 89   |
                            14688 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTIVE_BITPOS)
                            14689 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_INACTIVE_BITPOS)
                            14690 ; 92   |
                            14691 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            14692 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            14693 ; 95   |
                            14694 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            14695 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            14696 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            14697 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            14698 ; 100  |
                            14699 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            14700 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            14701 ; 103  |
                            14702 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTIVE_BITPOS)
                            14703 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_INACTIVE_BITPOS)
                            14704 ; 106  |
                            14705 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            14706 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            14707 ; 109  |
                            14708 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            14709 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            14710 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            14711 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            14712 ; 114  |
                            14713 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            14714 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            14715 ; 117  |
                            14716 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTIVE_BITPOS)
                            14717 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_INACTIVE_BITPOS)
                            14718 ; 120  |
                            14719 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            14720 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            14721 ; 123  |
                            14722 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            14723 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            14724 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            14725 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            14726 ; 128  |
                            14727 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            14728 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            14729 ; 131  |
                            14730 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTIVE_BITPOS)
                            14731 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_INACTIVE_BITPOS)
                            14732 ; 134  |
                            14733 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            14734 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            14735 ; 137  |
                            14736 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14737 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            14738 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            14739 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            14740 ; 142  |
                            14741 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            14742 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            14743 ; 145  |
                            14744 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTIVE_BITPOS)
                            14745 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_INACTIVE_BITPOS)
                            14746 ; 148  |
                            14747 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            14748 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            14749 ; 151  |
                            14750 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14751 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            14752 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            14753 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            14754 ; 156  |
                            14755 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            14756 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            14757 ; 159  |
                            14758 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTIVE_BITPOS)
                            14759 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_INACTIVE_BITPOS)
                            14760 ; 162  |
                            14761 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            14762 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            14763 ; 165  |
                            14764 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            14765 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            14766 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            14767 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            14768 ; 170  |
                            14769 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            14770 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            14771 ; 173  |
                            14772 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTIVE_BITPOS)
                            14773 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_INACTIVE_BITPOS)
                            14774 ; 176  |
                            14775 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            14776 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            14777 ; 179  |
                            14778 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            14779 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            14780 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            14781 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            14782 ; 184  |
                            14783 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            14784 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            14785 ; 187  |
                            14786 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTIVE_BITPOS)
                            14787 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_INACTIVE_BITPOS)
                            14788 ; 190  |
                            14789 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            14790 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            14791 ; 193  |
                            14792 ; 194  |typedef union               
                            14793 ; 195  |{
                            14794 ; 196  |    struct {
                            14795 ; 197  |       int ACTIVE                    :12;
                            14796 ; 198  |       int INACTIVE                  :12;
                            14797 ; 199  |    } B;
                            14798 ; 200  |    int I;
                            14799 ; 201  |} pwmchan_type;
                            14800 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Channel 0 A Register */
                            14801 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Channel 0 B Register */
                            14802 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Channel 1 A Register */
                            14803 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Channel 1 B Register */
                            14804 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Channel 2 A Register */
                            14805 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Channel 2 B Register */
                            14806 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Channel 3 A Register */
                            14807 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Channel 3 B Register */
                            14808 ; 210  |
                            14809 ; 211  |#endif
                            14810 ; 212  |
                            14811 ; 213  |
                            14812 ; 214  |
                            14813 ; 215  |
                            14814 
                            14816 
                            14817 ; 28   |#include "regsrevision.h"
                            14818 
                            14820 
                            14821 ; 1    |#if !(defined(__HW_REVR))
                            14822 ; 2    |#define __HW_REVR 1
                            14823 ; 3    |
                            14824 ; 4    |
                            14825 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            14826 ; 6    |
                            14827 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            14828 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            14829 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            14830 ; 10   |
                            14831 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            14832 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            14833 ; 13   |
                            14834 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS)
                            14835 ; 15   |
                            14836 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            14837 ; 17   |
                            14838 ; 18   |
                            14839 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            14840 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            14841 ; 21   |//  June15 2004: C struct updated to be correct: 
                            14842 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits.
                            14843 ; 23   |typedef union               
                            14844 ; 24   |{
                            14845 ; 25   |    struct {
                            14846 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            14847 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapping
                            14848 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            14849 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            14850 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            14851 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            14852 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            14853 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            14854 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            14855 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            14856 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            14857 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            14858 ; 38   |    } B;
                            14859 ; 39   |
                            14860 ; 40   |    int I;
                            14861 ; 41   |
                            14862 ; 42   |} revr_type;
                            14863 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            14864 ; 44   |
                            14865 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            14866 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            14867 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            14868 ; 48   |
                            14869 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            14870 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE_B0_BITPOS)
                            14871 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            14872 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            14873 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            14874 ; 54   |
                            14875 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            14876 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            14877 ; 57   |
                            14878 ; 58   |#endif //!@def(__HW_REVR)
                            14879 ; 59   |
                            14880 
                            14882 
                            14883 ; 29   |#include "regsrtc.h"
                            14884 
                            14886 
                            14887 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14888 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14889 ; 3    |// Filename: regsrtc.inc
                            14890 ; 4    |// Description: Register definitions for RTC interface
                            14891 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14892 ; 6    |// The following naming conventions are followed in this file.
                            14893 ; 7    |// All registers are named using the format...
                            14894 ; 8    |//     HW_<module>_<regname>
                            14895 ; 9    |// where <module> is the module name which can be any of the following...
                            14896 ; 10   |//     USB20
                            14897 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14898 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14899 ; 13   |// that module)
                            14900 ; 14   |// <regname> is the specific register within that module
                            14901 ; 15   |// We also define the following...
                            14902 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14903 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14904 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14905 ; 19   |// which does something else, and
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14906 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14907 ; 21   |// which does something else.
                            14908 ; 22   |// Other rules
                            14909 ; 23   |//     All caps
                            14910 ; 24   |//     Numeric identifiers start at 0
                            14911 ; 25   |#if !(defined(regsrtcinc))
                            14912 ; 26   |#define regsrtcinc 1
                            14913 ; 27   |
                            14914 ; 28   |#include "types.h"
                            14915 
                            14917 
                            14918 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14919 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14920 ; 3    |//
                            14921 ; 4    |// Filename: types.h
                            14922 ; 5    |// Description: Standard data types
                            14923 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14924 ; 7    |
                            14925 ; 8    |#ifndef _TYPES_H
                            14926 ; 9    |#define _TYPES_H
                            14927 ; 10   |
                            14928 ; 11   |// TODO:  move this outta here!
                            14929 ; 12   |#if !defined(NOERROR)
                            14930 ; 13   |#define NOERROR 0
                            14931 ; 14   |#define SUCCESS 0
                            14932 ; 15   |#endif 
                            14933 ; 16   |#if !defined(SUCCESS)
                            14934 ; 17   |#define SUCCESS  0
                            14935 ; 18   |#endif
                            14936 ; 19   |#if !defined(ERROR)
                            14937 ; 20   |#define ERROR   -1
                            14938 ; 21   |#endif
                            14939 ; 22   |#if !defined(FALSE)
                            14940 ; 23   |#define FALSE 0
                            14941 ; 24   |#endif
                            14942 ; 25   |#if !defined(TRUE)
                            14943 ; 26   |#define TRUE  1
                            14944 ; 27   |#endif
                            14945 ; 28   |
                            14946 ; 29   |#if !defined(NULL)
                            14947 ; 30   |#define NULL 0
                            14948 ; 31   |#endif
                            14949 ; 32   |
                            14950 ; 33   |#define MAX_INT     0x7FFFFF
                            14951 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14952 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14953 ; 36   |#define MAX_ULONG   (-1) 
                            14954 ; 37   |
                            14955 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14956 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14957 ; 40   |
                            14958 ; 41   |
                            14959 ; 42   |#define BYTE    unsigned char       // btVarName
                            14960 ; 43   |#define CHAR    signed char         // cVarName
                            14961 ; 44   |#define USHORT  unsigned short      // usVarName
                            14962 ; 45   |#define SHORT   unsigned short      // sVarName
                            14963 ; 46   |#define WORD    unsigned int        // wVarName
                            14964 ; 47   |#define INT     signed int          // iVarName
                            14965 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14966 ; 49   |#define LONG    signed long         // lVarName
                            14967 ; 50   |#define BOOL    unsigned int        // bVarName
                            14968 ; 51   |#define FRACT   _fract              // frVarName
                            14969 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14970 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14971 ; 54   |#define FLOAT   float               // fVarName
                            14972 ; 55   |#define DBL     double              // dVarName
                            14973 ; 56   |#define ENUM    enum                // eVarName
                            14974 ; 57   |#define CMX     _complex            // cmxVarName
                            14975 ; 58   |typedef WORD UCS3;                   // 
                            14976 ; 59   |
                            14977 ; 60   |#define UINT16  unsigned short
                            14978 ; 61   |#define UINT8   unsigned char   
                            14979 ; 62   |#define UINT32  unsigned long
                            14980 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14981 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14982 ; 65   |#define WCHAR   UINT16
                            14983 ; 66   |
                            14984 ; 67   |//UINT128 is 16 bytes or 6 words
                            14985 ; 68   |typedef struct UINT128_3500 {   
                            14986 ; 69   |    int val[6];     
                            14987 ; 70   |} UINT128_3500;
                            14988 ; 71   |
                            14989 ; 72   |#define UINT128   UINT128_3500
                            14990 ; 73   |
                            14991 ; 74   |// Little endian word packed byte strings:   
                            14992 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14993 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14994 ; 77   |// Little endian word packed byte strings:   
                            14995 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14996 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14997 ; 80   |
                            14998 ; 81   |// Declare Memory Spaces To Use When Coding
                            14999 ; 82   |// A. Sector Buffers
                            15000 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15001 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15002 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15003 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15004 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15005 ; 88   |// B. Media DDI Memory
                            15006 ; 89   |#define MEDIA_DDI_MEM _Y
                            15007 ; 90   |
                            15008 ; 91   |
                            15009 ; 92   |
                            15010 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15011 ; 94   |// Examples of circular pointers:
                            15012 ; 95   |//    INT CIRC cpiVarName
                            15013 ; 96   |//    DWORD CIRC cpdwVarName
                            15014 ; 97   |
                            15015 ; 98   |#define RETCODE INT                 // rcVarName
                            15016 ; 99   |
                            15017 ; 100  |// generic bitfield structure
                            15018 ; 101  |struct Bitfield {
                            15019 ; 102  |    unsigned int B0  :1;
                            15020 ; 103  |    unsigned int B1  :1;
                            15021 ; 104  |    unsigned int B2  :1;
                            15022 ; 105  |    unsigned int B3  :1;
                            15023 ; 106  |    unsigned int B4  :1;
                            15024 ; 107  |    unsigned int B5  :1;
                            15025 ; 108  |    unsigned int B6  :1;
                            15026 ; 109  |    unsigned int B7  :1;
                            15027 ; 110  |    unsigned int B8  :1;
                            15028 ; 111  |    unsigned int B9  :1;
                            15029 ; 112  |    unsigned int B10 :1;
                            15030 ; 113  |    unsigned int B11 :1;
                            15031 ; 114  |    unsigned int B12 :1;
                            15032 ; 115  |    unsigned int B13 :1;
                            15033 ; 116  |    unsigned int B14 :1;
                            15034 ; 117  |    unsigned int B15 :1;
                            15035 ; 118  |    unsigned int B16 :1;
                            15036 ; 119  |    unsigned int B17 :1;
                            15037 ; 120  |    unsigned int B18 :1;
                            15038 ; 121  |    unsigned int B19 :1;
                            15039 ; 122  |    unsigned int B20 :1;
                            15040 ; 123  |    unsigned int B21 :1;
                            15041 ; 124  |    unsigned int B22 :1;
                            15042 ; 125  |    unsigned int B23 :1;
                            15043 ; 126  |};
                            15044 ; 127  |
                            15045 ; 128  |union BitInt {
                            15046 ; 129  |        struct Bitfield B;
                            15047 ; 130  |        int        I;
                            15048 ; 131  |};
                            15049 ; 132  |
                            15050 ; 133  |#define MAX_MSG_LENGTH 10
                            15051 ; 134  |struct CMessage
                            15052 ; 135  |{
                            15053 ; 136  |        unsigned int m_uLength;
                            15054 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15055 ; 138  |};
                            15056 ; 139  |
                            15057 ; 140  |typedef struct {
                            15058 ; 141  |    WORD m_wLength;
                            15059 ; 142  |    WORD m_wMessage;
                            15060 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15061 ; 144  |} Message;
                            15062 ; 145  |
                            15063 ; 146  |struct MessageQueueDescriptor
                            15064 ; 147  |{
                            15065 ; 148  |        int *m_pBase;
                            15066 ; 149  |        int m_iModulo;
                            15067 ; 150  |        int m_iSize;
                            15068 ; 151  |        int *m_pHead;
                            15069 ; 152  |        int *m_pTail;
                            15070 ; 153  |};
                            15071 ; 154  |
                            15072 ; 155  |struct ModuleEntry
                            15073 ; 156  |{
                            15074 ; 157  |    int m_iSignaledEventMask;
                            15075 ; 158  |    int m_iWaitEventMask;
                            15076 ; 159  |    int m_iResourceOfCode;
                            15077 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15078 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15079 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15080 ; 163  |    int m_uTimeOutHigh;
                            15081 ; 164  |    int m_uTimeOutLow;
                            15082 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15083 ; 166  |};
                            15084 ; 167  |
                            15085 ; 168  |union WaitMask{
                            15086 ; 169  |    struct B{
                            15087 ; 170  |        unsigned int m_bNone     :1;
                            15088 ; 171  |        unsigned int m_bMessage  :1;
                            15089 ; 172  |        unsigned int m_bTimer    :1;
                            15090 ; 173  |        unsigned int m_bButton   :1;
                            15091 ; 174  |    } B;
                            15092 ; 175  |    int I;
                            15093 ; 176  |} ;
                            15094 ; 177  |
                            15095 ; 178  |
                            15096 ; 179  |struct Button {
                            15097 ; 180  |        WORD wButtonEvent;
                            15098 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15099 ; 182  |};
                            15100 ; 183  |
                            15101 ; 184  |struct Message {
                            15102 ; 185  |        WORD wMsgLength;
                            15103 ; 186  |        WORD wMsgCommand;
                            15104 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15105 ; 188  |};
                            15106 ; 189  |
                            15107 ; 190  |union EventTypes {
                            15108 ; 191  |        struct CMessage msg;
                            15109 ; 192  |        struct Button Button ;
                            15110 ; 193  |        struct Message Message;
                            15111 ; 194  |};
                            15112 ; 195  |
                            15113 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15114 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15115 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15116 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15117 ; 200  |
                            15118 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15119 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15120 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15121 ; 204  |
                            15122 ; 205  |#if DEBUG
                            15123 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15124 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15125 ; 208  |#else 
                            15126 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15127 ; 210  |#define DebugBuildAssert(x)    
                            15128 ; 211  |#endif
                            15129 ; 212  |
                            15130 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15131 ; 214  |//  #pragma asm
                            15132 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15133 ; 216  |//  #pragma endasm
                            15134 ; 217  |
                            15135 ; 218  |
                            15136 ; 219  |#ifdef COLOR_262K
                            15137 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15138 ; 221  |#elif defined(COLOR_65K)
                            15139 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15140 ; 223  |#else
                            15141 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15142 ; 225  |#endif
                            15143 ; 226  |    
                            15144 ; 227  |#endif // #ifndef _TYPES_H
                            15145 
                            15147 
                            15148 ; 29   |
                            15149 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15150 ; 31   |
                            15151 ; 32   |//   RTC STMP Registers 
                            15152 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            15153 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15154 ; 35   |
                            15155 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            15156 ; 37   |
                            15157 ; 38   |
                            15158 ; 39   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15159 ; 40   |
                            15160 ; 41   |
                            15161 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            15162 ; 43   |
                            15163 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            15164 ; 45   |
                            15165 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            15166 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            15167 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            15168 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            15169 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            15170 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            15171 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            15172 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            15173 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            15174 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            15175 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            15176 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            15177 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            15178 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            15179 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            15180 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                                           
                            15181 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            15182 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            15183 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            15184 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            15185 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            15186 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            15187 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            15188 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            15189 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            15190 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            15191 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            15192 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            15193 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            15194 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            15195 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            15196 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            15197 ; 78   |
                            15198 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMINT_BITPOS) 
                            15199 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_ALARMINTEN_BITPOS) 
                            15200 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WATCHDOGEN_BITPOS) 
                            15201 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS) 
                            15202 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STALEREGS_BITPOS) 
                            15203 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS) 
                            15204 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_BITPOS) 
                            15205 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            15206 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            15207 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            15208 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            15209 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            15210 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS) 
                            15211 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS) 
                            15212 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS) 
                            15213 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BITPOS) 
                            15214 ; 95   |
                            15215 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            15216 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            15217 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            15218 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            15219 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            15220 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            15221 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            15222 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            15223 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            15224 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                            15225 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            15226 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            15227 ; 108  |
                            15228 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            15229 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            15230 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            15231 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            15232 ; 113  |
                            15233 ; 114  |
                            15234 ; 115  |typedef union               
                            15235 ; 116  |{
                            15236 ; 117  |    struct {
                            15237 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            15238 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            15239 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            15240 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            15241 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            15242 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            15243 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            15244 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            15245 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            15246 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            15247 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            15248 ; 129  |    } B;
                            15249 ; 130  |    int I;
                            15250 ; 131  |    unsigned int U;
                            15251 ; 132  |} rtc_csr_type;
                            15252 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Control / Status Register */
                            15253 ; 134  |
                            15254 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            15255 ; 136  |
                            15256 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            15257 ; 138  |
                            15258 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            15259 ; 140  |
                            15260 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            15261 ; 142  |
                            15262 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<<HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            15263 ; 144  |
                            15264 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                            15265 ; 146  |
                            15266 ; 147  |typedef union               
                            15267 ; 148  |{
                            15268 ; 149  |    struct {
                            15269 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            15270 ; 151  |    } B;
                            15271 ; 152  |    int I;
                            15272 ; 153  |    unsigned int U;
                            15273 ; 154  |} rtc_mseconds0_type;
                            15274 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    /* RTC MSECONDS Lower Word Register */
                            15275 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            15276 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            15277 ; 158  |
                            15278 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            15279 ; 160  |
                            15280 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            15281 ; 162  |
                            15282 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            15283 ; 164  |
                            15284 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1)<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            15285 ; 166  |
                            15286 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK)
                            15287 ; 168  |
                            15288 ; 169  |typedef union               
                            15289 ; 170  |{
                            15290 ; 171  |    struct {
                            15291 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            15292 ; 173  |    } B;
                            15293 ; 174  |    int I;
                            15294 ; 175  |    unsigned int U;
                            15295 ; 176  |} rtc_mseconds1_type;
                            15296 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    /* RTC MSECONDS Upper Word Register */
                            15297 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            15298 ; 179  |
                            15299 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            15300 ; 181  |#define HW_RTC_UP_OFFSET 2
                            15301 ; 182  |
                            15302 ; 183  |
                            15303 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            15304 ; 185  |
                            15305 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            15306 ; 187  |
                            15307 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            15308 ; 189  |
                            15309 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            15310 ; 191  |
                            15311 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            15312 ; 193  |
                            15313 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            15314 ; 195  |
                            15315 ; 196  |typedef union               
                            15316 ; 197  |{
                            15317 ; 198  |    struct {
                            15318 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            15319 ; 200  |    } B;
                            15320 ; 201  |    int I;
                            15321 ; 202  |    unsigned int U;
                            15322 ; 203  |} rtc_watchdog_type;
                            15323 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* RTC Watchdog Timeout Register */
                            15324 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            15325 ; 206  |
                            15326 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            15327 ; 208  |
                            15328 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            15329 ; 210  |
                            15330 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            15331 ; 212  |
                            15332 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALARM0_ALARMLOW_BITPOS) 
                            15333 ; 214  |
                            15334 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            15335 ; 216  |
                            15336 ; 217  |typedef union               
                            15337 ; 218  |{
                            15338 ; 219  |    struct {
                            15339 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            15340 ; 221  |    } B;
                            15341 ; 222  |    int I;
                            15342 ; 223  |    unsigned int U;
                            15343 ; 224  |} rtc_alarm0_type;
                            15344 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC ALARM Lower Word Register */
                            15345 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            15346 ; 227  |
                            15347 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            15348 ; 229  |
                            15349 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            15350 ; 231  |
                            15351 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            15352 ; 233  |
                            15353 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_ALARM1_ALARMHIGH_BITPOS) 
                            15354 ; 235  |
                            15355 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            15356 ; 237  |
                            15357 ; 238  |typedef union               
                            15358 ; 239  |{
                            15359 ; 240  |    struct {
                            15360 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            15361 ; 242  |    } B;
                            15362 ; 243  |    int I;
                            15363 ; 244  |    unsigned int U;
                            15364 ; 245  |} rtc_alarm1_type;
                            15365 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC ALARM Upper Word Register */
                            15366 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            15367 ; 248  |
                            15368 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            15369 ; 250  |
                            15370 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            15371 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            15372 ; 253  |
                            15373 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            15374 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            15375 ; 256  |
                            15376 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            15377 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS) 
                            15378 ; 259  |
                            15379 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            15380 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            15381 ; 262  |
                            15382 ; 263  |typedef union               
                            15383 ; 264  |{
                            15384 ; 265  |    struct {
                            15385 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            15386 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            15387 ; 268  |    } B;
                            15388 ; 269  |    int I;
                            15389 ; 270  |    unsigned int U;
                            15390 ; 271  |} rtc_xtaldivide_type;
                            15391 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* RTC Xtal-clock Pre-Divider Word Register */
                            15392 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            15393 ; 274  |
                            15394 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            15395 ; 276  |
                            15396 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            15397 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            15398 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            15399 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            15400 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            15401 ; 282  |
                            15402 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            15403 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            15404 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            15405 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            15406 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            15407 ; 288  |
                            15408 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            15409 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15410 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            15411 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<<HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            15412 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT0_RSVD0_BITPOS) 
                            15413 ; 294  |
                            15414 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            15415 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK)
                            15416 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                            15417 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                            15418 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            15419 ; 300  |
                            15420 ; 301  |typedef union               
                            15421 ; 302  |{
                            15422 ; 303  |   struct {
                            15423 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            15424 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            15425 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            15426 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            15427 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            15428 ; 309  |   } B;
                            15429 ; 310  |    int I;
                            15430 ; 311  |    unsigned int U;
                            15431 ; 312  |} rtc_PERSISTENT0_type;
                            15432 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /* RTC PERSISTENT Register0 */
                            15433 ; 314  |
                            15434 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            15435 ; 316  |
                            15436 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            15437 ; 318  |
                            15438 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            15439 ; 320  |
                            15440 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            15441 ; 322  |
                            15442 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT1_RSVD0_BITPOS) 
                            15443 ; 324  |
                            15444 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            15445 ; 326  |
                            15446 ; 327  |
                            15447 ; 328  |typedef union               
                            15448 ; 329  |{
                            15449 ; 330  |    struct {
                            15450 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            15451 ; 332  |    } B;
                            15452 ; 333  |    int I;
                            15453 ; 334  |    unsigned int U;
                            15454 ; 335  |} rtc_PERSISTENT1_type;
                            15455 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /* RTC PERSISTENT Register1 */
                            15456 ; 337  |
                            15457 ; 338  |
                            15458 ; 339  |#endif
                            15459 ; 340  |
                            15460 ; 341  |
                            15461 ; 342  |
                            15462 ; 343  |
                            15463 ; 344  |
                            15464 ; 345  |
                            15465 ; 346  |
                            15466 ; 347  |
                            15467 ; 348  |
                            15468 ; 349  |
                            15469 ; 350  |
                            15470 ; 351  |
                            15471 ; 352  |
                            15472 ; 353  |
                            15473 
                            15475 
                            15476 ; 30   |#include "regsspare.h"
                            15477 
                            15479 
                            15480 ; 1    |#if !(defined(RESGSSPARE_INC))
                            15481 ; 2    |#define RESGSSPARE_INC 1
                            15482 ; 3    |
                            15483 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            15484 ; 5    |
                            15485 ; 6    |
                            15486 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            15487 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            15488 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            15489 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            15490 ; 11   |
                            15491 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            15492 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            15493 ; 14   |
                            15494 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            15495 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            15496 ; 17   |
                            15497 ; 18   |
                            15498 ; 19   |
                            15499 ; 20   |typedef union               
                            15500 ; 21   |{
                            15501 ; 22   |    struct {
                            15502 ; 23   |        int      I2SS       :1;     
                            15503 ; 24   |        int      USBSELECT  :1;     
                            15504 ; 25   |        unsigned            :6;
                            15505 ; 26   |        int      USBPLUGIN  :1;     
                            15506 ; 27   |        int      PSWITCH    :1;     
                            15507 ; 28   |    } B;
                            15508 ; 29   |
                            15509 ; 30   |    int I;
                            15510 ; 31   |
                            15511 ; 32   |} spare_type;
                            15512 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            15513 ; 34   |
                            15514 ; 35   |
                            15515 ; 36   |
                            15516 ; 37   |#endif
                            15517 
                            15519 
                            15520 ; 31   |#include "regsspi.h"
                            15521 
                            15523 
                            15524 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15525 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15526 ; 3    |//;; Filename    : regsspi.inc
                            15527 ; 4    |//;; Description : Register definitions for SPI interface
                            15528 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15529 ; 6    |
                            15530 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15531 ; 8    |// The following naming conventions are followed in this file.
                            15532 ; 9    |// All registers are named using the format...
                            15533 ; 10   |//     HW_<module>_<regname>
                            15534 ; 11   |// where <module> is the module name which can be any of the following...
                            15535 ; 12   |//     USB20
                            15536 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15537 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15538 ; 15   |// that module)
                            15539 ; 16   |// <regname> is the specific register within that module
                            15540 ; 17   |// We also define the following...
                            15541 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15542 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15543 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15544 ; 21   |// which does something else, and
                            15545 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15546 ; 23   |// which does something else.
                            15547 ; 24   |// Other rules
                            15548 ; 25   |//     All caps
                            15549 ; 26   |//     Numeric identifiers start at 0
                            15550 ; 27   |#if !(defined(regsspiinc))
                            15551 ; 28   |#define regsspiinc 1
                            15552 ; 29   |
                            15553 ; 30   |#include "types.h"
                            15554 
                            15556 
                            15557 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15558 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15559 ; 3    |//
                            15560 ; 4    |// Filename: types.h
                            15561 ; 5    |// Description: Standard data types
                            15562 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15563 ; 7    |
                            15564 ; 8    |#ifndef _TYPES_H
                            15565 ; 9    |#define _TYPES_H
                            15566 ; 10   |
                            15567 ; 11   |// TODO:  move this outta here!
                            15568 ; 12   |#if !defined(NOERROR)
                            15569 ; 13   |#define NOERROR 0
                            15570 ; 14   |#define SUCCESS 0
                            15571 ; 15   |#endif 
                            15572 ; 16   |#if !defined(SUCCESS)
                            15573 ; 17   |#define SUCCESS  0
                            15574 ; 18   |#endif
                            15575 ; 19   |#if !defined(ERROR)
                            15576 ; 20   |#define ERROR   -1
                            15577 ; 21   |#endif
                            15578 ; 22   |#if !defined(FALSE)
                            15579 ; 23   |#define FALSE 0
                            15580 ; 24   |#endif
                            15581 ; 25   |#if !defined(TRUE)
                            15582 ; 26   |#define TRUE  1
                            15583 ; 27   |#endif
                            15584 ; 28   |
                            15585 ; 29   |#if !defined(NULL)
                            15586 ; 30   |#define NULL 0
                            15587 ; 31   |#endif
                            15588 ; 32   |
                            15589 ; 33   |#define MAX_INT     0x7FFFFF
                            15590 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15591 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15592 ; 36   |#define MAX_ULONG   (-1) 
                            15593 ; 37   |
                            15594 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15595 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15596 ; 40   |
                            15597 ; 41   |
                            15598 ; 42   |#define BYTE    unsigned char       // btVarName
                            15599 ; 43   |#define CHAR    signed char         // cVarName
                            15600 ; 44   |#define USHORT  unsigned short      // usVarName
                            15601 ; 45   |#define SHORT   unsigned short      // sVarName
                            15602 ; 46   |#define WORD    unsigned int        // wVarName
                            15603 ; 47   |#define INT     signed int          // iVarName
                            15604 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15605 ; 49   |#define LONG    signed long         // lVarName
                            15606 ; 50   |#define BOOL    unsigned int        // bVarName
                            15607 ; 51   |#define FRACT   _fract              // frVarName
                            15608 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15609 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15610 ; 54   |#define FLOAT   float               // fVarName
                            15611 ; 55   |#define DBL     double              // dVarName
                            15612 ; 56   |#define ENUM    enum                // eVarName
                            15613 ; 57   |#define CMX     _complex            // cmxVarName
                            15614 ; 58   |typedef WORD UCS3;                   // 
                            15615 ; 59   |
                            15616 ; 60   |#define UINT16  unsigned short
                            15617 ; 61   |#define UINT8   unsigned char   
                            15618 ; 62   |#define UINT32  unsigned long
                            15619 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15620 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15621 ; 65   |#define WCHAR   UINT16
                            15622 ; 66   |
                            15623 ; 67   |//UINT128 is 16 bytes or 6 words
                            15624 ; 68   |typedef struct UINT128_3500 {   
                            15625 ; 69   |    int val[6];     
                            15626 ; 70   |} UINT128_3500;
                            15627 ; 71   |
                            15628 ; 72   |#define UINT128   UINT128_3500
                            15629 ; 73   |
                            15630 ; 74   |// Little endian word packed byte strings:   
                            15631 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15632 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15633 ; 77   |// Little endian word packed byte strings:   
                            15634 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15635 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15636 ; 80   |
                            15637 ; 81   |// Declare Memory Spaces To Use When Coding
                            15638 ; 82   |// A. Sector Buffers
                            15639 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15640 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15641 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15642 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15643 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15644 ; 88   |// B. Media DDI Memory
                            15645 ; 89   |#define MEDIA_DDI_MEM _Y
                            15646 ; 90   |
                            15647 ; 91   |
                            15648 ; 92   |
                            15649 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15650 ; 94   |// Examples of circular pointers:
                            15651 ; 95   |//    INT CIRC cpiVarName
                            15652 ; 96   |//    DWORD CIRC cpdwVarName
                            15653 ; 97   |
                            15654 ; 98   |#define RETCODE INT                 // rcVarName
                            15655 ; 99   |
                            15656 ; 100  |// generic bitfield structure
                            15657 ; 101  |struct Bitfield {
                            15658 ; 102  |    unsigned int B0  :1;
                            15659 ; 103  |    unsigned int B1  :1;
                            15660 ; 104  |    unsigned int B2  :1;
                            15661 ; 105  |    unsigned int B3  :1;
                            15662 ; 106  |    unsigned int B4  :1;
                            15663 ; 107  |    unsigned int B5  :1;
                            15664 ; 108  |    unsigned int B6  :1;
                            15665 ; 109  |    unsigned int B7  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15666 ; 110  |    unsigned int B8  :1;
                            15667 ; 111  |    unsigned int B9  :1;
                            15668 ; 112  |    unsigned int B10 :1;
                            15669 ; 113  |    unsigned int B11 :1;
                            15670 ; 114  |    unsigned int B12 :1;
                            15671 ; 115  |    unsigned int B13 :1;
                            15672 ; 116  |    unsigned int B14 :1;
                            15673 ; 117  |    unsigned int B15 :1;
                            15674 ; 118  |    unsigned int B16 :1;
                            15675 ; 119  |    unsigned int B17 :1;
                            15676 ; 120  |    unsigned int B18 :1;
                            15677 ; 121  |    unsigned int B19 :1;
                            15678 ; 122  |    unsigned int B20 :1;
                            15679 ; 123  |    unsigned int B21 :1;
                            15680 ; 124  |    unsigned int B22 :1;
                            15681 ; 125  |    unsigned int B23 :1;
                            15682 ; 126  |};
                            15683 ; 127  |
                            15684 ; 128  |union BitInt {
                            15685 ; 129  |        struct Bitfield B;
                            15686 ; 130  |        int        I;
                            15687 ; 131  |};
                            15688 ; 132  |
                            15689 ; 133  |#define MAX_MSG_LENGTH 10
                            15690 ; 134  |struct CMessage
                            15691 ; 135  |{
                            15692 ; 136  |        unsigned int m_uLength;
                            15693 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15694 ; 138  |};
                            15695 ; 139  |
                            15696 ; 140  |typedef struct {
                            15697 ; 141  |    WORD m_wLength;
                            15698 ; 142  |    WORD m_wMessage;
                            15699 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15700 ; 144  |} Message;
                            15701 ; 145  |
                            15702 ; 146  |struct MessageQueueDescriptor
                            15703 ; 147  |{
                            15704 ; 148  |        int *m_pBase;
                            15705 ; 149  |        int m_iModulo;
                            15706 ; 150  |        int m_iSize;
                            15707 ; 151  |        int *m_pHead;
                            15708 ; 152  |        int *m_pTail;
                            15709 ; 153  |};
                            15710 ; 154  |
                            15711 ; 155  |struct ModuleEntry
                            15712 ; 156  |{
                            15713 ; 157  |    int m_iSignaledEventMask;
                            15714 ; 158  |    int m_iWaitEventMask;
                            15715 ; 159  |    int m_iResourceOfCode;
                            15716 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15717 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15718 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15719 ; 163  |    int m_uTimeOutHigh;
                            15720 ; 164  |    int m_uTimeOutLow;
                            15721 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15722 ; 166  |};
                            15723 ; 167  |
                            15724 ; 168  |union WaitMask{
                            15725 ; 169  |    struct B{
                            15726 ; 170  |        unsigned int m_bNone     :1;
                            15727 ; 171  |        unsigned int m_bMessage  :1;
                            15728 ; 172  |        unsigned int m_bTimer    :1;
                            15729 ; 173  |        unsigned int m_bButton   :1;
                            15730 ; 174  |    } B;
                            15731 ; 175  |    int I;
                            15732 ; 176  |} ;
                            15733 ; 177  |
                            15734 ; 178  |
                            15735 ; 179  |struct Button {
                            15736 ; 180  |        WORD wButtonEvent;
                            15737 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15738 ; 182  |};
                            15739 ; 183  |
                            15740 ; 184  |struct Message {
                            15741 ; 185  |        WORD wMsgLength;
                            15742 ; 186  |        WORD wMsgCommand;
                            15743 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15744 ; 188  |};
                            15745 ; 189  |
                            15746 ; 190  |union EventTypes {
                            15747 ; 191  |        struct CMessage msg;
                            15748 ; 192  |        struct Button Button ;
                            15749 ; 193  |        struct Message Message;
                            15750 ; 194  |};
                            15751 ; 195  |
                            15752 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15753 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15754 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15755 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15756 ; 200  |
                            15757 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15758 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15759 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15760 ; 204  |
                            15761 ; 205  |#if DEBUG
                            15762 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15763 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15764 ; 208  |#else 
                            15765 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15766 ; 210  |#define DebugBuildAssert(x)    
                            15767 ; 211  |#endif
                            15768 ; 212  |
                            15769 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15770 ; 214  |//  #pragma asm
                            15771 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15772 ; 216  |//  #pragma endasm
                            15773 ; 217  |
                            15774 ; 218  |
                            15775 ; 219  |#ifdef COLOR_262K
                            15776 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15777 ; 221  |#elif defined(COLOR_65K)
                            15778 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15779 ; 223  |#else
                            15780 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15781 ; 225  |#endif
                            15782 ; 226  |    
                            15783 ; 227  |#endif // #ifndef _TYPES_H
                            15784 
                            15786 
                            15787 ; 31   |
                            15788 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15789 ; 33   |
                            15790 ; 34   |//   SPI STMP3500 Registers 
                            15791 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            15792 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15793 ; 37   |
                            15794 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            15795 ; 39   |
                            15796 ; 40   |
                            15797 ; 41   |
                            15798 ; 42   |// /////////////////////////////////////////////
                            15799 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            15800 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            15801 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            15802 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            15803 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            15804 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            15805 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            15806 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            15807 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            15808 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            15809 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            15810 ; 54   |
                            15811 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            15812 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            15813 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            15814 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            15815 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            15816 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            15817 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            15818 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            15819 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            15820 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            15821 ; 65   |
                            15822 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            15823 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            15824 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            15825 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            15826 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            15827 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            15828 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            15829 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            15830 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            15831 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                            15832 ; 76   |
                            15833 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            15834 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            15835 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            15836 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            15837 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            15838 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            15839 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            15840 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            15841 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            15842 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            15843 ; 87   |
                            15844 ; 88   |typedef union               
                            15845 ; 89   |{
                            15846 ; 90   |    struct {
                            15847 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            15848 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            15849 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            15850 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            15851 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            15852 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            15853 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            15854 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            15855 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            15856 ; 100  |    } B;
                            15857 ; 101  |
                            15858 ; 102  |    int I;
                            15859 ; 103  |    unsigned int U;
                            15860 ; 104  |} spcsr_type;
                            15861 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / Status Register */
                            15862 ; 106  |
                            15863 ; 107  |// /////////////////////////////////////////////
                            15864 ; 108  |// //  SPI Data Register Bit Definitions
                            15865 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            15866 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            15867 ; 111  |
                            15868 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            15869 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            15870 ; 114  |
                            15871 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            15872 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            15873 ; 117  |
                            15874 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            15875 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            15876 ; 120  |
                            15877 ; 121  |typedef union               
                            15878 ; 122  |{
                            15879 ; 123  |    struct {
                            15880 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            15881 ; 125  |    } B;
                            15882 ; 126  |
                            15883 ; 127  |    int I;
                            15884 ; 128  |    unsigned int U;
                            15885 ; 129  |} spdr_type;
                            15886 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Register */
                            15887 ; 131  |
                            15888 ; 132  |
                            15889 ; 133  |#endif
                            15890 ; 134  |
                            15891 ; 135  |
                            15892 
                            15894 
                            15895 ; 32   |#include "regsswizzle.h"
                            15896 
                            15898 
                            15899 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15900 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15901 ; 3    |//;; Filename    : regsswizzle.inc
                            15902 ; 4    |//;; Description : Register definitions for Swizzle interface
                            15903 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15904 ; 6    |
                            15905 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15906 ; 8    |// The following naming conventions are followed in this file.
                            15907 ; 9    |// All registers are named using the format...
                            15908 ; 10   |//     HW_<module>_<regname>
                            15909 ; 11   |// where <module> is the module name which can be any of the following...
                            15910 ; 12   |//     USB20
                            15911 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15912 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15913 ; 15   |// that module)
                            15914 ; 16   |// <regname> is the specific register within that module
                            15915 ; 17   |// We also define the following...
                            15916 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15917 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15918 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15919 ; 21   |// which does something else, and
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15920 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15921 ; 23   |// which does something else.
                            15922 ; 24   |// Other rules
                            15923 ; 25   |//     All caps
                            15924 ; 26   |//     Numeric identifiers start at 0
                            15925 ; 27   |#if !(defined(regsswizzleinc))
                            15926 ; 28   |#define regsswizzleinc 1
                            15927 ; 29   |
                            15928 ; 30   |#include "types.h"
                            15929 
                            15931 
                            15932 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15933 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15934 ; 3    |//
                            15935 ; 4    |// Filename: types.h
                            15936 ; 5    |// Description: Standard data types
                            15937 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15938 ; 7    |
                            15939 ; 8    |#ifndef _TYPES_H
                            15940 ; 9    |#define _TYPES_H
                            15941 ; 10   |
                            15942 ; 11   |// TODO:  move this outta here!
                            15943 ; 12   |#if !defined(NOERROR)
                            15944 ; 13   |#define NOERROR 0
                            15945 ; 14   |#define SUCCESS 0
                            15946 ; 15   |#endif 
                            15947 ; 16   |#if !defined(SUCCESS)
                            15948 ; 17   |#define SUCCESS  0
                            15949 ; 18   |#endif
                            15950 ; 19   |#if !defined(ERROR)
                            15951 ; 20   |#define ERROR   -1
                            15952 ; 21   |#endif
                            15953 ; 22   |#if !defined(FALSE)
                            15954 ; 23   |#define FALSE 0
                            15955 ; 24   |#endif
                            15956 ; 25   |#if !defined(TRUE)
                            15957 ; 26   |#define TRUE  1
                            15958 ; 27   |#endif
                            15959 ; 28   |
                            15960 ; 29   |#if !defined(NULL)
                            15961 ; 30   |#define NULL 0
                            15962 ; 31   |#endif
                            15963 ; 32   |
                            15964 ; 33   |#define MAX_INT     0x7FFFFF
                            15965 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15966 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15967 ; 36   |#define MAX_ULONG   (-1) 
                            15968 ; 37   |
                            15969 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15970 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15971 ; 40   |
                            15972 ; 41   |
                            15973 ; 42   |#define BYTE    unsigned char       // btVarName
                            15974 ; 43   |#define CHAR    signed char         // cVarName
                            15975 ; 44   |#define USHORT  unsigned short      // usVarName
                            15976 ; 45   |#define SHORT   unsigned short      // sVarName
                            15977 ; 46   |#define WORD    unsigned int        // wVarName
                            15978 ; 47   |#define INT     signed int          // iVarName
                            15979 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15980 ; 49   |#define LONG    signed long         // lVarName
                            15981 ; 50   |#define BOOL    unsigned int        // bVarName
                            15982 ; 51   |#define FRACT   _fract              // frVarName
                            15983 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15984 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15985 ; 54   |#define FLOAT   float               // fVarName
                            15986 ; 55   |#define DBL     double              // dVarName
                            15987 ; 56   |#define ENUM    enum                // eVarName
                            15988 ; 57   |#define CMX     _complex            // cmxVarName
                            15989 ; 58   |typedef WORD UCS3;                   // 
                            15990 ; 59   |
                            15991 ; 60   |#define UINT16  unsigned short
                            15992 ; 61   |#define UINT8   unsigned char   
                            15993 ; 62   |#define UINT32  unsigned long
                            15994 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15995 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15996 ; 65   |#define WCHAR   UINT16
                            15997 ; 66   |
                            15998 ; 67   |//UINT128 is 16 bytes or 6 words
                            15999 ; 68   |typedef struct UINT128_3500 {   
                            16000 ; 69   |    int val[6];     
                            16001 ; 70   |} UINT128_3500;
                            16002 ; 71   |
                            16003 ; 72   |#define UINT128   UINT128_3500
                            16004 ; 73   |
                            16005 ; 74   |// Little endian word packed byte strings:   
                            16006 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16007 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16008 ; 77   |// Little endian word packed byte strings:   
                            16009 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16010 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16011 ; 80   |
                            16012 ; 81   |// Declare Memory Spaces To Use When Coding
                            16013 ; 82   |// A. Sector Buffers
                            16014 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16015 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16016 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16017 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16018 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16019 ; 88   |// B. Media DDI Memory
                            16020 ; 89   |#define MEDIA_DDI_MEM _Y
                            16021 ; 90   |
                            16022 ; 91   |
                            16023 ; 92   |
                            16024 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16025 ; 94   |// Examples of circular pointers:
                            16026 ; 95   |//    INT CIRC cpiVarName
                            16027 ; 96   |//    DWORD CIRC cpdwVarName
                            16028 ; 97   |
                            16029 ; 98   |#define RETCODE INT                 // rcVarName
                            16030 ; 99   |
                            16031 ; 100  |// generic bitfield structure
                            16032 ; 101  |struct Bitfield {
                            16033 ; 102  |    unsigned int B0  :1;
                            16034 ; 103  |    unsigned int B1  :1;
                            16035 ; 104  |    unsigned int B2  :1;
                            16036 ; 105  |    unsigned int B3  :1;
                            16037 ; 106  |    unsigned int B4  :1;
                            16038 ; 107  |    unsigned int B5  :1;
                            16039 ; 108  |    unsigned int B6  :1;
                            16040 ; 109  |    unsigned int B7  :1;
                            16041 ; 110  |    unsigned int B8  :1;
                            16042 ; 111  |    unsigned int B9  :1;
                            16043 ; 112  |    unsigned int B10 :1;
                            16044 ; 113  |    unsigned int B11 :1;
                            16045 ; 114  |    unsigned int B12 :1;
                            16046 ; 115  |    unsigned int B13 :1;
                            16047 ; 116  |    unsigned int B14 :1;
                            16048 ; 117  |    unsigned int B15 :1;
                            16049 ; 118  |    unsigned int B16 :1;
                            16050 ; 119  |    unsigned int B17 :1;
                            16051 ; 120  |    unsigned int B18 :1;
                            16052 ; 121  |    unsigned int B19 :1;
                            16053 ; 122  |    unsigned int B20 :1;
                            16054 ; 123  |    unsigned int B21 :1;
                            16055 ; 124  |    unsigned int B22 :1;
                            16056 ; 125  |    unsigned int B23 :1;
                            16057 ; 126  |};
                            16058 ; 127  |
                            16059 ; 128  |union BitInt {
                            16060 ; 129  |        struct Bitfield B;
                            16061 ; 130  |        int        I;
                            16062 ; 131  |};
                            16063 ; 132  |
                            16064 ; 133  |#define MAX_MSG_LENGTH 10
                            16065 ; 134  |struct CMessage
                            16066 ; 135  |{
                            16067 ; 136  |        unsigned int m_uLength;
                            16068 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16069 ; 138  |};
                            16070 ; 139  |
                            16071 ; 140  |typedef struct {
                            16072 ; 141  |    WORD m_wLength;
                            16073 ; 142  |    WORD m_wMessage;
                            16074 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16075 ; 144  |} Message;
                            16076 ; 145  |
                            16077 ; 146  |struct MessageQueueDescriptor
                            16078 ; 147  |{
                            16079 ; 148  |        int *m_pBase;
                            16080 ; 149  |        int m_iModulo;
                            16081 ; 150  |        int m_iSize;
                            16082 ; 151  |        int *m_pHead;
                            16083 ; 152  |        int *m_pTail;
                            16084 ; 153  |};
                            16085 ; 154  |
                            16086 ; 155  |struct ModuleEntry
                            16087 ; 156  |{
                            16088 ; 157  |    int m_iSignaledEventMask;
                            16089 ; 158  |    int m_iWaitEventMask;
                            16090 ; 159  |    int m_iResourceOfCode;
                            16091 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16092 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16093 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16094 ; 163  |    int m_uTimeOutHigh;
                            16095 ; 164  |    int m_uTimeOutLow;
                            16096 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16097 ; 166  |};
                            16098 ; 167  |
                            16099 ; 168  |union WaitMask{
                            16100 ; 169  |    struct B{
                            16101 ; 170  |        unsigned int m_bNone     :1;
                            16102 ; 171  |        unsigned int m_bMessage  :1;
                            16103 ; 172  |        unsigned int m_bTimer    :1;
                            16104 ; 173  |        unsigned int m_bButton   :1;
                            16105 ; 174  |    } B;
                            16106 ; 175  |    int I;
                            16107 ; 176  |} ;
                            16108 ; 177  |
                            16109 ; 178  |
                            16110 ; 179  |struct Button {
                            16111 ; 180  |        WORD wButtonEvent;
                            16112 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16113 ; 182  |};
                            16114 ; 183  |
                            16115 ; 184  |struct Message {
                            16116 ; 185  |        WORD wMsgLength;
                            16117 ; 186  |        WORD wMsgCommand;
                            16118 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16119 ; 188  |};
                            16120 ; 189  |
                            16121 ; 190  |union EventTypes {
                            16122 ; 191  |        struct CMessage msg;
                            16123 ; 192  |        struct Button Button ;
                            16124 ; 193  |        struct Message Message;
                            16125 ; 194  |};
                            16126 ; 195  |
                            16127 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16128 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16129 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16130 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16131 ; 200  |
                            16132 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16133 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16134 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16135 ; 204  |
                            16136 ; 205  |#if DEBUG
                            16137 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16138 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16139 ; 208  |#else 
                            16140 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16141 ; 210  |#define DebugBuildAssert(x)    
                            16142 ; 211  |#endif
                            16143 ; 212  |
                            16144 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16145 ; 214  |//  #pragma asm
                            16146 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16147 ; 216  |//  #pragma endasm
                            16148 ; 217  |
                            16149 ; 218  |
                            16150 ; 219  |#ifdef COLOR_262K
                            16151 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16152 ; 221  |#elif defined(COLOR_65K)
                            16153 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16154 ; 223  |#else
                            16155 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16156 ; 225  |#endif
                            16157 ; 226  |    
                            16158 ; 227  |#endif // #ifndef _TYPES_H
                            16159 
                            16161 
                            16162 ; 31   |
                            16163 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16164 ; 33   |
                            16165 ; 34   |//   SWIZZLE STMP3500 Registers 
                            16166 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            16167 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16168 ; 37   |
                            16169 ; 38   |
                            16170 ; 39   |
                            16171 ; 40   |
                            16172 ; 41   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16173 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            16174 ; 43   |
                            16175 ; 44   |
                            16176 ; 45   |
                            16177 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            16178 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            16179 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            16180 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            16181 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            16182 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            16183 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            16184 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            16185 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            16186 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            16187 ; 56   |
                            16188 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            16189 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            16190 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            16191 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            16192 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            16193 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            16194 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            16195 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            16196 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            16197 ; 66   |
                            16198 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITPOS)
                            16199 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITPOS)
                            16200 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_BITPOS)
                            16201 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIGN_BITPOS)
                            16202 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_SHIFT_BITPOS)
                            16203 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_BITPOS)
                            16204 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECSR1_CLK_OFF_BITPOS)
                            16205 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1_NEWADD_BITPOS)
                            16206 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSVD_BITPOS)
                            16207 ; 76   |
                            16208 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            16209 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            16210 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            16211 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            16212 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            16213 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            16214 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            16215 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            16216 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            16217 ; 86   |
                            16218 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            16219 ; 88   |//  Bit Manipulation Unit Registers
                            16220 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            16221 ; 90   |typedef union
                            16222 ; 91   |{
                            16223 ; 92   |    struct
                            16224 ; 93   |    {
                            16225 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            16226 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            16227 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            16228 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            16229 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            16230 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            16231 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            16232 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            16233 ; 102  |    } B;
                            16234 ; 103  |    int I;
                            16235 ; 104  |    unsigned U;
                            16236 ; 105  |} swizzlecsr1_type;
                            16237 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            16238 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* Swizzle Control & Status Register 1 */
                            16239 ; 108  |
                            16240 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            16241 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            16242 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            16243 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            16244 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            16245 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            16246 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            16247 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            16248 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            16249 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                            16250 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            16251 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            16252 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            16253 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            16254 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            16255 ; 124  |
                            16256 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            16257 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            16258 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            16259 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            16260 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            16261 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            16262 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            16263 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            16264 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            16265 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            16266 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            16267 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            16268 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            16269 ; 138  |
                            16270 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KICK_BITPOS)
                            16271 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_SASEL_BITPOS)
                            16272 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECSR2_DESASEL_BITPOS)
                            16273 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIGE_BITPOS)
                            16274 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2_BITREV_BITPOS)
                            16275 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLSB_BITPOS)
                            16276 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMSB_BITPOS)
                            16277 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16L_BITPOS)
                            16278 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16I_BITPOS)
                            16279 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_BS_EN_BITPOS)
                            16280 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZLECSR2_SBYTEDEST_BITPOS)
                            16281 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2_UNKICK_BITPOS)
                            16282 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSVD_BITPOS)
                            16283 ; 152  |
                            16284 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            16285 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            16286 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            16287 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            16288 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            16289 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            16290 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            16291 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            16292 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            16293 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            16294 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            16295 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            16296 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            16297 ; 166  |
                            16298 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            16299 ; 168  |typedef union
                            16300 ; 169  |{
                            16301 ; 170  |    struct
                            16302 ; 171  |    {
                            16303 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            16304 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            16305 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            16306 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            16307 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            16308 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            16309 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            16310 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            16311 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            16312 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            16313 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            16314 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            16315 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            16316 ; 185  |    } B;
                            16317 ; 186  |    unsigned int I;
                            16318 ; 187  |    unsigned int U;
                            16319 ; 188  |} swizzlecsr2_type;
                            16320 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            16321 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* Swizzle Control & Status Register 2 */
                            16322 ; 191  |
                            16323 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            16324 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            16325 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            16326 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            16327 ; 196  |
                            16328 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            16329 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            16330 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            16331 ; 200  |
                            16332 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_SIZE_BITPOS)
                            16333 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWIZZLESIZER_NEW_SHIFT_BITPOS)
                            16334 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_RSVD_BITPOS)
                            16335 ; 204  |
                            16336 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            16337 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            16338 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            16339 ; 208  |
                            16340 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            16341 ; 210  |typedef union
                            16342 ; 211  |{
                            16343 ; 212  |    struct
                            16344 ; 213  |    {
                            16345 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            16346 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            16347 ; 216  |    } B;
                            16348 ; 217  |    int I;
                            16349 ; 218  |    unsigned U;
                            16350 ; 219  |} swizzlesizer_type;
                            16351 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            16352 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))        /* Swizzle Transfer Size Register */
                            16353 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* Swizzle Source Address Register */
                            16354 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* Swizzle Data1 Register */
                            16355 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* Swizzle Data2 Register */
                            16356 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* Swizzle Destination Address Register */
                            16357 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* Swizzle Big Endian Register */
                            16358 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* Swizzle BITREV Register */
                            16359 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* Swizzle Pass Least Significant Byte Register */
                            16360 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* Swizzle Pass Intermediate Byte Register */
                            16361 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* Swizzle Pass Most Significant Byte Register */
                            16362 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* Swizzle Pass Least Significant Word Register */
                            16363 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* Swizzle Pass Intermediate Significant Word Register */
                            16364 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* Swizzle Pass Most Significant Word Register */
                            16365 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Swizzle Barrel Shift Register */
                            16366 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swizzle Divide By 3 Lower Register */
                            16367 ; 236  |
                            16368 ; 237  |
                            16369 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            16370 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            16371 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            16372 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            16373 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            16374 ; 243  |
                            16375 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            16376 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            16377 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            16378 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            16379 ; 248  |
                            16380 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            16381 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD0_BITPOS)
                            16382 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_REMAINDER_BITPOS)
                            16383 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD1_BITPOS)
                            16384 ; 253  |
                            16385 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            16386 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            16387 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            16388 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            16389 ; 258  |
                            16390 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            16391 ; 260  |typedef union
                            16392 ; 261  |{
                            16393 ; 262  |    struct
                            16394 ; 263  |    {
                            16395 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            16396 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            16397 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            16398 ; 267  |    } B;
                            16399 ; 268  |    int I;
                            16400 ; 269  |    unsigned U;
                            16401 ; 270  |} swizzlediv3ur_type;
                            16402 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            16403 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    /* Swizzle Divide By 3 Upper Register */
                            16404 ; 273  |
                            16405 ; 274  |#endif
                            16406 ; 275  |
                            16407 
                            16409 
                            16410 ; 33   |#include "regssdram.h"
                            16411 
                            16413 
                            16414 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16415 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            16416 ; 3    |//;  File        : regssdram.inc
                            16417 ; 4    |//;  Description : Mixed Signal IP Register definition
                            16418 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16419 ; 6    |
                            16420 ; 7    |// The following naming conventions are followed in this file.
                            16421 ; 8    |// All registers are named using the format...
                            16422 ; 9    |//     HW_<module>_<regname>
                            16423 ; 10   |// where <module> is the module name which can be any of the following...
                            16424 ; 11   |//     SYSTEM
                            16425 ; 12   |// (Note that when there is more than one copy of a particular module, the
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16426 ; 13   |// module name includes a number starting from 0 for the first instance of
                            16427 ; 14   |// that module)
                            16428 ; 15   |// <regname> is the specific register within that module
                            16429 ; 16   |// We also define the following...
                            16430 ; 17   |//     HW_<module>_<regname>_BITPOS
                            16431 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16432 ; 19   |//     HW_<module>_<regname>_SETMASK
                            16433 ; 20   |// which does something else, and
                            16434 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            16435 ; 22   |// which does something else.
                            16436 ; 23   |// Other rules
                            16437 ; 24   |//     All caps
                            16438 ; 25   |//     Numeric identifiers start at 0
                            16439 ; 26   |
                            16440 ; 27   |#if !(defined(regssdraminc))
                            16441 ; 28   |#define regssdraminc 1
                            16442 ; 29   |
                            16443 ; 30   |#include "types.h"
                            16444 
                            16446 
                            16447 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16448 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16449 ; 3    |//
                            16450 ; 4    |// Filename: types.h
                            16451 ; 5    |// Description: Standard data types
                            16452 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16453 ; 7    |
                            16454 ; 8    |#ifndef _TYPES_H
                            16455 ; 9    |#define _TYPES_H
                            16456 ; 10   |
                            16457 ; 11   |// TODO:  move this outta here!
                            16458 ; 12   |#if !defined(NOERROR)
                            16459 ; 13   |#define NOERROR 0
                            16460 ; 14   |#define SUCCESS 0
                            16461 ; 15   |#endif 
                            16462 ; 16   |#if !defined(SUCCESS)
                            16463 ; 17   |#define SUCCESS  0
                            16464 ; 18   |#endif
                            16465 ; 19   |#if !defined(ERROR)
                            16466 ; 20   |#define ERROR   -1
                            16467 ; 21   |#endif
                            16468 ; 22   |#if !defined(FALSE)
                            16469 ; 23   |#define FALSE 0
                            16470 ; 24   |#endif
                            16471 ; 25   |#if !defined(TRUE)
                            16472 ; 26   |#define TRUE  1
                            16473 ; 27   |#endif
                            16474 ; 28   |
                            16475 ; 29   |#if !defined(NULL)
                            16476 ; 30   |#define NULL 0
                            16477 ; 31   |#endif
                            16478 ; 32   |
                            16479 ; 33   |#define MAX_INT     0x7FFFFF
                            16480 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16481 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16482 ; 36   |#define MAX_ULONG   (-1) 
                            16483 ; 37   |
                            16484 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16485 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16486 ; 40   |
                            16487 ; 41   |
                            16488 ; 42   |#define BYTE    unsigned char       // btVarName
                            16489 ; 43   |#define CHAR    signed char         // cVarName
                            16490 ; 44   |#define USHORT  unsigned short      // usVarName
                            16491 ; 45   |#define SHORT   unsigned short      // sVarName
                            16492 ; 46   |#define WORD    unsigned int        // wVarName
                            16493 ; 47   |#define INT     signed int          // iVarName
                            16494 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16495 ; 49   |#define LONG    signed long         // lVarName
                            16496 ; 50   |#define BOOL    unsigned int        // bVarName
                            16497 ; 51   |#define FRACT   _fract              // frVarName
                            16498 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16499 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16500 ; 54   |#define FLOAT   float               // fVarName
                            16501 ; 55   |#define DBL     double              // dVarName
                            16502 ; 56   |#define ENUM    enum                // eVarName
                            16503 ; 57   |#define CMX     _complex            // cmxVarName
                            16504 ; 58   |typedef WORD UCS3;                   // 
                            16505 ; 59   |
                            16506 ; 60   |#define UINT16  unsigned short
                            16507 ; 61   |#define UINT8   unsigned char   
                            16508 ; 62   |#define UINT32  unsigned long
                            16509 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16510 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16511 ; 65   |#define WCHAR   UINT16
                            16512 ; 66   |
                            16513 ; 67   |//UINT128 is 16 bytes or 6 words
                            16514 ; 68   |typedef struct UINT128_3500 {   
                            16515 ; 69   |    int val[6];     
                            16516 ; 70   |} UINT128_3500;
                            16517 ; 71   |
                            16518 ; 72   |#define UINT128   UINT128_3500
                            16519 ; 73   |
                            16520 ; 74   |// Little endian word packed byte strings:   
                            16521 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16522 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16523 ; 77   |// Little endian word packed byte strings:   
                            16524 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16525 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16526 ; 80   |
                            16527 ; 81   |// Declare Memory Spaces To Use When Coding
                            16528 ; 82   |// A. Sector Buffers
                            16529 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16530 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16531 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16532 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16533 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16534 ; 88   |// B. Media DDI Memory
                            16535 ; 89   |#define MEDIA_DDI_MEM _Y
                            16536 ; 90   |
                            16537 ; 91   |
                            16538 ; 92   |
                            16539 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16540 ; 94   |// Examples of circular pointers:
                            16541 ; 95   |//    INT CIRC cpiVarName
                            16542 ; 96   |//    DWORD CIRC cpdwVarName
                            16543 ; 97   |
                            16544 ; 98   |#define RETCODE INT                 // rcVarName
                            16545 ; 99   |
                            16546 ; 100  |// generic bitfield structure
                            16547 ; 101  |struct Bitfield {
                            16548 ; 102  |    unsigned int B0  :1;
                            16549 ; 103  |    unsigned int B1  :1;
                            16550 ; 104  |    unsigned int B2  :1;
                            16551 ; 105  |    unsigned int B3  :1;
                            16552 ; 106  |    unsigned int B4  :1;
                            16553 ; 107  |    unsigned int B5  :1;
                            16554 ; 108  |    unsigned int B6  :1;
                            16555 ; 109  |    unsigned int B7  :1;
                            16556 ; 110  |    unsigned int B8  :1;
                            16557 ; 111  |    unsigned int B9  :1;
                            16558 ; 112  |    unsigned int B10 :1;
                            16559 ; 113  |    unsigned int B11 :1;
                            16560 ; 114  |    unsigned int B12 :1;
                            16561 ; 115  |    unsigned int B13 :1;
                            16562 ; 116  |    unsigned int B14 :1;
                            16563 ; 117  |    unsigned int B15 :1;
                            16564 ; 118  |    unsigned int B16 :1;
                            16565 ; 119  |    unsigned int B17 :1;
                            16566 ; 120  |    unsigned int B18 :1;
                            16567 ; 121  |    unsigned int B19 :1;
                            16568 ; 122  |    unsigned int B20 :1;
                            16569 ; 123  |    unsigned int B21 :1;
                            16570 ; 124  |    unsigned int B22 :1;
                            16571 ; 125  |    unsigned int B23 :1;
                            16572 ; 126  |};
                            16573 ; 127  |
                            16574 ; 128  |union BitInt {
                            16575 ; 129  |        struct Bitfield B;
                            16576 ; 130  |        int        I;
                            16577 ; 131  |};
                            16578 ; 132  |
                            16579 ; 133  |#define MAX_MSG_LENGTH 10
                            16580 ; 134  |struct CMessage
                            16581 ; 135  |{
                            16582 ; 136  |        unsigned int m_uLength;
                            16583 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16584 ; 138  |};
                            16585 ; 139  |
                            16586 ; 140  |typedef struct {
                            16587 ; 141  |    WORD m_wLength;
                            16588 ; 142  |    WORD m_wMessage;
                            16589 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16590 ; 144  |} Message;
                            16591 ; 145  |
                            16592 ; 146  |struct MessageQueueDescriptor
                            16593 ; 147  |{
                            16594 ; 148  |        int *m_pBase;
                            16595 ; 149  |        int m_iModulo;
                            16596 ; 150  |        int m_iSize;
                            16597 ; 151  |        int *m_pHead;
                            16598 ; 152  |        int *m_pTail;
                            16599 ; 153  |};
                            16600 ; 154  |
                            16601 ; 155  |struct ModuleEntry
                            16602 ; 156  |{
                            16603 ; 157  |    int m_iSignaledEventMask;
                            16604 ; 158  |    int m_iWaitEventMask;
                            16605 ; 159  |    int m_iResourceOfCode;
                            16606 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16607 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16608 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16609 ; 163  |    int m_uTimeOutHigh;
                            16610 ; 164  |    int m_uTimeOutLow;
                            16611 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16612 ; 166  |};
                            16613 ; 167  |
                            16614 ; 168  |union WaitMask{
                            16615 ; 169  |    struct B{
                            16616 ; 170  |        unsigned int m_bNone     :1;
                            16617 ; 171  |        unsigned int m_bMessage  :1;
                            16618 ; 172  |        unsigned int m_bTimer    :1;
                            16619 ; 173  |        unsigned int m_bButton   :1;
                            16620 ; 174  |    } B;
                            16621 ; 175  |    int I;
                            16622 ; 176  |} ;
                            16623 ; 177  |
                            16624 ; 178  |
                            16625 ; 179  |struct Button {
                            16626 ; 180  |        WORD wButtonEvent;
                            16627 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16628 ; 182  |};
                            16629 ; 183  |
                            16630 ; 184  |struct Message {
                            16631 ; 185  |        WORD wMsgLength;
                            16632 ; 186  |        WORD wMsgCommand;
                            16633 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16634 ; 188  |};
                            16635 ; 189  |
                            16636 ; 190  |union EventTypes {
                            16637 ; 191  |        struct CMessage msg;
                            16638 ; 192  |        struct Button Button ;
                            16639 ; 193  |        struct Message Message;
                            16640 ; 194  |};
                            16641 ; 195  |
                            16642 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16643 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16644 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16645 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16646 ; 200  |
                            16647 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16648 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16649 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16650 ; 204  |
                            16651 ; 205  |#if DEBUG
                            16652 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16653 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16654 ; 208  |#else 
                            16655 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16656 ; 210  |#define DebugBuildAssert(x)    
                            16657 ; 211  |#endif
                            16658 ; 212  |
                            16659 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16660 ; 214  |//  #pragma asm
                            16661 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16662 ; 216  |//  #pragma endasm
                            16663 ; 217  |
                            16664 ; 218  |
                            16665 ; 219  |#ifdef COLOR_262K
                            16666 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16667 ; 221  |#elif defined(COLOR_65K)
                            16668 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16669 ; 223  |#else
                            16670 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16671 ; 225  |#endif
                            16672 ; 226  |    
                            16673 ; 227  |#endif // #ifndef _TYPES_H
                            16674 
                            16676 
                            16677 ; 31   |
                            16678 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16679 ; 33   |
                            16680 ; 34   |
                            16681 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            16682 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            16683 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            16684 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            16685 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            16686 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            16687 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            16688 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            16689 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            16690 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            16691 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            16692 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            16693 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            16694 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            16695 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            16696 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            16697 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            16698 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            16699 ; 53   |
                            16700 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            16701 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            16702 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            16703 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            16704 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            16705 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            16706 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            16707 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            16708 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            16709 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            16710 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            16711 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            16712 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            16713 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            16714 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            16715 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            16716 ; 70   |
                            16717 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SDRAMEN_BITPOS)
                            16718 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            16719 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS)
                            16720 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BITPOS)
                            16721 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            16722 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_BITPOS)
                            16723 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BITPOS)
                            16724 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_BITPOS)
                            16725 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS)
                            16726 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BITPOS)
                            16727 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_BITPOS)
                            16728 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_BITPOS)
                            16729 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS)
                            16730 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_BITPOS)
                            16731 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_BITPOS)
                            16732 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BITPOS)
                            16733 ; 87   |
                            16734 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            16735 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            16736 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            16737 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            16738 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            16739 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            16740 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            16741 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            16742 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            16743 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            16744 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            16745 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            16746 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            16747 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            16748 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            16749 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            16750 ; 104  |
                            16751 ; 105  |typedef union               
                            16752 ; 106  |{
                            16753 ; 107  |    struct {
                            16754 ; 108  |        int SDRAMEN                     :1;
                            16755 ; 109  |        int IE                          :1;
                            16756 ; 110  |        int RNW                         :1;
                            16757 ; 111  |        int KICK                        :1;
                            16758 ; 112  |        int LM                          :1;
                            16759 ; 113  |        int ISTAT                       :1;
                            16760 ; 114  |        int PWDN                        :1;
                            16761 ; 115  |        int RSVD                        :1;
                            16762 ; 116  |        int SBYTE                       :2;
                            16763 ; 117  |        int MEM                         :2;
                            16764 ; 118  |        int BIGE                        :1;
                            16765 ; 119  |        int ASIZE                       :3;
                            16766 ; 120  |        int UKICK                       :1;
                            16767 ; 121  |        int DIV                         :4;
                            16768 ; 122  |        int MULTI                       :1;
                            16769 ; 123  |        int SDRAM                       :1;
                            16770 ; 124  |        int SIGN                        :1;
                            16771 ; 125  |    } B;
                            16772 ; 126  |    int I;
                            16773 ; 127  |} sdramcsr_type;
                            16774 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            16775 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            16776 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            16777 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            16778 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            16779 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            16780 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            16781 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            16782 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            16783 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            16784 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            16785 ; 139  |
                            16786 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            16787 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            16788 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            16789 ; 143  |
                            16790 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            16791 ; 145  |
                            16792 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            16793 ; 147  |
                            16794 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            16795 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            16796 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            16797 ; 151  |
                            16798 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            16799 ; 153  |
                            16800 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            16801 ; 155  |
                            16802 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            16803 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            16804 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            16805 ; 159  |
                            16806 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            16807 ; 161  |
                            16808 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            16809 ; 163  |
                            16810 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            16811 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            16812 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            16813 ; 167  |
                            16814 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            16815 ; 169  |
                            16816 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            16817 ; 171  |
                            16818 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            16819 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            16820 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            16821 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            16822 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            16823 ; 177  |
                            16824 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            16825 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            16826 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            16827 ; 181  |
                            16828 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1_INIT_BITPOS)
                            16829 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_TRP_BITPOS)
                            16830 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1_TRFC_BITPOS)
                            16831 ; 185  |
                            16832 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            16833 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            16834 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            16835 ; 189  |
                            16836 ; 190  |typedef union               
                            16837 ; 191  |{
                            16838 ; 192  |    struct {
                            16839 ; 193  |        int INIT                :16;
                            16840 ; 194  |        int TRP                 :4;
                            16841 ; 195  |        int TRFC                :4;
                            16842 ; 196  |    } B;
                            16843 ; 197  |    int I;
                            16844 ; 198  |} sdramtimer1_type;
                            16845 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            16846 ; 200  |
                            16847 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            16848 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            16849 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            16850 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            16851 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            16852 ; 206  |
                            16853 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            16854 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            16855 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            16856 ; 210  |
                            16857 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2_TXSR_BITPOS)
                            16858 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2_TREF_BITPOS)
                            16859 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2_TRCD_BITPOS)
                            16860 ; 214  |
                            16861 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            16862 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            16863 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            16864 ; 218  |
                            16865 ; 219  |typedef union               
                            16866 ; 220  |{
                            16867 ; 221  |    struct {
                            16868 ; 222  |        int TXSR                :4;
                            16869 ; 223  |        int TREF                :12;
                            16870 ; 224  |        int TRCD                :4;
                            16871 ; 225  |        int RSVD                :4; 
                            16872 ; 226  |    } B;
                            16873 ; 227  |    int I;
                            16874 ; 228  |} sdramtimer2_type;
                            16875 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            16876 ; 230  |
                            16877 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            16878 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            16879 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            16880 ; 234  |
                            16881 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            16882 ; 236  |
                            16883 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            16884 ; 238  |
                            16885 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            16886 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            16887 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            16888 ; 242  |
                            16889 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            16890 ; 244  |
                            16891 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            16892 ; 246  |
                            16893 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            16894 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            16895 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            16896 ; 250  |
                            16897 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            16898 ; 252  |
                            16899 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS)
                            16900 ; 254  |
                            16901 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            16902 ; 256  |
                            16903 ; 257  |typedef union               
                            16904 ; 258  |{
                            16905 ; 259  |    struct {
                            16906 ; 260  |        int VALUE               :14;
                            16907 ; 261  |        int RSVD                :10; 
                            16908 ; 262  |    } B;
                            16909 ; 263  |    int I;
                            16910 ; 264  |} sdrammode_type;
                            16911 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            16912 ; 266  |
                            16913 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            16914 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            16915 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            16916 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            16917 ; 271  |
                            16918 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            16919 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            16920 ; 274  |
                            16921 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_COLWIDTH_BITPOS)
                            16922 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_ROWWIDTH_BITPOS)
                            16923 ; 277  |
                            16924 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            16925 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            16926 ; 280  |
                            16927 ; 281  |typedef union               
                            16928 ; 282  |{
                            16929 ; 283  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16930 ; 284  |        int COLWIDTH               :4;
                            16931 ; 285  |        int ROWWIDTH               :4; 
                            16932 ; 286  |    } B;
                            16933 ; 287  |    int I;
                            16934 ; 288  |} sdramtype_type;
                            16935 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            16936 ; 290  |
                            16937 ; 291  |#endif
                            16938 ; 292  |
                            16939 ; 293  |
                            16940 ; 294  |
                            16941 ; 295  |
                            16942 ; 296  |
                            16943 ; 297  |
                            16944 
                            16946 
                            16947 ; 34   |#include "regstb.h"
                            16948 
                            16950 
                            16951 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            16952 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            16953 ; 3    |// Filename: regstb.inc
                            16954 ; 4    |// Description: Register definitions for Trace Buffer
                            16955 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            16956 ; 6    |// The following naming conventions are followed in this file.
                            16957 ; 7    |// All registers are named using the format...
                            16958 ; 8    |//     HW_<module>_<regname>
                            16959 ; 9    |// where <module> is the module name which can be any of the following...
                            16960 ; 10   |//     USB20
                            16961 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            16962 ; 12   |// module name includes a number starting from 0 for the first instance of
                            16963 ; 13   |// that module)
                            16964 ; 14   |// <regname> is the specific register within that module
                            16965 ; 15   |// We also define the following...
                            16966 ; 16   |//     HW_<module>_<regname>_BITPOS
                            16967 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16968 ; 18   |//     HW_<module>_<regname>_SETMASK
                            16969 ; 19   |// which does something else, and
                            16970 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            16971 ; 21   |// which does something else.
                            16972 ; 22   |// Other rules
                            16973 ; 23   |//     All caps
                            16974 ; 24   |//     Numeric identifiers start at 0
                            16975 ; 25   |#if !(defined(regstbinc))
                            16976 ; 26   |#define regstbinc 1
                            16977 ; 27   |
                            16978 ; 28   |#include "types.h"
                            16979 
                            16981 
                            16982 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16983 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16984 ; 3    |//
                            16985 ; 4    |// Filename: types.h
                            16986 ; 5    |// Description: Standard data types
                            16987 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16988 ; 7    |
                            16989 ; 8    |#ifndef _TYPES_H
                            16990 ; 9    |#define _TYPES_H
                            16991 ; 10   |
                            16992 ; 11   |// TODO:  move this outta here!
                            16993 ; 12   |#if !defined(NOERROR)
                            16994 ; 13   |#define NOERROR 0
                            16995 ; 14   |#define SUCCESS 0
                            16996 ; 15   |#endif 
                            16997 ; 16   |#if !defined(SUCCESS)
                            16998 ; 17   |#define SUCCESS  0
                            16999 ; 18   |#endif
                            17000 ; 19   |#if !defined(ERROR)
                            17001 ; 20   |#define ERROR   -1
                            17002 ; 21   |#endif
                            17003 ; 22   |#if !defined(FALSE)
                            17004 ; 23   |#define FALSE 0
                            17005 ; 24   |#endif
                            17006 ; 25   |#if !defined(TRUE)
                            17007 ; 26   |#define TRUE  1
                            17008 ; 27   |#endif
                            17009 ; 28   |
                            17010 ; 29   |#if !defined(NULL)
                            17011 ; 30   |#define NULL 0
                            17012 ; 31   |#endif
                            17013 ; 32   |
                            17014 ; 33   |#define MAX_INT     0x7FFFFF
                            17015 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17016 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17017 ; 36   |#define MAX_ULONG   (-1) 
                            17018 ; 37   |
                            17019 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17020 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17021 ; 40   |
                            17022 ; 41   |
                            17023 ; 42   |#define BYTE    unsigned char       // btVarName
                            17024 ; 43   |#define CHAR    signed char         // cVarName
                            17025 ; 44   |#define USHORT  unsigned short      // usVarName
                            17026 ; 45   |#define SHORT   unsigned short      // sVarName
                            17027 ; 46   |#define WORD    unsigned int        // wVarName
                            17028 ; 47   |#define INT     signed int          // iVarName
                            17029 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17030 ; 49   |#define LONG    signed long         // lVarName
                            17031 ; 50   |#define BOOL    unsigned int        // bVarName
                            17032 ; 51   |#define FRACT   _fract              // frVarName
                            17033 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17034 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17035 ; 54   |#define FLOAT   float               // fVarName
                            17036 ; 55   |#define DBL     double              // dVarName
                            17037 ; 56   |#define ENUM    enum                // eVarName
                            17038 ; 57   |#define CMX     _complex            // cmxVarName
                            17039 ; 58   |typedef WORD UCS3;                   // 
                            17040 ; 59   |
                            17041 ; 60   |#define UINT16  unsigned short
                            17042 ; 61   |#define UINT8   unsigned char   
                            17043 ; 62   |#define UINT32  unsigned long
                            17044 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17045 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17046 ; 65   |#define WCHAR   UINT16
                            17047 ; 66   |
                            17048 ; 67   |//UINT128 is 16 bytes or 6 words
                            17049 ; 68   |typedef struct UINT128_3500 {   
                            17050 ; 69   |    int val[6];     
                            17051 ; 70   |} UINT128_3500;
                            17052 ; 71   |
                            17053 ; 72   |#define UINT128   UINT128_3500
                            17054 ; 73   |
                            17055 ; 74   |// Little endian word packed byte strings:   
                            17056 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17057 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17058 ; 77   |// Little endian word packed byte strings:   
                            17059 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17060 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17061 ; 80   |
                            17062 ; 81   |// Declare Memory Spaces To Use When Coding
                            17063 ; 82   |// A. Sector Buffers
                            17064 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17065 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17066 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17067 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17068 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17069 ; 88   |// B. Media DDI Memory
                            17070 ; 89   |#define MEDIA_DDI_MEM _Y
                            17071 ; 90   |
                            17072 ; 91   |
                            17073 ; 92   |
                            17074 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17075 ; 94   |// Examples of circular pointers:
                            17076 ; 95   |//    INT CIRC cpiVarName
                            17077 ; 96   |//    DWORD CIRC cpdwVarName
                            17078 ; 97   |
                            17079 ; 98   |#define RETCODE INT                 // rcVarName
                            17080 ; 99   |
                            17081 ; 100  |// generic bitfield structure
                            17082 ; 101  |struct Bitfield {
                            17083 ; 102  |    unsigned int B0  :1;
                            17084 ; 103  |    unsigned int B1  :1;
                            17085 ; 104  |    unsigned int B2  :1;
                            17086 ; 105  |    unsigned int B3  :1;
                            17087 ; 106  |    unsigned int B4  :1;
                            17088 ; 107  |    unsigned int B5  :1;
                            17089 ; 108  |    unsigned int B6  :1;
                            17090 ; 109  |    unsigned int B7  :1;
                            17091 ; 110  |    unsigned int B8  :1;
                            17092 ; 111  |    unsigned int B9  :1;
                            17093 ; 112  |    unsigned int B10 :1;
                            17094 ; 113  |    unsigned int B11 :1;
                            17095 ; 114  |    unsigned int B12 :1;
                            17096 ; 115  |    unsigned int B13 :1;
                            17097 ; 116  |    unsigned int B14 :1;
                            17098 ; 117  |    unsigned int B15 :1;
                            17099 ; 118  |    unsigned int B16 :1;
                            17100 ; 119  |    unsigned int B17 :1;
                            17101 ; 120  |    unsigned int B18 :1;
                            17102 ; 121  |    unsigned int B19 :1;
                            17103 ; 122  |    unsigned int B20 :1;
                            17104 ; 123  |    unsigned int B21 :1;
                            17105 ; 124  |    unsigned int B22 :1;
                            17106 ; 125  |    unsigned int B23 :1;
                            17107 ; 126  |};
                            17108 ; 127  |
                            17109 ; 128  |union BitInt {
                            17110 ; 129  |        struct Bitfield B;
                            17111 ; 130  |        int        I;
                            17112 ; 131  |};
                            17113 ; 132  |
                            17114 ; 133  |#define MAX_MSG_LENGTH 10
                            17115 ; 134  |struct CMessage
                            17116 ; 135  |{
                            17117 ; 136  |        unsigned int m_uLength;
                            17118 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17119 ; 138  |};
                            17120 ; 139  |
                            17121 ; 140  |typedef struct {
                            17122 ; 141  |    WORD m_wLength;
                            17123 ; 142  |    WORD m_wMessage;
                            17124 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17125 ; 144  |} Message;
                            17126 ; 145  |
                            17127 ; 146  |struct MessageQueueDescriptor
                            17128 ; 147  |{
                            17129 ; 148  |        int *m_pBase;
                            17130 ; 149  |        int m_iModulo;
                            17131 ; 150  |        int m_iSize;
                            17132 ; 151  |        int *m_pHead;
                            17133 ; 152  |        int *m_pTail;
                            17134 ; 153  |};
                            17135 ; 154  |
                            17136 ; 155  |struct ModuleEntry
                            17137 ; 156  |{
                            17138 ; 157  |    int m_iSignaledEventMask;
                            17139 ; 158  |    int m_iWaitEventMask;
                            17140 ; 159  |    int m_iResourceOfCode;
                            17141 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17142 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17143 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17144 ; 163  |    int m_uTimeOutHigh;
                            17145 ; 164  |    int m_uTimeOutLow;
                            17146 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17147 ; 166  |};
                            17148 ; 167  |
                            17149 ; 168  |union WaitMask{
                            17150 ; 169  |    struct B{
                            17151 ; 170  |        unsigned int m_bNone     :1;
                            17152 ; 171  |        unsigned int m_bMessage  :1;
                            17153 ; 172  |        unsigned int m_bTimer    :1;
                            17154 ; 173  |        unsigned int m_bButton   :1;
                            17155 ; 174  |    } B;
                            17156 ; 175  |    int I;
                            17157 ; 176  |} ;
                            17158 ; 177  |
                            17159 ; 178  |
                            17160 ; 179  |struct Button {
                            17161 ; 180  |        WORD wButtonEvent;
                            17162 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17163 ; 182  |};
                            17164 ; 183  |
                            17165 ; 184  |struct Message {
                            17166 ; 185  |        WORD wMsgLength;
                            17167 ; 186  |        WORD wMsgCommand;
                            17168 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17169 ; 188  |};
                            17170 ; 189  |
                            17171 ; 190  |union EventTypes {
                            17172 ; 191  |        struct CMessage msg;
                            17173 ; 192  |        struct Button Button ;
                            17174 ; 193  |        struct Message Message;
                            17175 ; 194  |};
                            17176 ; 195  |
                            17177 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17178 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17179 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17180 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17181 ; 200  |
                            17182 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17183 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17184 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17185 ; 204  |
                            17186 ; 205  |#if DEBUG
                            17187 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17188 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17189 ; 208  |#else 
                            17190 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17191 ; 210  |#define DebugBuildAssert(x)    
                            17192 ; 211  |#endif
                            17193 ; 212  |
                            17194 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17195 ; 214  |//  #pragma asm
                            17196 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17197 ; 216  |//  #pragma endasm
                            17198 ; 217  |
                            17199 ; 218  |
                            17200 ; 219  |#ifdef COLOR_262K
                            17201 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            17202 ; 221  |#elif defined(COLOR_65K)
                            17203 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17204 ; 223  |#else
                            17205 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17206 ; 225  |#endif
                            17207 ; 226  |    
                            17208 ; 227  |#endif // #ifndef _TYPES_H
                            17209 
                            17211 
                            17212 ; 29   |
                            17213 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17214 ; 31   |
                            17215 ; 32   |//   Trace Buffer STMP Registers 
                            17216 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            17217 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17218 ; 35   |
                            17219 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            17220 ; 37   |
                            17221 ; 38   |
                            17222 ; 39   |
                            17223 ; 40   |
                            17224 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            17225 ; 42   |
                            17226 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            17227 ; 44   |
                            17228 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            17229 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            17230 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            17231 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            17232 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            17233 ; 50   |
                            17234 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            17235 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            17236 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            17237 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            17238 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            17239 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            17240 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            17241 ; 58   |
                            17242 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_ENABLE_BITPOS) 
                            17243 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS) 
                            17244 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            17245 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_BITPOS) 
                            17246 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_EVENT_BITPOS) 
                            17247 ; 64   |
                            17248 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            17249 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            17250 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            17251 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            17252 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            17253 ; 70   |
                            17254 ; 71   |typedef union               
                            17255 ; 72   |{
                            17256 ; 73   |    struct {
                            17257 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            17258 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            17259 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            17260 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            17261 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            17262 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            17263 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            17264 ; 81   |    } B;
                            17265 ; 82   |    int I;
                            17266 ; 83   |    unsigned int U;
                            17267 ; 84   |} tb_cfg_type;
                            17268 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer Configuration Register */
                            17269 ; 86   |
                            17270 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            17271 ; 88   |
                            17272 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            17273 ; 90   |
                            17274 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            17275 ; 92   |
                            17276 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            17277 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            17278 ; 95   |
                            17279 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BITPOS) 
                            17280 ; 97   |
                            17281 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            17282 ; 99   |
                            17283 ; 100  |typedef union               
                            17284 ; 101  |{
                            17285 ; 102  |    struct {
                            17286 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            17287 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            17288 ; 105  |    } B;
                            17289 ; 106  |    int I;
                            17290 ; 107  |    unsigned int U;
                            17291 ; 108  |} tb_bar_type;
                            17292 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer Base Address Register */
                            17293 ; 110  |
                            17294 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17295 ; 112  |
                            17296 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            17297 ; 114  |
                            17298 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            17299 ; 116  |
                            17300 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            17301 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            17302 ; 119  |
                            17303 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BITPOS) 
                            17304 ; 121  |
                            17305 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            17306 ; 123  |
                            17307 ; 124  |typedef union               
                            17308 ; 125  |{
                            17309 ; 126  |    struct {
                            17310 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            17311 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            17312 ; 129  |    } B;
                            17313 ; 130  |    int I;
                            17314 ; 131  |    unsigned int U;
                            17315 ; 132  |} tb_mod_type;
                            17316 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer Modulus Register */
                            17317 ; 134  |
                            17318 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            17319 ; 136  |
                            17320 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            17321 ; 138  |
                            17322 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            17323 ; 140  |
                            17324 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            17325 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            17326 ; 143  |
                            17327 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            17328 ; 145  |
                            17329 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            17330 ; 147  |
                            17331 ; 148  |typedef union               
                            17332 ; 149  |{
                            17333 ; 150  |    struct {
                            17334 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            17335 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            17336 ; 153  |    } B;
                            17337 ; 154  |    int I;
                            17338 ; 155  |    unsigned int U;
                            17339 ; 156  |} tb_cir_type;
                            17340 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer Current Index Register */
                            17341 ; 158  |
                            17342 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            17343 ; 160  |
                            17344 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            17345 ; 162  |
                            17346 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            17347 ; 164  |
                            17348 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            17349 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            17350 ; 167  |
                            17351 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            17352 ; 169  |
                            17353 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            17354 ; 171  |
                            17355 ; 172  |typedef union               
                            17356 ; 173  |{
                            17357 ; 174  |    struct {
                            17358 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            17359 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            17360 ; 177  |    } B;
                            17361 ; 178  |    int I;
                            17362 ; 179  |    unsigned int U;
                            17363 ; 180  |} tb_obc_type;
                            17364 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer one byte code Register */
                            17365 ; 182  |
                            17366 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            17367 ; 184  |
                            17368 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            17369 ; 186  |
                            17370 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            17371 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            17372 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            17373 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            17374 ; 191  |
                            17375 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            17376 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            17377 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            17378 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            17379 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            17380 ; 197  |
                            17381 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STYLE_BITPOS) 
                            17382 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLASS_BITPOS) 
                            17383 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLASS_BITPOS) 
                            17384 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS) 
                            17385 ; 202  |
                            17386 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            17387 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            17388 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            17389 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            17390 ; 207  |
                            17391 ; 208  |typedef union               
                            17392 ; 209  |{
                            17393 ; 210  |    struct {
                            17394 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            17395 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            17396 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            17397 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            17398 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            17399 ; 216  |    } B;
                            17400 ; 217  |    int I;
                            17401 ; 218  |    unsigned int U;
                            17402 ; 219  |} tb_tcs_type;
                            17403 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffer Trigger Command Register */
                            17404 ; 221  |
                            17405 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            17406 ; 223  |
                            17407 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            17408 ; 225  |
                            17409 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            17410 ; 227  |
                            17411 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            17412 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            17413 ; 230  |
                            17414 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH_ADDR_BITPOS) 
                            17415 ; 232  |
                            17416 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            17417 ; 234  |
                            17418 ; 235  |typedef union               
                            17419 ; 236  |{
                            17420 ; 237  |    struct {
                            17421 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            17422 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            17423 ; 240  |    } B;
                            17424 ; 241  |    int I;
                            17425 ; 242  |    unsigned int U;
                            17426 ; 243  |} tb_tvr_type;
                            17427 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffer Trigger Value Register */
                            17428 ; 245  |
                            17429 ; 246  |
                            17430 ; 247  |
                            17431 ; 248  |#endif
                            17432 ; 249  |
                            17433 ; 250  |
                            17434 ; 251  |
                            17435 ; 252  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17436 ; 253  |
                            17437 ; 254  |
                            17438 ; 255  |
                            17439 ; 256  |
                            17440 ; 257  |
                            17441 ; 258  |
                            17442 ; 259  |
                            17443 ; 260  |
                            17444 ; 261  |
                            17445 ; 262  |
                            17446 ; 263  |
                            17447 ; 264  |
                            17448 ; 265  |
                            17449 
                            17451 
                            17452 ; 35   |#include "regstimer.h"
                            17453 
                            17455 
                            17456 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17457 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            17458 ; 3    |// Filename: regstimer.inc
                            17459 ; 4    |// Description: Register definitions for  Timers interface
                            17460 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17461 ; 6    |// The following naming conventions are followed in this file.
                            17462 ; 7    |// All registers are named using the format...
                            17463 ; 8    |//     HW_<module>_<regname>
                            17464 ; 9    |// where <module> is the module name which can be any of the following...
                            17465 ; 10   |//     USB20
                            17466 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17467 ; 12   |// module name includes a number starting from 0 for the first instance of
                            17468 ; 13   |// that module)
                            17469 ; 14   |// <regname> is the specific register within that module
                            17470 ; 15   |// We also define the following...
                            17471 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17472 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17473 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17474 ; 19   |// which does something else, and
                            17475 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17476 ; 21   |// which does something else.
                            17477 ; 22   |// Other rules
                            17478 ; 23   |//     All caps
                            17479 ; 24   |//     Numeric identifiers start at 0
                            17480 ; 25   |#if !(defined(regstimerinc))
                            17481 ; 26   |#define regstimerinc 1
                            17482 ; 27   |
                            17483 ; 28   |#include "types.h"
                            17484 
                            17486 
                            17487 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17488 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17489 ; 3    |//
                            17490 ; 4    |// Filename: types.h
                            17491 ; 5    |// Description: Standard data types
                            17492 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17493 ; 7    |
                            17494 ; 8    |#ifndef _TYPES_H
                            17495 ; 9    |#define _TYPES_H
                            17496 ; 10   |
                            17497 ; 11   |// TODO:  move this outta here!
                            17498 ; 12   |#if !defined(NOERROR)
                            17499 ; 13   |#define NOERROR 0
                            17500 ; 14   |#define SUCCESS 0
                            17501 ; 15   |#endif 
                            17502 ; 16   |#if !defined(SUCCESS)
                            17503 ; 17   |#define SUCCESS  0
                            17504 ; 18   |#endif
                            17505 ; 19   |#if !defined(ERROR)
                            17506 ; 20   |#define ERROR   -1
                            17507 ; 21   |#endif
                            17508 ; 22   |#if !defined(FALSE)
                            17509 ; 23   |#define FALSE 0
                            17510 ; 24   |#endif
                            17511 ; 25   |#if !defined(TRUE)
                            17512 ; 26   |#define TRUE  1
                            17513 ; 27   |#endif
                            17514 ; 28   |
                            17515 ; 29   |#if !defined(NULL)
                            17516 ; 30   |#define NULL 0
                            17517 ; 31   |#endif
                            17518 ; 32   |
                            17519 ; 33   |#define MAX_INT     0x7FFFFF
                            17520 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17521 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17522 ; 36   |#define MAX_ULONG   (-1) 
                            17523 ; 37   |
                            17524 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17525 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17526 ; 40   |
                            17527 ; 41   |
                            17528 ; 42   |#define BYTE    unsigned char       // btVarName
                            17529 ; 43   |#define CHAR    signed char         // cVarName
                            17530 ; 44   |#define USHORT  unsigned short      // usVarName
                            17531 ; 45   |#define SHORT   unsigned short      // sVarName
                            17532 ; 46   |#define WORD    unsigned int        // wVarName
                            17533 ; 47   |#define INT     signed int          // iVarName
                            17534 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17535 ; 49   |#define LONG    signed long         // lVarName
                            17536 ; 50   |#define BOOL    unsigned int        // bVarName
                            17537 ; 51   |#define FRACT   _fract              // frVarName
                            17538 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17539 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17540 ; 54   |#define FLOAT   float               // fVarName
                            17541 ; 55   |#define DBL     double              // dVarName
                            17542 ; 56   |#define ENUM    enum                // eVarName
                            17543 ; 57   |#define CMX     _complex            // cmxVarName
                            17544 ; 58   |typedef WORD UCS3;                   // 
                            17545 ; 59   |
                            17546 ; 60   |#define UINT16  unsigned short
                            17547 ; 61   |#define UINT8   unsigned char   
                            17548 ; 62   |#define UINT32  unsigned long
                            17549 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17550 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17551 ; 65   |#define WCHAR   UINT16
                            17552 ; 66   |
                            17553 ; 67   |//UINT128 is 16 bytes or 6 words
                            17554 ; 68   |typedef struct UINT128_3500 {   
                            17555 ; 69   |    int val[6];     
                            17556 ; 70   |} UINT128_3500;
                            17557 ; 71   |
                            17558 ; 72   |#define UINT128   UINT128_3500
                            17559 ; 73   |
                            17560 ; 74   |// Little endian word packed byte strings:   
                            17561 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17562 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17563 ; 77   |// Little endian word packed byte strings:   
                            17564 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17565 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17566 ; 80   |
                            17567 ; 81   |// Declare Memory Spaces To Use When Coding
                            17568 ; 82   |// A. Sector Buffers
                            17569 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17570 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17571 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17572 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17573 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17574 ; 88   |// B. Media DDI Memory
                            17575 ; 89   |#define MEDIA_DDI_MEM _Y
                            17576 ; 90   |
                            17577 ; 91   |
                            17578 ; 92   |
                            17579 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17580 ; 94   |// Examples of circular pointers:
                            17581 ; 95   |//    INT CIRC cpiVarName
                            17582 ; 96   |//    DWORD CIRC cpdwVarName
                            17583 ; 97   |
                            17584 ; 98   |#define RETCODE INT                 // rcVarName
                            17585 ; 99   |
                            17586 ; 100  |// generic bitfield structure
                            17587 ; 101  |struct Bitfield {
                            17588 ; 102  |    unsigned int B0  :1;
                            17589 ; 103  |    unsigned int B1  :1;
                            17590 ; 104  |    unsigned int B2  :1;
                            17591 ; 105  |    unsigned int B3  :1;
                            17592 ; 106  |    unsigned int B4  :1;
                            17593 ; 107  |    unsigned int B5  :1;
                            17594 ; 108  |    unsigned int B6  :1;
                            17595 ; 109  |    unsigned int B7  :1;
                            17596 ; 110  |    unsigned int B8  :1;
                            17597 ; 111  |    unsigned int B9  :1;
                            17598 ; 112  |    unsigned int B10 :1;
                            17599 ; 113  |    unsigned int B11 :1;
                            17600 ; 114  |    unsigned int B12 :1;
                            17601 ; 115  |    unsigned int B13 :1;
                            17602 ; 116  |    unsigned int B14 :1;
                            17603 ; 117  |    unsigned int B15 :1;
                            17604 ; 118  |    unsigned int B16 :1;
                            17605 ; 119  |    unsigned int B17 :1;
                            17606 ; 120  |    unsigned int B18 :1;
                            17607 ; 121  |    unsigned int B19 :1;
                            17608 ; 122  |    unsigned int B20 :1;
                            17609 ; 123  |    unsigned int B21 :1;
                            17610 ; 124  |    unsigned int B22 :1;
                            17611 ; 125  |    unsigned int B23 :1;
                            17612 ; 126  |};
                            17613 ; 127  |
                            17614 ; 128  |union BitInt {
                            17615 ; 129  |        struct Bitfield B;
                            17616 ; 130  |        int        I;
                            17617 ; 131  |};
                            17618 ; 132  |
                            17619 ; 133  |#define MAX_MSG_LENGTH 10
                            17620 ; 134  |struct CMessage
                            17621 ; 135  |{
                            17622 ; 136  |        unsigned int m_uLength;
                            17623 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17624 ; 138  |};
                            17625 ; 139  |
                            17626 ; 140  |typedef struct {
                            17627 ; 141  |    WORD m_wLength;
                            17628 ; 142  |    WORD m_wMessage;
                            17629 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17630 ; 144  |} Message;
                            17631 ; 145  |
                            17632 ; 146  |struct MessageQueueDescriptor
                            17633 ; 147  |{
                            17634 ; 148  |        int *m_pBase;
                            17635 ; 149  |        int m_iModulo;
                            17636 ; 150  |        int m_iSize;
                            17637 ; 151  |        int *m_pHead;
                            17638 ; 152  |        int *m_pTail;
                            17639 ; 153  |};
                            17640 ; 154  |
                            17641 ; 155  |struct ModuleEntry
                            17642 ; 156  |{
                            17643 ; 157  |    int m_iSignaledEventMask;
                            17644 ; 158  |    int m_iWaitEventMask;
                            17645 ; 159  |    int m_iResourceOfCode;
                            17646 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17647 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17648 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17649 ; 163  |    int m_uTimeOutHigh;
                            17650 ; 164  |    int m_uTimeOutLow;
                            17651 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17652 ; 166  |};
                            17653 ; 167  |
                            17654 ; 168  |union WaitMask{
                            17655 ; 169  |    struct B{
                            17656 ; 170  |        unsigned int m_bNone     :1;
                            17657 ; 171  |        unsigned int m_bMessage  :1;
                            17658 ; 172  |        unsigned int m_bTimer    :1;
                            17659 ; 173  |        unsigned int m_bButton   :1;
                            17660 ; 174  |    } B;
                            17661 ; 175  |    int I;
                            17662 ; 176  |} ;
                            17663 ; 177  |
                            17664 ; 178  |
                            17665 ; 179  |struct Button {
                            17666 ; 180  |        WORD wButtonEvent;
                            17667 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17668 ; 182  |};
                            17669 ; 183  |
                            17670 ; 184  |struct Message {
                            17671 ; 185  |        WORD wMsgLength;
                            17672 ; 186  |        WORD wMsgCommand;
                            17673 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17674 ; 188  |};
                            17675 ; 189  |
                            17676 ; 190  |union EventTypes {
                            17677 ; 191  |        struct CMessage msg;
                            17678 ; 192  |        struct Button Button ;
                            17679 ; 193  |        struct Message Message;
                            17680 ; 194  |};
                            17681 ; 195  |
                            17682 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17683 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17684 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17685 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17686 ; 200  |
                            17687 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17688 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17689 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17690 ; 204  |
                            17691 ; 205  |#if DEBUG
                            17692 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17693 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17694 ; 208  |#else 
                            17695 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17696 ; 210  |#define DebugBuildAssert(x)    
                            17697 ; 211  |#endif
                            17698 ; 212  |
                            17699 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17700 ; 214  |//  #pragma asm
                            17701 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17702 ; 216  |//  #pragma endasm
                            17703 ; 217  |
                            17704 ; 218  |
                            17705 ; 219  |#ifdef COLOR_262K
                            17706 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            17707 ; 221  |#elif defined(COLOR_65K)
                            17708 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17709 ; 223  |#else
                            17710 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17711 ; 225  |#endif
                            17712 ; 226  |    
                            17713 ; 227  |#endif // #ifndef _TYPES_H
                            17714 
                            17716 
                            17717 ; 29   |
                            17718 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17719 ; 31   |//   TIMER STMP Registers 
                            17720 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17721 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            17722 ; 34   |
                            17723 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            17724 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            17725 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            17726 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            17727 ; 39   |
                            17728 ; 40   |#define HW_TIMER_NUMBER_0 0
                            17729 ; 41   |#define HW_TIMER_NUMBER_1 1
                            17730 ; 42   |#define HW_TIMER_NUMBER_2 2
                            17731 ; 43   |#define HW_TIMER_NUMBER_3 3
                            17732 ; 44   |
                            17733 ; 45   |#define HW_TMRCSR 0
                            17734 ; 46   |#define HW_TMRCNTR 1
                            17735 ; 47   |
                            17736 ; 48   |
                            17737 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            17738 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            17739 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            17740 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            17741 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            17742 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            17743 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            17744 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            17745 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            17746 ; 58   |
                            17747 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            17748 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            17749 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            17750 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            17751 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            17752 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            17753 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            17754 ; 66   |
                            17755 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CSR_TIMER_ENABLE_BITPOS)
                            17756 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CSR_TIMER_INT_EN_BITPOS)
                            17757 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BITPOS)
                            17758 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0CSR_TIMER_CONTROL_BITPOS)
                            17759 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CSR_TIMER_STATUS_BITPOS)
                            17760 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TIMER_MODE_BITPOS)
                            17761 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS)
                            17762 ; 74   |
                            17763 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            17764 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            17765 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            17766 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            17767 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            17768 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            17769 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            17770 ; 82   |
                            17771 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            17772 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            17773 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            17774 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            17775 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            17776 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            17777 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            17778 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            17779 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            17780 ; 92   |
                            17781 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            17782 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            17783 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            17784 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            17785 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            17786 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            17787 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            17788 ; 100  |
                            17789 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CSR_TIMER_ENABLE_BITPOS)
                            17790 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CSR_TIMER_INT_EN_BITPOS)
                            17791 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BITPOS)
                            17792 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1CSR_TIMER_CONTROL_BITPOS)
                            17793 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CSR_TIMER_STATUS_BITPOS)
                            17794 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TIMER_MODE_BITPOS)
                            17795 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS)
                            17796 ; 108  |
                            17797 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            17798 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            17799 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            17800 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            17801 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            17802 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            17803 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            17804 ; 116  |
                            17805 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            17806 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            17807 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            17808 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            17809 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            17810 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            17811 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            17812 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            17813 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            17814 ; 126  |
                            17815 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            17816 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            17817 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            17818 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            17819 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            17820 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            17821 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            17822 ; 134  |
                            17823 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CSR_TIMER_ENABLE_BITPOS)
                            17824 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CSR_TIMER_INT_EN_BITPOS)
                            17825 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BITPOS)
                            17826 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2CSR_TIMER_CONTROL_BITPOS)
                            17827 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CSR_TIMER_STATUS_BITPOS)
                            17828 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TIMER_MODE_BITPOS)
                            17829 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS)
                            17830 ; 142  |
                            17831 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            17832 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            17833 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            17834 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            17835 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            17836 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            17837 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            17838 ; 150  |
                            17839 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            17840 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            17841 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            17842 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            17843 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            17844 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            17845 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            17846 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            17847 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            17848 ; 160  |
                            17849 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            17850 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            17851 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            17852 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            17853 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            17854 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            17855 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            17856 ; 168  |
                            17857 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CSR_TIMER_ENABLE_BITPOS)
                            17858 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CSR_TIMER_INT_EN_BITPOS)
                            17859 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BITPOS)
                            17860 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3CSR_TIMER_CONTROL_BITPOS)
                            17861 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CSR_TIMER_STATUS_BITPOS)
                            17862 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TIMER_MODE_BITPOS)
                            17863 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS)
                            17864 ; 176  |
                            17865 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            17866 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            17867 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            17868 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            17869 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            17870 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            17871 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            17872 ; 184  |
                            17873 ; 185  |typedef union               
                            17874 ; 186  |{
                            17875 ; 187  |    struct {
                            17876 ; 188  |       int TIMER_ENABLE              :1;
                            17877 ; 189  |       int TIMER_INT_EN              :1;
                            17878 ; 190  |       int INVERT                    :1;
                            17879 ; 191  |       int TIMER_CONTROL             :3;
                            17880 ; 192  |       int RSVD0                     :1;
                            17881 ; 193  |       int TIMER_STATUS              :1;
                            17882 ; 194  |       int TIMER_MODE                :2;
                            17883 ; 195  |       int RSVD1                     :13;
                            17884 ; 196  |       int CLKGT                     :1;
                            17885 ; 197  |    } B;
                            17886 ; 198  |    int I;
                            17887 ; 199  |} timercsr_type;
                            17888 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /* Timer0 Control Status Register */
                            17889 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /* Timer1 Control Status Register */
                            17890 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /* Timer2 Control Status Register */
                            17891 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /* Timer3 Control Status Register */
                            17892 ; 204  |
                            17893 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            17894 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            17895 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            17896 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            17897 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BITPOS)
                            17898 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            17899 ; 211  |
                            17900 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            17901 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            17902 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            17903 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            17904 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BITPOS)
                            17905 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            17906 ; 218  |
                            17907 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            17908 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            17909 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            17910 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            17911 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BITPOS)
                            17912 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            17913 ; 225  |
                            17914 ; 226  |typedef union               
                            17915 ; 227  |{
                            17916 ; 228  |    struct {
                            17917 ; 229  |       int COUNT                    :24;
                            17918 ; 230  |    } B;
                            17919 ; 231  |    int I;
                            17920 ; 232  |} tmrcntr_type;
                            17921 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /* Timer0 Count Register */
                            17922 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /* Timer1 Count Register */
                            17923 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /* Timer2 Count Register */
                            17924 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /* Timer3 Count Register */
                            17925 ; 237  |
                            17926 ; 238  |
                            17927 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            17928 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            17929 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            17930 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            17931 ; 243  |
                            17932 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            17933 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            17934 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            17935 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            17936 ; 248  |
                            17937 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            17938 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            17939 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            17940 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            17941 ; 253  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17942 ; 254  |// Timer enable
                            17943 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            17944 ; 256  |// Timer clock gating control
                            17945 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            17946 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            17947 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            17948 ; 260  |#endif
                            17949 ; 261  |
                            17950 ; 262  |
                            17951 ; 263  |
                            17952 ; 264  |
                            17953 
                            17955 
                            17956 ; 36   |#include "regsusb20.h"
                            17957 
                            17959 
                            17960 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17961 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            17962 ; 3    |//;  File        : regsusb20ip.inc
                            17963 ; 4    |//;  Description : USB20 IP Register definition
                            17964 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17965 ; 6    |
                            17966 ; 7    |// The following naming conventions are followed in this file.
                            17967 ; 8    |// All registers are named using the format...
                            17968 ; 9    |//     HW_<module>_<regname>
                            17969 ; 10   |// where <module> is the module name which can be any of the following...
                            17970 ; 11   |//     USB20
                            17971 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            17972 ; 13   |// module name includes a number starting from 0 for the first instance of
                            17973 ; 14   |// that module)
                            17974 ; 15   |// <regname> is the specific register within that module
                            17975 ; 16   |// We also define the following...
                            17976 ; 17   |//     HW_<module>_<regname>_BITPOS
                            17977 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17978 ; 19   |//     HW_<module>_<regname>_SETMASK
                            17979 ; 20   |// which does something else, and
                            17980 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            17981 ; 22   |// which does something else.
                            17982 ; 23   |// Other rules
                            17983 ; 24   |//     All caps
                            17984 ; 25   |//     Numeric identifiers start at 0
                            17985 ; 26   |
                            17986 ; 27   |#if !(defined(regsusb20inc))
                            17987 ; 28   |#define regsusb20inc 1
                            17988 ; 29   |
                            17989 ; 30   |#include "types.h"
                            17990 
                            17992 
                            17993 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17994 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17995 ; 3    |//
                            17996 ; 4    |// Filename: types.h
                            17997 ; 5    |// Description: Standard data types
                            17998 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17999 ; 7    |
                            18000 ; 8    |#ifndef _TYPES_H
                            18001 ; 9    |#define _TYPES_H
                            18002 ; 10   |
                            18003 ; 11   |// TODO:  move this outta here!
                            18004 ; 12   |#if !defined(NOERROR)
                            18005 ; 13   |#define NOERROR 0
                            18006 ; 14   |#define SUCCESS 0
                            18007 ; 15   |#endif 
                            18008 ; 16   |#if !defined(SUCCESS)
                            18009 ; 17   |#define SUCCESS  0
                            18010 ; 18   |#endif
                            18011 ; 19   |#if !defined(ERROR)
                            18012 ; 20   |#define ERROR   -1
                            18013 ; 21   |#endif
                            18014 ; 22   |#if !defined(FALSE)
                            18015 ; 23   |#define FALSE 0
                            18016 ; 24   |#endif
                            18017 ; 25   |#if !defined(TRUE)
                            18018 ; 26   |#define TRUE  1
                            18019 ; 27   |#endif
                            18020 ; 28   |
                            18021 ; 29   |#if !defined(NULL)
                            18022 ; 30   |#define NULL 0
                            18023 ; 31   |#endif
                            18024 ; 32   |
                            18025 ; 33   |#define MAX_INT     0x7FFFFF
                            18026 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18027 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18028 ; 36   |#define MAX_ULONG   (-1) 
                            18029 ; 37   |
                            18030 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18031 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18032 ; 40   |
                            18033 ; 41   |
                            18034 ; 42   |#define BYTE    unsigned char       // btVarName
                            18035 ; 43   |#define CHAR    signed char         // cVarName
                            18036 ; 44   |#define USHORT  unsigned short      // usVarName
                            18037 ; 45   |#define SHORT   unsigned short      // sVarName
                            18038 ; 46   |#define WORD    unsigned int        // wVarName
                            18039 ; 47   |#define INT     signed int          // iVarName
                            18040 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18041 ; 49   |#define LONG    signed long         // lVarName
                            18042 ; 50   |#define BOOL    unsigned int        // bVarName
                            18043 ; 51   |#define FRACT   _fract              // frVarName
                            18044 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18045 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18046 ; 54   |#define FLOAT   float               // fVarName
                            18047 ; 55   |#define DBL     double              // dVarName
                            18048 ; 56   |#define ENUM    enum                // eVarName
                            18049 ; 57   |#define CMX     _complex            // cmxVarName
                            18050 ; 58   |typedef WORD UCS3;                   // 
                            18051 ; 59   |
                            18052 ; 60   |#define UINT16  unsigned short
                            18053 ; 61   |#define UINT8   unsigned char   
                            18054 ; 62   |#define UINT32  unsigned long
                            18055 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18056 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18057 ; 65   |#define WCHAR   UINT16
                            18058 ; 66   |
                            18059 ; 67   |//UINT128 is 16 bytes or 6 words
                            18060 ; 68   |typedef struct UINT128_3500 {   
                            18061 ; 69   |    int val[6];     
                            18062 ; 70   |} UINT128_3500;
                            18063 ; 71   |
                            18064 ; 72   |#define UINT128   UINT128_3500
                            18065 ; 73   |
                            18066 ; 74   |// Little endian word packed byte strings:   
                            18067 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18068 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18069 ; 77   |// Little endian word packed byte strings:   
                            18070 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18071 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18072 ; 80   |
                            18073 ; 81   |// Declare Memory Spaces To Use When Coding
                            18074 ; 82   |// A. Sector Buffers
                            18075 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18076 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18077 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18078 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18079 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18080 ; 88   |// B. Media DDI Memory
                            18081 ; 89   |#define MEDIA_DDI_MEM _Y
                            18082 ; 90   |
                            18083 ; 91   |
                            18084 ; 92   |
                            18085 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18086 ; 94   |// Examples of circular pointers:
                            18087 ; 95   |//    INT CIRC cpiVarName
                            18088 ; 96   |//    DWORD CIRC cpdwVarName
                            18089 ; 97   |
                            18090 ; 98   |#define RETCODE INT                 // rcVarName
                            18091 ; 99   |
                            18092 ; 100  |// generic bitfield structure
                            18093 ; 101  |struct Bitfield {
                            18094 ; 102  |    unsigned int B0  :1;
                            18095 ; 103  |    unsigned int B1  :1;
                            18096 ; 104  |    unsigned int B2  :1;
                            18097 ; 105  |    unsigned int B3  :1;
                            18098 ; 106  |    unsigned int B4  :1;
                            18099 ; 107  |    unsigned int B5  :1;
                            18100 ; 108  |    unsigned int B6  :1;
                            18101 ; 109  |    unsigned int B7  :1;
                            18102 ; 110  |    unsigned int B8  :1;
                            18103 ; 111  |    unsigned int B9  :1;
                            18104 ; 112  |    unsigned int B10 :1;
                            18105 ; 113  |    unsigned int B11 :1;
                            18106 ; 114  |    unsigned int B12 :1;
                            18107 ; 115  |    unsigned int B13 :1;
                            18108 ; 116  |    unsigned int B14 :1;
                            18109 ; 117  |    unsigned int B15 :1;
                            18110 ; 118  |    unsigned int B16 :1;
                            18111 ; 119  |    unsigned int B17 :1;
                            18112 ; 120  |    unsigned int B18 :1;
                            18113 ; 121  |    unsigned int B19 :1;
                            18114 ; 122  |    unsigned int B20 :1;
                            18115 ; 123  |    unsigned int B21 :1;
                            18116 ; 124  |    unsigned int B22 :1;
                            18117 ; 125  |    unsigned int B23 :1;
                            18118 ; 126  |};
                            18119 ; 127  |
                            18120 ; 128  |union BitInt {
                            18121 ; 129  |        struct Bitfield B;
                            18122 ; 130  |        int        I;
                            18123 ; 131  |};
                            18124 ; 132  |
                            18125 ; 133  |#define MAX_MSG_LENGTH 10
                            18126 ; 134  |struct CMessage
                            18127 ; 135  |{
                            18128 ; 136  |        unsigned int m_uLength;
                            18129 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18130 ; 138  |};
                            18131 ; 139  |
                            18132 ; 140  |typedef struct {
                            18133 ; 141  |    WORD m_wLength;
                            18134 ; 142  |    WORD m_wMessage;
                            18135 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18136 ; 144  |} Message;
                            18137 ; 145  |
                            18138 ; 146  |struct MessageQueueDescriptor
                            18139 ; 147  |{
                            18140 ; 148  |        int *m_pBase;
                            18141 ; 149  |        int m_iModulo;
                            18142 ; 150  |        int m_iSize;
                            18143 ; 151  |        int *m_pHead;
                            18144 ; 152  |        int *m_pTail;
                            18145 ; 153  |};
                            18146 ; 154  |
                            18147 ; 155  |struct ModuleEntry
                            18148 ; 156  |{
                            18149 ; 157  |    int m_iSignaledEventMask;
                            18150 ; 158  |    int m_iWaitEventMask;
                            18151 ; 159  |    int m_iResourceOfCode;
                            18152 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18153 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            18154 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18155 ; 163  |    int m_uTimeOutHigh;
                            18156 ; 164  |    int m_uTimeOutLow;
                            18157 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18158 ; 166  |};
                            18159 ; 167  |
                            18160 ; 168  |union WaitMask{
                            18161 ; 169  |    struct B{
                            18162 ; 170  |        unsigned int m_bNone     :1;
                            18163 ; 171  |        unsigned int m_bMessage  :1;
                            18164 ; 172  |        unsigned int m_bTimer    :1;
                            18165 ; 173  |        unsigned int m_bButton   :1;
                            18166 ; 174  |    } B;
                            18167 ; 175  |    int I;
                            18168 ; 176  |} ;
                            18169 ; 177  |
                            18170 ; 178  |
                            18171 ; 179  |struct Button {
                            18172 ; 180  |        WORD wButtonEvent;
                            18173 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18174 ; 182  |};
                            18175 ; 183  |
                            18176 ; 184  |struct Message {
                            18177 ; 185  |        WORD wMsgLength;
                            18178 ; 186  |        WORD wMsgCommand;
                            18179 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18180 ; 188  |};
                            18181 ; 189  |
                            18182 ; 190  |union EventTypes {
                            18183 ; 191  |        struct CMessage msg;
                            18184 ; 192  |        struct Button Button ;
                            18185 ; 193  |        struct Message Message;
                            18186 ; 194  |};
                            18187 ; 195  |
                            18188 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18189 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18190 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18191 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18192 ; 200  |
                            18193 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18194 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18195 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18196 ; 204  |
                            18197 ; 205  |#if DEBUG
                            18198 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18199 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18200 ; 208  |#else 
                            18201 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            18202 ; 210  |#define DebugBuildAssert(x)    
                            18203 ; 211  |#endif
                            18204 ; 212  |
                            18205 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18206 ; 214  |//  #pragma asm
                            18207 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18208 ; 216  |//  #pragma endasm
                            18209 ; 217  |
                            18210 ; 218  |
                            18211 ; 219  |#ifdef COLOR_262K
                            18212 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            18213 ; 221  |#elif defined(COLOR_65K)
                            18214 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            18215 ; 223  |#else
                            18216 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            18217 ; 225  |#endif
                            18218 ; 226  |    
                            18219 ; 227  |#endif // #ifndef _TYPES_H
                            18220 
                            18222 
                            18223 ; 31   |
                            18224 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18225 ; 33   |//   USB2.0 STMP Registers 
                            18226 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18227 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            18228 ; 36   |
                            18229 ; 37   |
                            18230 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18231 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            18232 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            18233 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            18234 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            18235 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            18236 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            18237 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            18238 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            18239 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            18240 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            18241 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            18242 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            18243 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            18244 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            18245 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            18246 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            18247 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            18248 ; 56   |
                            18249 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            18250 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            18251 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            18252 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            18253 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            18254 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            18255 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            18256 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            18257 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            18258 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            18259 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            18260 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            18261 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            18262 ; 70   |
                            18263 ; 71   |
                            18264 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            18265 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            18266 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            18267 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            18268 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            18269 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            18270 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            18271 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            18272 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            18273 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            18274 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            18275 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            18276 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            18277 ; 85   |
                            18278 ; 86   |typedef union               
                            18279 ; 87   |{
                            18280 ; 88   |    struct {
                            18281 ; 89   |        int USBEN          :1;
                            18282 ; 90   |        int WAKEUPIRQ      :1;
                            18283 ; 91   |        int WAKEUPIE       :1;
                            18284 ; 92   |        int VBUSCXIRQ      :1;
                            18285 ; 93   |        int VBUSCXIE       :1;
                            18286 ; 94   |        int VBUSDISCXIRQ   :1;
                            18287 ; 95   |        int VBUSDISCXIE    :1;
                            18288 ; 96   |        int CLKOFF         :1;
                            18289 ; 97   |        int SUSP           :1;
                            18290 ; 98   |        int SUSPF          :1;
                            18291 ; 99   |        int UTMITST        :1;
                            18292 ; 100  |        int ARCCONNECT     :1;
                            18293 ; 101  |        int PLUGGEDIN_EN   :1;
                            18294 ; 102  |        int PLUGGEDIN      :1;
                            18295 ; 103  |        int                :8;
                            18296 ; 104  |        int HOSTDISCONNECT :1;
                            18297 ; 105  |        int VBUSSENSE      :1;
                            18298 ; 106  |    } B;
                            18299 ; 107  |    int I;
                            18300 ; 108  |} usbcsr_type;
                            18301 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control / Status Register */
                            18302 ; 110  |
                            18303 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            18304 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            18305 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            18306 ; 114  |
                            18307 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            18308 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            18309 ; 117  |
                            18310 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            18311 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            18312 ; 120  |
                            18313 ; 121  |typedef union               
                            18314 ; 122  |{
                            18315 ; 123  |    struct {
                            18316 ; 124  |        int ADD            :16;
                            18317 ; 125  |        int MEM            :2;
                            18318 ; 126  |        int                :6;
                            18319 ; 127  |    } B;
                            18320 ; 128  |    int I;
                            18321 ; 129  |} usbdmaoff_type;
                            18322 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            18323 ; 131  |
                            18324 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            18325 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            18326 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            18327 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            18328 ; 136  |
                            18329 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            18330 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            18331 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            18332 ; 140  |
                            18333 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            18334 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            18335 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            18336 ; 144  |
                            18337 ; 145  |typedef union               
                            18338 ; 146  |{
                            18339 ; 147  |    struct {
                            18340 ; 148  |        int ADD            :9;
                            18341 ; 149  |        int                :7;
                            18342 ; 150  |        int RWB            :1;
                            18343 ; 151  |        int                :14;
                            18344 ; 152  |        int KICK           :1;
                            18345 ; 153  |    } B;
                            18346 ; 154  |    int I;
                            18347 ; 155  |} usbarcaccess_type;
                            18348 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            18349 ; 157  |
                            18350 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            18351 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            18352 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            18353 ; 161  |
                            18354 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            18355 ; 163  |
                            18356 ; 164  |typedef union               
                            18357 ; 165  |{
                            18358 ; 166  |    struct {
                            18359 ; 167  |        int DATA           :16;
                            18360 ; 168  |        int                :8;
                            18361 ; 169  |    } B;
                            18362 ; 170  |    int I;
                            18363 ; 171  |} usbarcdatalow_type;
                            18364 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                            18365 ; 173  |
                            18366 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            18367 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            18368 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            18369 ; 177  |
                            18370 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            18371 ; 179  |
                            18372 ; 180  |typedef union               
                            18373 ; 181  |{
                            18374 ; 182  |    struct {
                            18375 ; 183  |        int DATA           :16;
                            18376 ; 184  |        int                :8;
                            18377 ; 185  |    } B;
                            18378 ; 186  |    int I;
                            18379 ; 187  |} usbarcdatahigh_type;
                            18380 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))    
                            18381 ; 189  |
                            18382 ; 190  |
                            18383 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18384 ; 192  |//   USB2.0 ARC Registers 
                            18385 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18386 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            18387 ; 195  |
                            18388 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            18389 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            18390 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            18391 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            18392 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            18393 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            18394 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            18395 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            18396 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            18397 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            18398 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            18399 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            18400 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            18401 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            18402 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            18403 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            18404 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            18405 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            18406 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            18407 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            18408 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            18409 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            18410 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            18411 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            18412 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            18413 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            18414 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            18415 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            18416 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            18417 ; 225  |
                            18418 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            18419 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            18420 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            18421 ; 229  |
                            18422 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            18423 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            18424 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            18425 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            18426 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            18427 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            18428 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            18429 ; 237  |
                            18430 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            18431 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            18432 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            18433 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            18434 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            18435 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            18436 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            18437 ; 245  |
                            18438 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            18439 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            18440 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            18441 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            18442 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            18443 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            18444 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            18445 ; 253  |
                            18446 ; 254  |typedef union               
                            18447 ; 255  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18448 ; 256  |    struct {
                            18449 ; 257  |        int N_PORTS         :4;
                            18450 ; 258  |        int PPC             :1;
                            18451 ; 259  |        int                 :3;
                            18452 ; 260  |        int N_PCC           :4;
                            18453 ; 261  |        int N_CC            :4;
                            18454 ; 262  |        int PI              :1;
                            18455 ; 263  |        int                 :3;
                            18456 ; 264  |        int N_PTT           :4;
                            18457 ; 265  |        int N_TT            :4;
                            18458 ; 266  |        int                 :20;
                            18459 ; 267  |    } B;
                            18460 ; 268  |    DWORD I;
                            18461 ; 269  |} hcsparams_type;
                            18462 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            18463 ; 271  |
                            18464 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            18465 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            18466 ; 274  |
                            18467 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            18468 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            18469 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            18470 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            18471 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            18472 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            18473 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            18474 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            18475 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            18476 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            18477 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            18478 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            18479 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            18480 ; 288  |
                            18481 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            18482 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            18483 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            18484 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            18485 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            18486 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            18487 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            18488 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            18489 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            18490 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            18491 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            18492 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            18493 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            18494 ; 302  |
                            18495 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            18496 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            18497 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            18498 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            18499 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            18500 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            18501 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            18502 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            18503 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            18504 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            18505 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            18506 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            18507 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            18508 ; 316  |
                            18509 ; 317  |typedef union               
                            18510 ; 318  |{
                            18511 ; 319  |    struct {
                            18512 ; 320  |        int RS              :1;
                            18513 ; 321  |        int RST             :1;
                            18514 ; 322  |        int FS0             :1;
                            18515 ; 323  |        int FS1             :1;
                            18516 ; 324  |        int PSE             :1;
                            18517 ; 325  |        int ASE             :1;
                            18518 ; 326  |        int IAA             :1;
                            18519 ; 327  |        int LR              :1;
                            18520 ; 328  |        int ASP0            :1;
                            18521 ; 329  |        int ASP1            :1;
                            18522 ; 330  |        int                 :1;
                            18523 ; 331  |        int ASPE            :1;
                            18524 ; 332  |        int                 :3;
                            18525 ; 333  |        int FS2             :1;
                            18526 ; 334  |        int ITC             :8;
                            18527 ; 335  |        int                 :24;
                            18528 ; 336  |    } B;
                            18529 ; 337  |    DWORD I;
                            18530 ; 338  |} usbcmd_type;
                            18531 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            18532 ; 340  |
                            18533 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            18534 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            18535 ; 343  |
                            18536 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            18537 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            18538 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            18539 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            18540 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            18541 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            18542 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            18543 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            18544 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            18545 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            18546 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            18547 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            18548 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            18549 ; 357  |
                            18550 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            18551 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            18552 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            18553 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            18554 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            18555 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            18556 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            18557 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            18558 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            18559 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            18560 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            18561 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            18562 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            18563 ; 371  |
                            18564 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            18565 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            18566 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            18567 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            18568 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            18569 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            18570 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            18571 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            18572 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            18573 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            18574 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            18575 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            18576 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            18577 ; 385  |
                            18578 ; 386  |
                            18579 ; 387  |typedef union               
                            18580 ; 388  |{
                            18581 ; 389  |    struct {
                            18582 ; 390  |        int UI              :1;
                            18583 ; 391  |        int UEI             :1;
                            18584 ; 392  |        int PCI             :1;
                            18585 ; 393  |        int FRI             :1;
                            18586 ; 394  |        int SEI             :1;
                            18587 ; 395  |        int AAI             :1;
                            18588 ; 396  |        int URI             :1;
                            18589 ; 397  |        int STI             :1;
                            18590 ; 398  |        int SLI             :1;
                            18591 ; 399  |        int                 :3;
                            18592 ; 400  |        int HCH             :1;
                            18593 ; 401  |        int RCL             :1;
                            18594 ; 402  |        int PS              :1;
                            18595 ; 403  |        int AS              :1;
                            18596 ; 404  |        int                 :24;
                            18597 ; 405  |    } B;
                            18598 ; 406  |    DWORD I;
                            18599 ; 407  |} usbsts_type;
                            18600 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            18601 ; 409  |
                            18602 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            18603 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            18604 ; 412  |
                            18605 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            18606 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            18607 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            18608 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            18609 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            18610 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            18611 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            18612 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            18613 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            18614 ; 422  |
                            18615 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            18616 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            18617 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            18618 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            18619 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            18620 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            18621 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            18622 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            18623 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            18624 ; 432  |
                            18625 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            18626 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            18627 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            18628 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            18629 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            18630 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            18631 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            18632 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            18633 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            18634 ; 442  |
                            18635 ; 443  |
                            18636 ; 444  |typedef union               
                            18637 ; 445  |{
                            18638 ; 446  |    struct {
                            18639 ; 447  |        int UE              :1;
                            18640 ; 448  |        int UEE             :1;
                            18641 ; 449  |        int PCE             :1;
                            18642 ; 450  |        int FRE             :1;
                            18643 ; 451  |        int SEE             :1;
                            18644 ; 452  |        int AAE             :1;
                            18645 ; 453  |        int URE             :1;
                            18646 ; 454  |        int STE             :1;
                            18647 ; 455  |        int SLE             :1;
                            18648 ; 456  |        int                 :39;
                            18649 ; 457  |    } B;
                            18650 ; 458  |    DWORD I;
                            18651 ; 459  |} usbintr_type;
                            18652 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            18653 ; 461  |
                            18654 ; 462  |
                            18655 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18656 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            18657 ; 465  |
                            18658 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            18659 ; 467  |
                            18660 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            18661 ; 469  |
                            18662 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            18663 ; 471  |
                            18664 ; 472  |typedef union               
                            18665 ; 473  |{
                            18666 ; 474  |    struct {
                            18667 ; 475  |        int                 :25;
                            18668 ; 476  |        int ADD             :7;
                            18669 ; 477  |        int                 :16;
                            18670 ; 478  |    } B;
                            18671 ; 479  |    DWORD I;
                            18672 ; 480  |} devaddr_type;
                            18673 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            18674 ; 482  |
                            18675 ; 483  |
                            18676 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            18677 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            18678 ; 486  |
                            18679 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            18680 ; 488  |
                            18681 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            18682 ; 490  |
                            18683 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            18684 ; 492  |
                            18685 ; 493  |typedef union               
                            18686 ; 494  |{
                            18687 ; 495  |    struct {
                            18688 ; 496  |        int                 :10;
                            18689 ; 497  |        int ADD             :22;
                            18690 ; 498  |        int                 :16;
                            18691 ; 499  |    } B;
                            18692 ; 500  |    DWORD I;
                            18693 ; 501  |} endptlistaddr_type;
                            18694 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158))    
                            18695 ; 503  |
                            18696 ; 504  |
                            18697 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            18698 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18699 ; 507  |
                            18700 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            18701 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            18702 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            18703 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            18704 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            18705 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            18706 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            18707 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            18708 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            18709 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            18710 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            18711 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            18712 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            18713 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            18714 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            18715 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            18716 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            18717 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            18718 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            18719 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            18720 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            18721 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            18722 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            18723 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            18724 ; 532  |
                            18725 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            18726 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            18727 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            18728 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            18729 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            18730 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            18731 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            18732 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            18733 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            18734 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            18735 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            18736 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            18737 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            18738 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            18739 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            18740 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            18741 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            18742 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            18743 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            18744 ; 552  |
                            18745 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            18746 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            18747 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            18748 ; 556  |
                            18749 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            18750 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            18751 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            18752 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            18753 ; 561  |
                            18754 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            18755 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            18756 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            18757 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            18758 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            18759 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            18760 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            18761 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            18762 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            18763 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            18764 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            18765 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            18766 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            18767 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            18768 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            18769 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            18770 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            18771 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            18772 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            18773 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            18774 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            18775 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            18776 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            18777 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            18778 ; 586  |
                            18779 ; 587  |typedef union               
                            18780 ; 588  |{
                            18781 ; 589  |    struct {
                            18782 ; 590  |        int CCS             :1;
                            18783 ; 591  |        int CSC             :1;
                            18784 ; 592  |        int PE              :1;
                            18785 ; 593  |        int PEC             :1;
                            18786 ; 594  |        int OCA             :1;
                            18787 ; 595  |        int OCC             :1;
                            18788 ; 596  |        int FPR             :1;
                            18789 ; 597  |        int SUSP            :1;
                            18790 ; 598  |        int PR              :1;
                            18791 ; 599  |        int HSP             :1;
                            18792 ; 600  |        int LS              :2;
                            18793 ; 601  |        int PP              :1;
                            18794 ; 602  |        int PO              :1;
                            18795 ; 603  |        int PIC             :2;
                            18796 ; 604  |        int PTC             :4;
                            18797 ; 605  |        int WKCN            :1;
                            18798 ; 606  |        int WKDS            :1;
                            18799 ; 607  |        int WKOC            :1;
                            18800 ; 608  |        int PHCD            :1;
                            18801 ; 609  |        int PFSC            :1;
                            18802 ; 610  |        int                 :1;
                            18803 ; 611  |        int PSPD            :2;
                            18804 ; 612  |        int                 :1;
                            18805 ; 613  |        int PTW             :1;
                            18806 ; 614  |        int STS             :1;
                            18807 ; 615  |        int PTS             :1;
                            18808 ; 616  |        int                 :16;
                            18809 ; 617  |    } B;
                            18810 ; 618  |    DWORD I;
                            18811 ; 619  |} portsc1_type;
                            18812 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            18813 ; 621  |
                            18814 ; 622  |
                            18815 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            18816 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            18817 ; 625  |
                            18818 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            18819 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            18820 ; 628  |
                            18821 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            18822 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            18823 ; 631  |
                            18824 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            18825 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            18826 ; 634  |
                            18827 ; 635  |typedef union               
                            18828 ; 636  |{
                            18829 ; 637  |    struct {
                            18830 ; 638  |        int CM              :2;
                            18831 ; 639  |        int ES              :1;
                            18832 ; 640  |        int                 :46;
                            18833 ; 641  |    } B;
                            18834 ; 642  |    DWORD I;
                            18835 ; 643  |} usbmode_type;
                            18836 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            18837 ; 645  |
                            18838 ; 646  |
                            18839 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            18840 ; 648  |//  The following endpoint equates are common for the following registers
                            18841 ; 649  |
                            18842 ; 650  |#define ENDPOINT0_BITPOS (0)
                            18843 ; 651  |#define ENDPOINT1_BITPOS (1)
                            18844 ; 652  |#define ENDPOINT2_BITPOS (2)
                            18845 ; 653  |#define ENDPOINT3_BITPOS (3)
                            18846 ; 654  |#define ENDPOINT4_BITPOS (4)
                            18847 ; 655  |#define ENDPOINT5_BITPOS (5)
                            18848 ; 656  |#define ENDPOINT6_BITPOS (6)
                            18849 ; 657  |#define ENDPOINT7_BITPOS (7)
                            18850 ; 658  |#define ENDPOINT8_BITPOS (8)
                            18851 ; 659  |#define ENDPOINT9_BITPOS (9)
                            18852 ; 660  |#define ENDPOINT10_BITPOS (10)
                            18853 ; 661  |#define ENDPOINT11_BITPOS (11)
                            18854 ; 662  |#define ENDPOINT12_BITPOS (12)
                            18855 ; 663  |#define ENDPOINT13_BITPOS (13)
                            18856 ; 664  |#define ENDPOINT14_BITPOS (14)
                            18857 ; 665  |#define ENDPOINT15_BITPOS (15)
                            18858 ; 666  |
                            18859 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            18860 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            18861 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            18862 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            18863 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            18864 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            18865 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            18866 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            18867 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            18868 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            18869 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            18870 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            18871 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            18872 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            18873 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            18874 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            18875 ; 683  |
                            18876 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            18877 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            18878 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            18879 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            18880 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            18881 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            18882 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            18883 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            18884 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            18885 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            18886 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            18887 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            18888 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            18889 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            18890 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            18891 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            18892 ; 700  |
                            18893 ; 701  |typedef union               
                            18894 ; 702  |{
                            18895 ; 703  |    struct {
                            18896 ; 704  |        int EP0              :1;
                            18897 ; 705  |        int EP1              :1;
                            18898 ; 706  |        int EP2              :1;
                            18899 ; 707  |        int EP3              :1;
                            18900 ; 708  |        int EP4              :1;
                            18901 ; 709  |        int EP5              :1;
                            18902 ; 710  |        int EP6              :1;
                            18903 ; 711  |        int EP7              :1;
                            18904 ; 712  |        int EP8              :1;
                            18905 ; 713  |        int EP9              :1;
                            18906 ; 714  |        int EP10             :1;
                            18907 ; 715  |        int EP11             :1;
                            18908 ; 716  |        int EP12             :1;
                            18909 ; 717  |        int EP13             :1;
                            18910 ; 718  |        int EP14             :1;
                            18911 ; 719  |        int EP15             :1;
                            18912 ; 720  |        int                  :32;
                            18913 ; 721  |    } B;
                            18914 ; 722  |    DWORD I;
                            18915 ; 723  |} endpsetupstat_type;
                            18916 ; 724  |
                            18917 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac))    
                            18918 ; 726  |
                            18919 ; 727  |typedef union               
                            18920 ; 728  |{
                            18921 ; 729  |    struct {
                            18922 ; 730  |        int EP0              :1;
                            18923 ; 731  |        int EP1              :1;
                            18924 ; 732  |        int EP2              :1;
                            18925 ; 733  |        int EP3              :1;
                            18926 ; 734  |        int EP4              :1;
                            18927 ; 735  |        int EP5              :1;
                            18928 ; 736  |        int EP6              :1;
                            18929 ; 737  |        int EP7              :1;
                            18930 ; 738  |        int EP8              :1;
                            18931 ; 739  |        int EP9              :1;
                            18932 ; 740  |        int EP10             :1;
                            18933 ; 741  |        int EP11             :1;
                            18934 ; 742  |        int EP12             :1;
                            18935 ; 743  |        int EP13             :1;
                            18936 ; 744  |        int EP14             :1;
                            18937 ; 745  |        int EP15             :1;
                            18938 ; 746  |        int                  :8;
                            18939 ; 747  |    } B;
                            18940 ; 748  |    WORD I;
                            18941 ; 749  |} endpt_type;
                            18942 
                            18980 
                            18981 ; 750  |
                            18982 ; 751  |typedef union
                            18983 ; 752  |{
                            18984 ; 753  |   struct {
                            18985 ; 754  |       endpt_type  RX;
                            18986 ; 755  |       endpt_type  TX;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18987 ; 756  |   } W;
                            18988 ; 757  |   DWORD DW;
                            18989 ; 758  |} endptrxtx_type;
                            18990 ; 759  |
                            18991 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))    
                            18992 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))    
                            18993 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))    
                            18994 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))    
                            18995 ; 764  |
                            18996 ; 765  |
                            18997 ; 766  |
                            18998 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            18999 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            19000 ; 769  |
                            19001 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            19002 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            19003 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            19004 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            19005 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            19006 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            19007 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            19008 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            19009 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            19010 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            19011 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            19012 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            19013 ; 782  |
                            19014 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            19015 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            19016 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            19017 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            19018 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            19019 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            19020 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            19021 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            19022 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            19023 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            19024 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            19025 ; 794  |
                            19026 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            19027 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19028 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            19029 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19030 ; 799  |
                            19031 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            19032 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            19033 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            19034 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            19035 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            19036 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            19037 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            19038 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            19039 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            19040 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            19041 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            19042 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            19043 ; 812  |
                            19044 ; 813  |
                            19045 ; 814  |typedef union               
                            19046 ; 815  |{
                            19047 ; 816  |    struct {
                            19048 ; 817  |        int RXS             :1;
                            19049 ; 818  |        int RXD             :1;
                            19050 ; 819  |        int RXT             :2;
                            19051 ; 820  |        int                 :1;
                            19052 ; 821  |        int RXI             :1;
                            19053 ; 822  |        int RXR             :1;
                            19054 ; 823  |        int RXE             :1;
                            19055 ; 824  |        int                 :8;
                            19056 ; 825  |        int TXS             :1;
                            19057 ; 826  |        int TXD             :1;
                            19058 ; 827  |        int TXT             :2;
                            19059 ; 828  |        int                 :1;
                            19060 ; 829  |        int TXI             :1;
                            19061 ; 830  |        int TXR             :1;
                            19062 ; 831  |        int TXE             :1;
                            19063 ; 832  |        int                 :24;
                            19064 ; 833  |    } B;
                            19065 ; 834  |    DWORD I;
                            19066 ; 835  |} endptctrl_type;
                            19067 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)))    
                            19068 ; 837  |
                            19069 ; 838  |#endif
                            19070 ; 839  |
                            19071 ; 840  |
                            19072 
                            19074 
                            19075 ; 37   |#include "regsusb20phy.h"
                            19076 
                            19078 
                            19079 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19080 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            19081 ; 3    |//;  File        : regsusbphy.inc
                            19082 ; 4    |//;  Description : USB20 PHY Register definition
                            19083 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            19084 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19085 ; 7    |
                            19086 ; 8    |// The following naming conventions are followed in this file.
                            19087 ; 9    |// All registers are named using the format...
                            19088 ; 10   |//     HW_<module>_<regname>
                            19089 ; 11   |// where <module> is the module name which can be any of the following...
                            19090 ; 12   |//     USB20
                            19091 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            19092 ; 14   |// module name includes a number starting from 0 for the first instance of
                            19093 ; 15   |// that module)
                            19094 ; 16   |// <regname> is the specific register within that module
                            19095 ; 17   |// We also define the following...
                            19096 ; 18   |//     HW_<module>_<regname>_BITPOS
                            19097 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            19098 ; 20   |//     HW_<module>_<regname>_SETMASK
                            19099 ; 21   |// which does something else, and
                            19100 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            19101 ; 23   |// which does something else.
                            19102 ; 24   |// Other rules
                            19103 ; 25   |//     All caps
                            19104 ; 26   |//     Numeric identifiers start at 0
                            19105 ; 27   |
                            19106 ; 28   |#if !(defined(regsusbphyinc))
                            19107 ; 29   |#define regsusbphyinc 1
                            19108 ; 30   |
                            19109 ; 31   |#include "types.h"
                            19110 
                            19112 
                            19113 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19114 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19115 ; 3    |//
                            19116 ; 4    |// Filename: types.h
                            19117 ; 5    |// Description: Standard data types
                            19118 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19119 ; 7    |
                            19120 ; 8    |#ifndef _TYPES_H
                            19121 ; 9    |#define _TYPES_H
                            19122 ; 10   |
                            19123 ; 11   |// TODO:  move this outta here!
                            19124 ; 12   |#if !defined(NOERROR)
                            19125 ; 13   |#define NOERROR 0
                            19126 ; 14   |#define SUCCESS 0
                            19127 ; 15   |#endif 
                            19128 ; 16   |#if !defined(SUCCESS)
                            19129 ; 17   |#define SUCCESS  0
                            19130 ; 18   |#endif
                            19131 ; 19   |#if !defined(ERROR)
                            19132 ; 20   |#define ERROR   -1
                            19133 ; 21   |#endif
                            19134 ; 22   |#if !defined(FALSE)
                            19135 ; 23   |#define FALSE 0
                            19136 ; 24   |#endif
                            19137 ; 25   |#if !defined(TRUE)
                            19138 ; 26   |#define TRUE  1
                            19139 ; 27   |#endif
                            19140 ; 28   |
                            19141 ; 29   |#if !defined(NULL)
                            19142 ; 30   |#define NULL 0
                            19143 ; 31   |#endif
                            19144 ; 32   |
                            19145 ; 33   |#define MAX_INT     0x7FFFFF
                            19146 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19147 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19148 ; 36   |#define MAX_ULONG   (-1) 
                            19149 ; 37   |
                            19150 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19151 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19152 ; 40   |
                            19153 ; 41   |
                            19154 ; 42   |#define BYTE    unsigned char       // btVarName
                            19155 ; 43   |#define CHAR    signed char         // cVarName
                            19156 ; 44   |#define USHORT  unsigned short      // usVarName
                            19157 ; 45   |#define SHORT   unsigned short      // sVarName
                            19158 ; 46   |#define WORD    unsigned int        // wVarName
                            19159 ; 47   |#define INT     signed int          // iVarName
                            19160 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19161 ; 49   |#define LONG    signed long         // lVarName
                            19162 ; 50   |#define BOOL    unsigned int        // bVarName
                            19163 ; 51   |#define FRACT   _fract              // frVarName
                            19164 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19165 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19166 ; 54   |#define FLOAT   float               // fVarName
                            19167 ; 55   |#define DBL     double              // dVarName
                            19168 ; 56   |#define ENUM    enum                // eVarName
                            19169 ; 57   |#define CMX     _complex            // cmxVarName
                            19170 ; 58   |typedef WORD UCS3;                   // 
                            19171 ; 59   |
                            19172 ; 60   |#define UINT16  unsigned short
                            19173 ; 61   |#define UINT8   unsigned char   
                            19174 ; 62   |#define UINT32  unsigned long
                            19175 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19176 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19177 ; 65   |#define WCHAR   UINT16
                            19178 ; 66   |
                            19179 ; 67   |//UINT128 is 16 bytes or 6 words
                            19180 ; 68   |typedef struct UINT128_3500 {   
                            19181 ; 69   |    int val[6];     
                            19182 ; 70   |} UINT128_3500;
                            19183 ; 71   |
                            19184 ; 72   |#define UINT128   UINT128_3500
                            19185 ; 73   |
                            19186 ; 74   |// Little endian word packed byte strings:   
                            19187 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19188 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19189 ; 77   |// Little endian word packed byte strings:   
                            19190 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19191 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19192 ; 80   |
                            19193 ; 81   |// Declare Memory Spaces To Use When Coding
                            19194 ; 82   |// A. Sector Buffers
                            19195 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19196 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19197 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19198 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19199 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19200 ; 88   |// B. Media DDI Memory
                            19201 ; 89   |#define MEDIA_DDI_MEM _Y
                            19202 ; 90   |
                            19203 ; 91   |
                            19204 ; 92   |
                            19205 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19206 ; 94   |// Examples of circular pointers:
                            19207 ; 95   |//    INT CIRC cpiVarName
                            19208 ; 96   |//    DWORD CIRC cpdwVarName
                            19209 ; 97   |
                            19210 ; 98   |#define RETCODE INT                 // rcVarName
                            19211 ; 99   |
                            19212 ; 100  |// generic bitfield structure
                            19213 ; 101  |struct Bitfield {
                            19214 ; 102  |    unsigned int B0  :1;
                            19215 ; 103  |    unsigned int B1  :1;
                            19216 ; 104  |    unsigned int B2  :1;
                            19217 ; 105  |    unsigned int B3  :1;
                            19218 ; 106  |    unsigned int B4  :1;
                            19219 ; 107  |    unsigned int B5  :1;
                            19220 ; 108  |    unsigned int B6  :1;
                            19221 ; 109  |    unsigned int B7  :1;
                            19222 ; 110  |    unsigned int B8  :1;
                            19223 ; 111  |    unsigned int B9  :1;
                            19224 ; 112  |    unsigned int B10 :1;
                            19225 ; 113  |    unsigned int B11 :1;
                            19226 ; 114  |    unsigned int B12 :1;
                            19227 ; 115  |    unsigned int B13 :1;
                            19228 ; 116  |    unsigned int B14 :1;
                            19229 ; 117  |    unsigned int B15 :1;
                            19230 ; 118  |    unsigned int B16 :1;
                            19231 ; 119  |    unsigned int B17 :1;
                            19232 ; 120  |    unsigned int B18 :1;
                            19233 ; 121  |    unsigned int B19 :1;
                            19234 ; 122  |    unsigned int B20 :1;
                            19235 ; 123  |    unsigned int B21 :1;
                            19236 ; 124  |    unsigned int B22 :1;
                            19237 ; 125  |    unsigned int B23 :1;
                            19238 ; 126  |};
                            19239 ; 127  |
                            19240 ; 128  |union BitInt {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19241 ; 129  |        struct Bitfield B;
                            19242 ; 130  |        int        I;
                            19243 ; 131  |};
                            19244 ; 132  |
                            19245 ; 133  |#define MAX_MSG_LENGTH 10
                            19246 ; 134  |struct CMessage
                            19247 ; 135  |{
                            19248 ; 136  |        unsigned int m_uLength;
                            19249 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19250 ; 138  |};
                            19251 ; 139  |
                            19252 ; 140  |typedef struct {
                            19253 ; 141  |    WORD m_wLength;
                            19254 ; 142  |    WORD m_wMessage;
                            19255 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19256 ; 144  |} Message;
                            19257 ; 145  |
                            19258 ; 146  |struct MessageQueueDescriptor
                            19259 ; 147  |{
                            19260 ; 148  |        int *m_pBase;
                            19261 ; 149  |        int m_iModulo;
                            19262 ; 150  |        int m_iSize;
                            19263 ; 151  |        int *m_pHead;
                            19264 ; 152  |        int *m_pTail;
                            19265 ; 153  |};
                            19266 ; 154  |
                            19267 ; 155  |struct ModuleEntry
                            19268 ; 156  |{
                            19269 ; 157  |    int m_iSignaledEventMask;
                            19270 ; 158  |    int m_iWaitEventMask;
                            19271 ; 159  |    int m_iResourceOfCode;
                            19272 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19273 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            19274 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19275 ; 163  |    int m_uTimeOutHigh;
                            19276 ; 164  |    int m_uTimeOutLow;
                            19277 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19278 ; 166  |};
                            19279 ; 167  |
                            19280 ; 168  |union WaitMask{
                            19281 ; 169  |    struct B{
                            19282 ; 170  |        unsigned int m_bNone     :1;
                            19283 ; 171  |        unsigned int m_bMessage  :1;
                            19284 ; 172  |        unsigned int m_bTimer    :1;
                            19285 ; 173  |        unsigned int m_bButton   :1;
                            19286 ; 174  |    } B;
                            19287 ; 175  |    int I;
                            19288 ; 176  |} ;
                            19289 ; 177  |
                            19290 ; 178  |
                            19291 ; 179  |struct Button {
                            19292 ; 180  |        WORD wButtonEvent;
                            19293 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19294 ; 182  |};
                            19295 ; 183  |
                            19296 ; 184  |struct Message {
                            19297 ; 185  |        WORD wMsgLength;
                            19298 ; 186  |        WORD wMsgCommand;
                            19299 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19300 ; 188  |};
                            19301 ; 189  |
                            19302 ; 190  |union EventTypes {
                            19303 ; 191  |        struct CMessage msg;
                            19304 ; 192  |        struct Button Button ;
                            19305 ; 193  |        struct Message Message;
                            19306 ; 194  |};
                            19307 ; 195  |
                            19308 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19309 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19310 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19311 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19312 ; 200  |
                            19313 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19314 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19315 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19316 ; 204  |
                            19317 ; 205  |#if DEBUG
                            19318 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19319 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19320 ; 208  |#else 
                            19321 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            19322 ; 210  |#define DebugBuildAssert(x)    
                            19323 ; 211  |#endif
                            19324 ; 212  |
                            19325 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19326 ; 214  |//  #pragma asm
                            19327 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19328 ; 216  |//  #pragma endasm
                            19329 ; 217  |
                            19330 ; 218  |
                            19331 ; 219  |#ifdef COLOR_262K
                            19332 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            19333 ; 221  |#elif defined(COLOR_65K)
                            19334 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            19335 ; 223  |#else
                            19336 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            19337 ; 225  |#endif
                            19338 ; 226  |    
                            19339 ; 227  |#endif // #ifndef _TYPES_H
                            19340 
                            19342 
                            19343 ; 32   |
                            19344 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19345 ; 34   |//   USB2.0 PHY STMP Registers 
                            19346 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19347 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            19348 ; 37   |
                            19349 ; 38   |
                            19350 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            19351 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            19352 ; 41   |
                            19353 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            19354 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            19355 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            19356 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            19357 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            19358 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            19359 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            19360 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            19361 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            19362 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            19363 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            19364 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            19365 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            19366 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            19367 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            19368 ; 57   |
                            19369 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            19370 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            19371 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            19372 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            19373 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            19374 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            19375 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            19376 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            19377 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            19378 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            19379 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            19380 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            19381 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            19382 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            19383 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            19384 ; 73   |
                            19385 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            19386 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            19387 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            19388 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            19389 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            19390 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            19391 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            19392 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            19393 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            19394 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            19395 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            19396 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            19397 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            19398 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            19399 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            19400 ; 89   |
                            19401 ; 90   |typedef union               
                            19402 ; 91   |{
                            19403 ; 92   |    struct {
                            19404 ; 93   |        int RSVD0          :5;
                            19405 ; 94   |        int TXDISCON1500   :1;
                            19406 ; 95   |        int PLLVCOPWD      :1;
                            19407 ; 96   |        int PLLVCPPWD      :1;
                            19408 ; 97   |        int RSVD1          :2;
                            19409 ; 98   |        int TXPWDFS        :1;
                            19410 ; 99   |        int TXPWDIBIAS     :1;
                            19411 ; 100  |        int TXPWDV2I       :1;
                            19412 ; 101  |        int TXPWDVBG       :1;
                            19413 ; 102  |        int TXPWDCOMP      :1;
                            19414 ; 103  |        int RSVD2          :1;
                            19415 ; 104  |        int RXPWDDISCONDET :1;
                            19416 ; 105  |        int RXPWDENV       :1;
                            19417 ; 106  |        int RXPWD1PT1      :1;
                            19418 ; 107  |        int RXPWDDIFF      :1;
                            19419 ; 108  |        int RXPWDRX        :1;
                            19420 ; 109  |        int RSVD3          :1;
                            19421 ; 110  |        int PWDIBIAS       :1;
                            19422 ; 111  |        int REGRESET       :1;
                            19423 ; 112  |    } B;
                            19424 ; 113  |    int I;
                            19425 ; 114  |} usbphypwd_type;
                            19426 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB PHY Powerdown Register */
                            19427 ; 116  |
                            19428 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            19429 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            19430 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            19431 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            19432 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            19433 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            19434 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            19435 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            19436 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            19437 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            19438 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            19439 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            19440 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            19441 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            19442 ; 131  |
                            19443 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            19444 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            19445 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            19446 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            19447 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            19448 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            19449 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            19450 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            19451 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            19452 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            19453 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            19454 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            19455 ; 144  |
                            19456 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXCAL1500_BITPOS)
                            19457 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXENCAL1500_BITPOS)
                            19458 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXHSXCVR_BITPOS)
                            19459 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHYTX_TXCALIBRATE_BITPOS)
                            19460 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DN_BITPOS)
                            19461 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DN_BITPOS)
                            19462 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXHSTERM_BITPOS)
                            19463 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_BITPOS)
                            19464 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DP_BITPOS)
                            19465 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DP_BITPOS)
                            19466 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSHIZ_BITPOS)
                            19467 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_TXCOMPOUT_BITPOS)
                            19468 ; 157  |
                            19469 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            19470 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            19471 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            19472 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            19473 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            19474 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            19475 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            19476 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            19477 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            19478 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            19479 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            19480 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            19481 ; 170  |
                            19482 ; 171  |typedef union               
                            19483 ; 172  |{
                            19484 ; 173  |    struct {
                            19485 ; 174  |        int TXCAL1500          :4;
                            19486 ; 175  |        int RSVD0              :1;
                            19487 ; 176  |        int TXENCAL1500        :1;
                            19488 ; 177  |        int TXHSXCVR           :1;
                            19489 ; 178  |        int TXCALIBRATE        :1;
                            19490 ; 179  |        int TXCAL45DN          :4;
                            19491 ; 180  |        int RSVD1              :1;
                            19492 ; 181  |        int TXENCAL45DN        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19493 ; 182  |        int TXHSTERM           :1;
                            19494 ; 183  |        int TXSKEW             :1;
                            19495 ; 184  |        int TXCAL45DP          :4;
                            19496 ; 185  |        int RSVD2              :1;
                            19497 ; 186  |        int TXENCAL45DP        :1;
                            19498 ; 187  |        int TXFSHIZ            :1;
                            19499 ; 188  |        int TXCOMPOUT          :1;
                            19500 ; 189  |    } B;
                            19501 ; 190  |    int I;
                            19502 ; 191  |} usbphytx_type;
                            19503 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            19504 ; 193  |
                            19505 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            19506 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            19507 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            19508 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            19509 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            19510 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            19511 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            19512 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            19513 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            19514 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            19515 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            19516 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            19517 ; 206  |
                            19518 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            19519 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            19520 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            19521 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            19522 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            19523 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            19524 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            19525 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            19526 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            19527 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            19528 ; 217  |
                            19529 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPLL_PLLV2ISEL_BITPOS)
                            19530 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHYPLL_PLLCPDBLIP_BITPOS)
                            19531 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK2_BITPOS)
                            19532 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK24_BITPOS)
                            19533 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCPNSEL_BITPOS)
                            19534 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS)
                            19535 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPLL_PLLPFDRST_BITPOS)
                            19536 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            19537 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOKSTART_BITPOS)
                            19538 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            19539 ; 228  |
                            19540 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            19541 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            19542 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            19543 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            19544 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            19545 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            19546 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            19547 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            19548 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            19549 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            19550 ; 239  |
                            19551 ; 240  |typedef union               
                            19552 ; 241  |{
                            19553 ; 242  |    struct {
                            19554 ; 243  |        int PLLV2ISEL        :4;
                            19555 ; 244  |        int RSVD0            :1;
                            19556 ; 245  |        int PLLCPDBLIP       :1;
                            19557 ; 246  |        int PLLVCOCLK2       :1;
                            19558 ; 247  |        int PLLVCOCLK24      :1;
                            19559 ; 248  |        int PLLCPNSEL        :4;
                            19560 ; 249  |        int PLLCLKDIVSEL     :4;
                            19561 ; 250  |        int RSVD1            :4;
                            19562 ; 251  |        int PLLPFDRST        :1;
                            19563 ; 252  |        int PLLCPSHORTLFR    :1;
                            19564 ; 253  |        int PLLVCOKSTART     :1;
                            19565 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            19566 ; 255  |    } B;
                            19567 ; 256  |    int I;
                            19568 ; 257  |} usbphypll_type;
                            19569 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            19570 ; 259  |
                            19571 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            19572 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            19573 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            19574 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            19575 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            19576 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            19577 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            19578 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            19579 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            19580 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            19581 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            19582 ; 271  |
                            19583 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            19584 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            19585 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            19586 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            19587 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            19588 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            19589 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            19590 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            19591 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            19592 ; 281  |
                            19593 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            19594 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_BITPOS)
                            19595 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_BITPOS)
                            19596 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLLKTIMECTL_BITPOS)
                            19597 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKDIVCTL_BITPOS)
                            19598 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives actual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            19599 ; 288  |//              480Mhz/7 =68.57Mhz
                            19600 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            19601 ; 290  |
                            19602 ; 291  |//              480Mhz/8 ~60Mhz
                            19603 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            19604 ; 293  |
                            19605 ; 294  |//              480Mhz/9 =53.3Mhz
                            19606 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            19607 ; 296  |
                            19608 ; 297  |//              480Mhz/10 =48Mhz
                            19609 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            19610 ; 299  |
                            19611 ; 300  |
                            19612 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOSTMODETEST_BITPOS)
                            19613 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FSCKSOURCESEL_BITPOS)
                            19614 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGRXDBYPASS_BITPOS)
                            19615 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_BITPOS)
                            19616 ; 305  |
                            19617 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            19618 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            19619 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            19620 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            19621 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            19622 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            19623 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            19624 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            19625 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            19626 ; 315  |
                            19627 ; 316  |typedef union               
                            19628 ; 317  |{
                            19629 ; 318  |    struct {
                            19630 ; 319  |     int ENVADJ               :4;
                            19631 ; 320  |     int DISCONADJ            :4;
                            19632 ; 321  |     int DEBUGMODE            :4;
                            19633 ; 322  |     int PLLLKTIMECTL         :4;
                            19634 ; 323  |     int PLLCKDIVCTL          :4;
                            19635 ; 324  |     int HOSTMODETEST         :1;
                            19636 ; 325  |     int FSCKSOURCESEL        :1;
                            19637 ; 326  |     int REGRXDBYPASS         :1;
                            19638 ; 327  |     int PLLLOCKED            :1;
                            19639 ; 328  |    } B;
                            19640 ; 329  |    int I;
                            19641 ; 330  |} usbphyrx_type;
                            19642 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            19643 ; 332  |
                            19644 ; 333  |#endif
                            19645 ; 334  |
                            19646 
                            19648 
                            19649 ; 38   |
                            19650 ; 39   |
                            19651 ; 40   |#endif // if (!@def(hwequ))
                            19652 ; 41   |
                            19653 
                            19655 
                            19656 ; 12   |#else 
                            19657 ; 13   |//include "regscodec.inc"
                            19658 ; 14   |#endif
                            19659 ; 15   |
                            19660 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19661 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            19662 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            19663 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            19664 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            19665 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            19666 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19667 ; 23   |
                            19668 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19669 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19670 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19671 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            19672 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19673 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19674 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            19675 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            19676 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            19677 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            19678 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19679 ; 35   |
                            19680 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19681 ; 37   |// MEDIA DEFINITIONS
                            19682 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19683 ; 39   |
                            19684 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19685 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19686 ; 42   |#if defined(NAND1)
                            19687 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19688 ; 44   |#else 
                            19689 ; 45   |#if defined(NAND2)
                            19690 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19691 ; 47   |#else 
                            19692 ; 48   |#if defined(NAND3)
                            19693 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19694 ; 50   |#else 
                            19695 ; 51   |#if defined(NAND4)
                            19696 ; 52   |#define SM_INTERNAL_CHIPS 4
                            19697 ; 53   |#else 
                            19698 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19699 ; 55   |#endif
                            19700 ; 56   |#endif
                            19701 ; 57   |#endif
                            19702 ; 58   |#endif
                            19703 ; 59   |
                            19704 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19705 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19706 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            19707 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            19708 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            19709 ; 65   |//*** comment out if active high ****
                            19710 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19711 ; 67   |
                            19712 ; 68   |#if defined(SMEDIA)
                            19713 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19714 ; 70   |#define NUM_SM_EXTERNAL 1
                            19715 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19716 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            19717 ; 73   |#else 
                            19718 ; 74   |#if defined(MMC)
                            19719 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            19720 ; 76   |#define NUM_SM_EXTERNAL 0
                            19721 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            19722 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            19723 ; 79   |#else 
                            19724 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            19725 ; 81   |#define NUM_SM_EXTERNAL 0
                            19726 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19727 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            19728 ; 84   |#endif
                            19729 ; 85   |#endif
                            19730 ; 86   |
                            19731 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            19732 ; 88   |// Mass Storage Class definitions
                            19733 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            19734 ; 90   |// Set to 0 if Composite Device build is desired.    
                            19735 ; 91   |#define MULTI_LUN_BUILD 1   
                            19736 ; 92   |
                            19737 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            19738 ; 94   |//  SCSI
                            19739 ; 95   |#if (MULTI_LUN_BUILD==0)
                            19740 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19741 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            19742 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19743 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            19744 ; 100  |  #else
                            19745 ; 101  |    #define SCSI_NUM_TARGETS                        1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19746 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19747 ; 103  |  #endif
                            19748 ; 104  |#else
                            19749 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            19750 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19751 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            19752 ; 108  |  #else
                            19753 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            19754 ; 110  |  #endif
                            19755 ; 111  |#endif
                            19756 ; 112  |
                            19757 ; 113  |
                            19758 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            19759 ; 115  |
                            19760 ; 116  |
                            19761 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            19762 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            19763 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            19764 ; 120  |#ifdef MMC
                            19765 ; 121  |#ifdef MTP_BUILD
                            19766 ; 122  |// --------------------
                            19767 ; 123  |// MTP and MMC
                            19768 ; 124  |// --------------------
                            19769 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            19770 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            19771 ; 127  |#else  // ifndef MTP_BUILD
                            19772 ; 128  |#ifdef STMP_BUILD_PLAYER
                            19773 ; 129  |// --------------------
                            19774 ; 130  |// Player and MMC
                            19775 ; 131  |// --------------------
                            19776 ; 132  |#else
                            19777 ; 133  |// --------------------
                            19778 ; 134  |// USBMSC and MMC
                            19779 ; 135  |// --------------------
                            19780 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            19781 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            19782 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            19783 ; 139  |#endif // ifdef MTP_BUILD
                            19784 ; 140  |#else  // ifndef MMC
                            19785 ; 141  |#ifdef MTP_BUILD
                            19786 ; 142  |// --------------------
                            19787 ; 143  |// MTP and NAND only
                            19788 ; 144  |// --------------------
                            19789 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            19790 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            19791 ; 147  |#else  // ifndef MTP_BUILD
                            19792 ; 148  |#ifdef STMP_BUILD_PLAYER
                            19793 ; 149  |// --------------------
                            19794 ; 150  |// Player and NAND only
                            19795 ; 151  |// --------------------
                            19796 ; 152  |#else
                            19797 ; 153  |// --------------------
                            19798 ; 154  |// USBMSC and NAND only
                            19799 ; 155  |// --------------------
                            19800 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            19801 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            19802 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            19803 ; 159  |#endif // ifdef MTP_BUILD
                            19804 ; 160  |#endif // ifdef MMC 
                            19805 ; 161  |
                            19806 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            19807 ; 163  |#if (defined(MTP_BUILD))
                            19808 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            19809 ; 165  |
                            19810 ; 166  |////!
                            19811 ; 167  |////! This varible holds the watchdog count for the store flush.
                            19812 ; 168  |////!
                            19813 ; 169  |///
                            19814 ; 170  |#include <types.h>
                            19815 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            19816 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            19817 ; 173  |#endif
                            19818 ; 174  |
                            19819 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            19820 ; 176  |// These are needed here for Mass Storage Class
                            19821 ; 177  |// Needs to be cleaned up
                            19822 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            19823 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            19824 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            19825 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            19826 ; 182  |
                            19827 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            19828 ; 184  |
                            19829 ; 185  |#endif
                            19830 ; 186  |
                            19831 ; 187  |
                            19832 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            19833 ; 189  |// SmartMedia/NAND defs
                            19834 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19835 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            19836 ; 192  |
                            19837 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            19838 ; 194  |// Sysloadresources defs
                            19839 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19840 ; 196  |
                            19841 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            19842 ; 198  |// MMC defs
                            19843 ; 199  |#define MMC_MAX_PARTITIONS 1
                            19844 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            19845 ; 201  |
                            19846 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            19847 ; 203  |// SPI defs
                            19848 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            19849 ; 205  |
                            19850 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            19851 ; 207  |// Global media defs
                            19852 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            19853 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            19854 ; 210  |
                            19855 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            19856 ; 212  |// DO NOT CHANGE THESE!!!
                            19857 ; 213  |#define SM_MAX_PARTITIONS 4
                            19858 ; 214  |#define MAX_HANDLES 2
                            19859 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            19860 ; 216  |
                            19861 ; 217  |
                            19862 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            19863 ; 219  |// Battery LRADC Values 
                            19864 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            19865 ; 221  |// brownout trip point in mV (moved by RS)
                            19866 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            19867 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            19868 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            19869 ; 225  |//     audio recording to media.
                            19870 ; 226  |#define BATT_SAFETY_MARGIN 10
                            19871 ; 227  |
                            19872 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            19873 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            19874 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            19875 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            19876 ; 232  |
                            19877 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            19878 ; 234  |
                            19879 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            19880 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            19881 ; 237  |#if (!defined(CLCD))
                            19882 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            19883 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            19884 ; 240  |#else 
                            19885 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            19886 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            19887 ; 243  |#endif
                            19888 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            19889 ; 245  |
                            19890 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            19891 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            19892 ; 248  |// See mp3 encoder overlay.
                            19893 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            19894 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            19895 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            19896 ; 252  |
                            19897 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            19898 ; 254  |// Voice recording filenames
                            19899 ; 255  |// number of digits in filename Vxxx.wav
                            19900 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            19901 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            19902 ; 258  |
                            19903 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            19904 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            19905 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            19906 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            19907 ; 263  |#if defined(DEVICE_3500)
                            19908 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            19909 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            19910 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            19911 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            19912 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19913 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            19914 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            19915 ; 271  |
                            19916 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            19917 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            19918 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            19919 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            19920 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            19921 ; 277  |
                            19922 ; 278  |#else 
                            19923 ; 279  |// STMP3410
                            19924 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            19925 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19926 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            19927 ; 283  |#endif
                            19928 ; 284  |
                            19929 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            19930 ; 286  |// Number of available soft timers
                            19931 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            19932 ; 288  |#if defined(SYNC_LYRICS)
                            19933 ; 289  |#define SOFT_TIMERS 10
                            19934 ; 290  |#else 
                            19935 ; 291  |#if defined(JPEG_DECODER)
                            19936 ; 292  |#define SOFT_TIMERS 10
                            19937 ; 293  |#else 
                            19938 ; 294  |#define SOFT_TIMERS 9
                            19939 ; 295  |#endif
                            19940 ; 296  |#endif
                            19941 ; 297  |
                            19942 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            19943 ; 299  |//  sizes
                            19944 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            19945 ; 301  |#if defined(MMC)
                            19946 ; 302  |#if defined(USE_PLAYLIST5)
                            19947 ; 303  |#define MENU_STACK_SIZE 1500
                            19948 ; 304  |#else 
                            19949 ; 305  |#define MENU_STACK_SIZE 1250
                            19950 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            19951 ; 307  |#else 
                            19952 ; 308  |#if defined(USE_PLAYLIST5)
                            19953 ; 309  |#define MENU_STACK_SIZE 1500
                            19954 ; 310  |#else 
                            19955 ; 311  |#define MENU_STACK_SIZE 1250
                            19956 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            19957 ; 313  |#endif //if @def('MMC')
                            19958 ; 314  |
                            19959 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            19960 ; 316  |// 
                            19961 ; 317  |#define STACK_L1_SIZE 750
                            19962 ; 318  |#define STACK_L2_SIZE 100
                            19963 ; 319  |#define STACK_L3_SIZE 160
                            19964 ; 320  |
                            19965 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            19966 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            19967 ; 323  |// is ok with switching code.
                            19968 ; 324  |#if defined(MTP_BUILD)
                            19969 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            19970 ; 326  |#endif
                            19971 ; 327  |
                            19972 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            19973 ; 329  |// maximum number of nested funclets 
                            19974 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            19975 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            19976 ; 332  |
                            19977 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            19978 ; 334  |//    LCD DEFINITIONS
                            19979 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            19980 ; 336  |
                            19981 ; 337  |#define SPACE_CHAR 0x000020          
                            19982 ; 338  |#define ZERO_CHAR 0x000030
                            19983 ; 339  |#define COLON_CHAR 0x00003A
                            19984 ; 340  |#define PERIOD_CHAR 0x00002E
                            19985 ; 341  |
                            19986 ; 342  |#if (defined(S6B33B0A_LCD))
                            19987 ; 343  |#define LCD_X_SIZE 128
                            19988 ; 344  |#define LCD_Y_SIZE 159
                            19989 ; 345  |#endif
                            19990 ; 346  |
                            19991 ; 347  |#if (defined(SED15XX_LCD))
                            19992 ; 348  |#define LCD_X_SIZE 128
                            19993 ; 349  |#define LCD_Y_SIZE 64
                            19994 ; 350  |#endif
                            19995 ; 351  |
                            19996 ; 352  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19997 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            19998 ; 354  |//   Details on Customizing Contrast
                            19999 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            20000 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            20001 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            20002 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            20003 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            20004 ; 360  |//   unless the ezact sequence is remembered.
                            20005 ; 361  |//   To find out what range your player supports: 
                            20006 ; 362  |//   change these equs to full range or comment out (full range is default)
                            20007 ; 363  |//;;;;;;
                            20008 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            20009 ; 365  |// recommended calibration using player -- uncomment 
                            20010 ; 366  |//;;;;;;
                            20011 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            20012 ; 368  |////////////////////////////
                            20013 ; 369  |#if (defined(DEMO_HW))
                            20014 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            20015 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            20016 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            20017 ; 373  |#else 
                            20018 ; 374  |
                            20019 ; 375  |#if (defined(S6B33B0A_LCD))
                            20020 ; 376  |#define LCD_MAX_CONTRAST 210
                            20021 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20022 ; 378  |#endif
                            20023 ; 379  |
                            20024 ; 380  |#if (defined(SED15XX_LCD))
                            20025 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20026 ; 382  |// Engineering board regs support range [17-37].
                            20027 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20028 ; 384  |//   One default contrast range [24-42] works for both.
                            20029 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20030 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20031 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20032 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20033 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20034 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20035 ; 391  |
                            20036 ; 392  |#if (defined(NEWSHINGYIH))
                            20037 ; 393  |#define LCD_MAX_CONTRAST 250
                            20038 ; 394  |#define LCD_MIN_CONTRAST 0
                            20039 ; 395  |#else 
                            20040 ; 396  |//-----
                            20041 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20042 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            20043 ; 399  |#define LCD_MAX_CONTRAST 250
                            20044 ; 400  |#define LCD_MIN_CONTRAST 0
                            20045 ; 401  |
                            20046 ; 402  |//=====
                            20047 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20048 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            20049 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20050 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20051 ; 407  |
                            20052 ; 408  |#endif
                            20053 ; 409  |#endif
                            20054 ; 410  |
                            20055 ; 411  |#endif
                            20056 ; 412  |
                            20057 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20058 ; 414  |// The default value of the lcd contrast in % of range
                            20059 ; 415  |//   the default value is used when no settings.dat is available
                            20060 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20061 ; 417  |
                            20062 ; 418  |#if (defined(S6B33B0A_LCD))
                            20063 ; 419  |// 60% of range is default value
                            20064 ; 420  |#define DEFAULT_CONTRAST 50 
                            20065 ; 421  |#endif
                            20066 ; 422  |
                            20067 ; 423  |#if (defined(SED15XX_LCD))
                            20068 ; 424  |// % of range is default value (was 60%)
                            20069 ; 425  |#define DEFAULT_CONTRAST 50 
                            20070 ; 426  |#endif
                            20071 ; 427  |
                            20072 ; 428  |
                            20073 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20074 ; 430  |// make lower when doing calibration
                            20075 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20076 ; 432  |
                            20077 ; 433  |
                            20078 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20079 ; 435  |// For FFWD and RWND
                            20080 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20081 ; 437  |#define SECONDS_TO_SKIP 1
                            20082 ; 438  |#define SECONDS_TO_SKIP1 3
                            20083 ; 439  |#define SECONDS_TO_SKIP2 6
                            20084 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20085 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20086 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20087 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20088 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20089 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20090 ; 446  |
                            20091 ; 447  |// For audible FFW/RWD
                            20092 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20093 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20094 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20095 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20096 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20097 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20098 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20099 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20100 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20101 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20102 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20103 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20104 ; 460  |// Short Song Time, songs too short to play.
                            20105 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20106 ; 462  |
                            20107 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20108 ; 464  |// MP3 Sync Values
                            20109 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20110 ; 466  |// # bytes to look for sync before marking it bad
                            20111 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20112 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20113 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20114 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20115 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            20116 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20117 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20118 ; 474  |
                            20119 ; 475  |
                            20120 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20121 ; 477  |//// Multi-Stage Volume Control Definitions
                            20122 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20123 ; 479  |//// Use Multi-Stage Volume
                            20124 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20125 ; 481  |
                            20126 ; 482  |//// Master Volume definitions
                            20127 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20128 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20129 ; 485  |
                            20130 ; 486  |//// DAC-Mode definitions
                            20131 ; 487  |//// Adjusts 0dB point
                            20132 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20133 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20134 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            20135 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20136 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            20137 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            20138 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20139 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20140 ; 496  |
                            20141 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20142 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20143 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            20144 ; 500  |
                            20145 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            20146 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            20147 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20148 ; 504  |
                            20149 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            20150 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20151 ; 507  |
                            20152 ; 508  |
                            20153 ; 509  |//// Line In definitions (used for Line-In 1)
                            20154 ; 510  |//// 0dB point of the Line In
                            20155 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20156 ; 512  |//// Minimum volume of Line In
                            20157 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20158 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20159 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20160 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20161 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20162 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            20163 ; 519  |
                            20164 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20165 ; 521  |//// 0dB point of the Line In
                            20166 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20167 ; 523  |//// Minimum volume of Line In
                            20168 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20169 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            20170 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20171 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20172 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20173 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20174 ; 530  |
                            20175 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20176 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            20177 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20178 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20179 ; 535  |
                            20180 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20181 ; 537  |////
                            20182 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20183 ; 539  |////
                            20184 ; 540  |///
                            20185 ; 541  |#include <types.h>
                            20186 ; 542  |extern volatile WORD g_wActivityState;
                            20187 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20188 ; 544  |
                            20189 ; 545  |void _reentrant Init5VSense(void);
                            20190 ; 546  |void _reentrant ServiceDCDC(void);
                            20191 ; 547  |
                            20192 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20193 ; 549  |//// JPEG Thumbnail Mode Setting
                            20194 ; 550  |//// number of column in thumbnail mode
                            20195 ; 551  |#define THUMBNAIL_X 2           
                            20196 ; 552  |//// number of row in  thumbnail mode
                            20197 ; 553  |#define THUMBNAIL_Y 2           
                            20198 ; 554  |//// thumbnail boundary offset x
                            20199 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20200 ; 556  |//// thumbnail boundary offset y
                            20201 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20202 ; 558  |
                            20203 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20204 ; 560  |
                            20205 
                            20207 
                            20208 ; 101  |
                            20209 ; 102  |/*==================================================================================================
                            20210 ; 103  |                                             CONSTANTS
                            20211 ; 104  |==================================================================================================*/
                            20212 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20213 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20214 ; 107  |Artistname                              1:0
                            20215 ; 108  |Albumname                               3:2
                            20216 ; 109  |Genrename                               5:4
                            20217 ; 110  |Songname                                7:6
                            20218 ; 111  |----------------------------------------------------------
                            20219 ; 112  |    Value (2 bits)                      Meanings
                            20220 ; 113  |    0                                   RAW and All ASCII
                            20221 ; 114  |    1                                   Uni-code
                            20222 ; 115  |    2                                   Mixed, non-unicode
                            20223 ; 116  |
                            20224 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20225 ; 118  |*/
                            20226 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20227 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20228 ; 121  |#define BITMASK_GENRE   (0x30)
                            20229 ; 122  |#define BITMASK_SONG    (0xC0)
                            20230 ; 123  |
                            20231 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20232 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20233 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20234 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20235 ; 128  |
                            20236 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20237 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20238 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20239 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20240 ; 133  |
                            20241 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20242 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20243 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20244 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20245 ; 138  |
                            20246 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20247 ; 140  |
                            20248 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20249 ; 142  |
                            20250 ; 143  |#define INDEX_EOF       0xFFF
                            20251 ; 144  |#ifdef _FOLDER_BROWSE_
                            20252 ; 145  |#define INDEX_ROOT  0xffe
                            20253 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20254 ; 147  |#endif  // _FOLDER_BROWSE_
                            20255 ; 148  |
                            20256 ; 149  |/* Constant for item_type */
                            20257 ; 150  |#define         ITEM_ARTIST                     0
                            20258 ; 151  |#define         ITEM_ALBUM                      1
                            20259 ; 152  |#define         ITEM_GENRE                      2
                            20260 ; 153  |#define         ITEM_TRACK                      3
                            20261 ; 154  |#define         ITEM_YEAR                       4
                            20262 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20263 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20264 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20265 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20266 ; 159  |#ifdef _NEWMUSIC_
                            20267 ; 160  |#define         ITEM_1DAY                       10
                            20268 ; 161  |#define         ITEM_1WEEK                      11
                            20269 ; 162  |#define         ITEM_1MONTH                     12
                            20270 ; 163  |#endif
                            20271 ; 164  |#ifdef _AUDIBLE_
                            20272 ; 165  |#define         ITEM_AUDIBLE            13
                            20273 ; 166  |#endif
                            20274 ; 167  |#define         ITEM_ON_THE_GO          14
                            20275 ; 168  |
                            20276 ; 169  |#define         ITEM_VOICE                      15
                            20277 ; 170  |#define         ITEM_FMREC                      16
                            20278 ; 171  |#define         ITEM_PHOTO                      17
                            20279 ; 172  |#ifdef _FOLDER_BROWSE_
                            20280 ; 173  |#define         ITEM_INTERNAL           18
                            20281 ; 174  |#define         ITEM_EXTERNAL       19
                            20282 ; 175  |#endif  // _FOLDER_BROWSE_
                            20283 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20284 ; 177  |
                            20285 ; 178  |/*
                            20286 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20287 ; 180  |option input.
                            20288 ; 181  |*/
                            20289 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20290 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            20291 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20292 ; 185  |#ifdef _FOLDER_BROWSE_
                            20293 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20294 ; 187  |#endif  // _FOLDER_BROWSE_
                            20295 ; 188  |
                            20296 ; 189  |/* Constant for key action */
                            20297 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            20298 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            20299 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            20300 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            20301 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20302 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            20303 ; 196  |
                            20304 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20305 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20306 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20307 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20308 ; 201  |
                            20309 ; 202  |#define         NO_SD                                   0
                            20310 ; 203  |#define         HAS_SD                                  1
                            20311 ; 204  |
                            20312 ; 205  |#define         PLAY_NORMAL                             0
                            20313 ; 206  |#define         PLAY_SHUFFLE                    1
                            20314 ; 207  |
                            20315 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20316 ; 209  |#define     PLAY_REPEAT_ON          1
                            20317 ; 210  |
                            20318 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20319 ; 212  |#define     PLAY_SELECT_SD          1
                            20320 ; 213  |
                            20321 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20322 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20323 ; 216  |
                            20324 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20325 ; 218  |#define         ON_THE_GO_FULL                  1
                            20326 ; 219  |#define         ON_THE_GO_FREE                  2
                            20327 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20328 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20329 ; 222  |
                            20330 ; 223  |#define         REC_VOICE_TYPE                  0
                            20331 ; 224  |#define         REC_FMREC_TYPE                  1
                            20332 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20333 ; 226  |#define         VOICE_FILE_ADD                  0
                            20334 ; 227  |#define         VOICE_FILE_DEL                  1
                            20335 ; 228  |
                            20336 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20337 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20338 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20339 ; 232  |flash or external SD card */
                            20340 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20341 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20342 ; 235  |#else
                            20343 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20344 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20345 ; 238  |
                            20346 ; 239  |/* number of byte in one DSP word */
                            20347 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            20348 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20349 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20350 ; 243  |are 10 level directory structure */
                            20351 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20352 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20353 ; 246  |
                            20354 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20355 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20356 ; 249  |/* number of songs in each new music list */
                            20357 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20358 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20359 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20360 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20361 ; 254  |/* number of songs in the on-the-fly list */
                            20362 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20363 ; 256  |/* number of files audible list */
                            20364 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20365 ; 258  |
                            20366 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20367 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            20368 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            20369 ; 262  |
                            20370 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20371 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20372 ; 265  |#ifdef _FOLDER_BROWSE_
                            20373 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20374 ; 267  |#else
                            20375 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20376 ; 269  |#endif  // _FOLDER_BROWSE_
                            20377 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            20378 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            20379 ; 272  |
                            20380 ; 273  |#ifndef _MAX_DIR_DEPTH
                            20381 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20382 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20383 ; 276  |
                            20384 ; 277  |/*==================================================================================================*/
                            20385 ; 278  |
                            20386 ; 279  |
                            20387 ; 280  |/*==================================================================================================
                            20388 ; 281  |                                               MACROS
                            20389 ; 282  |==================================================================================================*/
                            20390 ; 283  |
                            20391 ; 284  |/*==================================================================================================
                            20392 ; 285  |                                               ENUMS
                            20393 ; 286  |==================================================================================================*/
                            20394 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20395 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20396 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20397 ; 290  |/*==================================================================================================
                            20398 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            20399 ; 292  |==================================================================================================*/
                            20400 ; 293  |
                            20401 ; 294  |typedef char    int8;
                            20402 ; 295  |typedef short   int16;
                            20403 ; 296  |typedef int     int24;
                            20404 ; 297  |typedef long    int32;
                            20405 ; 298  |
                            20406 ; 299  |typedef int     intx;
                            20407 ; 300  |
                            20408 ; 301  |typedef unsigned char   uint8;
                            20409 ; 302  |typedef unsigned short  uint16;
                            20410 ; 303  |typedef unsigned int    uint24;
                            20411 ; 304  |typedef unsigned long   uint32;
                            20412 
                            20416 
                            20417 ; 305  |
                            20418 ; 306  |/*
                            20419 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            20420 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20421 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20422 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20423 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20424 ; 312  |*/
                            20425 ; 313  |/*
                            20426 ; 314  |path_name[] _must_have_data_:
                            20427 ; 315  |path_name[] = (Max. 120 Characters);
                            20428 ; 316  |year range:
                            20429 ; 317  |year = 0x000000-0xFFFFFF;
                            20430 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20431 ; 319  |Unknown track number:
                            20432 ; 320  |track_number = 0x7FFFFF;
                            20433 ; 321  |unicode refer to above #define BITMASK_*
                            20434 ; 322  |*/
                            20435 ; 323  |/*
                            20436 ; 324  |Interface of UI and Music Library
                            20437 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20438 ; 326  |
                            20439 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20440 ; 328  |
                            20441 ; 329  |3) UI to Music Library variable passing length definition:
                            20442 ; 330  |        All ASCII Characters:
                            20443 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20444 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20445 ; 333  |        Unicode Characters:
                            20446 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20447 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20448 ; 336  |
                            20449 ; 337  |4) UI input data to Music Library in two formats.
                            20450 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20451 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20452 ; 340  |
                            20453 ; 341  |5) UI calling function:
                            20454 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20455 ; 343  |        int16 option definition:
                            20456 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20457 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20458 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20459 ; 347  |
                            20460 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            20461 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            20462 ; 350  |
                            20463 ; 351  |6) Modification Date:
                            20464 ; 352  |        uint24 g_file_time:
                            20465 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20466 ; 354  |*/
                            20467 ; 355  |
                            20468 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20469 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20470 ; 358  |typedef struct _ram_song_info {
                            20471 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20472 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20473 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20474 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20475 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20476 ; 364  |    uint32 g_songFastKey;
                            20477 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20478 ; 366  |        uint24 year;
                            20479 ; 367  |        uint24 track_number;
                            20480 ; 368  |        uint8 unicode;
                            20481 ; 369  |} RAM_SONG_INFO_T;
                            20482 ; 370  |
                            20483 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20484 ; 372  |typedef struct _flash_group_name {
                            20485 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20486 ; 374  |        uint8 unicode;
                            20487 ; 375  |} FLASH_GROUP_NAME_T;
                            20488 ; 376  |
                            20489 ; 377  |// struct to store directories information passed from UI
                            20490 ; 378  |#ifdef _FOLDER_BROWSE_
                            20491 ; 379  |typedef struct _ml_DirInfo {
                            20492 ; 380  |        uint24  u8Unicode : 8;
                            20493 ; 381  |        uint24  u12DirDepth : 12;
                            20494 ; 382  |        uint24  u4Added : 4;            
                            20495 ; 383  |        INT     iDirRecord;
                            20496 ; 384  |        DWORD   dwFastKey;
                            20497 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20498 ; 386  |} ML_DIRINFO_T;
                            20499 ; 387  |#endif  // _FOLDER_BROWSE_
                            20500 ; 388  |
                            20501 ; 389  |/*==================================================================================================
                            20502 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20503 ; 391  |==================================================================================================*/
                            20504 ; 392  |extern uint24   IsPlayOnTheGo;
                            20505 
                            20511 
                            20512 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20513 ; 394  |extern uint24   merge_id_list_flash[];
                            20514 ; 395  |extern uint24   merge_id_list_sd[];
                            20515 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20516 ; 397  |#ifdef _FOLDER_BROWSE_
                            20517 
                            20530 
                            20531 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20532 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20533 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20534 ; 401  |#endif  // _FOLDER_BROWSE_
                            20535 ; 402  |extern INT _X    *sec_temp_buf_X;
                            20536 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            20537 ; 404  |
                            20538 ; 405  |/*==================================================================================================
                            20539 ; 406  |                                        FUNCTION PROTOTYPES
                            20540 ; 407  |==================================================================================================*/
                            20541 ; 408  |
                            20542 ; 409  |///////////////////////////////////////////////////////////////////////
                            20543 ; 410  |//! \brief
                            20544 ; 411  |//!
                            20545 ; 412  |//! \fntype Function
                            20546 ; 413  |//!
                            20547 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            20548 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20549 ; 416  |//!
                            20550 ; 417  |//! \param[in]  none
                            20551 ; 418  |//!
                            20552 ; 419  |//! \return
                            20553 ; 420  |//!
                            20554 ; 421  |///////////////////////////////////////////////////////////////////////
                            20555 ; 422  |void ML_InitLibraryParameter(void);
                            20556 ; 423  |
                            20557 ; 424  |///////////////////////////////////////////////////////////////////////
                            20558 ; 425  |//! \brief
                            20559 ; 426  |//!
                            20560 ; 427  |//! \fntype Function
                            20561 ; 428  |//!
                            20562 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20563 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            20564 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            20565 ; 432  |//! the song information is recorded in music library.
                            20566 ; 433  |//!
                            20567 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            20568 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            20569 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            20570 ; 437  |//!
                            20571 ; 438  |//! \return
                            20572 ; 439  |//!
                            20573 ; 440  |///////////////////////////////////////////////////////////////////////
                            20574 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20575 
                            20589 
                            20590 ; 442  |
                            20591 ; 443  |///////////////////////////////////////////////////////////////////////
                            20592 ; 444  |//! \brief
                            20593 ; 445  |//!
                            20594 ; 446  |//! \fntype Function
                            20595 ; 447  |//!
                            20596 ; 448  |//! \param[in]
                            20597 ; 449  |//!
                            20598 ; 450  |//! \return
                            20599 ; 451  |//!
                            20600 ; 452  |///////////////////////////////////////////////////////////////////////
                            20601 ; 453  |#ifdef _FOLDER_BROWSE_
                            20602 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            20603 ; 455  |#endif  // _FOLDER_BROWSE_
                            20604 ; 456  |
                            20605 ; 457  |///////////////////////////////////////////////////////////////////////
                            20606 ; 458  |//! \brief
                            20607 ; 459  |//!
                            20608 ; 460  |//! \fntype Function
                            20609 ; 461  |//!
                            20610 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            20611 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            20612 ; 464  |//! music library for that particular media.
                            20613 ; 465  |//!
                            20614 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            20615 ; 467  |//!
                            20616 ; 468  |//! \return
                            20617 ; 469  |//!
                            20618 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            20619 ; 471  |//!         function.
                            20620 ; 472  |///////////////////////////////////////////////////////////////////////
                            20621 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            20622 ; 474  |
                            20623 ; 475  |///////////////////////////////////////////////////////////////////////
                            20624 ; 476  |//! \brief
                            20625 ; 477  |//!
                            20626 ; 478  |//! \fntype Function
                            20627 ; 479  |//!
                            20628 ; 480  |//! \param[in]
                            20629 ; 481  |//!
                            20630 ; 482  |//! \return
                            20631 ; 483  |//!
                            20632 ; 484  |///////////////////////////////////////////////////////////////////////
                            20633 ; 485  |#ifdef _NEWMUSIC_
                            20634 ; 486  |void ML_UpdateNewMusic(void);
                            20635 ; 487  |#endif
                            20636 ; 488  |
                            20637 ; 489  |///////////////////////////////////////////////////////////////////////
                            20638 ; 490  |//! \brief
                            20639 ; 491  |//!
                            20640 ; 492  |//! \fntype Function
                            20641 ; 493  |//!
                            20642 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            20643 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            20644 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            20645 ; 497  |//!
                            20646 ; 498  |//! \param[in]  none
                            20647 ; 499  |//!
                            20648 ; 500  |//! \return
                            20649 ; 501  |//!
                            20650 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20651 ; 503  |//!         must be called before calling any other music library functions.
                            20652 ; 504  |///////////////////////////////////////////////////////////////////////
                            20653 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            20654 ; 506  |
                            20655 ; 507  |///////////////////////////////////////////////////////////////////////
                            20656 ; 508  |//! \brief
                            20657 ; 509  |//!
                            20658 ; 510  |//! \fntype Function
                            20659 ; 511  |//!
                            20660 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            20661 ; 513  |//! library operation.
                            20662 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            20663 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            20664 ; 516  |//! music.sec file do not exist.
                            20665 ; 517  |//!
                            20666 ; 518  |//! \param[in]  none
                            20667 ; 519  |//!
                            20668 ; 520  |//! \return
                            20669 ; 521  |//!
                            20670 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20671 ; 523  |//!         must be called before calling any other music library functions.
                            20672 ; 524  |///////////////////////////////////////////////////////////////////////
                            20673 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            20674 ; 526  |
                            20675 ; 527  |///////////////////////////////////////////////////////////////////////
                            20676 ; 528  |//! \brief
                            20677 ; 529  |//!
                            20678 ; 530  |//! \fntype Function
                            20679 ; 531  |//!
                            20680 ; 532  |//! Preload the list, prepare for renew.
                            20681 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            20682 ; 534  |//! structure in RAM.
                            20683 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            20684 ; 536  |//! in RAM.
                            20685 ; 537  |//!
                            20686 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            20687 ; 539  |//!
                            20688 ; 540  |//! \return
                            20689 ; 541  |//!
                            20690 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            20691 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            20692 ; 544  |///////////////////////////////////////////////////////////////////////
                            20693 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            20694 ; 546  |
                            20695 ; 547  |///////////////////////////////////////////////////////////////////////
                            20696 ; 548  |//! \brief
                            20697 ; 549  |//!
                            20698 ; 550  |//! \fntype Function
                            20699 ; 551  |//!
                            20700 ; 552  |//! Save the list to flash memory.
                            20701 ; 553  |//!
                            20702 ; 554  |//! \param[in]
                            20703 ; 555  |//!
                            20704 ; 556  |//! \return
                            20705 ; 557  |//!
                            20706 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            20707 ; 559  |//!         changed by the user.
                            20708 ; 560  |///////////////////////////////////////////////////////////////////////
                            20709 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            20710 ; 562  |
                            20711 ; 563  |///////////////////////////////////////////////////////////////////////
                            20712 ; 564  |//! \brief
                            20713 ; 565  |//!
                            20714 ; 566  |//! \fntype Function
                            20715 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            20716 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            20717 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            20718 ; 570  |//! Otherwise the song is deleted.
                            20719 ; 571  |//!
                            20720 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            20721 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            20722 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            20723 ; 575  |//!
                            20724 ; 576  |//! \return
                            20725 ; 577  |//!
                            20726 ; 578  |///////////////////////////////////////////////////////////////////////
                            20727 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            20728 ; 580  |
                            20729 ; 581  |///////////////////////////////////////////////////////////////////////
                            20730 ; 582  |//! \brief
                            20731 ; 583  |//!
                            20732 ; 584  |//! \fntype Function
                            20733 ; 585  |//!
                            20734 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            20735 ; 587  |//! in the ML_UpdateOnTheGo().
                            20736 ; 588  |//!
                            20737 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            20738 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            20739 ; 591  |//!
                            20740 ; 592  |//! \return
                            20741 ; 593  |//!
                            20742 ; 594  |///////////////////////////////////////////////////////////////////////
                            20743 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            20744 ; 596  |
                            20745 ; 597  |///////////////////////////////////////////////////////////////////////
                            20746 ; 598  |//! \brief
                            20747 ; 599  |//!
                            20748 ; 600  |//! \fntype Function
                            20749 ; 601  |//!
                            20750 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            20751 ; 603  |//!
                            20752 ; 604  |//! \param[in]  none
                            20753 ; 605  |//!
                            20754 ; 606  |//! \return
                            20755 ; 607  |//!
                            20756 ; 608  |///////////////////////////////////////////////////////////////////////
                            20757 ; 609  |void ML_UpdateOnTheGo(void);
                            20758 ; 610  |
                            20759 ; 611  |///////////////////////////////////////////////////////////////////////
                            20760 ; 612  |//! \brief
                            20761 ; 613  |//!
                            20762 ; 614  |//! \fntype Function
                            20763 ; 615  |//!
                            20764 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            20765 ; 617  |//! Call only once before inserting items. Call once for each media.
                            20766 ; 618  |//!
                            20767 ; 619  |//! \param[in]  none
                            20768 ; 620  |//!
                            20769 ; 621  |//! \return
                            20770 ; 622  |//!
                            20771 ; 623  |///////////////////////////////////////////////////////////////////////
                            20772 ; 624  |void ML_InitVoiceParameter(void);
                            20773 ; 625  |
                            20774 ; 626  |///////////////////////////////////////////////////////////////////////
                            20775 ; 627  |//! \brief
                            20776 ; 628  |//!
                            20777 ; 629  |//! \fntype Function
                            20778 ; 630  |//!
                            20779 ; 631  |//! \param[in]
                            20780 ; 632  |//!
                            20781 ; 633  |//! \return
                            20782 ; 634  |//!
                            20783 ; 635  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20784 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            20785 ; 637  |
                            20786 ; 638  |///////////////////////////////////////////////////////////////////////
                            20787 ; 639  |//! \brief
                            20788 ; 640  |//!
                            20789 ; 641  |//! \fntype Function
                            20790 ; 642  |//!
                            20791 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            20792 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            20793 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            20794 ; 646  |//!
                            20795 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20796 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            20797 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            20798 ; 650  |//!
                            20799 ; 651  |//! \return
                            20800 ; 652  |//!
                            20801 ; 653  |///////////////////////////////////////////////////////////////////////
                            20802 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            20803 ; 655  |
                            20804 ; 656  |///////////////////////////////////////////////////////////////////////
                            20805 ; 657  |//! \brief
                            20806 ; 658  |//!
                            20807 ; 659  |//! \fntype Function
                            20808 ; 660  |//!
                            20809 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            20810 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            20811 ; 663  |//! of music library for that particular media.
                            20812 ; 664  |//!
                            20813 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20814 ; 666  |//!
                            20815 ; 667  |//! \return
                            20816 ; 668  |//!
                            20817 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            20818 ; 670  |//!         function.
                            20819 ; 671  |///////////////////////////////////////////////////////////////////////
                            20820 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            20821 ; 673  |
                            20822 ; 674  |///////////////////////////////////////////////////////////////////////
                            20823 ; 675  |//! \brief
                            20824 ; 676  |//!
                            20825 ; 677  |//! \fntype Function
                            20826 ; 678  |//!
                            20827 ; 679  |//! Called by UI, the merge the music library tables album,
                            20828 ; 680  |//! artist, genre, song and year.
                            20829 ; 681  |//!
                            20830 ; 682  |//! \param[in]  none
                            20831 ; 683  |//!
                            20832 ; 684  |//! \return
                            20833 ; 685  |//!
                            20834 ; 686  |///////////////////////////////////////////////////////////////////////
                            20835 ; 687  |void ML_MergeLibraryTables(void);
                            20836 ; 688  |
                            20837 ; 689  |///////////////////////////////////////////////////////////////////////
                            20838 ; 690  |//! \brief
                            20839 ; 691  |//!
                            20840 ; 692  |//! \fntype Function
                            20841 ; 693  |//!
                            20842 ; 694  |//! Called by UI, the merge the music library tables album,
                            20843 ; 695  |//! artist, genre, song and year.
                            20844 ; 696  |//!
                            20845 ; 697  |//! \param[in]  none
                            20846 ; 698  |//!
                            20847 ; 699  |//! \return
                            20848 ; 700  |//!
                            20849 ; 701  |///////////////////////////////////////////////////////////////////////
                            20850 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20851 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20852 
                            20854 
                            20855 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            20856 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            20857 ; 706  |
                            20858 ; 707  |///////////////////////////////////////////////////////////////////////
                            20859 ; 708  |//! \brief
                            20860 ; 709  |//!
                            20861 ; 710  |//! \fntype Function
                            20862 ; 711  |//!
                            20863 ; 712  |//! \param[in]
                            20864 ; 713  |//!
                            20865 ; 714  |//! \return
                            20866 ; 715  |//!
                            20867 ; 716  |///////////////////////////////////////////////////////////////////////
                            20868 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            20869 ; 718  |
                            20870 ; 719  |/*================================================================================================*/
                            20871 ; 720  |
                            20872 ; 721  |// Siukoon 2005-02-28
                            20873 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            20874 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            20875 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            20876 ; 725  |#else
                            20877 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            20878 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            20879 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            20880 ; 729  |#define WORD_PER_SECTOR             (171)
                            20881 ; 730  |#define BYTE_PER_SECTOR             (512)
                            20882 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            20883 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            20884 ; 733  |
                            20885 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            20886 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            20887 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            20888 ; 737  |
                            20889 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            20890 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            20891 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            20892 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            20893 ; 742  |
                            20894 ; 743  |/////////////////////
                            20895 ; 744  |
                            20896 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            20897 ; 746  |
                            20898 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            20899 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            20900 ; 749  |#else
                            20901 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            20902 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            20903 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            20904 ; 753  |
                            20905 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            20906 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            20907 ; 756  |
                            20908 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            20909 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            20910 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            20911 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            20912 ; 761  |#else
                            20913 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            20914 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            20915 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            20916 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            20917 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            20918 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            20919 ; 768  |
                            20920 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            20921 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            20922 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            20923 ; 772  |#else
                            20924 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            20925 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            20926 ; 775  |
                            20927 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            20928 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            20929 ; 778  |
                            20930 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            20931 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            20932 ; 781  |
                            20933 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            20934 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            20935 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            20936 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            20937 ; 786  |#else
                            20938 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            20939 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            20940 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            20941 ; 790  |
                            20942 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            20943 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            20944 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            20945 ; 794  |#else
                            20946 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            20947 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            20948 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            20949 ; 798  |
                            20950 ; 799  |#ifdef __cplusplus
                            20951 ; 800  |}
                            20952 ; 801  |#endif
                            20953 ; 802  |
                            20954 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            20955 
                            20957 
                            20958 ; 6    |#endif  // USE_PLAYLIST3
                            20959 ; 7    |
                            20960 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            20961 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            20962 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            20963 ; 11   |#endif
                            20964 ; 12   |
                            20965 ; 13   |//These are in the DecoderSR/DecoderCSR
                            20966 ; 14   |#define DECODER_VBRFlag         1<<1
                            20967 ; 15   |#define DECODER_PAUSED          1<<5
                            20968 ; 16   |#define DECODER_STOPPED         1<<6
                            20969 ; 17   |#define DECODER_SYNCED          1<<10
                            20970 ; 18   |#define DECODER_PLAYING         1<<12
                            20971 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            20972 ; 20   |#define DECODER_SONG_INFO       1<<15
                            20973 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            20974 ; 22   |#define DECODER_A_SET           1<<18
                            20975 ; 23   |#define DECODER_B_SET           1<<19
                            20976 ; 24   |#define DECODER_BAD_FILE        1<<21
                            20977 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            20978 ; 26   |
                            20979 ; 27   |#define SEEK_NONE 0
                            20980 ; 28   |#define SEEK_FFWD 1
                            20981 ; 29   |#define SEEK_RWND -1
                            20982 ; 30   |
                            20983 ; 31   |extern _X int g_iSeeking;
                            20984 ; 32   |extern _X INT g_iPlayerState;
                            20985 ; 33   |
                            20986 ; 34   |#ifdef USE_PLAYLIST3
                            20987 ; 35   |extern BOOL bSystemInit;
                            20988 ; 36   |extern uint24   g_is_SD_inserted;
                            20989 ; 37   |extern BOOL bResume;
                            20990 ; 38   |#endif  // USE_PLAYLIST3
                            20991 ; 39   |
                            20992 ; 40   |#ifdef USE_PLAYLIST3
                            20993 ; 41   |void _reentrant ML_browsing_app_init(void);
                            20994 ; 42   |#endif  // USE_PLAYLIST3
                            20995 ; 43   |
                            20996 ; 44   |#endif
                            20997 
                            20999 
                            21000 ; 16   |#include "sysspeed.h"
                            21001 
                            21003 
                            21004 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21005 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21006 ; 3    |// Speed defs
                            21007 ; 4    |// NOTE: sysspeed.H is generated from sysspeed.INC. Only modify inc version.
                            21008 ; 5    |// Speed clients: See SPEED_CLIENT_ defines and non 3400 Speed Indeces
                            21009 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            21010 ; 7    |
                            21011 ; 8    |#if (!defined(SYSSPEED_INC))
                            21012 ; 9    |#define SYSSPEED_INC 1
                            21013 ; 10   |
                            21014 ; 11   |// PLL Frequency Divider (Assume DDIV=0)
                            21015 ; 12   |// PLL Output Frequency = (33+PDIV)*(XTAL/20)   XTAL=24 MHz
                            21016 ; 13   |// PDIV = (Speed * 20 / 24) - 33  (if DDIV=0)
                            21017 ; 14   |// Digital Clock Post Divider 
                            21018 ; 15   |// Digital Clock = PLL Output Fequency / 2^DDIV   (Speed is in MHz)
                            21019 ; 16   |// GP Flash Timing Registers
                            21020 ; 17   |// x:HW_GPFLASH_TIMING1R
                            21021 ; 18   |//      TSU = 0ns 
                            21022 ; 19   |//      TH = 10ns Min
                            21023 ; 20   |// Use Default Settings since max speed is 75.6 MHz or 13.2275 ns
                            21024 ; 21   |// Add Register if needed
                            21025 ; 22   |// x:HW_GPFLASH_TIMING2R 
                            21026 ; 23   |//      TDS = 25ns Min  data setup time
                            21027 ; 24   |//      TDH = 15ns Min  data hold  time
                            21028 ; 25   |//      TDS + TDH must be > 50 nS
                            21029 ; 26   |// Speed Indexes (into the speed table)
                            21030 ; 27   |//!!!!! ** MUST BE ORDERED FROM LOWEST TO HIGHEST FREQ ** !!!!!
                            21031 ; 28   |// NOTE: Executive speed client must only use speed index 1 or 0 (IDLE).
                            21032 ; 29   |#define SPEED_IDLE 0 
                            21033 ; 30   |#define SPEED_AUDIBLE_MP3 1
                            21034 ; 31   |#define SPEED_AUDIBLE_ACELP_SR8KHz 2
                            21035 ; 32   |#define SPEED_FM 3
                            21036 ; 33   |#define SPEED_FM_EQ 4
                            21037 ; 34   |#define SPEED_AUDIBLE_ACELP_SR16KHz 5
                            21038 ; 35   |#define SPEED_MP3 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21039 ; 36   |#define SPEED_ADPCM 7
                            21040 ; 37   |#define SPEED_MIXER 8
                            21041 ; 38   |#define SPEED_ADCBASE 9
                            21042 ; 39   |#define SPEED_MAX 10
                            21043 ; 40   |#define SPEED_WMA 11
                            21044 ; 41   |#define SPEED_MP3ENCODE 12
                            21045 ; 42   |#define SPEED_PEAK 13
                            21046 ; 43   |#define SPEED_LAST SPEED_PEAK
                            21047 ; 44   |#define SPEED_UNINITIALIZED SPEED_LAST+1
                            21048 ; 45   |// SPEED_UNINITIALIZED must be the highest index value
                            21049 ; 46   |
                            21050 ; 47   |// Idle speed is 10 MHz  (98.04nS)
                            21051 ; 48   |#define IDLE_SPEED 10              
                            21052 ; 49   |// (1+33)*(24/20) = 40.8
                            21053 ; 50   |#define IDLE_PDIV 1               
                            21054 ; 51   |// 40.5504 / (2^2) = 10.2 MHz
                            21055 ; 52   |#define IDLE_DDIV 2               
                            21056 ; 53   |// 1.37v
                            21057 ; 54   |#define IDLE_VOLTAGE 0x00000B         
                            21058 ; 55   |// 1.28v 
                            21059 ; 56   |#define IDLE_BOVOLTAGE 0x000800         
                            21060 ; 57   |
                            21061 ; 58   |
                            21062 ; 59   |// tdh and tds: hold and setup times in n dclks are 6-bit fields that are right justified byte aligned
                            21063 ; 60   |// 60MHz MSC uses the following clock setup: 
                            21064 ; 61   |// NAND1     $000203 -> (2+3)/60MHz =  83.3ns   2 dclk hold and 3 dclk setup
                            21065 ; 62   |// NAND2     $000304 -> (3+4)/60MHz = 116.7ns
                            21066 ; 63   |// NAND3     $000305 -> (3+5)/60MHz = 133.3ns
                            21067 ; 64   |// NAND4     $000305 -> (3+5)/60MHz = 133.3ns
                            21068 ; 65   |// So, for 10MHz idle speed:
                            21069 ; 66   |// NAND1,2,4 may use $000101 
                            21070 ; 67   |#if (defined(DEBUG))
                            21071 ; 68   |#if (defined(NAND1))
                            21072 ; 69   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21073 ; 70   |#define IDLE_GPSPEED 0x000101         
                            21074 ; 71   |#else 
                            21075 ; 72   |#if (defined(NAND2))
                            21076 ; 73   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21077 ; 74   |#define IDLE_GPSPEED 0x000101         
                            21078 ; 75   |#else 
                            21079 ; 76   |#if (defined(NAND3))
                            21080 ; 77   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21081 ; 78   |#define IDLE_GPSPEED 0x000101         
                            21082 ; 79   |#else 
                            21083 ; 80   |#if (defined(NAND4))
                            21084 ; 81   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21085 ; 82   |#define IDLE_GPSPEED 0x000101         
                            21086 ; 83   |#else 
                            21087 ; 84   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21088 ; 85   |#define IDLE_GPSPEED 0x000101         
                            21089 ; 86   |#endif
                            21090 ; 87   |#endif
                            21091 ; 88   |#endif
                            21092 ; 89   |#endif
                            21093 ; 90   |#else 
                            21094 ; 91   |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21095 ; 92   |#define IDLE_GPSPEED 0x000101         
                            21096 ; 93   |#endif
                            21097 ; 94   |//---------    
                            21098 ; 95   |
                            21099 ; 96   |// speed is 15 MHz(66.6nS)
                            21100 ; 97   |#define AUDIBLE_MP3_SPEED 15              
                            21101 ; 98   |// PLL O/P freq = (33 + PDIV)*(24/20) = (33 + 17)*(24/20) = 60MHz
                            21102 ; 99   |#define AUDIBLE_MP3_PDIV 17              
                            21103 ; 100  |// DCLK = 40.8MHz/(2^DDIV) = 15MHz
                            21104 ; 101  |#define AUDIBLE_MP3_DDIV 2               
                            21105 ; 102  |// 1.37V
                            21106 ; 103  |#define AUDIBLE_MP3_VOLTAGE 0x00000B         
                            21107 ; 104  |// 1.28V 
                            21108 ; 105  |#define AUDIBLE_MP3_BOVOLTAGE 0x000800         
                            21109 ; 106  |
                            21110 ; 107  |// NAND1     15MHz *  83.3ns = 1.249 -> $000101
                            21111 ; 108  |// NAND2     15MHz * 116.7ns = 1.750 -> $000101
                            21112 ; 109  |// NAND3|4   15MHz * 133.3ns = 1.999 -> $000101
                            21113 ; 110  |
                            21114 ; 111  |#if (defined(DEBUG))
                            21115 ; 112  |#if (defined(NAND1))
                            21116 ; 113  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21117 ; 114  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            21118 ; 115  |#else 
                            21119 ; 116  |#if (defined(NAND2))
                            21120 ; 117  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21121 ; 118  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            21122 ; 119  |#else 
                            21123 ; 120  |#if (defined(NAND3))
                            21124 ; 121  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21125 ; 122  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            21126 ; 123  |#else 
                            21127 ; 124  |#if (defined(NAND4))
                            21128 ; 125  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21129 ; 126  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            21130 ; 127  |#else 
                            21131 ; 128  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21132 ; 129  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            21133 ; 130  |#endif
                            21134 ; 131  |#endif
                            21135 ; 132  |#endif
                            21136 ; 133  |#endif
                            21137 ; 134  |#else 
                            21138 ; 135  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21139 ; 136  |#define AUDIBLE_MP3_GPSPEED 0x000101         
                            21140 ; 137  |#endif
                            21141 ; 138  |//---------   
                            21142 ; 139  |
                            21143 ; 140  |// speed is 15 MHz(66.6nS)
                            21144 ; 141  |#define AUDIBLE_ACELP_SR8KHz_SPEED 15              
                            21145 ; 142  |// PLL O/P freq = (33 + PDIV)*(24/20) = (33 + 17)*(24/20) = 60MHz
                            21146 ; 143  |#define AUDIBLE_ACELP_SR8KHz_PDIV 17              
                            21147 ; 144  |// DCLK = 40.8MHz/(2^DDIV) = 15MHz
                            21148 ; 145  |#define AUDIBLE_ACELP_SR8KHz_DDIV 2               
                            21149 ; 146  |// 1.37V
                            21150 ; 147  |#define AUDIBLE_ACELP_SR8KHz_VOLTAGE 0x00000B         
                            21151 ; 148  |// 1.28V 
                            21152 ; 149  |#define AUDIBLE_ACELP_SR8KHz_BOVOLTAGE 0x000800         
                            21153 ; 150  |
                            21154 ; 151  |// NAND1     15MHz *  83.3ns = 1.249 -> $000101
                            21155 ; 152  |// NAND2     15MHz * 116.7ns = 1.750 -> $000101
                            21156 ; 153  |// NAND3|4   15MHz * 133.3ns = 1.999 -> $000101
                            21157 ; 154  |
                            21158 ; 155  |#if (defined(DEBUG))
                            21159 ; 156  |#if (defined(NAND1))
                            21160 ; 157  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21161 ; 158  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            21162 ; 159  |#else 
                            21163 ; 160  |#if (defined(NAND2))
                            21164 ; 161  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21165 ; 162  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            21166 ; 163  |#else 
                            21167 ; 164  |#if (defined(NAND3))
                            21168 ; 165  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21169 ; 166  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            21170 ; 167  |#else 
                            21171 ; 168  |#if (defined(NAND4))
                            21172 ; 169  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21173 ; 170  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            21174 ; 171  |#else 
                            21175 ; 172  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21176 ; 173  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            21177 ; 174  |#endif
                            21178 ; 175  |#endif
                            21179 ; 176  |#endif
                            21180 ; 177  |#endif
                            21181 ; 178  |#else 
                            21182 ; 179  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21183 ; 180  |#define AUDIBLE_ACELP_SR8KHz_GPSPEED 0x000101         
                            21184 ; 181  |#endif
                            21185 ; 182  |//--------- 
                            21186 ; 183  |// Changed speed from 18Mhz to 24Mhz stmp10415
                            21187 ; 184  |// stmp10415   was 18              ; FM speed is 18 MHz, which is as low as possible for Steely Dan Tuner in sdk 2.610. In 3.110 we need >22Mhz so we use 24Mhz. 
                            21188 ; 185  |#define FM_SPEED 24 
                            21189 ; 186  |// stmp10415   was 27              ; (27+33)*(24/20) = 72 in sdk2.610.  In sdk 3.110 we use (7+33)*(24/20) = 48.
                            21190 ; 187  |#define FM_PDIV 7  
                            21191 ; 188  |// stmp10415   was  2              ; 72 / (2^2) = 18 MHz in sdk 2.610.    In 3.110 we use 48/2^1 = 24Mhz. 
                            21192 ; 189  |#define FM_DDIV 1  
                            21193 ; 190  |
                            21194 ; 191  |// 1.44V        - Steely Dan spec at 1.35V
                            21195 ; 192  |#define FM_VOLTAGE 0x00000d         
                            21196 ; 193  |// 1.28v
                            21197 ; 194  |#define FM_BOVOLTAGE 0x000800         
                            21198 ; 195  |#if (defined(DEBUG))
                            21199 ; 196  |#if (defined(NAND1))
                            21200 ; 197  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21201 ; 198  |#define FM_GPSPEED 0x000102         
                            21202 ; 199  |#else 
                            21203 ; 200  |#if (defined(NAND2))
                            21204 ; 201  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21205 ; 202  |#define FM_GPSPEED 0x000203         
                            21206 ; 203  |#else 
                            21207 ; 204  |#if (defined(NAND3))
                            21208 ; 205  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21209 ; 206  |#define FM_GPSPEED 0x000203         
                            21210 ; 207  |#else 
                            21211 ; 208  |#if (defined(NAND4))
                            21212 ; 209  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21213 ; 210  |#define FM_GPSPEED 0x000203         
                            21214 ; 211  |#else 
                            21215 ; 212  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21216 ; 213  |#define FM_GPSPEED 0x000102         
                            21217 ; 214  |#endif
                            21218 ; 215  |#endif
                            21219 ; 216  |#endif
                            21220 ; 217  |#endif
                            21221 ; 218  |#else 
                            21222 ; 219  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21223 ; 220  |#define FM_GPSPEED 0x000203         
                            21224 ; 221  |#endif
                            21225 ; 222  |//---------
                            21226 ; 223  |// Increase to 30 MHz to support equalizer
                            21227 ; 224  |#define FM_EQ_SPEED 30  
                            21228 ; 225  |// (17+33)*(24/20) = 60
                            21229 ; 226  |#define FM_EQ_PDIV 17  
                            21230 ; 227  |//  60 / (2^1) = 30 MHz  
                            21231 ; 228  |#define FM_EQ_DDIV 1   
                            21232 ; 229  |
                            21233 ; 230  |// Higher voltages when using equalizer and TA2 STFM1000 to prevent lockup when changing EQ settings rapidly
                            21234 ; 231  |//1.44v  - Steely Dan spec at 1.35V
                            21235 ; 232  |#define FM_EQ_VOLTAGE 0x00000D   
                            21236 ; 233  |//1.31v     
                            21237 ; 234  |#define FM_EQ_BOVOLTAGE 0x000900   
                            21238 ; 235  |
                            21239 ; 236  |#if (defined(DEBUG))
                            21240 ; 237  |#if (defined(NAND1))
                            21241 ; 238  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21242 ; 239  |#define FM_EQ_GPSPEED 0x000102         
                            21243 ; 240  |#else 
                            21244 ; 241  |#if (defined(NAND2))
                            21245 ; 242  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21246 ; 243  |#define FM_EQ_GPSPEED 0x000203         
                            21247 ; 244  |#else 
                            21248 ; 245  |#if (defined(NAND3))
                            21249 ; 246  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21250 ; 247  |#define FM_EQ_GPSPEED 0x000203         
                            21251 ; 248  |#else 
                            21252 ; 249  |#if (defined(NAND4))
                            21253 ; 250  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21254 ; 251  |#define FM_EQ_GPSPEED 0x000203         
                            21255 ; 252  |#else 
                            21256 ; 253  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21257 ; 254  |#define FM_EQ_GPSPEED 0x000102         
                            21258 ; 255  |#endif
                            21259 ; 256  |#endif
                            21260 ; 257  |#endif
                            21261 ; 258  |#endif
                            21262 ; 259  |#else 
                            21263 ; 260  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 1 for TDS
                            21264 ; 261  |#define FM_EQ_GPSPEED 0x000203         
                            21265 ; 262  |#endif
                            21266 ; 263  |//---------
                            21267 ; 264  |
                            21268 ; 265  |
                            21269 ; 266  |// Audible Acelp speed is 36 MHz(27.78nS)
                            21270 ; 267  |#define AUDIBLE_ACELP_SR16KHz_SPEED 36            
                            21271 ; 268  |// PLL O/P freq = (33 + PDIV)*(24/20)   = (33+27)*(24/20) = 72MHz
                            21272 ; 269  |#define AUDIBLE_ACELP_SR16KHz_PDIV 27              
                            21273 ; 270  |// DCLK = 60MHz/(2^DDIV) = 36MHz
                            21274 ; 271  |#define AUDIBLE_ACELP_SR16KHz_DDIV 1             
                            21275 ; 272  |// 1.37V
                            21276 ; 273  |#define AUDIBLE_ACELP_SR16KHz_VOLTAGE 0x00000B       
                            21277 ; 274  |// 1.28V 
                            21278 ; 275  |#define AUDIBLE_ACELP_SR16KHz_BOVOLTAGE 0x000800       
                            21279 ; 276  |
                            21280 ; 277  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            21281 ; 278  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            21282 ; 279  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            21283 ; 280  |#if (defined(DEBUG))
                            21284 ; 281  |#if (defined(NAND1))
                            21285 ; 282  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21286 ; 283  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            21287 ; 284  |#else 
                            21288 ; 285  |#if (defined(NAND2))
                            21289 ; 286  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21290 ; 287  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            21291 ; 288  |#else 
                            21292 ; 289  |#if (defined(NAND3))
                            21293 ; 290  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21294 ; 291  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            21295 ; 292  |#else 
                            21296 ; 293  |#if (defined(NAND4))
                            21297 ; 294  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21298 ; 295  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000203         
                            21299 ; 296  |#else 
                            21300 ; 297  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21301 ; 298  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            21302 ; 299  |#endif
                            21303 ; 300  |#endif
                            21304 ; 301  |#endif
                            21305 ; 302  |#endif
                            21306 ; 303  |#else 
                            21307 ; 304  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21308 ; 305  |#define AUDIBLE_ACELP_SR16KHz_GPSPEED 0x000102         
                            21309 ; 306  |#endif
                            21310 ; 307  |//---------   
                            21311 ; 308  |
                            21312 ; 309  |
                            21313 ; 310  |
                            21314 ; 311  |
                            21315 ; 312  |// MP3 speed is 36 MHz  (27.78nS)
                            21316 ; 313  |#define MP3_SPEED 36              
                            21317 ; 314  |// (27+33)*(24/20) = 72
                            21318 ; 315  |#define MP3_PDIV 27              
                            21319 ; 316  |// 72 / (2^1) = 36 MHz
                            21320 ; 317  |#define MP3_DDIV 1               
                            21321 ; 318  |// 1.37v
                            21322 ; 319  |#define MP3_VOLTAGE 0x00000B         
                            21323 ; 320  |// 1.28v
                            21324 ; 321  |#define MP3_BOVOLTAGE 0x000800         
                            21325 ; 322  |
                            21326 ; 323  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            21327 ; 324  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            21328 ; 325  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            21329 ; 326  |#if (defined(DEBUG))
                            21330 ; 327  |#if (defined(NAND1))
                            21331 ; 328  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21332 ; 329  |#define MP3_GPSPEED 0x000102         
                            21333 ; 330  |#else 
                            21334 ; 331  |#if (defined(NAND2))
                            21335 ; 332  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21336 ; 333  |#define MP3_GPSPEED 0x000203         
                            21337 ; 334  |#else 
                            21338 ; 335  |#if (defined(NAND3))
                            21339 ; 336  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21340 ; 337  |#define MP3_GPSPEED 0x000203         
                            21341 ; 338  |#else 
                            21342 ; 339  |#if (defined(NAND4))
                            21343 ; 340  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21344 ; 341  |#define MP3_GPSPEED 0x000203         
                            21345 ; 342  |#else 
                            21346 ; 343  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21347 ; 344  |#define MP3_GPSPEED 0x000102         
                            21348 ; 345  |#endif
                            21349 ; 346  |#endif
                            21350 ; 347  |#endif
                            21351 ; 348  |#endif
                            21352 ; 349  |#else 
                            21353 ; 350  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21354 ; 351  |#define MP3_GPSPEED 0x000102         
                            21355 ; 352  |#endif
                            21356 ; 353  |//---------
                            21357 ; 354  |// ADPCM speed is 36 MHz  (27.78nS)
                            21358 ; 355  |#define ADPCM_SPEED 36              
                            21359 ; 356  |// (27+33)*(24/20) = 72
                            21360 ; 357  |#define ADPCM_PDIV 27              
                            21361 ; 358  |// 72 / (2^1) = 36 MHz
                            21362 ; 359  |#define ADPCM_DDIV 1               
                            21363 ; 360  |// 1.37v
                            21364 ; 361  |#define ADPCM_VOLTAGE 0x00000B         
                            21365 ; 362  |// 1.28v
                            21366 ; 363  |#define ADPCM_BOVOLTAGE 0x000800         
                            21367 ; 364  |
                            21368 ; 365  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            21369 ; 366  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            21370 ; 367  |// NAND3|4   36MHz * 133.3ns = 4.788 -> $000203
                            21371 ; 368  |#if (defined(DEBUG))
                            21372 ; 369  |#if (defined(NAND1))
                            21373 ; 370  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21374 ; 371  |#define ADPCM_GPSPEED 0x000102         
                            21375 ; 372  |#else 
                            21376 ; 373  |#if (defined(NAND2))
                            21377 ; 374  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21378 ; 375  |#define ADPCM_GPSPEED 0x000203         
                            21379 ; 376  |#else 
                            21380 ; 377  |#if (defined(NAND3))
                            21381 ; 378  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21382 ; 379  |#define ADPCM_GPSPEED 0x000203         
                            21383 ; 380  |#else 
                            21384 ; 381  |#if (defined(NAND4))
                            21385 ; 382  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21386 ; 383  |#define ADPCM_GPSPEED 0x000203         
                            21387 ; 384  |#else 
                            21388 ; 385  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21389 ; 386  |#define ADPCM_GPSPEED 0x000102         
                            21390 ; 387  |#endif
                            21391 ; 388  |#endif
                            21392 ; 389  |#endif
                            21393 ; 390  |#endif
                            21394 ; 391  |#else 
                            21395 ; 392  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21396 ; 393  |#define ADPCM_GPSPEED 0x000102         
                            21397 ; 394  |#endif
                            21398 ; 395  |//---------
                            21399 ; 396  |// Mixer use requires a min vddd. Reason for this: 
                            21400 ; 397  |// ************
                            21401 ; 398  |// Stmp00004930: Field failure: Distortion from the mixer. Very worst case 
                            21402 ; 399  |//           conditions (at cold) will cause the ADC to not provide any samples.
                            21403 ; 400  |//           All mixer/adc functions must run VDDD>=1.43V. This includes encoding
                            21404 ; 401  |//           and Fmtuner  operation (uses line-in via mixer) in the SDK. 
                            21405 ; 402  |// ************
                            21406 ; 403  |// same as Idle speed defined above
                            21407 ; 404  |#define MIXER_SPEED IDLE_SPEED      
                            21408 ; 405  |// same as idle case defined above
                            21409 ; 406  |#define MIXER_PDIV IDLE_PDIV       
                            21410 ; 407  |// same as idle case defined above
                            21411 ; 408  |#define MIXER_DDIV IDLE_DDIV       
                            21412 ; 409  |// 1.44v
                            21413 ; 410  |#define MIXER_VOLTAGE 0x00000D         
                            21414 ; 411  |// 1.34v as in the MAX_BOVOLTAGE case below which has same Vddd.
                            21415 ; 412  |#define MIXER_BOVOLTAGE 0x000A00         
                            21416 ; 413  |
                            21417 ; 414  |// HW_GPFLASH_TIMING2R - 1dclk/access time for both TDH and TDS
                            21418 ; 415  |#define MIXER_GPSPEED IDLE_GPSPEED    
                            21419 ; 416  |//---------
                            21420 ; 417  |// ADCBASE speed is 36 MHz  (27.78nS)
                            21421 ; 418  |#define ADCBASE_SPEED 36              
                            21422 ; 419  |// (27+33)*(24/20) = 72
                            21423 ; 420  |#define ADCBASE_PDIV 27              
                            21424 ; 421  |// 72 / (2^1) = 36 MHz
                            21425 ; 422  |#define ADCBASE_DDIV 1               
                            21426 ; 423  |// 1.44v Min vddd voltage to operate high res ADC @ low temp.
                            21427 ; 424  |#define ADCBASE_VOLTAGE 0x00000D         
                            21428 ; 425  |// 1.34v Voltages same as max case. Rest matches ADPCM case.
                            21429 ; 426  |#define ADCBASE_BOVOLTAGE 0x000A00         
                            21430 ; 427  |
                            21431 ; 428  |// NAND1     36MHz *  83.3ns = 2.999 -> $000102
                            21432 ; 429  |// NAND2     36MHz * 116.7ns = 4.201 -> $000203
                            21433 ; 430  |// NAND4     36MHz * 133.3ns = 4.788 -> $000203
                            21434 ; 431  |#if (defined(DEBUG))
                            21435 ; 432  |#if (defined(NAND1))
                            21436 ; 433  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21437 ; 434  |#define ADCBASE_GPSPEED 0x000102         
                            21438 ; 435  |#else 
                            21439 ; 436  |#if (defined(NAND2))
                            21440 ; 437  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21441 ; 438  |#define ADCBASE_GPSPEED 0x000203         
                            21442 ; 439  |#else 
                            21443 ; 440  |#if (defined(NAND3))
                            21444 ; 441  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21445 ; 442  |#define ADCBASE_GPSPEED 0x000203         
                            21446 ; 443  |#else 
                            21447 ; 444  |#if (defined(NAND4))
                            21448 ; 445  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21449 ; 446  |#define ADCBASE_GPSPEED 0x000203         
                            21450 ; 447  |#else 
                            21451 ; 448  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21452 ; 449  |#define ADCBASE_GPSPEED 0x000102         
                            21453 ; 450  |#endif
                            21454 ; 451  |#endif
                            21455 ; 452  |#endif
                            21456 ; 453  |#endif
                            21457 ; 454  |#else 
                            21458 ; 455  |// HW_GPFLASH_TIMING2R - 1dclk/access time for TDH and 2 for TDS
                            21459 ; 456  |#define ADCBASE_GPSPEED 0x000102         
                            21460 ; 457  |#endif
                            21461 ; 458  |//---------
                            21462 ; 459  |// MAX speed is 48 MHz (20.83ns)
                            21463 ; 460  |#define MAX_SPEED 48              
                            21464 ; 461  |// (7+33)*(24/20) = 48
                            21465 ; 462  |#define MAX_PDIV 7               
                            21466 ; 463  |// 47.9232 / (2^0) = 48 MHz
                            21467 ; 464  |#define MAX_DDIV 0               
                            21468 ; 465  |// 1.44v
                            21469 ; 466  |#define MAX_VOLTAGE 0x00000D         
                            21470 ; 467  |// 1.34v
                            21471 ; 468  |#define MAX_BOVOLTAGE 0x000A00         
                            21472 ; 469  |
                            21473 ; 470  |// NAND1     48MHz *  83.3ns = 3.998 -> $000202 -> $000203 required (setup needs 3dclk)
                            21474 ; 471  |// NAND2     48MHz * 116.7ns = 5.602 -> $000303
                            21475 ; 472  |// NAND3|4   48MHz * 133.3ns = 6.398 -> $000304
                            21476 ; 473  |#if (defined(DEBUG))
                            21477 ; 474  |#if (defined(NAND1))
                            21478 ; 475  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21479 ; 476  |#define MAX_GPSPEED 0x000203         
                            21480 ; 477  |#else 
                            21481 ; 478  |#if (defined(NAND2))
                            21482 ; 479  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            21483 ; 480  |#define MAX_GPSPEED 0x000303         
                            21484 ; 481  |#else 
                            21485 ; 482  |#if (defined(NAND3))
                            21486 ; 483  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            21487 ; 484  |#define MAX_GPSPEED 0x000304         
                            21488 ; 485  |#else 
                            21489 ; 486  |#if (defined(NAND4))
                            21490 ; 487  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            21491 ; 488  |#define MAX_GPSPEED 0x000304         
                            21492 ; 489  |#else 
                            21493 ; 490  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21494 ; 491  |#define MAX_GPSPEED 0x000203         
                            21495 ; 492  |#endif
                            21496 ; 493  |#endif
                            21497 ; 494  |#endif
                            21498 ; 495  |#endif
                            21499 ; 496  |#else 
                            21500 ; 497  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21501 ; 498  |#define MAX_GPSPEED 0x000203         
                            21502 ; 499  |#endif
                            21503 ; 500  |//---------
                            21504 ; 501  |// WMA speed is 60MHz   (16.67nS)
                            21505 ; 502  |#define WMA_SPEED 60              
                            21506 ; 503  |// (17+33)*(24/20) = 60
                            21507 ; 504  |#define WMA_PDIV 17              
                            21508 ; 505  |// 60 / (2^0) = 60 MHz
                            21509 ; 506  |#define WMA_DDIV 0               
                            21510 ; 507  |// 1.63V
                            21511 ; 508  |#define WMA_VOLTAGE 0x000013         
                            21512 ; 509  |// 1.54V
                            21513 ; 510  |#define WMA_BOVOLTAGE 0x001000         
                            21514 ; 511  |
                            21515 ; 512  |// Matching values for MSC (see note above for IDLE_GPSPEED)
                            21516 ; 513  |#if (defined(DEBUG))
                            21517 ; 514  |#if (defined(NAND1))
                            21518 ; 515  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21519 ; 516  |#define WMA_GPSPEED 0x000203         
                            21520 ; 517  |#else 
                            21521 ; 518  |#if (defined(NAND2))
                            21522 ; 519  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            21523 ; 520  |#define WMA_GPSPEED 0x000304         
                            21524 ; 521  |#else 
                            21525 ; 522  |#if (defined(NAND3))
                            21526 ; 523  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 5 for TDS
                            21527 ; 524  |#define WMA_GPSPEED 0x000305         
                            21528 ; 525  |#else 
                            21529 ; 526  |#if (defined(NAND4))
                            21530 ; 527  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 5 for TDS
                            21531 ; 528  |#define WMA_GPSPEED 0x000305         
                            21532 ; 529  |#else 
                            21533 ; 530  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
                            21534 ; 531  |#define WMA_GPSPEED 0x000203         
                            21535 ; 532  |#endif
                            21536 ; 533  |#endif
                            21537 ; 534  |#endif
                            21538 ; 535  |#endif
                            21539 ; 536  |#else 
                            21540 ; 537  |// HW_GPFLASH_TIMING2R - 2dclk/access time for TDH and 3 for TDS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21541 ; 538  |#define WMA_GPSPEED 0x000203         
                            21542 ; 539  |#endif
                            21543 ; 540  |//---------
                            21544 ; 541  |// MP3ENCODE speed is 65MHz   (15.35nS) but see next line
                            21545 ; 542  |#define MP3ENCODE_SPEED 65              
                            21546 ; 543  |// (22+33)*(24/20) = 65; but   (20+33)*(24/20)=63.6 (T=15.723 ns)
                            21547 ; 544  |#define MP3ENCODE_PDIV 20              
                            21548 ; 545  |// 65.1264 / (2^0) = 65 MHz;   63.6 / 2^0 = 63.6 MHz
                            21549 ; 546  |#define MP3ENCODE_DDIV 0               
                            21550 ; 547  |// 1.82V
                            21551 ; 548  |#define MP3ENCODE_VOLTAGE 0x000019         
                            21552 ; 549  |// 1.76 v 
                            21553 ; 550  |#define MP3ENCODE_BOVOLTAGE 0x001700         
                            21554 ; 551  |
                            21555 ; 552  |// NAND1     65MHz *  83.3ns = 5.415 -> $000303
                            21556 ; 553  |// NAND2     65MHz * 116.7ns = 7.586 -> $000404
                            21557 ; 554  |// NAND3|4   65MHz * 133.3ns = 8.665 -> $000405
                            21558 ; 555  |#if (defined(DEBUG))
                            21559 ; 556  |#if (defined(NAND1))
                            21560 ; 557  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            21561 ; 558  |#define MP3ENCODE_GPSPEED 0x000303         
                            21562 ; 559  |#else 
                            21563 ; 560  |#if (defined(NAND2))
                            21564 ; 561  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 4 for TDS
                            21565 ; 562  |#define MP3ENCODE_GPSPEED 0x000404         
                            21566 ; 563  |#else 
                            21567 ; 564  |#if (defined(NAND3))
                            21568 ; 565  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS
                            21569 ; 566  |#define MP3ENCODE_GPSPEED 0x000405         
                            21570 ; 567  |#else 
                            21571 ; 568  |#if (defined(NAND4))
                            21572 ; 569  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS
                            21573 ; 570  |#define MP3ENCODE_GPSPEED 0x000405         
                            21574 ; 571  |#else 
                            21575 ; 572  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            21576 ; 573  |#define MP3ENCODE_GPSPEED 0x000303         
                            21577 ; 574  |#endif
                            21578 ; 575  |#endif
                            21579 ; 576  |#endif
                            21580 ; 577  |#endif
                            21581 ; 578  |#else 
                            21582 ; 579  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 3 for TDS
                            21583 ; 580  |#define MP3ENCODE_GPSPEED 0x000303         
                            21584 ; 581  |#endif
                            21585 ; 582  |//---------
                            21586 ; 583  |// x:HW_GPFLASH_TIMING2R 
                            21587 ; 584  |//      TDS = 25ns Min data setup time. Note usbmsc says 45 for min. 20ns is a typical nand flash.
                            21588 ; 585  |//      TDH = 15ns Min data hold  time. Note usbmsc says 30 for min. But has min (tds+tdh)>50ns.
                            21589 ; 586  |//      TDS + TDH must be > 50 nS
                            21590 ; 587  |// PEAK speed is 75.6MHz T=13.2275 ns  
                            21591 ; 588  |#define PEAK_SPEED 75              
                            21592 ; 589  |// (29+33)*(24/20) = 75.6          
                            21593 ; 590  |#define PEAK_PDIV 30              
                            21594 ; 591  |// 75.6 / (2^0) = 75.6 MHz     
                            21595 ; 592  |#define PEAK_DDIV 0               
                            21596 ; 593  |// 1.92V 
                            21597 ; 594  |#define PEAK_VOLTAGE 0x00001c         
                            21598 ; 595  |// 1.82V                        
                            21599 ; 596  |#define PEAK_BOVOLTAGE 0x001900         
                            21600 ; 597  |
                            21601 ; 598  |// DEBUG builds have different setup&hold due to engineering board's capacitance. RETAIL BUILDS USE ONE VALUE. 
                            21602 ; 599  |// ns times below are from usbmsc's total (tds + tdh) = setup+hold. USBMSC runs at 60 MHz.
                            21603 ; 600  |// NAND1     75.6 MHz *  83.3ns = 6.247 DCLKs so 7 -> $000304      
                            21604 ; 601  |// NAND2     75.6 MHz * 116.7ns = 8.823 DCLKs so 9 -> $000405      
                            21605 ; 602  |// NAND3|4   75.6 MHz * 133.3ns = 10.078 DCLKs     -> $000505 If issues try 000506 here (TDS=6).     
                            21606 ; 603  |#if (defined(DEBUG))
                            21607 ; 604  |#if (defined(NAND1))
                            21608 ; 605  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            21609 ; 606  |#define PEAK_GPSPEED 0x000304         
                            21610 ; 607  |#else 
                            21611 ; 608  |#if (defined(NAND2))
                            21612 ; 609  |// HW_GPFLASH_TIMING2R - 4dclk/access time for TDH and 5 for TDS; nand1 settings work on multinand if good layout.
                            21613 ; 610  |#define PEAK_GPSPEED 0x000405         
                            21614 ; 611  |#else 
                            21615 ; 612  |#if (defined(NAND3))
                            21616 ; 613  |// HW_GPFLASH_TIMING2R - 5dclk/access time for TDH and 5 for TDS
                            21617 ; 614  |#define PEAK_GPSPEED 0x000505         
                            21618 ; 615  |#else 
                            21619 ; 616  |#if (defined(NAND4))
                            21620 ; 617  |// HW_GPFLASH_TIMING2R - 5dclk/access time for TDH and 5 for TDS
                            21621 ; 618  |#define PEAK_GPSPEED 0x000505         
                            21622 ; 619  |#else 
                            21623 ; 620  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            21624 ; 621  |#define PEAK_GPSPEED 0x000304         
                            21625 ; 622  |#endif
                            21626 ; 623  |#endif
                            21627 ; 624  |#endif
                            21628 ; 625  |#endif
                            21629 ; 626  |#else 
                            21630 ; 627  |// HW_GPFLASH_TIMING2R - 3dclk/access time for TDH and 4 for TDS
                            21631 ; 628  |#define PEAK_GPSPEED 0x000304         
                            21632 ; 629  |#endif
                            21633 ; 630  |
                            21634 ; 631  |//------------------------------------------
                            21635 ; 632  |//> 
                            21636 ; 633  |// Multi-Client Clock Speed Adjustment API:  
                            21637 ; 634  |// Prototypes here are exported from sysspeed.inc to sysspeed.h by incToC util
                            21638 ; 635  |_reentrant INT SysGetSpeed(void);
                            21639 ; 636  |//             or asm input params: none
                            21640 ; 637  |//             Returns the CurrentSpeedIndex
                            21641 ; 638  |_reentrant INT SysSpeedIncrease(int SpeedIndex, int clockUserId); 
                            21642 ; 639  |//             or asm input parms:            x1,              y0
                            21643 ; 640  |//       Returns resulting SpeedIndex from SysGetSpeed
                            21644 ; 641  |_reentrant INT SysSpeedClockFree(int clockUserId);  
                            21645 ; 642  |//                   or asm input:              y0
                            21646 ; 643  |//       Returns resulting SpeedIndex from SysGetSpeed
                            21647 ; 644  |// Generally, new clock adjusting modules must insert a bit equate below 
                            21648 ; 645  |// (speed ordered) and use the API calls:
                            21649 ; 646  |// SysSpeedIncrease(SpeedIndex, MY_BIT) and SysSpeedClockFree(MY_BIT) 
                            21650 ; 647  |// passing in the client's clockUserId below for these calls
                            21651 ; 648  |// which manipulate a corresponding speed client bit in clockUserFlag.
                            21652 ; 649  |// SysSpeedClockFree(MY_BIT) reduces clock speed to that of highest active client
                            21653 ; 650  |// or IDLE. Each bit here is a client active indicator managed via this speed API.
                            21654 ; 651  |// clockUserFlag  dc      0      ; Module private var defined in sysspeed.asm
                            21655 ; 652  |// ORDER MUST BE LOWEST TO HIGHEST FREQ so insert your new speed client ID and renumber.
                            21656 ; 653  |// Exec turns up the clock on button events. 
                            21657 ; 654  |#define SPEED_CLIENT_EXECUTIVE 0 
                            21658 ; 655  |#define SPEED_CLIENT_AUDIBLE_MP3 1
                            21659 ; 656  |#define SPEED_CLIENT_STFM_DEC 2
                            21660 ; 657  |#define SPEED_CLIENT_AUDIBLE_ACELP 3
                            21661 ; 658  |#define SPEED_CLIENT_STFM_EQ 4
                            21662 ; 659  |#define SPEED_CLIENT_MP3_DEC 5
                            21663 ; 660  |#define SPEED_CLIENT_ADPCM_DEC 6
                            21664 ; 661  |#define SPEED_CLIENT_ADPCM_ENC 7
                            21665 ; 662  |#define SPEED_CLIENT_MIXER 8
                            21666 ; 663  |#define SPEED_CLIENT_MP3_DEC_SYNC 9
                            21667 ; 664  |// Music and voice parser share this client
                            21668 ; 665  |#define SPEED_CLIENT_PARSER 10 
                            21669 ; 666  |// Same speed as parser.asm or higher. C client. Rename if using.
                            21670 ; 667  |#define SPEED_CLIENT_MENU_WOW 11 
                            21671 ; 668  |#define SPEED_CLIENT_MVIDEO 12
                            21672 ; 669  |#define SPEED_CLIENT_METADATA 13
                            21673 ; 670  |#define SPEED_CLIENT_PLAYERLIB 14
                            21674 ; 671  |#define SPEED_CLIENT_PLAYLIST1 15 
                            21675 ; 672  |#define SPEED_CLIENT_WMA_DEC 16
                            21676 ; 673  |// Move line when used to maintain speed order
                            21677 ; 674  |#define SPEED_CLIENT_MP3_ENC 17 
                            21678 ; 675  |#define SPEED_CLIENT_JPEG_DEC 18 
                            21679 ; 676  |// change value to match high bit pos above
                            21680 ; 677  |#define SPEED_CLIENT_HIGHEST_USER 18 
                            21681 ; 678  |
                            21682 ; 679  |// Above equates are exported to incToC utility generated sysspeed.h file.
                            21683 ; 680  |// <
                            21684 ; 681  |//-----------------------------------------
                            21685 ; 682  |
                            21686 ; 683  |
                            21687 ; 684  |#endif // IF (!@def(SYSSPEED_INC))
                            21688 ; 685  |
                            21689 ; 686  |
                            21690 ; 687  |
                            21691 
                            21693 
                            21694 ; 17   |#include "eqmenu.h"
                            21695 
                            21697 
                            21698 ; 1    |#ifndef _EQ_H
                            21699 ; 2    |#define _EQ_H
                            21700 ; 3    |
                            21701 ; 4    |#include "types.h"
                            21702 
                            21704 
                            21705 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21706 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21707 ; 3    |//
                            21708 ; 4    |// Filename: types.h
                            21709 ; 5    |// Description: Standard data types
                            21710 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21711 ; 7    |
                            21712 ; 8    |#ifndef _TYPES_H
                            21713 ; 9    |#define _TYPES_H
                            21714 ; 10   |
                            21715 ; 11   |// TODO:  move this outta here!
                            21716 ; 12   |#if !defined(NOERROR)
                            21717 ; 13   |#define NOERROR 0
                            21718 ; 14   |#define SUCCESS 0
                            21719 ; 15   |#endif 
                            21720 ; 16   |#if !defined(SUCCESS)
                            21721 ; 17   |#define SUCCESS  0
                            21722 ; 18   |#endif
                            21723 ; 19   |#if !defined(ERROR)
                            21724 ; 20   |#define ERROR   -1
                            21725 ; 21   |#endif
                            21726 ; 22   |#if !defined(FALSE)
                            21727 ; 23   |#define FALSE 0
                            21728 ; 24   |#endif
                            21729 ; 25   |#if !defined(TRUE)
                            21730 ; 26   |#define TRUE  1
                            21731 ; 27   |#endif
                            21732 ; 28   |
                            21733 ; 29   |#if !defined(NULL)
                            21734 ; 30   |#define NULL 0
                            21735 ; 31   |#endif
                            21736 ; 32   |
                            21737 ; 33   |#define MAX_INT     0x7FFFFF
                            21738 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21739 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21740 ; 36   |#define MAX_ULONG   (-1) 
                            21741 ; 37   |
                            21742 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21743 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21744 ; 40   |
                            21745 ; 41   |
                            21746 ; 42   |#define BYTE    unsigned char       // btVarName
                            21747 ; 43   |#define CHAR    signed char         // cVarName
                            21748 ; 44   |#define USHORT  unsigned short      // usVarName
                            21749 ; 45   |#define SHORT   unsigned short      // sVarName
                            21750 ; 46   |#define WORD    unsigned int        // wVarName
                            21751 ; 47   |#define INT     signed int          // iVarName
                            21752 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21753 ; 49   |#define LONG    signed long         // lVarName
                            21754 ; 50   |#define BOOL    unsigned int        // bVarName
                            21755 ; 51   |#define FRACT   _fract              // frVarName
                            21756 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21757 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21758 ; 54   |#define FLOAT   float               // fVarName
                            21759 ; 55   |#define DBL     double              // dVarName
                            21760 ; 56   |#define ENUM    enum                // eVarName
                            21761 ; 57   |#define CMX     _complex            // cmxVarName
                            21762 ; 58   |typedef WORD UCS3;                   // 
                            21763 ; 59   |
                            21764 ; 60   |#define UINT16  unsigned short
                            21765 ; 61   |#define UINT8   unsigned char   
                            21766 ; 62   |#define UINT32  unsigned long
                            21767 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            21768 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            21769 ; 65   |#define WCHAR   UINT16
                            21770 ; 66   |
                            21771 ; 67   |//UINT128 is 16 bytes or 6 words
                            21772 ; 68   |typedef struct UINT128_3500 {   
                            21773 ; 69   |    int val[6];     
                            21774 ; 70   |} UINT128_3500;
                            21775 ; 71   |
                            21776 ; 72   |#define UINT128   UINT128_3500
                            21777 ; 73   |
                            21778 ; 74   |// Little endian word packed byte strings:   
                            21779 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21780 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21781 ; 77   |// Little endian word packed byte strings:   
                            21782 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21783 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21784 ; 80   |
                            21785 ; 81   |// Declare Memory Spaces To Use When Coding
                            21786 ; 82   |// A. Sector Buffers
                            21787 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21788 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21789 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21790 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21791 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21792 ; 88   |// B. Media DDI Memory
                            21793 ; 89   |#define MEDIA_DDI_MEM _Y
                            21794 ; 90   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21795 ; 91   |
                            21796 ; 92   |
                            21797 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21798 ; 94   |// Examples of circular pointers:
                            21799 ; 95   |//    INT CIRC cpiVarName
                            21800 ; 96   |//    DWORD CIRC cpdwVarName
                            21801 ; 97   |
                            21802 ; 98   |#define RETCODE INT                 // rcVarName
                            21803 ; 99   |
                            21804 ; 100  |// generic bitfield structure
                            21805 ; 101  |struct Bitfield {
                            21806 ; 102  |    unsigned int B0  :1;
                            21807 ; 103  |    unsigned int B1  :1;
                            21808 ; 104  |    unsigned int B2  :1;
                            21809 ; 105  |    unsigned int B3  :1;
                            21810 ; 106  |    unsigned int B4  :1;
                            21811 ; 107  |    unsigned int B5  :1;
                            21812 ; 108  |    unsigned int B6  :1;
                            21813 ; 109  |    unsigned int B7  :1;
                            21814 ; 110  |    unsigned int B8  :1;
                            21815 ; 111  |    unsigned int B9  :1;
                            21816 ; 112  |    unsigned int B10 :1;
                            21817 ; 113  |    unsigned int B11 :1;
                            21818 ; 114  |    unsigned int B12 :1;
                            21819 ; 115  |    unsigned int B13 :1;
                            21820 ; 116  |    unsigned int B14 :1;
                            21821 ; 117  |    unsigned int B15 :1;
                            21822 ; 118  |    unsigned int B16 :1;
                            21823 ; 119  |    unsigned int B17 :1;
                            21824 ; 120  |    unsigned int B18 :1;
                            21825 ; 121  |    unsigned int B19 :1;
                            21826 ; 122  |    unsigned int B20 :1;
                            21827 ; 123  |    unsigned int B21 :1;
                            21828 ; 124  |    unsigned int B22 :1;
                            21829 ; 125  |    unsigned int B23 :1;
                            21830 ; 126  |};
                            21831 ; 127  |
                            21832 ; 128  |union BitInt {
                            21833 ; 129  |        struct Bitfield B;
                            21834 ; 130  |        int        I;
                            21835 ; 131  |};
                            21836 ; 132  |
                            21837 ; 133  |#define MAX_MSG_LENGTH 10
                            21838 ; 134  |struct CMessage
                            21839 ; 135  |{
                            21840 ; 136  |        unsigned int m_uLength;
                            21841 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21842 ; 138  |};
                            21843 ; 139  |
                            21844 ; 140  |typedef struct {
                            21845 ; 141  |    WORD m_wLength;
                            21846 ; 142  |    WORD m_wMessage;
                            21847 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21848 ; 144  |} Message;
                            21849 ; 145  |
                            21850 ; 146  |struct MessageQueueDescriptor
                            21851 ; 147  |{
                            21852 ; 148  |        int *m_pBase;
                            21853 ; 149  |        int m_iModulo;
                            21854 ; 150  |        int m_iSize;
                            21855 ; 151  |        int *m_pHead;
                            21856 ; 152  |        int *m_pTail;
                            21857 ; 153  |};
                            21858 ; 154  |
                            21859 ; 155  |struct ModuleEntry
                            21860 ; 156  |{
                            21861 ; 157  |    int m_iSignaledEventMask;
                            21862 ; 158  |    int m_iWaitEventMask;
                            21863 ; 159  |    int m_iResourceOfCode;
                            21864 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21865 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            21866 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21867 ; 163  |    int m_uTimeOutHigh;
                            21868 ; 164  |    int m_uTimeOutLow;
                            21869 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21870 ; 166  |};
                            21871 ; 167  |
                            21872 ; 168  |union WaitMask{
                            21873 ; 169  |    struct B{
                            21874 ; 170  |        unsigned int m_bNone     :1;
                            21875 ; 171  |        unsigned int m_bMessage  :1;
                            21876 ; 172  |        unsigned int m_bTimer    :1;
                            21877 ; 173  |        unsigned int m_bButton   :1;
                            21878 ; 174  |    } B;
                            21879 ; 175  |    int I;
                            21880 ; 176  |} ;
                            21881 ; 177  |
                            21882 ; 178  |
                            21883 ; 179  |struct Button {
                            21884 ; 180  |        WORD wButtonEvent;
                            21885 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21886 ; 182  |};
                            21887 ; 183  |
                            21888 ; 184  |struct Message {
                            21889 ; 185  |        WORD wMsgLength;
                            21890 ; 186  |        WORD wMsgCommand;
                            21891 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21892 ; 188  |};
                            21893 ; 189  |
                            21894 ; 190  |union EventTypes {
                            21895 ; 191  |        struct CMessage msg;
                            21896 ; 192  |        struct Button Button ;
                            21897 ; 193  |        struct Message Message;
                            21898 ; 194  |};
                            21899 ; 195  |
                            21900 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21901 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21902 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21903 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21904 ; 200  |
                            21905 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            21906 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21907 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21908 ; 204  |
                            21909 ; 205  |#if DEBUG
                            21910 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21911 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21912 ; 208  |#else 
                            21913 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            21914 ; 210  |#define DebugBuildAssert(x)    
                            21915 ; 211  |#endif
                            21916 ; 212  |
                            21917 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21918 ; 214  |//  #pragma asm
                            21919 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            21920 ; 216  |//  #pragma endasm
                            21921 ; 217  |
                            21922 ; 218  |
                            21923 ; 219  |#ifdef COLOR_262K
                            21924 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            21925 ; 221  |#elif defined(COLOR_65K)
                            21926 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            21927 ; 223  |#else
                            21928 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            21929 ; 225  |#endif
                            21930 ; 226  |    
                            21931 ; 227  |#endif // #ifndef _TYPES_H
                            21932 
                            21934 
                            21935 ; 5    |
                            21936 ; 6    |// Order of EQ selection
                            21937 ; 7    |// must match order of struct MenuItem defined in Eqmenu.c
                            21938 ; 8    |#define FIRST_EQ    0
                            21939 ; 9    |#define EQ_NORMAL   0
                            21940 ; 10   |#define EQ_ROCK     1
                            21941 ; 11   |#define EQ_JAZZ     2   
                            21942 ; 12   |#define EQ_CLASSIC  3   
                            21943 ; 13   |#define EQ_POP      4
                            21944 ; 14   |#define EQ_CUSTOM   5
                            21945 ; 15   |#define LAST_EQ     5
                            21946 ; 16   |#define EQMENU_COUNT   LAST_EQ+1
                            21947 ; 17   |
                            21948 ; 18   |// Band Pass Filter Center Frequencies  (SDK2.520)
                            21949 ; 19   |#define CENTER_FREQ1  80    // 80 Hz  (see 'CenterFreq' defined in Geqmem.asm)
                            21950 ; 20   |#define CENTER_FREQ2  250
                            21951 ; 21   |#define CENTER_FREQ3  1000
                            21952 ; 22   |#define CENTER_FREQ4  4000
                            21953 ; 23   |#define CENTER_FREQ5  12000
                            21954 ; 24   |
                            21955 ; 25   |#define EQ_BAND_FIRST 0
                            21956 ; 26   |#define EQ_BAND1      0
                            21957 ; 27   |#define EQ_BAND2      1
                            21958 ; 28   |#define EQ_BAND3      2
                            21959 ; 29   |#define EQ_BAND4      3
                            21960 ; 30   |#define EQ_BAND5      4
                            21961 ; 31   |#define EQ_BAND_LAST  4
                            21962 ; 32   |#define NUM_EQ_BANDS EQ_BAND_LAST + 1
                            21963 ; 33   |
                            21964 ; 34   |#define EQ_ROCK_GAIN1    18
                            21965 ; 35   |#define EQ_ROCK_GAIN2   -4
                            21966 ; 36   |#define EQ_ROCK_GAIN3   -2
                            21967 ; 37   |#define EQ_ROCK_GAIN4    14
                            21968 ; 38   |#define EQ_ROCK_GAIN5    14
                            21969 ; 39   |
                            21970 ; 40   |#define EQ_JAZZ_GAIN1    12
                            21971 ; 41   |#define EQ_JAZZ_GAIN2   -2
                            21972 ; 42   |#define EQ_JAZZ_GAIN3   -4
                            21973 ; 43   |#define EQ_JAZZ_GAIN4    0
                            21974 ; 44   |#define EQ_JAZZ_GAIN5    8
                            21975 ; 45   |
                            21976 ; 46   |#define EQ_CLASS_GAIN1   0
                            21977 ; 47   |#define EQ_CLASS_GAIN2   0
                            21978 ; 48   |#define EQ_CLASS_GAIN3   0
                            21979 ; 49   |#define EQ_CLASS_GAIN4  -7
                            21980 ; 50   |#define EQ_CLASS_GAIN5  -10
                            21981 ; 51   |
                            21982 ; 52   |#define EQ_POP_GAIN1    -4
                            21983 ; 53   |#define EQ_POP_GAIN2     8
                            21984 ; 54   |#define EQ_POP_GAIN3     8
                            21985 ; 55   |#define EQ_POP_GAIN4    -2
                            21986 ; 56   |#define EQ_POP_GAIN5     0
                            21987 ; 57   |
                            21988 ; 58   |#define EQ_NORM_GAIN1    0
                            21989 ; 59   |#define EQ_NORM_GAIN2    0
                            21990 ; 60   |#define EQ_NORM_GAIN3    0
                            21991 ; 61   |#define EQ_NORM_GAIN4    0
                            21992 ; 62   |#define EQ_NORM_GAIN5    0
                            21993 ; 63   |
                            21994 ; 64   |// dB gain level:  number of 0.5dB units
                            21995 ; 65   |#define EQ_MAX_GAIN      28    // +14dB  (see 'dBTable' defined in Geqmem.asm)
                            21996 ; 66   |#define EQ_ZERO_GAIN     0     //  0 dB  (see 'ZerodBPoint')
                            21997 ; 67   |#define EQ_MIN_GAIN     -28    // -14dB  (divide gain by 2 to get dB)
                            21998 ; 68   |
                            21999 ; 69   |extern INT g_iEqSetting;
                            22000 ; 70   |
                            22001 ; 71   |#endif
                            22002 
                            22004 
                            22005 ; 18   |#include "pwrsettingsmenu.h"
                            22006 
                            22008 
                            22009 ; 1    |#ifndef _PWR_H
                            22010 ; 2    |#define _PWR_H
                            22011 ; 3    |
                            22012 ; 4    |#include "types.h"
                            22013 
                            22015 
                            22016 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22017 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22018 ; 3    |//
                            22019 ; 4    |// Filename: types.h
                            22020 ; 5    |// Description: Standard data types
                            22021 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22022 ; 7    |
                            22023 ; 8    |#ifndef _TYPES_H
                            22024 ; 9    |#define _TYPES_H
                            22025 ; 10   |
                            22026 ; 11   |// TODO:  move this outta here!
                            22027 ; 12   |#if !defined(NOERROR)
                            22028 ; 13   |#define NOERROR 0
                            22029 ; 14   |#define SUCCESS 0
                            22030 ; 15   |#endif 
                            22031 ; 16   |#if !defined(SUCCESS)
                            22032 ; 17   |#define SUCCESS  0
                            22033 ; 18   |#endif
                            22034 ; 19   |#if !defined(ERROR)
                            22035 ; 20   |#define ERROR   -1
                            22036 ; 21   |#endif
                            22037 ; 22   |#if !defined(FALSE)
                            22038 ; 23   |#define FALSE 0
                            22039 ; 24   |#endif
                            22040 ; 25   |#if !defined(TRUE)
                            22041 ; 26   |#define TRUE  1
                            22042 ; 27   |#endif
                            22043 ; 28   |
                            22044 ; 29   |#if !defined(NULL)
                            22045 ; 30   |#define NULL 0
                            22046 ; 31   |#endif
                            22047 ; 32   |
                            22048 ; 33   |#define MAX_INT     0x7FFFFF
                            22049 ; 34   |#define MAX_LONG    0x7FFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22050 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22051 ; 36   |#define MAX_ULONG   (-1) 
                            22052 ; 37   |
                            22053 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22054 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22055 ; 40   |
                            22056 ; 41   |
                            22057 ; 42   |#define BYTE    unsigned char       // btVarName
                            22058 ; 43   |#define CHAR    signed char         // cVarName
                            22059 ; 44   |#define USHORT  unsigned short      // usVarName
                            22060 ; 45   |#define SHORT   unsigned short      // sVarName
                            22061 ; 46   |#define WORD    unsigned int        // wVarName
                            22062 ; 47   |#define INT     signed int          // iVarName
                            22063 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22064 ; 49   |#define LONG    signed long         // lVarName
                            22065 ; 50   |#define BOOL    unsigned int        // bVarName
                            22066 ; 51   |#define FRACT   _fract              // frVarName
                            22067 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22068 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22069 ; 54   |#define FLOAT   float               // fVarName
                            22070 ; 55   |#define DBL     double              // dVarName
                            22071 ; 56   |#define ENUM    enum                // eVarName
                            22072 ; 57   |#define CMX     _complex            // cmxVarName
                            22073 ; 58   |typedef WORD UCS3;                   // 
                            22074 ; 59   |
                            22075 ; 60   |#define UINT16  unsigned short
                            22076 ; 61   |#define UINT8   unsigned char   
                            22077 ; 62   |#define UINT32  unsigned long
                            22078 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            22079 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            22080 ; 65   |#define WCHAR   UINT16
                            22081 ; 66   |
                            22082 ; 67   |//UINT128 is 16 bytes or 6 words
                            22083 ; 68   |typedef struct UINT128_3500 {   
                            22084 ; 69   |    int val[6];     
                            22085 ; 70   |} UINT128_3500;
                            22086 ; 71   |
                            22087 ; 72   |#define UINT128   UINT128_3500
                            22088 ; 73   |
                            22089 ; 74   |// Little endian word packed byte strings:   
                            22090 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22091 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22092 ; 77   |// Little endian word packed byte strings:   
                            22093 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22094 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22095 ; 80   |
                            22096 ; 81   |// Declare Memory Spaces To Use When Coding
                            22097 ; 82   |// A. Sector Buffers
                            22098 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22099 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22100 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22101 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22102 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22103 ; 88   |// B. Media DDI Memory
                            22104 ; 89   |#define MEDIA_DDI_MEM _Y
                            22105 ; 90   |
                            22106 ; 91   |
                            22107 ; 92   |
                            22108 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22109 ; 94   |// Examples of circular pointers:
                            22110 ; 95   |//    INT CIRC cpiVarName
                            22111 ; 96   |//    DWORD CIRC cpdwVarName
                            22112 ; 97   |
                            22113 ; 98   |#define RETCODE INT                 // rcVarName
                            22114 ; 99   |
                            22115 ; 100  |// generic bitfield structure
                            22116 ; 101  |struct Bitfield {
                            22117 ; 102  |    unsigned int B0  :1;
                            22118 ; 103  |    unsigned int B1  :1;
                            22119 ; 104  |    unsigned int B2  :1;
                            22120 ; 105  |    unsigned int B3  :1;
                            22121 ; 106  |    unsigned int B4  :1;
                            22122 ; 107  |    unsigned int B5  :1;
                            22123 ; 108  |    unsigned int B6  :1;
                            22124 ; 109  |    unsigned int B7  :1;
                            22125 ; 110  |    unsigned int B8  :1;
                            22126 ; 111  |    unsigned int B9  :1;
                            22127 ; 112  |    unsigned int B10 :1;
                            22128 ; 113  |    unsigned int B11 :1;
                            22129 ; 114  |    unsigned int B12 :1;
                            22130 ; 115  |    unsigned int B13 :1;
                            22131 ; 116  |    unsigned int B14 :1;
                            22132 ; 117  |    unsigned int B15 :1;
                            22133 ; 118  |    unsigned int B16 :1;
                            22134 ; 119  |    unsigned int B17 :1;
                            22135 ; 120  |    unsigned int B18 :1;
                            22136 ; 121  |    unsigned int B19 :1;
                            22137 ; 122  |    unsigned int B20 :1;
                            22138 ; 123  |    unsigned int B21 :1;
                            22139 ; 124  |    unsigned int B22 :1;
                            22140 ; 125  |    unsigned int B23 :1;
                            22141 ; 126  |};
                            22142 ; 127  |
                            22143 ; 128  |union BitInt {
                            22144 ; 129  |        struct Bitfield B;
                            22145 ; 130  |        int        I;
                            22146 ; 131  |};
                            22147 ; 132  |
                            22148 ; 133  |#define MAX_MSG_LENGTH 10
                            22149 ; 134  |struct CMessage
                            22150 ; 135  |{
                            22151 ; 136  |        unsigned int m_uLength;
                            22152 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22153 ; 138  |};
                            22154 ; 139  |
                            22155 ; 140  |typedef struct {
                            22156 ; 141  |    WORD m_wLength;
                            22157 ; 142  |    WORD m_wMessage;
                            22158 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22159 ; 144  |} Message;
                            22160 ; 145  |
                            22161 ; 146  |struct MessageQueueDescriptor
                            22162 ; 147  |{
                            22163 ; 148  |        int *m_pBase;
                            22164 ; 149  |        int m_iModulo;
                            22165 ; 150  |        int m_iSize;
                            22166 ; 151  |        int *m_pHead;
                            22167 ; 152  |        int *m_pTail;
                            22168 ; 153  |};
                            22169 ; 154  |
                            22170 ; 155  |struct ModuleEntry
                            22171 ; 156  |{
                            22172 ; 157  |    int m_iSignaledEventMask;
                            22173 ; 158  |    int m_iWaitEventMask;
                            22174 ; 159  |    int m_iResourceOfCode;
                            22175 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22176 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            22177 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22178 ; 163  |    int m_uTimeOutHigh;
                            22179 ; 164  |    int m_uTimeOutLow;
                            22180 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22181 ; 166  |};
                            22182 ; 167  |
                            22183 ; 168  |union WaitMask{
                            22184 ; 169  |    struct B{
                            22185 ; 170  |        unsigned int m_bNone     :1;
                            22186 ; 171  |        unsigned int m_bMessage  :1;
                            22187 ; 172  |        unsigned int m_bTimer    :1;
                            22188 ; 173  |        unsigned int m_bButton   :1;
                            22189 ; 174  |    } B;
                            22190 ; 175  |    int I;
                            22191 ; 176  |} ;
                            22192 ; 177  |
                            22193 ; 178  |
                            22194 ; 179  |struct Button {
                            22195 ; 180  |        WORD wButtonEvent;
                            22196 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22197 ; 182  |};
                            22198 ; 183  |
                            22199 ; 184  |struct Message {
                            22200 ; 185  |        WORD wMsgLength;
                            22201 ; 186  |        WORD wMsgCommand;
                            22202 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22203 ; 188  |};
                            22204 ; 189  |
                            22205 ; 190  |union EventTypes {
                            22206 ; 191  |        struct CMessage msg;
                            22207 ; 192  |        struct Button Button ;
                            22208 ; 193  |        struct Message Message;
                            22209 ; 194  |};
                            22210 ; 195  |
                            22211 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22212 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22213 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22214 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22215 ; 200  |
                            22216 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22217 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22218 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22219 ; 204  |
                            22220 ; 205  |#if DEBUG
                            22221 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22222 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22223 ; 208  |#else 
                            22224 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            22225 ; 210  |#define DebugBuildAssert(x)    
                            22226 ; 211  |#endif
                            22227 ; 212  |
                            22228 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22229 ; 214  |//  #pragma asm
                            22230 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22231 ; 216  |//  #pragma endasm
                            22232 ; 217  |
                            22233 ; 218  |
                            22234 ; 219  |#ifdef COLOR_262K
                            22235 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            22236 ; 221  |#elif defined(COLOR_65K)
                            22237 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            22238 ; 223  |#else
                            22239 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            22240 ; 225  |#endif
                            22241 ; 226  |    
                            22242 ; 227  |#endif // #ifndef _TYPES_H
                            22243 
                            22245 
                            22246 ; 5    |
                            22247 ; 6    |// order of Power Settings selection
                            22248 ; 7    |// must match order of struct MenuItem defined in eqmenu.c
                            22249 ; 8    |#define FIRST_PWR       0
                            22250 ; 9    |#define PWR_DISABLE     0
                            22251 ; 10   |#define PWR_1MIN                1
                            22252 ; 11   |#define PWR_2MIN            2   
                            22253 ; 12   |#define PWR_5MIN                3   
                            22254 ; 13   |#define PWR_10MIN               4 
                            22255 ; 14   |#define LAST_PWR        4
                            22256 ; 15   |#define PWRMENU_COUNT   LAST_PWR+1
                            22257 ; 16   |
                            22258 ; 17   |#define ONEMIN                  (1*60000)
                            22259 ; 18   |#define TWOMIN                  (2*60000)
                            22260 ; 19   |#define FIVEMIN                 (5*60000)
                            22261 ; 20   |#define TENMIN                  (10*60000)
                            22262 ; 21   |
                            22263 ; 22   |extern WORD g_wPowerOffTrigger;
                            22264 ; 23   |extern WORD g_wPwrSettings;
                            22265 ; 24   |
                            22266 ; 25   |#endif
                            22267 
                            22269 
                            22270 ; 19   |#include "hwequ.h"
                            22271 
                            22273 
                            22274 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22275 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            22276 ; 3    |//  File        : hwequ.inc
                            22277 ; 4    |//  Description : STMP Hardware Constants
                            22278 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22279 ; 6    |
                            22280 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            22281 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            22282 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            22283 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            22284 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            22285 ; 12   |
                            22286 ; 13   |#if (!defined(HWEQU_INC))
                            22287 ; 14   |#define HWEQU_INC 1
                            22288 ; 15   |
                            22289 ; 16   |#include "types.h"
                            22290 ; 17   |#include "regsclkctrl.h"
                            22291 ; 18   |#include "regscore.h"
                            22292 ; 19   |#include "regscodec.h"
                            22293 ; 20   |#include "regsdcdc.h"
                            22294 ; 21   |#include "regsemc.h"
                            22295 ; 22   |#include "regsgpio.h"
                            22296 ; 23   |#include "regsi2c.h"
                            22297 ; 24   |#include "regsi2s.h"
                            22298 ; 25   |#include "regsicoll.h"
                            22299 ; 26   |#include "regslradc.h"
                            22300 ; 27   |#include "regspwm.h"
                            22301 ; 28   |#include "regsrevision.h"
                            22302 ; 29   |#include "regsrtc.h"
                            22303 ; 30   |#include "regsspare.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22304 ; 31   |#include "regsspi.h"
                            22305 ; 32   |#include "regsswizzle.h"
                            22306 ; 33   |#include "regssdram.h"
                            22307 ; 34   |#include "regstb.h"
                            22308 ; 35   |#include "regstimer.h"
                            22309 ; 36   |#include "regsusb20.h"
                            22310 ; 37   |#include "regsusb20phy.h"
                            22311 ; 38   |
                            22312 ; 39   |
                            22313 ; 40   |#endif // if (!@def(hwequ))
                            22314 ; 41   |
                            22315 
                            22317 
                            22318 ; 20   |#include "sysvolume.h"
                            22319 
                            22321 
                            22322 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22323 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            22324 ; 3    |//
                            22325 ; 4    |// Filename: sysvolume.h
                            22326 ; 5    |// Description: Prototypes for the Multi-Stage Volume control and variables
                            22327 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22328 ; 7    |
                            22329 ; 8    |#ifndef _SYSVOLUME_H
                            22330 ; 9    |#define _SYSVOLUME_H
                            22331 ; 10   |
                            22332 ; 11   |
                            22333 ; 12   |// Volume adjustment modes
                            22334 ; 13   |#define VOLUME_MODE_DAC         0
                            22335 ; 14   |#define VOLUME_MODE_LINE1       1
                            22336 ; 15   |#define VOLUME_MODE_LINE2       2
                            22337 ; 16   |#define VOLUME_MODE_DACLINE1    3
                            22338 ; 17   |
                            22339 ; 18   |
                            22340 ; 19   |extern int g_iUserVolume;                                   // User-Controlled Volume
                            22341 ; 20   |extern int g_iVolumeSteps;                                  // Number of available volume steps in current mode
                            22342 ; 21   |extern int g_iVolumeMode;
                            22343 ; 22   |
                            22344 ; 23   |void _reentrant SysUpdateVolume(void);
                            22345 ; 24   |
                            22346 ; 25   |_inline void _reentrant SysIncrementVolume(void)
                            22347 ; 26   |{
                            22348 ; 27   |    g_iUserVolume ++;
                            22349 ; 28   |    SysUpdateVolume();
                            22350 ; 29   |}
                            22351 ; 30   |
                            22352 ; 31   |_inline void _reentrant SysDecrementVolume(void)
                            22353 ; 32   |{
                            22354 ; 33   |    g_iUserVolume --;
                            22355 ; 34   |    SysUpdateVolume();
                            22356 ; 35   |}
                            22357 ; 36   |#endif // #ifndef _SYSVOLUME_H
                            22358 
                            22360 
                            22361 ; 21   |#include "battery.h"
                            22362 
                            22364 
                            22365 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                            22366 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2004
                            22367 ; 3    |//;
                            22368 ; 4    |//; Filename: battery.h
                            22369 ; 5    |//; Description: 
                            22370 ; 6    |//;///////////////////////////////////////////////////////////////////////////////
                            22371 ; 7    |
                            22372 ; 8    |#ifndef _BATTERY_H
                            22373 ; 9    |#define _BATTERY_H
                            22374 ; 10   |
                            22375 ; 11   |
                            22376 ; 12   |// Functions  
                            22377 ; 13   |extern _reentrant void SysLRADCBrownoutInit(WORD wLowResADCBrownoutLevel);
                            22378 ; 14   |extern _reentrant WORD SysBatteryGetLevel(void);
                            22379 ; 15   |extern _reentrant WORD MvToLradcResult(WORD mVolts);
                            22380 ; 16   |extern _reentrant void SysBatteryLRADCInit(void);
                            22381 ; 17   |extern _reentrant void SysLRADCBrownoutIsrInit(void);
                            22382 ; 18   |
                            22383 ; 19   |// player resource drive refresh allowed only when battery usable % is above this value. 
                            22384 ; 20   |// 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            22385 ; 21   |// LIION will also require 50% which will work but that could be changed in the future. 
                            22386 ; 22   |#define RESOURCE_REFRESH_MIN_BATT_PCT 50
                            22387 ; 23   |
                            22388 ; 24   |
                            22389 ; 25   |#endif // _BATTERY_H
                            22390 ; 26   |
                            22391 ; 27   |
                            22392 ; 28   |
                            22393 ; 29   |
                            22394 
                            22396 
                            22397 ; 22   |#include "project.h"
                            22398 
                            22400 
                            22401 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22402 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            22403 ; 3    |//  Filename: project.inc
                            22404 ; 4    |//  Description: 
                            22405 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22406 ; 6    |
                            22407 ; 7    |#if (!defined(_PROJECT_INC))
                            22408 ; 8    |#define _PROJECT_INC 1
                            22409 ; 9    |
                            22410 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            22411 ; 11   |#include "hwequ.h"
                            22412 ; 12   |#else 
                            22413 ; 13   |//include "regscodec.inc"
                            22414 ; 14   |#endif
                            22415 ; 15   |
                            22416 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            22417 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            22418 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            22419 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            22420 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            22421 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            22422 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            22423 ; 23   |
                            22424 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            22425 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            22426 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            22427 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            22428 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            22429 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            22430 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            22431 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            22432 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            22433 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            22434 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            22435 ; 35   |
                            22436 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            22437 ; 37   |// MEDIA DEFINITIONS
                            22438 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            22439 ; 39   |
                            22440 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            22441 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            22442 ; 42   |#if defined(NAND1)
                            22443 ; 43   |#define SM_INTERNAL_CHIPS 1
                            22444 ; 44   |#else 
                            22445 ; 45   |#if defined(NAND2)
                            22446 ; 46   |#define SM_INTERNAL_CHIPS 2
                            22447 ; 47   |#else 
                            22448 ; 48   |#if defined(NAND3)
                            22449 ; 49   |#define SM_INTERNAL_CHIPS 3
                            22450 ; 50   |#else 
                            22451 ; 51   |#if defined(NAND4)
                            22452 ; 52   |#define SM_INTERNAL_CHIPS 4
                            22453 ; 53   |#else 
                            22454 ; 54   |#define SM_INTERNAL_CHIPS 1
                            22455 ; 55   |#endif
                            22456 ; 56   |#endif
                            22457 ; 57   |#endif
                            22458 ; 58   |#endif
                            22459 ; 59   |
                            22460 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            22461 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            22462 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            22463 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            22464 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            22465 ; 65   |//*** comment out if active high ****
                            22466 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            22467 ; 67   |
                            22468 ; 68   |#if defined(SMEDIA)
                            22469 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            22470 ; 70   |#define NUM_SM_EXTERNAL 1
                            22471 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            22472 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            22473 ; 73   |#else 
                            22474 ; 74   |#if defined(MMC)
                            22475 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            22476 ; 76   |#define NUM_SM_EXTERNAL 0
                            22477 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            22478 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            22479 ; 79   |#else 
                            22480 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            22481 ; 81   |#define NUM_SM_EXTERNAL 0
                            22482 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            22483 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            22484 ; 84   |#endif
                            22485 ; 85   |#endif
                            22486 ; 86   |
                            22487 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            22488 ; 88   |// Mass Storage Class definitions
                            22489 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            22490 ; 90   |// Set to 0 if Composite Device build is desired.    
                            22491 ; 91   |#define MULTI_LUN_BUILD 1   
                            22492 ; 92   |
                            22493 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            22494 ; 94   |//  SCSI
                            22495 ; 95   |#if (MULTI_LUN_BUILD==0)
                            22496 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            22497 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            22498 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            22499 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            22500 ; 100  |  #else
                            22501 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            22502 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            22503 ; 103  |  #endif
                            22504 ; 104  |#else
                            22505 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            22506 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            22507 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            22508 ; 108  |  #else
                            22509 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            22510 ; 110  |  #endif
                            22511 ; 111  |#endif
                            22512 ; 112  |
                            22513 ; 113  |
                            22514 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            22515 ; 115  |
                            22516 ; 116  |
                            22517 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            22518 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            22519 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            22520 ; 120  |#ifdef MMC
                            22521 ; 121  |#ifdef MTP_BUILD
                            22522 ; 122  |// --------------------
                            22523 ; 123  |// MTP and MMC
                            22524 ; 124  |// --------------------
                            22525 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            22526 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            22527 ; 127  |#else  // ifndef MTP_BUILD
                            22528 ; 128  |#ifdef STMP_BUILD_PLAYER
                            22529 ; 129  |// --------------------
                            22530 ; 130  |// Player and MMC
                            22531 ; 131  |// --------------------
                            22532 ; 132  |#else
                            22533 ; 133  |// --------------------
                            22534 ; 134  |// USBMSC and MMC
                            22535 ; 135  |// --------------------
                            22536 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            22537 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            22538 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            22539 ; 139  |#endif // ifdef MTP_BUILD
                            22540 ; 140  |#else  // ifndef MMC
                            22541 ; 141  |#ifdef MTP_BUILD
                            22542 ; 142  |// --------------------
                            22543 ; 143  |// MTP and NAND only
                            22544 ; 144  |// --------------------
                            22545 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            22546 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            22547 ; 147  |#else  // ifndef MTP_BUILD
                            22548 ; 148  |#ifdef STMP_BUILD_PLAYER
                            22549 ; 149  |// --------------------
                            22550 ; 150  |// Player and NAND only
                            22551 ; 151  |// --------------------
                            22552 ; 152  |#else
                            22553 ; 153  |// --------------------
                            22554 ; 154  |// USBMSC and NAND only
                            22555 ; 155  |// --------------------
                            22556 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            22557 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            22558 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            22559 ; 159  |#endif // ifdef MTP_BUILD
                            22560 ; 160  |#endif // ifdef MMC 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22561 ; 161  |
                            22562 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            22563 ; 163  |#if (defined(MTP_BUILD))
                            22564 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            22565 ; 165  |
                            22566 ; 166  |////!
                            22567 ; 167  |////! This varible holds the watchdog count for the store flush.
                            22568 ; 168  |////!
                            22569 ; 169  |///
                            22570 ; 170  |#include <types.h>
                            22571 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            22572 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            22573 ; 173  |#endif
                            22574 ; 174  |
                            22575 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            22576 ; 176  |// These are needed here for Mass Storage Class
                            22577 ; 177  |// Needs to be cleaned up
                            22578 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            22579 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            22580 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            22581 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            22582 ; 182  |
                            22583 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            22584 ; 184  |
                            22585 ; 185  |#endif
                            22586 ; 186  |
                            22587 ; 187  |
                            22588 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            22589 ; 189  |// SmartMedia/NAND defs
                            22590 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            22591 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            22592 ; 192  |
                            22593 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            22594 ; 194  |// Sysloadresources defs
                            22595 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            22596 ; 196  |
                            22597 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            22598 ; 198  |// MMC defs
                            22599 ; 199  |#define MMC_MAX_PARTITIONS 1
                            22600 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            22601 ; 201  |
                            22602 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            22603 ; 203  |// SPI defs
                            22604 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            22605 ; 205  |
                            22606 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            22607 ; 207  |// Global media defs
                            22608 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            22609 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            22610 ; 210  |
                            22611 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            22612 ; 212  |// DO NOT CHANGE THESE!!!
                            22613 ; 213  |#define SM_MAX_PARTITIONS 4
                            22614 ; 214  |#define MAX_HANDLES 2
                            22615 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            22616 ; 216  |
                            22617 ; 217  |
                            22618 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            22619 ; 219  |// Battery LRADC Values 
                            22620 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            22621 ; 221  |// brownout trip point in mV (moved by RS)
                            22622 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            22623 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            22624 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            22625 ; 225  |//     audio recording to media.
                            22626 ; 226  |#define BATT_SAFETY_MARGIN 10
                            22627 ; 227  |
                            22628 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            22629 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            22630 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            22631 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            22632 ; 232  |
                            22633 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            22634 ; 234  |
                            22635 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            22636 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            22637 ; 237  |#if (!defined(CLCD))
                            22638 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            22639 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            22640 ; 240  |#else 
                            22641 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            22642 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            22643 ; 243  |#endif
                            22644 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            22645 ; 245  |
                            22646 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            22647 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            22648 ; 248  |// See mp3 encoder overlay.
                            22649 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            22650 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            22651 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            22652 ; 252  |
                            22653 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            22654 ; 254  |// Voice recording filenames
                            22655 ; 255  |// number of digits in filename Vxxx.wav
                            22656 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            22657 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            22658 ; 258  |
                            22659 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            22660 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            22661 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            22662 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            22663 ; 263  |#if defined(DEVICE_3500)
                            22664 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            22665 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            22666 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            22667 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            22668 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            22669 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            22670 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            22671 ; 271  |
                            22672 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            22673 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            22674 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            22675 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            22676 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            22677 ; 277  |
                            22678 ; 278  |#else 
                            22679 ; 279  |// STMP3410
                            22680 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            22681 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            22682 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            22683 ; 283  |#endif
                            22684 ; 284  |
                            22685 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            22686 ; 286  |// Number of available soft timers
                            22687 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            22688 ; 288  |#if defined(SYNC_LYRICS)
                            22689 ; 289  |#define SOFT_TIMERS 10
                            22690 ; 290  |#else 
                            22691 ; 291  |#if defined(JPEG_DECODER)
                            22692 ; 292  |#define SOFT_TIMERS 10
                            22693 ; 293  |#else 
                            22694 ; 294  |#define SOFT_TIMERS 9
                            22695 ; 295  |#endif
                            22696 ; 296  |#endif
                            22697 ; 297  |
                            22698 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            22699 ; 299  |//  sizes
                            22700 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            22701 ; 301  |#if defined(MMC)
                            22702 ; 302  |#if defined(USE_PLAYLIST5)
                            22703 ; 303  |#define MENU_STACK_SIZE 1500
                            22704 ; 304  |#else 
                            22705 ; 305  |#define MENU_STACK_SIZE 1250
                            22706 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            22707 ; 307  |#else 
                            22708 ; 308  |#if defined(USE_PLAYLIST5)
                            22709 ; 309  |#define MENU_STACK_SIZE 1500
                            22710 ; 310  |#else 
                            22711 ; 311  |#define MENU_STACK_SIZE 1250
                            22712 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            22713 ; 313  |#endif //if @def('MMC')
                            22714 ; 314  |
                            22715 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            22716 ; 316  |// 
                            22717 ; 317  |#define STACK_L1_SIZE 750
                            22718 ; 318  |#define STACK_L2_SIZE 100
                            22719 ; 319  |#define STACK_L3_SIZE 160
                            22720 ; 320  |
                            22721 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            22722 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            22723 ; 323  |// is ok with switching code.
                            22724 ; 324  |#if defined(MTP_BUILD)
                            22725 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            22726 ; 326  |#endif
                            22727 ; 327  |
                            22728 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            22729 ; 329  |// maximum number of nested funclets 
                            22730 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            22731 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            22732 ; 332  |
                            22733 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            22734 ; 334  |//    LCD DEFINITIONS
                            22735 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            22736 ; 336  |
                            22737 ; 337  |#define SPACE_CHAR 0x000020          
                            22738 ; 338  |#define ZERO_CHAR 0x000030
                            22739 ; 339  |#define COLON_CHAR 0x00003A
                            22740 ; 340  |#define PERIOD_CHAR 0x00002E
                            22741 ; 341  |
                            22742 ; 342  |#if (defined(S6B33B0A_LCD))
                            22743 ; 343  |#define LCD_X_SIZE 128
                            22744 ; 344  |#define LCD_Y_SIZE 159
                            22745 ; 345  |#endif
                            22746 ; 346  |
                            22747 ; 347  |#if (defined(SED15XX_LCD))
                            22748 ; 348  |#define LCD_X_SIZE 128
                            22749 ; 349  |#define LCD_Y_SIZE 64
                            22750 ; 350  |#endif
                            22751 ; 351  |
                            22752 ; 352  |
                            22753 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            22754 ; 354  |//   Details on Customizing Contrast
                            22755 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            22756 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            22757 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            22758 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            22759 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            22760 ; 360  |//   unless the ezact sequence is remembered.
                            22761 ; 361  |//   To find out what range your player supports: 
                            22762 ; 362  |//   change these equs to full range or comment out (full range is default)
                            22763 ; 363  |//;;;;;;
                            22764 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            22765 ; 365  |// recommended calibration using player -- uncomment 
                            22766 ; 366  |//;;;;;;
                            22767 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            22768 ; 368  |////////////////////////////
                            22769 ; 369  |#if (defined(DEMO_HW))
                            22770 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            22771 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            22772 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            22773 ; 373  |#else 
                            22774 ; 374  |
                            22775 ; 375  |#if (defined(S6B33B0A_LCD))
                            22776 ; 376  |#define LCD_MAX_CONTRAST 210
                            22777 ; 377  |#define LCD_MIN_CONTRAST 160    
                            22778 ; 378  |#endif
                            22779 ; 379  |
                            22780 ; 380  |#if (defined(SED15XX_LCD))
                            22781 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            22782 ; 382  |// Engineering board regs support range [17-37].
                            22783 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            22784 ; 384  |//   One default contrast range [24-42] works for both.
                            22785 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            22786 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            22787 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            22788 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            22789 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            22790 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            22791 ; 391  |
                            22792 ; 392  |#if (defined(NEWSHINGYIH))
                            22793 ; 393  |#define LCD_MAX_CONTRAST 250
                            22794 ; 394  |#define LCD_MIN_CONTRAST 0
                            22795 ; 395  |#else 
                            22796 ; 396  |//-----
                            22797 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            22798 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            22799 ; 399  |#define LCD_MAX_CONTRAST 250
                            22800 ; 400  |#define LCD_MIN_CONTRAST 0
                            22801 ; 401  |
                            22802 ; 402  |//=====
                            22803 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            22804 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            22805 ; 405  |//LCD_MAX_CONTRAST equ 42
                            22806 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            22807 ; 407  |
                            22808 ; 408  |#endif
                            22809 ; 409  |#endif
                            22810 ; 410  |
                            22811 ; 411  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22812 ; 412  |
                            22813 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            22814 ; 414  |// The default value of the lcd contrast in % of range
                            22815 ; 415  |//   the default value is used when no settings.dat is available
                            22816 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            22817 ; 417  |
                            22818 ; 418  |#if (defined(S6B33B0A_LCD))
                            22819 ; 419  |// 60% of range is default value
                            22820 ; 420  |#define DEFAULT_CONTRAST 50 
                            22821 ; 421  |#endif
                            22822 ; 422  |
                            22823 ; 423  |#if (defined(SED15XX_LCD))
                            22824 ; 424  |// % of range is default value (was 60%)
                            22825 ; 425  |#define DEFAULT_CONTRAST 50 
                            22826 ; 426  |#endif
                            22827 ; 427  |
                            22828 ; 428  |
                            22829 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            22830 ; 430  |// make lower when doing calibration
                            22831 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            22832 ; 432  |
                            22833 ; 433  |
                            22834 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            22835 ; 435  |// For FFWD and RWND
                            22836 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            22837 ; 437  |#define SECONDS_TO_SKIP 1
                            22838 ; 438  |#define SECONDS_TO_SKIP1 3
                            22839 ; 439  |#define SECONDS_TO_SKIP2 6
                            22840 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            22841 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            22842 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22843 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            22844 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22845 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            22846 ; 446  |
                            22847 ; 447  |// For audible FFW/RWD
                            22848 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            22849 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            22850 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            22851 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            22852 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22853 ; 453  |#define LEVEL1_BOUNDARY 17 
                            22854 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22855 ; 455  |#define LEVEL2_BOUNDARY 33 
                            22856 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22857 ; 457  |#define LEVEL3_BOUNDARY 50 
                            22858 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            22859 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            22860 ; 460  |// Short Song Time, songs too short to play.
                            22861 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            22862 ; 462  |
                            22863 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            22864 ; 464  |// MP3 Sync Values
                            22865 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            22866 ; 466  |// # bytes to look for sync before marking it bad
                            22867 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            22868 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            22869 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            22870 ; 470  |// once we have sync'd, the isr should be called this frequently
                            22871 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            22872 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            22873 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            22874 ; 474  |
                            22875 ; 475  |
                            22876 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            22877 ; 477  |//// Multi-Stage Volume Control Definitions
                            22878 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            22879 ; 479  |//// Use Multi-Stage Volume
                            22880 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            22881 ; 481  |
                            22882 ; 482  |//// Master Volume definitions
                            22883 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            22884 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            22885 ; 485  |
                            22886 ; 486  |//// DAC-Mode definitions
                            22887 ; 487  |//// Adjusts 0dB point
                            22888 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            22889 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            22890 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            22891 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            22892 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            22893 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            22894 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            22895 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            22896 ; 496  |
                            22897 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            22898 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            22899 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            22900 ; 500  |
                            22901 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            22902 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            22903 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            22904 ; 504  |
                            22905 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            22906 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            22907 ; 507  |
                            22908 ; 508  |
                            22909 ; 509  |//// Line In definitions (used for Line-In 1)
                            22910 ; 510  |//// 0dB point of the Line In
                            22911 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            22912 ; 512  |//// Minimum volume of Line In
                            22913 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            22914 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            22915 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            22916 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            22917 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            22918 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            22919 ; 519  |
                            22920 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            22921 ; 521  |//// 0dB point of the Line In
                            22922 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            22923 ; 523  |//// Minimum volume of Line In
                            22924 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            22925 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            22926 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            22927 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            22928 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            22929 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            22930 ; 530  |
                            22931 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            22932 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            22933 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            22934 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            22935 ; 535  |
                            22936 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            22937 ; 537  |////
                            22938 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            22939 ; 539  |////
                            22940 ; 540  |///
                            22941 ; 541  |#include <types.h>
                            22942 ; 542  |extern volatile WORD g_wActivityState;
                            22943 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            22944 ; 544  |
                            22945 ; 545  |void _reentrant Init5VSense(void);
                            22946 ; 546  |void _reentrant ServiceDCDC(void);
                            22947 ; 547  |
                            22948 ; 548  |////////////////////////////////////////////////////////////////////////////
                            22949 ; 549  |//// JPEG Thumbnail Mode Setting
                            22950 ; 550  |//// number of column in thumbnail mode
                            22951 ; 551  |#define THUMBNAIL_X 2           
                            22952 ; 552  |//// number of row in  thumbnail mode
                            22953 ; 553  |#define THUMBNAIL_Y 2           
                            22954 ; 554  |//// thumbnail boundary offset x
                            22955 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            22956 ; 556  |//// thumbnail boundary offset y
                            22957 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            22958 ; 558  |
                            22959 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            22960 ; 560  |
                            22961 
                            22963 
                            22964 ; 23   |#include "recordsettingsmenu.h"
                            22965 
                            22967 
                            22968 ; 1    |#ifndef _RECORDSETTINGS_MENU_H
                            22969 ; 2    |#define _RECORDSETTINGS_MENU_H
                            22970 ; 3    |
                            22971 ; 4    |// menus in settings menu
                            22972 ; 5    |// defines order of selection
                            22973 ; 6    |#define RECORDSETTINGSMENU_FIRST        0
                            22974 ; 7    |#define RECORDSETTINGSMENU_SOURCE       0
                            22975 ; 8    |#define RECORDSETTINGSMENU_ENCODER      1
                            22976 ; 9    |#define RECORDSETTINGSMENU_CHANNELS     2
                            22977 ; 10   |#define RECORDSETTINGSMENU_DESTINATION  3
                            22978 ; 11   |#define RECORDSETTINGSMENU_SAMPLERATE   4
                            22979 ; 12   |#define RECORDSETTINGSMENU_BITRATE      5
                            22980 ; 13   |#define RECORDSETTINGSMENU_MODE         6
                            22981 ; 14   |#define RECORDSETTINGSMENU_EXIT         7
                            22982 ; 15   |#define RECORDSETTINGSMENU_LAST         7
                            22983 ; 16   |#define RECORDSETTINGSMENU_COUNT  (RECORDSETTINGSMENU_LAST+1)
                            22984 ; 17   |
                            22985 ; 18   |#define SOURCE_FIRST        0
                            22986 ; 19   |#define SOURCE_MIC          0
                            22987 ; 20   |#define SOURCE_FM               1          
                            22988 ; 21   |#define SOURCE_LINEIN       2      //Used as line-in 1 for 144 pin package
                            22989 ; 22   |#ifdef FMTUNER_ON_LINE2_IN         
                            22990 ; 23   |        #define SOURCE_LAST     SOURCE_LINEIN               
                            22991 ; 24   |#else
                            22992 ; 25   |        #define SOURCE_LAST     SOURCE_LINEIN //SOURCE_FM               //if using the 100 pin package, skip Line-In
                            22993 ; 26   |#endif
                            22994 ; 27   |  
                            22995 ; 28   |#define SOURCE_COUNT        (SOURCE_LAST+1)
                            22996 ; 29   |
                            22997 ; 30   |#define ENCODER_FIRST       0
                            22998 ; 31   |#define ENCODER_IMADPCM     0
                            22999 ; 32   |#define ENCODER_MSADPCM     1
                            23000 ; 33   |#define ENCODER_PCM         2
                            23001 ; 34   |#ifdef TEST
                            23002 ; 35   |    #ifdef MP3_ENCODE
                            23003 ; 36   |        #define ENCODER_MP3         3
                            23004 ; 37   |        #define ENCODER_ALL                     4
                            23005 ; 38   |        #define ENCODER_LAST        4
                            23006 ; 39   |    #else
                            23007 ; 40   |        #define ENCODER_MP3         (WORD)-1
                            23008 ; 41   |        #define ENCODER_LAST        3
                            23009 ; 42   |        #define ENCODER_ALL                     3
                            23010 ; 43   |    #endif
                            23011 ; 44   |#else
                            23012 ; 45   |        #ifdef MP3_ENCODE
                            23013 ; 46   |                #define ENCODER_MP3         3
                            23014 ; 47   |                #define ENCODER_LAST        3
                            23015 ; 48   |        #else
                            23016 ; 49   |                #define ENCODER_MP3         (WORD)-1
                            23017 ; 50   |                #define ENCODER_LAST        2
                            23018 ; 51   |        #endif
                            23019 ; 52   |#endif
                            23020 ; 53   |#define IMADPCM             0x11
                            23021 ; 54   |#define MSADPCM             2
                            23022 ; 55   |#define WPCM                1
                            23023 ; 56   |#define ENCODER_COUNT       (ENCODER_LAST+1)
                            23024 ; 57   |
                            23025 ; 58   |#define MODE_FIRST       0  // this number represents the # channels too
                            23026 ; 59   |#define MODE_ALBUM       0
                            23027 ; 60   |#define MODE_SONG        1
                            23028 ; 61   |#define MODE_LAST        1
                            23029 ; 62   |#define MODE_COUNT      (MODE_LAST+1)
                            23030 ; 63   |
                            23031 ; 64   |
                            23032 ; 65   |#define CHANNELS_FIRST      1  // this number represents the # channels too
                            23033 ; 66   |#define CHANNELS_MONO       1
                            23034 ; 67   |#define CHANNELS_STEREO     2
                            23035 ; 68   |#define CHANNELS_LAST       2
                            23036 ; 69   |#define CHANNELS_COUNT      (CHANNELS_LAST)
                            23037 ; 70   |
                            23038 ; 71   |#define DESTINATION_FIRST       0
                            23039 ; 72   |#define DESTINATION_INTERNAL    0
                            23040 ; 73   |#define DESTINATION_EXTERNAL    1    
                            23041 ; 74   |#ifdef TEST
                            23042 ; 75   |        #define DESTINATION_ALL         2 
                            23043 ; 76   |        #define DESTINATION_LAST        2
                            23044 ; 77   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                            23045 ; 78   |#else
                            23046 ; 79   |        #define DESTINATION_LAST        1
                            23047 ; 80   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                            23048 ; 81   |#endif
                            23049 ; 82   |
                            23050 ; 83   |#define SAMPLE_RATE_FIRST     0
                            23051 ; 84   |#define SAMPLE_RATE_8000HZ    0
                            23052 ; 85   |#define SAMPLE_RATE_11025HZ   1
                            23053 ; 86   |#define SAMPLE_RATE_16000HZ   2
                            23054 ; 87   |#define SAMPLE_RATE_22050HZ   3
                            23055 ; 88   |#define SAMPLE_RATE_32000HZ   4
                            23056 ; 89   |#define SAMPLE_RATE_44100HZ   5
                            23057 ; 90   |#define SAMPLE_RATE_48000HZ   6
                            23058 ; 91   |#define SAMPLE_RATE_LAST      6
                            23059 ; 92   |#define SAMPLE_RATE_COUNT     (SAMPLE_RATE_ADPCM_LAST+1)
                            23060 ; 93   |
                            23061 ; 94   |#define BITRATE_FIRST     1
                            23062 ; 95   |#define BITRATE_32000HZ   1
                            23063 ; 96   |#define BITRATE_40000HZ   2
                            23064 ; 97   |#define BITRATE_48000HZ   3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23065 ; 98   |#define BITRATE_56000HZ   4
                            23066 ; 99   |#define BITRATE_64000HZ   5
                            23067 ; 100  |#define BITRATE_80000HZ   6
                            23068 ; 101  |#define BITRATE_96000HZ   7
                            23069 ; 102  |#define BITRATE_112000HZ   8
                            23070 ; 103  |#define BITRATE_128000HZ   9
                            23071 ; 104  |#define BITRATE_160000HZ   10
                            23072 ; 105  |#define BITRATE_192000HZ   11
                            23073 ; 106  |#define BITRATE_224000HZ   12
                            23074 ; 107  |#define BITRATE_256000HZ   13
                            23075 ; 108  |#define BITRATE_320000HZ   14
                            23076 ; 109  |#define BITRATE_LAST      14
                            23077 ; 110  |
                            23078 ; 111  |#define  BITS_FIRST     0
                            23079 ; 112  |#define  BITS_4         0    
                            23080 ; 113  |#define  BITS_8         1
                            23081 ; 114  |#define  BITS_16        2
                            23082 ; 115  |#define  BITS_24        3
                            23083 ; 116  |#define  BITS_LAST      3
                            23084 ; 117  |#define  BITS_COUNT     (BITS_LAST +1)
                            23085 ; 118  |
                            23086 ; 119  |
                            23087 ; 120  |extern int g_ADCsource;
                            23088 ; 121  |
                            23089 ; 122  |//if you change the size of this structure, you MUST change 
                            23090 ; 123  |//the saverange macro in recordsettingsmenu.c (very bottom).
                            23091 ; 124  |struct RecorderSettings
                            23092 ; 125  |{
                            23093 ; 126  |    WORD m_Encoder;
                            23094 ; 127  |    WORD m_EncoderNo;
                            23095 ; 128  |    WORD m_iChannels;
                            23096 ; 129  |    WORD m_iDestinationDevice;
                            23097 ; 130  |    WORD m_iSampleRateInHz;
                            23098 ; 131  |    WORD m_iBitRateInKbps;
                            23099 ; 132  |        WORD m_iMode;
                            23100 ; 133  |    WORD m_ibits;
                            23101 ; 134  |};
                            23102 ; 135  |
                            23103 ; 136  |extern struct RecorderSettings g_RecorderSettings[];
                            23104 ; 137  |
                            23105 ; 138  |#endif
                            23106 
                            23108 
                            23109 ; 24   |#include "batterycharge.h"
                            23110 
                            23112 
                            23113 ; 1    |#ifndef __BATTERYCHARGE_H
                            23114 ; 2    |#define __BATTERYCHARGE_H
                            23115 ; 3    |
                            23116 ; 4    |//entry point for menus. function called via SysCallFunction()
                            23117 ; 5    |#ifdef STMP_BUILD_PLAYER
                            23118 ; 6    |_reentrant int BatteryChargeStateMachine(int a, int b, int *c);
                            23119 ; 7    |#else
                            23120 ; 8    |_reentrant void BatteryChargeStateMachine(void);
                            23121 ; 9    |#endif
                            23122 ; 10   |
                            23123 ; 11   |_reentrant WORD BatteryChargeInitialize(void);
                            23124 ; 12   |_reentrant void BatteryChargeDisableCharging(BOOL);
                            23125 ; 13   |_reentrant void BatteryChargeEnableCharging(void);
                            23126 ; 14   |_reentrant BOOL BatteryChargeIsCharging(void);
                            23127 ; 15   |_reentrant BOOL BatteryChargeIsTrickleCharging(void);
                            23128 ; 16   |
                            23129 ; 17   |_reentrant WORD BatteryChargeImplementationInitialize(void);
                            23130 ; 18   |_reentrant void BatteryChargeImplementationSample(BOOL);
                            23131 ; 19   |_reentrant WORD BatteryChargeImplementatonGetCurrentLimit(void);
                            23132 ; 20   |
                            23133 ; 21   |
                            23134 ; 22   |#endif 
                            23135 
                            23137 
                            23138 ; 25   |#include "SysResourceApi.h"
                            23139 
                            23141 
                            23142 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23143 ; 2    |// Copyright(C) SigmaTel, Inc. 2002 - 2003
                            23144 ; 3    |//
                            23145 ; 4    |// File : SysResourceApi.h
                            23146 ; 5    |// Description : Structures and Functions Definitions for System Resource API
                            23147 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23148 ; 7    |
                            23149 ; 8    |#ifndef __SysResourceApi_h__
                            23150 ; 9    |#define __SysResourceApi_h__ 1
                            23151 ; 10   |
                            23152 ; 11   |#include "types.h"
                            23153 
                            23155 
                            23156 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23157 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            23158 ; 3    |//
                            23159 ; 4    |// Filename: types.h
                            23160 ; 5    |// Description: Standard data types
                            23161 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23162 ; 7    |
                            23163 ; 8    |#ifndef _TYPES_H
                            23164 ; 9    |#define _TYPES_H
                            23165 ; 10   |
                            23166 ; 11   |// TODO:  move this outta here!
                            23167 ; 12   |#if !defined(NOERROR)
                            23168 ; 13   |#define NOERROR 0
                            23169 ; 14   |#define SUCCESS 0
                            23170 ; 15   |#endif 
                            23171 ; 16   |#if !defined(SUCCESS)
                            23172 ; 17   |#define SUCCESS  0
                            23173 ; 18   |#endif
                            23174 ; 19   |#if !defined(ERROR)
                            23175 ; 20   |#define ERROR   -1
                            23176 ; 21   |#endif
                            23177 ; 22   |#if !defined(FALSE)
                            23178 ; 23   |#define FALSE 0
                            23179 ; 24   |#endif
                            23180 ; 25   |#if !defined(TRUE)
                            23181 ; 26   |#define TRUE  1
                            23182 ; 27   |#endif
                            23183 ; 28   |
                            23184 ; 29   |#if !defined(NULL)
                            23185 ; 30   |#define NULL 0
                            23186 ; 31   |#endif
                            23187 ; 32   |
                            23188 ; 33   |#define MAX_INT     0x7FFFFF
                            23189 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            23190 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            23191 ; 36   |#define MAX_ULONG   (-1) 
                            23192 ; 37   |
                            23193 ; 38   |#define WORD_SIZE   24              // word size in bits
                            23194 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            23195 ; 40   |
                            23196 ; 41   |
                            23197 ; 42   |#define BYTE    unsigned char       // btVarName
                            23198 ; 43   |#define CHAR    signed char         // cVarName
                            23199 ; 44   |#define USHORT  unsigned short      // usVarName
                            23200 ; 45   |#define SHORT   unsigned short      // sVarName
                            23201 ; 46   |#define WORD    unsigned int        // wVarName
                            23202 ; 47   |#define INT     signed int          // iVarName
                            23203 ; 48   |#define DWORD   unsigned long       // dwVarName
                            23204 ; 49   |#define LONG    signed long         // lVarName
                            23205 ; 50   |#define BOOL    unsigned int        // bVarName
                            23206 ; 51   |#define FRACT   _fract              // frVarName
                            23207 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            23208 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            23209 ; 54   |#define FLOAT   float               // fVarName
                            23210 ; 55   |#define DBL     double              // dVarName
                            23211 ; 56   |#define ENUM    enum                // eVarName
                            23212 ; 57   |#define CMX     _complex            // cmxVarName
                            23213 ; 58   |typedef WORD UCS3;                   // 
                            23214 ; 59   |
                            23215 ; 60   |#define UINT16  unsigned short
                            23216 ; 61   |#define UINT8   unsigned char   
                            23217 ; 62   |#define UINT32  unsigned long
                            23218 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            23219 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            23220 ; 65   |#define WCHAR   UINT16
                            23221 ; 66   |
                            23222 ; 67   |//UINT128 is 16 bytes or 6 words
                            23223 ; 68   |typedef struct UINT128_3500 {   
                            23224 ; 69   |    int val[6];     
                            23225 ; 70   |} UINT128_3500;
                            23226 ; 71   |
                            23227 ; 72   |#define UINT128   UINT128_3500
                            23228 ; 73   |
                            23229 ; 74   |// Little endian word packed byte strings:   
                            23230 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23231 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23232 ; 77   |// Little endian word packed byte strings:   
                            23233 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23234 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23235 ; 80   |
                            23236 ; 81   |// Declare Memory Spaces To Use When Coding
                            23237 ; 82   |// A. Sector Buffers
                            23238 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            23239 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            23240 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            23241 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            23242 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            23243 ; 88   |// B. Media DDI Memory
                            23244 ; 89   |#define MEDIA_DDI_MEM _Y
                            23245 ; 90   |
                            23246 ; 91   |
                            23247 ; 92   |
                            23248 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            23249 ; 94   |// Examples of circular pointers:
                            23250 ; 95   |//    INT CIRC cpiVarName
                            23251 ; 96   |//    DWORD CIRC cpdwVarName
                            23252 ; 97   |
                            23253 ; 98   |#define RETCODE INT                 // rcVarName
                            23254 ; 99   |
                            23255 ; 100  |// generic bitfield structure
                            23256 ; 101  |struct Bitfield {
                            23257 ; 102  |    unsigned int B0  :1;
                            23258 ; 103  |    unsigned int B1  :1;
                            23259 ; 104  |    unsigned int B2  :1;
                            23260 ; 105  |    unsigned int B3  :1;
                            23261 ; 106  |    unsigned int B4  :1;
                            23262 ; 107  |    unsigned int B5  :1;
                            23263 ; 108  |    unsigned int B6  :1;
                            23264 ; 109  |    unsigned int B7  :1;
                            23265 ; 110  |    unsigned int B8  :1;
                            23266 ; 111  |    unsigned int B9  :1;
                            23267 ; 112  |    unsigned int B10 :1;
                            23268 ; 113  |    unsigned int B11 :1;
                            23269 ; 114  |    unsigned int B12 :1;
                            23270 ; 115  |    unsigned int B13 :1;
                            23271 ; 116  |    unsigned int B14 :1;
                            23272 ; 117  |    unsigned int B15 :1;
                            23273 ; 118  |    unsigned int B16 :1;
                            23274 ; 119  |    unsigned int B17 :1;
                            23275 ; 120  |    unsigned int B18 :1;
                            23276 ; 121  |    unsigned int B19 :1;
                            23277 ; 122  |    unsigned int B20 :1;
                            23278 ; 123  |    unsigned int B21 :1;
                            23279 ; 124  |    unsigned int B22 :1;
                            23280 ; 125  |    unsigned int B23 :1;
                            23281 ; 126  |};
                            23282 ; 127  |
                            23283 ; 128  |union BitInt {
                            23284 ; 129  |        struct Bitfield B;
                            23285 ; 130  |        int        I;
                            23286 ; 131  |};
                            23287 ; 132  |
                            23288 ; 133  |#define MAX_MSG_LENGTH 10
                            23289 ; 134  |struct CMessage
                            23290 ; 135  |{
                            23291 ; 136  |        unsigned int m_uLength;
                            23292 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            23293 ; 138  |};
                            23294 ; 139  |
                            23295 ; 140  |typedef struct {
                            23296 ; 141  |    WORD m_wLength;
                            23297 ; 142  |    WORD m_wMessage;
                            23298 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            23299 ; 144  |} Message;
                            23300 ; 145  |
                            23301 ; 146  |struct MessageQueueDescriptor
                            23302 ; 147  |{
                            23303 ; 148  |        int *m_pBase;
                            23304 ; 149  |        int m_iModulo;
                            23305 ; 150  |        int m_iSize;
                            23306 ; 151  |        int *m_pHead;
                            23307 ; 152  |        int *m_pTail;
                            23308 ; 153  |};
                            23309 ; 154  |
                            23310 ; 155  |struct ModuleEntry
                            23311 ; 156  |{
                            23312 ; 157  |    int m_iSignaledEventMask;
                            23313 ; 158  |    int m_iWaitEventMask;
                            23314 ; 159  |    int m_iResourceOfCode;
                            23315 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            23316 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            23317 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            23318 ; 163  |    int m_uTimeOutHigh;
                            23319 ; 164  |    int m_uTimeOutLow;
                            23320 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23321 ; 166  |};
                            23322 ; 167  |
                            23323 ; 168  |union WaitMask{
                            23324 ; 169  |    struct B{
                            23325 ; 170  |        unsigned int m_bNone     :1;
                            23326 ; 171  |        unsigned int m_bMessage  :1;
                            23327 ; 172  |        unsigned int m_bTimer    :1;
                            23328 ; 173  |        unsigned int m_bButton   :1;
                            23329 ; 174  |    } B;
                            23330 ; 175  |    int I;
                            23331 ; 176  |} ;
                            23332 ; 177  |
                            23333 ; 178  |
                            23334 ; 179  |struct Button {
                            23335 ; 180  |        WORD wButtonEvent;
                            23336 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            23337 ; 182  |};
                            23338 ; 183  |
                            23339 ; 184  |struct Message {
                            23340 ; 185  |        WORD wMsgLength;
                            23341 ; 186  |        WORD wMsgCommand;
                            23342 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            23343 ; 188  |};
                            23344 ; 189  |
                            23345 ; 190  |union EventTypes {
                            23346 ; 191  |        struct CMessage msg;
                            23347 ; 192  |        struct Button Button ;
                            23348 ; 193  |        struct Message Message;
                            23349 ; 194  |};
                            23350 ; 195  |
                            23351 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            23352 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            23353 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            23354 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            23355 ; 200  |
                            23356 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            23357 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            23358 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            23359 ; 204  |
                            23360 ; 205  |#if DEBUG
                            23361 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            23362 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            23363 ; 208  |#else 
                            23364 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            23365 ; 210  |#define DebugBuildAssert(x)    
                            23366 ; 211  |#endif
                            23367 ; 212  |
                            23368 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            23369 ; 214  |//  #pragma asm
                            23370 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            23371 ; 216  |//  #pragma endasm
                            23372 ; 217  |
                            23373 ; 218  |
                            23374 ; 219  |#ifdef COLOR_262K
                            23375 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            23376 ; 221  |#elif defined(COLOR_65K)
                            23377 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            23378 ; 223  |#else
                            23379 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            23380 ; 225  |#endif
                            23381 ; 226  |    
                            23382 ; 227  |#endif // #ifndef _TYPES_H
                            23383 
                            23385 
                            23386 ; 12   |
                            23387 ; 13   |#define RSRC_TYPE_STRING                1
                            23388 ; 14   |#define RSRC_TYPE_DATA                  2
                            23389 ; 15   |#define RSRC_TYPE_BITMAP                3
                            23390 ; 16   |#define RSRC_TYPE_NESTED_RESOURCE       9
                            23391 ; 17   |
                            23392 ; 18   |#define MAX_NESTED_RSC      10           // Included Root Resource
                            23393 ; 19   |#define FREE_RSC_HANDLE     0xffffff    // Code for free handle
                            23394 ; 20   |
                            23395 ; 21   |#define RS_ROOT_HANDLE                      0           // Pass this handle to open
                            23396 ; 22   |                                                        // from the root.
                            23397 ; 23   |
                            23398 ; 24   |#define RSC_MAX_HANDLE_REACHED              0x800001    // No more Nested Handles free
                            23399 ; 25   |                                                        // Maximum allocated nested resource handle reached
                            23400 ; 26   |                                                        // To correct error increase the number of MAX_NESTED_RSC
                            23401 ; 27   |#define RSC_INVALID_NESTED_HANDLE           0x800002    // The Nested Resource Handle is Invalid
                            23402 ; 28   |                                                        // Handle >= MAX_NESTED_RSC 
                            23403 ; 29   |#define RSC_INVALID_NESTED_NOT_ITIALIZED    0x800003    // The Nested Resource Handle is not initialized
                            23404 ; 30   |                                                        // element RscNumber of Struct_Handle_Nested_Rsc 
                            23405 ; 31   |                                                        // is FREE_RSC_HANDLE in 
                            23406 ; 32   |#define RSC_INVALID_RSC                     0x800004    // Resource is invalid. Resource Header does not
                            23407 ; 33   |#define RSC_INVALID_MEM_SPACE               0x800005    // Memory Space for resource is invalid. Valid spaces are X, Y or P.
                            23408 ; 34   |#define RSC_ERROR_READING_RSC               0x800006
                            23409 ; 35   |
                            23410 ; 36   |#define TARGET_MEM_X                        0x800000
                            23411 ; 37   |#define TARGET_MEM_Y                        0x400000
                            23412 ; 38   |#define TARGET_MEM_L                        0x200000
                            23413 ; 39   |#define TARGET_MEM_P                        0x100000
                            23414 ; 40   |
                            23415 ; 41   |typedef struct {
                            23416 ; 42   |    WORD    wRscNumber;             // Nested resource number
                            23417 ; 43   |                                    // 0x00 = Root Resource
                            23418 ; 44   |                                    // 0xffff = Free Handle
                            23419 ; 45   |    WORD    wStartPosition;         // Start position data section (in bytes)
                            23420 ; 46   |    WORD    wCurrentPosition;       // Current position (in bytes)
                            23421 ; 47   |} Struct_Handle_Nested_Rsc, * pStruct_Handle_Nested_Rsc;
                            23422 ; 48   |
                            23423 ; 49   |RETCODE _reentrant SysOpenResource(WORD wRscNum, BYTE btHandleNestedParentRsc);
                            23424 ; 50   |RETCODE _reentrant SysCloseResource(BYTE btHandleNestedRsc);
                            23425 ; 51   |RETCODE _reentrant SysLoadResource(WORD wRscNum, BYTE btHandleNestedRsc, WORD wRscType,
                            23426 ; 52   |                        WORD *pwTargetBuffer, WORD wTargetSpace, WORD wMaxSize);
                            23427 ; 53   |RETCODE _reentrant SysResourceFileRead(BYTE btHandleNestedRsc, WORD wNumBytes, 
                            23428 ; 54   |                            WORD wTargetSpace, WORD *pwTargetBuffer);
                            23429 ; 55   |RETCODE _reentrant SysResourceFileSeek(BYTE btHandleNestedRsc, WORD wNumWords);                        
                            23430 ; 56   |WORD _reentrant SysResourceFileTell(BYTE btHandleNestedRsc);
                            23431 ; 57   |void _reentrant SysSetResourceTag(WORD wTag);
                            23432 ; 58   |                   
                            23433 ; 59   |extern WORD wResourceTag;
                            23434 ; 60   |#define SysGetResourceTag(void) (wResourceTag)
                            23435 ; 61   |
                            23436 ; 62   |extern void EnterNonReentrantSection(void);
                            23437 ; 63   |extern void LeaveNonReentrantSection(void);
                            23438 ; 64   |
                            23439 ; 65   |#endif
                            23440 
                            23442 
                            23443 ; 26   |#ifdef TUNER_STFM1000
                            23444 ; 27   |#include "syscoder.h"
                            23445 
                            23447 
                            23448 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                            23449 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2001
                            23450 ; 3    |//;
                            23451 ; 4    |//; Filename: syscoder.xref
                            23452 ; 5    |//; Description: Global refs from syscoder.asm
                            23453 ; 6    |//;///////////////////////////////////////////////////////////////////////////////
                            23454 ; 7    |
                            23455 ; 8    |#ifndef SYSCODER_XREF_C
                            23456 ; 9    |#define SYSCODER_XREF_C
                            23457 ; 10   |
                            23458 ; 11   |typedef struct {
                            23459 ; 12   |    WORD wMinutes;
                            23460 ; 13   |    WORD wSeconds;
                            23461 ; 14   |}SONGTIME;
                            23462 ; 15   |
                            23463 ; 16   |// Functions  
                            23464 ; 17   |extern _fract       _Y g_frSongSecondsPerByte;
                            23465 ; 18   |extern unsigned int _Y g_wSongCurrentMinutes;
                            23466 ; 19   |extern unsigned int _Y g_wSongCurrentSeconds;
                            23467 ; 20   |extern unsigned int _Y g_wSongTotalMinutes;
                            23468 ; 21   |extern unsigned int _Y g_wSongTotalSeconds;
                            23469 ; 22   |extern unsigned int _Y g_wSongRemainMinutes; 
                            23470 ; 23   |extern unsigned int _Y g_wSongRemainSeconds;
                            23471 ; 24   |extern unsigned int _Y g_wCurrentSongNumber;
                            23472 ; 25   |extern unsigned int _Y g_wTotalSongCount;
                            23473 ; 26   |
                            23474 ; 27   |extern unsigned int _Y g_wAccumulatedSecs;    // Added for mp3 VBR support.
                            23475 ; 28   |extern unsigned int _Y g_wAccumulatedMSecs;
                            23476 
                            23481 
                            23482 ; 29   |
                            23483 ; 30   |extern _asmfunc SONGTIME DecGetCurrentTime(void);
                            23484 ; 31   |extern _asmfunc DWORD DecGetSongPos(void);
                            23485 ; 32   |extern _asmfunc RETCODE DecSetSongPos(DWORD);
                            23486 ; 33   |extern _asmfunc void DecSetSongPosZero(void);
                            23487 ; 34   |extern _asmfunc void DecSetSongPosEnd(void);
                            23488 ; 35   |extern _asmfunc void DecClearSongTime(void);
                            23489 ; 36   |extern _asmfunc void SysSetDecoderResource(INT);
                            23490 ; 37   |
                            23491 ; 38   |#endif // SYSCODER_XREF
                            23492 ; 39   |
                            23493 ; 40   |
                            23494 ; 41   |
                            23495 ; 42   |
                            23496 
                            23498 
                            23499 ; 28   |#endif
                            23500 ; 29   |#include <filesystem.h>
                            23501 
                            23503 
                            23504 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23505 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            23506 ; 3    |//
                            23507 ; 4    |//  File        : FileSystem.h
                            23508 ; 5    |//  Description : Header File for File System
                            23509 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23510 ; 7    |
                            23511 ; 8    |#ifndef _FILESYSTEM_H
                            23512 ; 9    |#define _FILESYSTEM_H
                            23513 ; 10   |
                            23514 ; 11   |#include "types.h"
                            23515 
                            23517 
                            23518 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23519 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            23520 ; 3    |//
                            23521 ; 4    |// Filename: types.h
                            23522 ; 5    |// Description: Standard data types
                            23523 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23524 ; 7    |
                            23525 ; 8    |#ifndef _TYPES_H
                            23526 ; 9    |#define _TYPES_H
                            23527 ; 10   |
                            23528 ; 11   |// TODO:  move this outta here!
                            23529 ; 12   |#if !defined(NOERROR)
                            23530 ; 13   |#define NOERROR 0
                            23531 ; 14   |#define SUCCESS 0
                            23532 ; 15   |#endif 
                            23533 ; 16   |#if !defined(SUCCESS)
                            23534 ; 17   |#define SUCCESS  0
                            23535 ; 18   |#endif
                            23536 ; 19   |#if !defined(ERROR)
                            23537 ; 20   |#define ERROR   -1
                            23538 ; 21   |#endif
                            23539 ; 22   |#if !defined(FALSE)
                            23540 ; 23   |#define FALSE 0
                            23541 ; 24   |#endif
                            23542 ; 25   |#if !defined(TRUE)
                            23543 ; 26   |#define TRUE  1
                            23544 ; 27   |#endif
                            23545 ; 28   |
                            23546 ; 29   |#if !defined(NULL)
                            23547 ; 30   |#define NULL 0
                            23548 ; 31   |#endif
                            23549 ; 32   |
                            23550 ; 33   |#define MAX_INT     0x7FFFFF
                            23551 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            23552 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            23553 ; 36   |#define MAX_ULONG   (-1) 
                            23554 ; 37   |
                            23555 ; 38   |#define WORD_SIZE   24              // word size in bits
                            23556 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            23557 ; 40   |
                            23558 ; 41   |
                            23559 ; 42   |#define BYTE    unsigned char       // btVarName
                            23560 ; 43   |#define CHAR    signed char         // cVarName
                            23561 ; 44   |#define USHORT  unsigned short      // usVarName
                            23562 ; 45   |#define SHORT   unsigned short      // sVarName
                            23563 ; 46   |#define WORD    unsigned int        // wVarName
                            23564 ; 47   |#define INT     signed int          // iVarName
                            23565 ; 48   |#define DWORD   unsigned long       // dwVarName
                            23566 ; 49   |#define LONG    signed long         // lVarName
                            23567 ; 50   |#define BOOL    unsigned int        // bVarName
                            23568 ; 51   |#define FRACT   _fract              // frVarName
                            23569 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            23570 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            23571 ; 54   |#define FLOAT   float               // fVarName
                            23572 ; 55   |#define DBL     double              // dVarName
                            23573 ; 56   |#define ENUM    enum                // eVarName
                            23574 ; 57   |#define CMX     _complex            // cmxVarName
                            23575 ; 58   |typedef WORD UCS3;                   // 
                            23576 ; 59   |
                            23577 ; 60   |#define UINT16  unsigned short
                            23578 ; 61   |#define UINT8   unsigned char   
                            23579 ; 62   |#define UINT32  unsigned long
                            23580 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            23581 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23582 ; 65   |#define WCHAR   UINT16
                            23583 ; 66   |
                            23584 ; 67   |//UINT128 is 16 bytes or 6 words
                            23585 ; 68   |typedef struct UINT128_3500 {   
                            23586 ; 69   |    int val[6];     
                            23587 ; 70   |} UINT128_3500;
                            23588 ; 71   |
                            23589 ; 72   |#define UINT128   UINT128_3500
                            23590 ; 73   |
                            23591 ; 74   |// Little endian word packed byte strings:   
                            23592 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23593 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23594 ; 77   |// Little endian word packed byte strings:   
                            23595 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23596 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23597 ; 80   |
                            23598 ; 81   |// Declare Memory Spaces To Use When Coding
                            23599 ; 82   |// A. Sector Buffers
                            23600 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            23601 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            23602 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            23603 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            23604 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            23605 ; 88   |// B. Media DDI Memory
                            23606 ; 89   |#define MEDIA_DDI_MEM _Y
                            23607 ; 90   |
                            23608 ; 91   |
                            23609 ; 92   |
                            23610 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            23611 ; 94   |// Examples of circular pointers:
                            23612 ; 95   |//    INT CIRC cpiVarName
                            23613 ; 96   |//    DWORD CIRC cpdwVarName
                            23614 ; 97   |
                            23615 ; 98   |#define RETCODE INT                 // rcVarName
                            23616 ; 99   |
                            23617 ; 100  |// generic bitfield structure
                            23618 ; 101  |struct Bitfield {
                            23619 ; 102  |    unsigned int B0  :1;
                            23620 ; 103  |    unsigned int B1  :1;
                            23621 ; 104  |    unsigned int B2  :1;
                            23622 ; 105  |    unsigned int B3  :1;
                            23623 ; 106  |    unsigned int B4  :1;
                            23624 ; 107  |    unsigned int B5  :1;
                            23625 ; 108  |    unsigned int B6  :1;
                            23626 ; 109  |    unsigned int B7  :1;
                            23627 ; 110  |    unsigned int B8  :1;
                            23628 ; 111  |    unsigned int B9  :1;
                            23629 ; 112  |    unsigned int B10 :1;
                            23630 ; 113  |    unsigned int B11 :1;
                            23631 ; 114  |    unsigned int B12 :1;
                            23632 ; 115  |    unsigned int B13 :1;
                            23633 ; 116  |    unsigned int B14 :1;
                            23634 ; 117  |    unsigned int B15 :1;
                            23635 ; 118  |    unsigned int B16 :1;
                            23636 ; 119  |    unsigned int B17 :1;
                            23637 ; 120  |    unsigned int B18 :1;
                            23638 ; 121  |    unsigned int B19 :1;
                            23639 ; 122  |    unsigned int B20 :1;
                            23640 ; 123  |    unsigned int B21 :1;
                            23641 ; 124  |    unsigned int B22 :1;
                            23642 ; 125  |    unsigned int B23 :1;
                            23643 ; 126  |};
                            23644 ; 127  |
                            23645 ; 128  |union BitInt {
                            23646 ; 129  |        struct Bitfield B;
                            23647 ; 130  |        int        I;
                            23648 ; 131  |};
                            23649 ; 132  |
                            23650 ; 133  |#define MAX_MSG_LENGTH 10
                            23651 ; 134  |struct CMessage
                            23652 ; 135  |{
                            23653 ; 136  |        unsigned int m_uLength;
                            23654 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            23655 ; 138  |};
                            23656 ; 139  |
                            23657 ; 140  |typedef struct {
                            23658 ; 141  |    WORD m_wLength;
                            23659 ; 142  |    WORD m_wMessage;
                            23660 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            23661 ; 144  |} Message;
                            23662 ; 145  |
                            23663 ; 146  |struct MessageQueueDescriptor
                            23664 ; 147  |{
                            23665 ; 148  |        int *m_pBase;
                            23666 ; 149  |        int m_iModulo;
                            23667 ; 150  |        int m_iSize;
                            23668 ; 151  |        int *m_pHead;
                            23669 ; 152  |        int *m_pTail;
                            23670 ; 153  |};
                            23671 ; 154  |
                            23672 ; 155  |struct ModuleEntry
                            23673 ; 156  |{
                            23674 ; 157  |    int m_iSignaledEventMask;
                            23675 ; 158  |    int m_iWaitEventMask;
                            23676 ; 159  |    int m_iResourceOfCode;
                            23677 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            23678 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            23679 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            23680 ; 163  |    int m_uTimeOutHigh;
                            23681 ; 164  |    int m_uTimeOutLow;
                            23682 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            23683 ; 166  |};
                            23684 ; 167  |
                            23685 ; 168  |union WaitMask{
                            23686 ; 169  |    struct B{
                            23687 ; 170  |        unsigned int m_bNone     :1;
                            23688 ; 171  |        unsigned int m_bMessage  :1;
                            23689 ; 172  |        unsigned int m_bTimer    :1;
                            23690 ; 173  |        unsigned int m_bButton   :1;
                            23691 ; 174  |    } B;
                            23692 ; 175  |    int I;
                            23693 ; 176  |} ;
                            23694 ; 177  |
                            23695 ; 178  |
                            23696 ; 179  |struct Button {
                            23697 ; 180  |        WORD wButtonEvent;
                            23698 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            23699 ; 182  |};
                            23700 ; 183  |
                            23701 ; 184  |struct Message {
                            23702 ; 185  |        WORD wMsgLength;
                            23703 ; 186  |        WORD wMsgCommand;
                            23704 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            23705 ; 188  |};
                            23706 ; 189  |
                            23707 ; 190  |union EventTypes {
                            23708 ; 191  |        struct CMessage msg;
                            23709 ; 192  |        struct Button Button ;
                            23710 ; 193  |        struct Message Message;
                            23711 ; 194  |};
                            23712 ; 195  |
                            23713 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            23714 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            23715 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            23716 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            23717 ; 200  |
                            23718 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            23719 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            23720 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            23721 ; 204  |
                            23722 ; 205  |#if DEBUG
                            23723 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            23724 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            23725 ; 208  |#else 
                            23726 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            23727 ; 210  |#define DebugBuildAssert(x)    
                            23728 ; 211  |#endif
                            23729 ; 212  |
                            23730 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            23731 ; 214  |//  #pragma asm
                            23732 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            23733 ; 216  |//  #pragma endasm
                            23734 ; 217  |
                            23735 ; 218  |
                            23736 ; 219  |#ifdef COLOR_262K
                            23737 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            23738 ; 221  |#elif defined(COLOR_65K)
                            23739 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            23740 ; 223  |#else
                            23741 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            23742 ; 225  |#endif
                            23743 ; 226  |    
                            23744 ; 227  |#endif // #ifndef _TYPES_H
                            23745 
                            23747 
                            23748 ; 12   |
                            23749 ; 13   |
                            23750 ; 14   |// File attributes
                            23751 ; 15   |#ifndef _FS_ATTRIBUTES
                            23752 ; 16   |#define _FS_ATTRIBUTES
                            23753 ; 17   |#define READ        1
                            23754 ; 18   |#define WRITE       2
                            23755 ; 19   |#define WRITE_PLUS  3
                            23756 ; 20   |#define APPEND      4
                            23757 ; 21   |#define TRUNCATE    8
                            23758 ; 22   |#define CREATE      16
                            23759 ; 23   |#endif
                            23760 ; 24   |
                            23761 ; 25   |//#ifndef FAT12
                            23762 ; 26   |//#define FAT12   1
                            23763 ; 27   |//#endif
                            23764 ; 28   |//
                            23765 ; 29   |#ifndef FAT16
                            23766 ; 30   |#define FAT16   2
                            23767 ; 31   |#endif
                            23768 ; 32   |
                            23769 ; 33   |#define MEM_SPACE_P 0x100000
                            23770 ; 34   |#define MEM_SPACE_Y 0x400000
                            23771 ; 35   |#define MEM_SPACE_X 0x800000
                            23772 ; 36   |
                            23773 ; 37   |#define FILE_SYS_MODE_READ  0
                            23774 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            23775 ; 39   | 
                            23776 ; 40   |#define ATTR_READ_ONLY      0x01
                            23777 ; 41   |#define ATTR_HIDDEN         0x02
                            23778 ; 42   |#define ATTR_SYSTEM         0x04
                            23779 ; 43   |#define ATTR_VOLUME_ID      0x08
                            23780 ; 44   |#define ATTR_DIRECTORY      0x10
                            23781 ; 45   |#define ATTR_ARCHIVE        0x20
                            23782 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            23783 ; 47   |
                            23784 ; 48   |#define SEEK_SET           -1
                            23785 ; 49   |#define SEEK_CUR            0
                            23786 ; 50   |#define SEEK_END            1
                            23787 ; 51   |
                            23788 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            23789 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            23790 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            23791 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            23792 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            23793 ; 57   |
                            23794 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            23795 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            23796 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            23797 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            23798 ; 62   |
                            23799 ; 63   |#define READ_TYPE_NORMAL            0
                            23800 ; 64   |#define READ_TYPE_FAT               1
                            23801 ; 65   |#define READ_TYPE_RAW               2
                            23802 ; 66   |
                            23803 ; 67   |
                            23804 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23805 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            23806 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            23807 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            23808 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            23809 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            23810 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            23811 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            23812 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            23813 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            23814 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            23815 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            23816 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            23817 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            23818 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            23819 ; 83   |    #endif
                            23820 ; 84   |#else
                            23821 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            23822 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            23823 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            23824 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            23825 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            23826 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            23827 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            23828 ; 92   |    #endif
                            23829 ; 93   |#endif
                            23830 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            23831 ; 95   |
                            23832 ; 96   |
                            23833 ; 97   |#ifndef MAX_FILENAME_LENGTH
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23834 ; 98   |#define MAX_FILENAME_LENGTH 256
                            23835 ; 99   |#endif
                            23836 ; 100  |
                            23837 ; 101  |typedef struct {
                            23838 ; 102  |    WORD wNumberOfZones;
                            23839 ; 103  |    WORD wSizeInMegaBytes;
                            23840 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            23841 ; 105  |
                            23842 ; 106  |typedef struct {
                            23843 ; 107  |    WORD wBootIdentification;
                            23844 ; 108  |    WORD wStartHeadNumber;
                            23845 ; 109  |    WORD wStartSectorNumber;
                            23846 ; 110  |    WORD wStartCylinderNumber;
                            23847 ; 111  |    WORD wSystemIdentification;
                            23848 ; 112  |    WORD wEndHeadNumber;
                            23849 ; 113  |    WORD wEndSectorNumber;
                            23850 ; 114  |    WORD wEndCylinderNumber;
                            23851 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            23852 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            23853 ; 117  |    WORD wPartitionSizeHigh;
                            23854 ; 118  |    WORD wPartitionSizeLow;
                            23855 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            23856 ; 120  |
                            23857 ; 121  |typedef struct {
                            23858 ; 122  |    WORD wWord0;
                            23859 ; 123  |    WORD wWord1;
                            23860 ; 124  |    WORD wWord2;
                            23861 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            23862 ; 126  |
                            23863 ; 127  |typedef struct {
                            23864 ; 128  |    WORD wWord0;
                            23865 ; 129  |    WORD wWord1;
                            23866 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            23867 ; 131  |
                            23868 ; 132  |typedef struct {
                            23869 ; 133  |    WORD wWord0;
                            23870 ; 134  |    WORD wWord1;
                            23871 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            23872 ; 136  |
                            23873 ; 137  |typedef struct {
                            23874 ; 138  |    WORD wWord0;
                            23875 ; 139  |    WORD wWord1;
                            23876 ; 140  |    WORD wWord2;
                            23877 ; 141  |    WORD wWord3;
                            23878 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            23879 ; 143  |
                            23880 ; 144  |typedef struct {
                            23881 ; 145  |    WORD wWord0;
                            23882 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            23883 
                            23906 
                            23907 ; 147  |
                            23908 ; 148  |typedef struct {
                            23909 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            23910 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            23911 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            23912 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            23913 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            23914 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            23915 
                            23937 
                            23938 ; 155  |   
                            23939 ; 156  |typedef struct {
                            23940 ; 157  |    WORD wPageSizeInBytes;
                            23941 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            23942 ; 159  |    WORD wNumberOfPagesPerBlock;
                            23943 ; 160  |    WORD wNumberOfBlocksPerZone;
                            23944 ; 161  |    WORD wNumberOfZonesInMedia;
                            23945 ; 162  |    WORD wMediaSizeInMBytes;
                            23946 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            23947 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            23948 ; 165  |    WORD wMediaFlagStatus;
                            23949 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            23950 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            23951 ; 168  |    WORD wNumberOfSystemBlocks;
                            23952 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            23953 ; 170  |
                            23954 ; 171  |typedef struct {
                            23955 ; 172  |    WORD wDevice;        
                            23956 ; 173  |    WORD wDirtyBlockFlag;
                            23957 ; 174  |    WORD wCleanTailFlag; 
                            23958 ; 175  |    WORD wLogDOSPage;    
                            23959 ; 176  |    WORD wSrcLogBlock;   
                            23960 ; 177  |    WORD wSrcPhyBlock;   
                            23961 ; 178  |    WORD wDestPhyBlock;  
                            23962 ; 179  |    WORD wStartSrcPage;  
                            23963 ; 180  |    WORD wStartDestPage; 
                            23964 ; 181  |    WORD wPagesToCopy;   
                            23965 ; 182  |    WORD wReplaceBuff;   
                            23966 ; 183  |    WORD wReplaceRdnt;
                            23967 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23968 ; 185  |        WORD wFirstCount;
                            23969 ; 186  |        WORD wNextCount;
                            23970 ; 187  |        WORD wLastCount;
                            23971 ; 188  |    #endif
                            23972 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            23973 ; 190  |
                            23974 ; 191  |typedef struct {
                            23975 ; 192  |    WORD wWord0;
                            23976 ; 193  |    WORD wWord1;
                            23977 ; 194  |    WORD wWord2;
                            23978 ; 195  |    WORD wWord3;
                            23979 ; 196  |} DIRECTORY_NAME;
                            23980 ; 197  |
                            23981 ; 198  |typedef struct {
                            23982 ; 199  |    WORD wWord0;
                            23983 ; 200  |    WORD wWord1;
                            23984 ; 201  |} DIRECTORY_EXTENSION;
                            23985 ; 202  |
                            23986 ; 203  |typedef struct {
                            23987 ; 204  |    WORD wWord0;
                            23988 ; 205  |    WORD wWord1;
                            23989 ; 206  |} DIRECTORY_SIZE;
                            23990 
                            24005 
                            24006 ; 207  |
                            24007 ; 208  |typedef struct {
                            24008 ; 209  |    DIRECTORY_NAME Name;
                            24009 ; 210  |    DIRECTORY_EXTENSION Extension;
                            24010 ; 211  |    WORD wAttribute;
                            24011 ; 212  |    WORD wReserved[4];
                            24012 ; 213  |    WORD wCreationTime;
                            24013 ; 214  |    WORD wCreationData;
                            24014 ; 215  |    WORD wFirstCluster;
                            24015 ; 216  |    DIRECTORY_SIZE Size;
                            24016 ; 217  |    WORD wCurrentCluster;
                            24017 ; 218  |    WORD wPointer;
                            24018 ; 219  |    WORD wRecord;
                            24019 ; 220  |    WORD wRd;
                            24020 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            24021 ; 222  |
                            24022 ; 223  |// TODO:  clean this up.  There are two versions.
                            24023 ; 224  |struct FCB
                            24024 ; 225  |{
                            24025 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            24026 ; 227  |    int     m_wReserved;                //3
                            24027 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            24028 ; 229  |    int     m_wAttributes;              //6
                            24029 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            24030 ; 231  |    int     m_wTimeofCreation;          //b
                            24031 ; 232  |    int     m_wDateofCreation;          //c
                            24032 ; 233  |    int     m_wFirstCluster;            //d
                            24033 ; 234  |    int     m_wFileSizeHigh;            //e
                            24034 ; 235  |    int     m_wFileSizeLow;             //f
                            24035 ; 236  |};
                            24036 
                            24052 
                            24053 ; 237  |
                            24054 ; 238  |
                            24055 ; 239  |typedef struct {
                            24056 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            24057 ; 241  |    WORD wFirstClusterParentDirectory;
                            24058 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            24059 ; 243  |    WORD wCurrentRelativeSector;
                            24060 ; 244  |    WORD wNumberOfSectors;
                            24061 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            24062 ; 246  |    WORD wBufferedRecord;
                            24063 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            24064 ; 248  |    WORD * pwPointerToBuffer;
                            24065 ; 249  |    WORD * pwPointerToPath;
                            24066 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            24067 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            24068 ; 252  |
                            24069 ; 253  |typedef struct {
                            24070 ; 254  |    WORD wWord0;
                            24071 ; 255  |    WORD wWord1;
                            24072 ; 256  |    WORD wWord2;
                            24073 ; 257  |    WORD wWord3;
                            24074 ; 258  |} FILE_NAME;
                            24075 ; 259  |
                            24076 ; 260  |typedef struct {
                            24077 ; 261  |    WORD wWord0;
                            24078 ; 262  |    WORD wWord1;
                            24079 ; 263  |} FILE_EXTENSION;
                            24080 ; 264  |
                            24081 ; 265  |typedef struct {
                            24082 ; 266  |    WORD wWord0;
                            24083 ; 267  |    WORD wWord1;
                            24084 ; 268  |} FILE_SIZE;
                            24085 ; 269  |
                            24086 ; 270  |typedef union {
                            24087 ; 271  |    struct {
                            24088 ; 272  |        int Read        :1;
                            24089 ; 273  |        int Write       :1;
                            24090 ; 274  |        int Append      :1;
                            24091 ; 275  |        int Truncate    :1;
                            24092 ; 276  |        int Create      :1;
                            24093 ; 277  |        int Rsrv        :3;
                            24094 ; 278  |        int Mode        :8;
                            24095 ; 279  |        int Device      :8;
                            24096 ; 280  |    } B;
                            24097 ; 281  |    int I;
                            24098 ; 282  |} FILE_FLAGS;
                            24099 ; 283  |
                            24100 ; 284  |typedef struct {
                            24101 ; 285  |    WORD wWord0;
                            24102 ; 286  |    WORD wWord1;
                            24103 ; 287  |} FILE_BYTE_CURRENT;
                            24104 
                            24144 
                            24145 ; 288  |
                            24146 ; 289  |typedef struct {
                            24147 ; 290  |    FILE_NAME Name;
                            24148 ; 291  |    FILE_EXTENSION Extension;
                            24149 ; 292  |    WORD wAttributes;
                            24150 ; 293  |    WORD wReserved[4];
                            24151 ; 294  |    WORD wCreationTime;
                            24152 ; 295  |    WORD wCreationData;
                            24153 ; 296  |    WORD wFirstCluster;
                            24154 ; 297  |    FILE_SIZE Size;
                            24155 ; 298  |    WORD wCurrentCluster;
                            24156 ; 299  |    WORD wPointer;
                            24157 ; 300  |    WORD wRecord;
                            24158 ; 301  |    WORD wRd;
                            24159 ; 302  |    FILE_FLAGS Flags;
                            24160 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            24161 ; 304  |    WORD wFcbFlagEndOfCx;
                            24162 ; 305  |} FILE_CONTROL_BLOCK;    
                            24163 ; 306  |
                            24164 ; 307  |typedef struct {
                            24165 ; 308  |    WORD wWord0;
                            24166 ; 309  |    WORD wWord1;
                            24167 ; 310  |    WORD wWord2;
                            24168 ; 311  |    WORD wWord3;
                            24169 ; 312  |} VOLUME_LABEL;
                            24170 ; 313  |
                            24171 ; 314  |typedef struct {
                            24172 ; 315  |    WORD wFATPhysicalBlock1;
                            24173 ; 316  |    WORD wFATPhysicalBlock2;
                            24174 ; 317  |    WORD wFATPhysicalBlock3;
                            24175 ; 318  |    WORD wFATPhysicalBlock4;
                            24176 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            24177 
                            24184 
                            24185 ; 320  |
                            24186 ; 321  |typedef struct {
                            24187 ; 322  |    WORD wFATSectorInCache;
                            24188 ; 323  |    WORD wLastClusterFree;
                            24189 ; 324  |    WORD wNumberOfUsedClusters;
                            24190 ; 325  |    WORD wNumberOfFreeClusters;
                            24191 ; 326  |    WORD wNumberOfBadClusters;
                            24192 ; 327  |    WORD wNumberOfReservedClusters;
                            24193 ; 328  |    WORD wControl;
                            24194 ; 329  |    WORD * pwSectorCache;
                            24195 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            24196 ; 331  |} FAT_TABLE;
                            24197 
                            24204 
                            24205 ; 332  |
                            24206 ; 333  |typedef struct {
                            24207 ; 334  |    WORD wStateMediaTable;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24208 ; 335  |    WORD wTypeFs;
                            24209 ; 336  |    WORD wBytesPerSector;
                            24210 ; 337  |    WORD wSectorsPerCluster;
                            24211 ; 338  |    WORD wNumberOfReservedSectors;
                            24212 ; 339  |    WORD wMaximumNumberOfFATs;
                            24213 ; 340  |    WORD wMaxRootDirectoryEntries;
                            24214 ; 341  |    WORD wTotalSectors;
                            24215 ; 342  |    WORD wNumberOfFATSectors;
                            24216 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            24217 ; 344  |    WORD wNumberOfHeads;
                            24218 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            24219 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            24220 ; 347  |    WORD wTotalSectors32MSB;
                            24221 ; 348  |    WORD wTotalSectors32LSB;
                            24222 ; 349  |    WORD wDriverNumber;
                            24223 ; 350  |    WORD wExtendedBootSignature;
                            24224 ; 351  |    WORD wVolumeIDMSB;
                            24225 ; 352  |    WORD wVolumeIDLSB;
                            24226 ; 353  |    VOLUME_LABEL VolumeLabel;
                            24227 ; 354  |    WORD * pwWriteBuffer;
                            24228 ; 355  |    WORD wPrimaryFATRelativeSector;
                            24229 ; 356  |    WORD wSecondaryFATRelativeSector;
                            24230 ; 357  |    WORD wRootDirectoryRelativeSector;
                            24231 ; 358  |    WORD wFirstSectorNumberDataZone;
                            24232 ; 359  |    WORD wMaxNumberOfFATEntries;
                            24233 ; 360  |    WORD wRootDirectorySizeInSectors;
                            24234 ; 361  |    WORD wDataAreaSizeInSectors;
                            24235 ; 362  |} MEDIA_TABLE;
                            24236 
                            24295 
                            24296 ; 363  |
                            24297 ; 364  |typedef struct {
                            24298 ; 365  |    MEDIA_TABLE * pMediaTable;
                            24299 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            24300 ; 367  |    FAT_TABLE * pFATTable;
                            24301 ; 368  |} DEVICE_CONTROL_TABLE;
                            24302 ; 369  |    
                            24303 ; 370  |typedef struct {
                            24304 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            24305 ; 372  |                                        //  to 2-bytes for compatibility with
                            24306 ; 373  |                                        //  older host drivers.
                            24307 ; 374  |    DWORD dwTotalNumberOfSectors;
                            24308 ; 375  |    DWORD dwTotalNumberOfBytes;
                            24309 ; 376  |    WORD wSectorSizeInBytes;
                            24310 ; 377  |} MEDIA_SIZE;
                            24311 ; 378  |
                            24312 ; 379  |typedef struct {
                            24313 ; 380  |    BOOL    bInstalled;
                            24314 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            24315 ; 382  |    DWORD   dwSize;
                            24316 ; 383  |} DATA_DRIVE_PBS_LOC;
                            24317 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            24318 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            24319 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            24320 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            24321 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            24322 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            24323 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            24324 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            24325 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo, WORD *buffer);
                            24326 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iModulo, WORD *buffer);
                            24327 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            24328 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            24329 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            24330 ; 397  |extern  INT FSFreeClusters(INT Device);
                            24331 ; 398  |extern  INT BytesPerCluster(INT Device);
                            24332 ; 399  |
                            24333 ; 400  |
                            24334 ; 401  |
                            24335 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            24336 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            24337 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bDevice);
                            24338 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE bDevice);
                            24339 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            24340 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            24341 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            24342 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            24343 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            24344 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            24345 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            24346 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            24347 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            24348 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            24349 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            24350 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            24351 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            24352 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24353 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24354 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            24355 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            24356 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            24357 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            24358 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            24359 ; 426  |
                            24360 ; 427  |#endif
                            24361 
                            24363 
                            24364 ; 30   |#include "RestoreDriveFromBackup.h"
                            24365 
                            24367 
                            24368 ; 1    |// filename restoredrivefrombackup.h
                            24369 ; 2    |#define FIRST_SYSTEM_DRIVE_TAG      (0x02)
                            24370 ; 3    |#define SECOND_SYSTEM_DRIVE_TAG     (0x12)
                            24371 ; 4    |#define MASTER_SYSTEM_DRIVE_TAG     (0x22) //????
                            24372 ; 5    |
                            24373 ; 6    |#ifdef MMC
                            24374 ; 7    |#define FIRST_SYSTEM_DRIVE_NUMBER   (6)
                            24375 ; 8    |#define SECOND_SYSTEM_DRIVE_NUMBER  (7)
                            24376 ; 9    |#define MASTER_SYSTEM_DRIVE_NUMBER  (8) //????
                            24377 ; 10   |#else
                            24378 ; 11   |#define FIRST_SYSTEM_DRIVE_NUMBER   (5)
                            24379 ; 12   |#define SECOND_SYSTEM_DRIVE_NUMBER  (6)
                            24380 ; 13   |#define MASTER_SYSTEM_DRIVE_NUMBER  (7) //????
                            24381 ; 14   |#endif
                            24382 ; 15   |
                            24383 ; 16   |extern WORD g_wPlayerResourceTag;
                            24384 ; 17   |extern WORD wResourceDrive;
                            24385 ; 18   |extern WORD wResourceTag;
                            24386 ; 19   |extern BOOL g_bResourceGetDirty;
                            24387 ; 20   |extern BOOL g_bEraseComplete;
                            24388 ; 21   |
                            24389 ; 22   |_reentrant WORD RefreshSystemDriveErrorBlock(void);
                            24390 ; 23   |_reentrant WORD SequentialRefreshSystemDriveErrorBlock(void);
                            24391 ; 24   |_reentrant WORD EraseBadSystemBlock(void);
                            24392 ; 25   |_reentrant WORD RefreshBadBlockSector(void);
                            24393 ; 26   |_reentrant WORD IsSystemDriveDirty(void);
                            24394 ; 27   |_reentrant WORD MarkSystemDriveDirty(void);
                            24395 ; 28   |_reentrant WORD MarkSystemDriveClean(void);
                            24396 ; 29   |_reentrant WORD ToggleSystemDrive(void);
                            24397 ; 30   |_reentrant void RebootNow(void);
                            24398 ; 31   |
                            24399 ; 32   |_reentrant int RestoreDriveFromBackup(int iDestinationDriveNum, int iSourceDriveNum); // logical
                            24400 ; 33   |_reentrant int GetLogicalDriveNumForActiveResourceBin(void);
                            24401 ; 34   |_reentrant int EraseSystemDriveBlock(void);
                            24402 ; 35   |_reentrant int PartialRestoreDriveFromBackup(BOOL bSequentialReplace); // logical
                            24403 ; 36   |
                            24404 ; 37   |
                            24405 ; 38   |
                            24406 
                            24408 
                            24409 ; 31   |
                            24410 ; 32   |
                            24411 ; 33   |#ifdef USE_PLAYLIST2
                            24412 ; 34   |#include "playlist2.h"
                            24413 ; 35   |#endif
                            24414 ; 36   |#ifdef USE_PLAYLIST3
                            24415 ; 37   |#include "playlist3.h"
                            24416 
                            24418 
                            24419 ; 1    |#ifndef _PLAYLIST3_H
                            24420 ; 2    |#define _PLAYLIST3_H
                            24421 ; 3    |#include "playlist.h"
                            24422 
                            24424 
                            24425 ; 1    |#ifndef PLAYLIST_H
                            24426 ; 2    |#define PLAYLIST_H
                            24427 ; 3    |
                            24428 ; 4    |#include "types.h"
                            24429 
                            24431 
                            24432 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24433 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24434 ; 3    |//
                            24435 ; 4    |// Filename: types.h
                            24436 ; 5    |// Description: Standard data types
                            24437 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24438 ; 7    |
                            24439 ; 8    |#ifndef _TYPES_H
                            24440 ; 9    |#define _TYPES_H
                            24441 ; 10   |
                            24442 ; 11   |// TODO:  move this outta here!
                            24443 ; 12   |#if !defined(NOERROR)
                            24444 ; 13   |#define NOERROR 0
                            24445 ; 14   |#define SUCCESS 0
                            24446 ; 15   |#endif 
                            24447 ; 16   |#if !defined(SUCCESS)
                            24448 ; 17   |#define SUCCESS  0
                            24449 ; 18   |#endif
                            24450 ; 19   |#if !defined(ERROR)
                            24451 ; 20   |#define ERROR   -1
                            24452 ; 21   |#endif
                            24453 ; 22   |#if !defined(FALSE)
                            24454 ; 23   |#define FALSE 0
                            24455 ; 24   |#endif
                            24456 ; 25   |#if !defined(TRUE)
                            24457 ; 26   |#define TRUE  1
                            24458 ; 27   |#endif
                            24459 ; 28   |
                            24460 ; 29   |#if !defined(NULL)
                            24461 ; 30   |#define NULL 0
                            24462 ; 31   |#endif
                            24463 ; 32   |
                            24464 ; 33   |#define MAX_INT     0x7FFFFF
                            24465 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24466 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24467 ; 36   |#define MAX_ULONG   (-1) 
                            24468 ; 37   |
                            24469 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24470 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24471 ; 40   |
                            24472 ; 41   |
                            24473 ; 42   |#define BYTE    unsigned char       // btVarName
                            24474 ; 43   |#define CHAR    signed char         // cVarName
                            24475 ; 44   |#define USHORT  unsigned short      // usVarName
                            24476 ; 45   |#define SHORT   unsigned short      // sVarName
                            24477 ; 46   |#define WORD    unsigned int        // wVarName
                            24478 ; 47   |#define INT     signed int          // iVarName
                            24479 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24480 ; 49   |#define LONG    signed long         // lVarName
                            24481 ; 50   |#define BOOL    unsigned int        // bVarName
                            24482 ; 51   |#define FRACT   _fract              // frVarName
                            24483 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24484 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24485 ; 54   |#define FLOAT   float               // fVarName
                            24486 ; 55   |#define DBL     double              // dVarName
                            24487 ; 56   |#define ENUM    enum                // eVarName
                            24488 ; 57   |#define CMX     _complex            // cmxVarName
                            24489 ; 58   |typedef WORD UCS3;                   // 
                            24490 ; 59   |
                            24491 ; 60   |#define UINT16  unsigned short
                            24492 ; 61   |#define UINT8   unsigned char   
                            24493 ; 62   |#define UINT32  unsigned long
                            24494 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            24495 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            24496 ; 65   |#define WCHAR   UINT16
                            24497 ; 66   |
                            24498 ; 67   |//UINT128 is 16 bytes or 6 words
                            24499 ; 68   |typedef struct UINT128_3500 {   
                            24500 ; 69   |    int val[6];     
                            24501 ; 70   |} UINT128_3500;
                            24502 ; 71   |
                            24503 ; 72   |#define UINT128   UINT128_3500
                            24504 ; 73   |
                            24505 ; 74   |// Little endian word packed byte strings:   
                            24506 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24507 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24508 ; 77   |// Little endian word packed byte strings:   
                            24509 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24510 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24511 ; 80   |
                            24512 ; 81   |// Declare Memory Spaces To Use When Coding
                            24513 ; 82   |// A. Sector Buffers
                            24514 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24515 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24516 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24517 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24518 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24519 ; 88   |// B. Media DDI Memory
                            24520 ; 89   |#define MEDIA_DDI_MEM _Y
                            24521 ; 90   |
                            24522 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24523 ; 92   |
                            24524 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24525 ; 94   |// Examples of circular pointers:
                            24526 ; 95   |//    INT CIRC cpiVarName
                            24527 ; 96   |//    DWORD CIRC cpdwVarName
                            24528 ; 97   |
                            24529 ; 98   |#define RETCODE INT                 // rcVarName
                            24530 ; 99   |
                            24531 ; 100  |// generic bitfield structure
                            24532 ; 101  |struct Bitfield {
                            24533 ; 102  |    unsigned int B0  :1;
                            24534 ; 103  |    unsigned int B1  :1;
                            24535 ; 104  |    unsigned int B2  :1;
                            24536 ; 105  |    unsigned int B3  :1;
                            24537 ; 106  |    unsigned int B4  :1;
                            24538 ; 107  |    unsigned int B5  :1;
                            24539 ; 108  |    unsigned int B6  :1;
                            24540 ; 109  |    unsigned int B7  :1;
                            24541 ; 110  |    unsigned int B8  :1;
                            24542 ; 111  |    unsigned int B9  :1;
                            24543 ; 112  |    unsigned int B10 :1;
                            24544 ; 113  |    unsigned int B11 :1;
                            24545 ; 114  |    unsigned int B12 :1;
                            24546 ; 115  |    unsigned int B13 :1;
                            24547 ; 116  |    unsigned int B14 :1;
                            24548 ; 117  |    unsigned int B15 :1;
                            24549 ; 118  |    unsigned int B16 :1;
                            24550 ; 119  |    unsigned int B17 :1;
                            24551 ; 120  |    unsigned int B18 :1;
                            24552 ; 121  |    unsigned int B19 :1;
                            24553 ; 122  |    unsigned int B20 :1;
                            24554 ; 123  |    unsigned int B21 :1;
                            24555 ; 124  |    unsigned int B22 :1;
                            24556 ; 125  |    unsigned int B23 :1;
                            24557 ; 126  |};
                            24558 ; 127  |
                            24559 ; 128  |union BitInt {
                            24560 ; 129  |        struct Bitfield B;
                            24561 ; 130  |        int        I;
                            24562 ; 131  |};
                            24563 ; 132  |
                            24564 ; 133  |#define MAX_MSG_LENGTH 10
                            24565 ; 134  |struct CMessage
                            24566 ; 135  |{
                            24567 ; 136  |        unsigned int m_uLength;
                            24568 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24569 ; 138  |};
                            24570 ; 139  |
                            24571 ; 140  |typedef struct {
                            24572 ; 141  |    WORD m_wLength;
                            24573 ; 142  |    WORD m_wMessage;
                            24574 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24575 ; 144  |} Message;
                            24576 ; 145  |
                            24577 ; 146  |struct MessageQueueDescriptor
                            24578 ; 147  |{
                            24579 ; 148  |        int *m_pBase;
                            24580 ; 149  |        int m_iModulo;
                            24581 ; 150  |        int m_iSize;
                            24582 ; 151  |        int *m_pHead;
                            24583 ; 152  |        int *m_pTail;
                            24584 ; 153  |};
                            24585 ; 154  |
                            24586 ; 155  |struct ModuleEntry
                            24587 ; 156  |{
                            24588 ; 157  |    int m_iSignaledEventMask;
                            24589 ; 158  |    int m_iWaitEventMask;
                            24590 ; 159  |    int m_iResourceOfCode;
                            24591 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24592 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            24593 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24594 ; 163  |    int m_uTimeOutHigh;
                            24595 ; 164  |    int m_uTimeOutLow;
                            24596 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24597 ; 166  |};
                            24598 ; 167  |
                            24599 ; 168  |union WaitMask{
                            24600 ; 169  |    struct B{
                            24601 ; 170  |        unsigned int m_bNone     :1;
                            24602 ; 171  |        unsigned int m_bMessage  :1;
                            24603 ; 172  |        unsigned int m_bTimer    :1;
                            24604 ; 173  |        unsigned int m_bButton   :1;
                            24605 ; 174  |    } B;
                            24606 ; 175  |    int I;
                            24607 ; 176  |} ;
                            24608 ; 177  |
                            24609 ; 178  |
                            24610 ; 179  |struct Button {
                            24611 ; 180  |        WORD wButtonEvent;
                            24612 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24613 ; 182  |};
                            24614 ; 183  |
                            24615 ; 184  |struct Message {
                            24616 ; 185  |        WORD wMsgLength;
                            24617 ; 186  |        WORD wMsgCommand;
                            24618 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24619 ; 188  |};
                            24620 ; 189  |
                            24621 ; 190  |union EventTypes {
                            24622 ; 191  |        struct CMessage msg;
                            24623 ; 192  |        struct Button Button ;
                            24624 ; 193  |        struct Message Message;
                            24625 ; 194  |};
                            24626 ; 195  |
                            24627 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24628 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24629 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24630 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24631 ; 200  |
                            24632 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24633 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24634 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24635 ; 204  |
                            24636 ; 205  |#if DEBUG
                            24637 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24638 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24639 ; 208  |#else 
                            24640 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            24641 ; 210  |#define DebugBuildAssert(x)    
                            24642 ; 211  |#endif
                            24643 ; 212  |
                            24644 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24645 ; 214  |//  #pragma asm
                            24646 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24647 ; 216  |//  #pragma endasm
                            24648 ; 217  |
                            24649 ; 218  |
                            24650 ; 219  |#ifdef COLOR_262K
                            24651 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            24652 ; 221  |#elif defined(COLOR_65K)
                            24653 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            24654 ; 223  |#else
                            24655 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            24656 ; 225  |#endif
                            24657 ; 226  |    
                            24658 ; 227  |#endif // #ifndef _TYPES_H
                            24659 
                            24661 
                            24662 ; 5    |
                            24663 ; 6    |typedef struct {
                            24664 ; 7    |    WORD    m_wTrack;                       
                            24665 ; 8    |    WORD    m_wDeviceID;
                            24666 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            24667 ; 10   |    _packed BYTE *m_pFilename;
                            24668 ; 11   |} SONGFILEINFO;
                            24669 ; 12   |
                            24670 ; 13   |#define PLAYLIST_SUCCESS                                0
                            24671 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            24672 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            24673 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            24674 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            24675 ; 18   |#define PLAYLIST_REBUILD                5
                            24676 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always be the same as the last RETCODE
                            24677 ; 20   |
                            24678 ; 21   |
                            24679 ; 22   |#ifdef  USE_PLAYLIST1
                            24680 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            24681 ; 24   |#endif
                            24682 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is actually typdef WORD
                            24683 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            24684 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            24685 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            24686 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            24687 ; 30   |#ifdef USE_PLAYLIST1
                            24688 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            24689 ; 32   |#endif
                            24690 ; 33   |
                            24691 ; 34   |#endif 
                            24692 
                            24694 
                            24695 ; 4    |#include "playlist3internal.h"
                            24696 
                            24698 
                            24699 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            24700 ; 2    |#define __PLAYLIST3INTERNAL_H
                            24701 ; 3    |
                            24702 ; 4    |#include "project.h"
                            24703 
                            24705 
                            24706 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            24707 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            24708 ; 3    |//  Filename: project.inc
                            24709 ; 4    |//  Description: 
                            24710 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            24711 ; 6    |
                            24712 ; 7    |#if (!defined(_PROJECT_INC))
                            24713 ; 8    |#define _PROJECT_INC 1
                            24714 ; 9    |
                            24715 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            24716 ; 11   |#include "hwequ.h"
                            24717 ; 12   |#else 
                            24718 ; 13   |//include "regscodec.inc"
                            24719 ; 14   |#endif
                            24720 ; 15   |
                            24721 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            24722 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            24723 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            24724 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            24725 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            24726 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            24727 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            24728 ; 23   |
                            24729 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            24730 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            24731 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            24732 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            24733 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            24734 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            24735 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            24736 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            24737 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            24738 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            24739 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            24740 ; 35   |
                            24741 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            24742 ; 37   |// MEDIA DEFINITIONS
                            24743 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            24744 ; 39   |
                            24745 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            24746 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            24747 ; 42   |#if defined(NAND1)
                            24748 ; 43   |#define SM_INTERNAL_CHIPS 1
                            24749 ; 44   |#else 
                            24750 ; 45   |#if defined(NAND2)
                            24751 ; 46   |#define SM_INTERNAL_CHIPS 2
                            24752 ; 47   |#else 
                            24753 ; 48   |#if defined(NAND3)
                            24754 ; 49   |#define SM_INTERNAL_CHIPS 3
                            24755 ; 50   |#else 
                            24756 ; 51   |#if defined(NAND4)
                            24757 ; 52   |#define SM_INTERNAL_CHIPS 4
                            24758 ; 53   |#else 
                            24759 ; 54   |#define SM_INTERNAL_CHIPS 1
                            24760 ; 55   |#endif
                            24761 ; 56   |#endif
                            24762 ; 57   |#endif
                            24763 ; 58   |#endif
                            24764 ; 59   |
                            24765 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            24766 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            24767 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            24768 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            24769 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            24770 ; 65   |//*** comment out if active high ****
                            24771 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            24772 ; 67   |
                            24773 ; 68   |#if defined(SMEDIA)
                            24774 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            24775 ; 70   |#define NUM_SM_EXTERNAL 1
                            24776 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            24777 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24778 ; 73   |#else 
                            24779 ; 74   |#if defined(MMC)
                            24780 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            24781 ; 76   |#define NUM_SM_EXTERNAL 0
                            24782 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            24783 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            24784 ; 79   |#else 
                            24785 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            24786 ; 81   |#define NUM_SM_EXTERNAL 0
                            24787 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            24788 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            24789 ; 84   |#endif
                            24790 ; 85   |#endif
                            24791 ; 86   |
                            24792 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            24793 ; 88   |// Mass Storage Class definitions
                            24794 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            24795 ; 90   |// Set to 0 if Composite Device build is desired.    
                            24796 ; 91   |#define MULTI_LUN_BUILD 1   
                            24797 ; 92   |
                            24798 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            24799 ; 94   |//  SCSI
                            24800 ; 95   |#if (MULTI_LUN_BUILD==0)
                            24801 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            24802 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            24803 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            24804 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            24805 ; 100  |  #else
                            24806 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            24807 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            24808 ; 103  |  #endif
                            24809 ; 104  |#else
                            24810 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            24811 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            24812 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            24813 ; 108  |  #else
                            24814 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            24815 ; 110  |  #endif
                            24816 ; 111  |#endif
                            24817 ; 112  |
                            24818 ; 113  |
                            24819 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            24820 ; 115  |
                            24821 ; 116  |
                            24822 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            24823 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            24824 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            24825 ; 120  |#ifdef MMC
                            24826 ; 121  |#ifdef MTP_BUILD
                            24827 ; 122  |// --------------------
                            24828 ; 123  |// MTP and MMC
                            24829 ; 124  |// --------------------
                            24830 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            24831 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            24832 ; 127  |#else  // ifndef MTP_BUILD
                            24833 ; 128  |#ifdef STMP_BUILD_PLAYER
                            24834 ; 129  |// --------------------
                            24835 ; 130  |// Player and MMC
                            24836 ; 131  |// --------------------
                            24837 ; 132  |#else
                            24838 ; 133  |// --------------------
                            24839 ; 134  |// USBMSC and MMC
                            24840 ; 135  |// --------------------
                            24841 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            24842 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            24843 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            24844 ; 139  |#endif // ifdef MTP_BUILD
                            24845 ; 140  |#else  // ifndef MMC
                            24846 ; 141  |#ifdef MTP_BUILD
                            24847 ; 142  |// --------------------
                            24848 ; 143  |// MTP and NAND only
                            24849 ; 144  |// --------------------
                            24850 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            24851 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            24852 ; 147  |#else  // ifndef MTP_BUILD
                            24853 ; 148  |#ifdef STMP_BUILD_PLAYER
                            24854 ; 149  |// --------------------
                            24855 ; 150  |// Player and NAND only
                            24856 ; 151  |// --------------------
                            24857 ; 152  |#else
                            24858 ; 153  |// --------------------
                            24859 ; 154  |// USBMSC and NAND only
                            24860 ; 155  |// --------------------
                            24861 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            24862 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            24863 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            24864 ; 159  |#endif // ifdef MTP_BUILD
                            24865 ; 160  |#endif // ifdef MMC 
                            24866 ; 161  |
                            24867 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            24868 ; 163  |#if (defined(MTP_BUILD))
                            24869 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            24870 ; 165  |
                            24871 ; 166  |////!
                            24872 ; 167  |////! This varible holds the watchdog count for the store flush.
                            24873 ; 168  |////!
                            24874 ; 169  |///
                            24875 ; 170  |#include <types.h>
                            24876 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            24877 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            24878 ; 173  |#endif
                            24879 ; 174  |
                            24880 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            24881 ; 176  |// These are needed here for Mass Storage Class
                            24882 ; 177  |// Needs to be cleaned up
                            24883 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            24884 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            24885 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            24886 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            24887 ; 182  |
                            24888 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            24889 ; 184  |
                            24890 ; 185  |#endif
                            24891 ; 186  |
                            24892 ; 187  |
                            24893 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            24894 ; 189  |// SmartMedia/NAND defs
                            24895 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            24896 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            24897 ; 192  |
                            24898 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            24899 ; 194  |// Sysloadresources defs
                            24900 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            24901 ; 196  |
                            24902 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            24903 ; 198  |// MMC defs
                            24904 ; 199  |#define MMC_MAX_PARTITIONS 1
                            24905 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            24906 ; 201  |
                            24907 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            24908 ; 203  |// SPI defs
                            24909 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            24910 ; 205  |
                            24911 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            24912 ; 207  |// Global media defs
                            24913 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            24914 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            24915 ; 210  |
                            24916 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            24917 ; 212  |// DO NOT CHANGE THESE!!!
                            24918 ; 213  |#define SM_MAX_PARTITIONS 4
                            24919 ; 214  |#define MAX_HANDLES 2
                            24920 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            24921 ; 216  |
                            24922 ; 217  |
                            24923 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            24924 ; 219  |// Battery LRADC Values 
                            24925 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            24926 ; 221  |// brownout trip point in mV (moved by RS)
                            24927 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            24928 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            24929 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            24930 ; 225  |//     audio recording to media.
                            24931 ; 226  |#define BATT_SAFETY_MARGIN 10
                            24932 ; 227  |
                            24933 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            24934 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            24935 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            24936 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            24937 ; 232  |
                            24938 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            24939 ; 234  |
                            24940 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            24941 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            24942 ; 237  |#if (!defined(CLCD))
                            24943 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            24944 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            24945 ; 240  |#else 
                            24946 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            24947 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            24948 ; 243  |#endif
                            24949 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            24950 ; 245  |
                            24951 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            24952 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            24953 ; 248  |// See mp3 encoder overlay.
                            24954 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            24955 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            24956 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            24957 ; 252  |
                            24958 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            24959 ; 254  |// Voice recording filenames
                            24960 ; 255  |// number of digits in filename Vxxx.wav
                            24961 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            24962 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            24963 ; 258  |
                            24964 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            24965 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            24966 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            24967 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            24968 ; 263  |#if defined(DEVICE_3500)
                            24969 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            24970 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            24971 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            24972 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            24973 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            24974 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            24975 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            24976 ; 271  |
                            24977 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            24978 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            24979 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            24980 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            24981 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            24982 ; 277  |
                            24983 ; 278  |#else 
                            24984 ; 279  |// STMP3410
                            24985 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            24986 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            24987 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            24988 ; 283  |#endif
                            24989 ; 284  |
                            24990 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            24991 ; 286  |// Number of available soft timers
                            24992 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            24993 ; 288  |#if defined(SYNC_LYRICS)
                            24994 ; 289  |#define SOFT_TIMERS 10
                            24995 ; 290  |#else 
                            24996 ; 291  |#if defined(JPEG_DECODER)
                            24997 ; 292  |#define SOFT_TIMERS 10
                            24998 ; 293  |#else 
                            24999 ; 294  |#define SOFT_TIMERS 9
                            25000 ; 295  |#endif
                            25001 ; 296  |#endif
                            25002 ; 297  |
                            25003 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            25004 ; 299  |//  sizes
                            25005 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            25006 ; 301  |#if defined(MMC)
                            25007 ; 302  |#if defined(USE_PLAYLIST5)
                            25008 ; 303  |#define MENU_STACK_SIZE 1500
                            25009 ; 304  |#else 
                            25010 ; 305  |#define MENU_STACK_SIZE 1250
                            25011 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            25012 ; 307  |#else 
                            25013 ; 308  |#if defined(USE_PLAYLIST5)
                            25014 ; 309  |#define MENU_STACK_SIZE 1500
                            25015 ; 310  |#else 
                            25016 ; 311  |#define MENU_STACK_SIZE 1250
                            25017 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            25018 ; 313  |#endif //if @def('MMC')
                            25019 ; 314  |
                            25020 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            25021 ; 316  |// 
                            25022 ; 317  |#define STACK_L1_SIZE 750
                            25023 ; 318  |#define STACK_L2_SIZE 100
                            25024 ; 319  |#define STACK_L3_SIZE 160
                            25025 ; 320  |
                            25026 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            25027 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            25028 ; 323  |// is ok with switching code.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25029 ; 324  |#if defined(MTP_BUILD)
                            25030 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            25031 ; 326  |#endif
                            25032 ; 327  |
                            25033 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            25034 ; 329  |// maximum number of nested funclets 
                            25035 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            25036 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            25037 ; 332  |
                            25038 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            25039 ; 334  |//    LCD DEFINITIONS
                            25040 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            25041 ; 336  |
                            25042 ; 337  |#define SPACE_CHAR 0x000020          
                            25043 ; 338  |#define ZERO_CHAR 0x000030
                            25044 ; 339  |#define COLON_CHAR 0x00003A
                            25045 ; 340  |#define PERIOD_CHAR 0x00002E
                            25046 ; 341  |
                            25047 ; 342  |#if (defined(S6B33B0A_LCD))
                            25048 ; 343  |#define LCD_X_SIZE 128
                            25049 ; 344  |#define LCD_Y_SIZE 159
                            25050 ; 345  |#endif
                            25051 ; 346  |
                            25052 ; 347  |#if (defined(SED15XX_LCD))
                            25053 ; 348  |#define LCD_X_SIZE 128
                            25054 ; 349  |#define LCD_Y_SIZE 64
                            25055 ; 350  |#endif
                            25056 ; 351  |
                            25057 ; 352  |
                            25058 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            25059 ; 354  |//   Details on Customizing Contrast
                            25060 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            25061 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            25062 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            25063 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            25064 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            25065 ; 360  |//   unless the ezact sequence is remembered.
                            25066 ; 361  |//   To find out what range your player supports: 
                            25067 ; 362  |//   change these equs to full range or comment out (full range is default)
                            25068 ; 363  |//;;;;;;
                            25069 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            25070 ; 365  |// recommended calibration using player -- uncomment 
                            25071 ; 366  |//;;;;;;
                            25072 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            25073 ; 368  |////////////////////////////
                            25074 ; 369  |#if (defined(DEMO_HW))
                            25075 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            25076 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            25077 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            25078 ; 373  |#else 
                            25079 ; 374  |
                            25080 ; 375  |#if (defined(S6B33B0A_LCD))
                            25081 ; 376  |#define LCD_MAX_CONTRAST 210
                            25082 ; 377  |#define LCD_MIN_CONTRAST 160    
                            25083 ; 378  |#endif
                            25084 ; 379  |
                            25085 ; 380  |#if (defined(SED15XX_LCD))
                            25086 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            25087 ; 382  |// Engineering board regs support range [17-37].
                            25088 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            25089 ; 384  |//   One default contrast range [24-42] works for both.
                            25090 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            25091 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            25092 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            25093 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            25094 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            25095 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            25096 ; 391  |
                            25097 ; 392  |#if (defined(NEWSHINGYIH))
                            25098 ; 393  |#define LCD_MAX_CONTRAST 250
                            25099 ; 394  |#define LCD_MIN_CONTRAST 0
                            25100 ; 395  |#else 
                            25101 ; 396  |//-----
                            25102 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            25103 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            25104 ; 399  |#define LCD_MAX_CONTRAST 250
                            25105 ; 400  |#define LCD_MIN_CONTRAST 0
                            25106 ; 401  |
                            25107 ; 402  |//=====
                            25108 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            25109 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            25110 ; 405  |//LCD_MAX_CONTRAST equ 42
                            25111 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            25112 ; 407  |
                            25113 ; 408  |#endif
                            25114 ; 409  |#endif
                            25115 ; 410  |
                            25116 ; 411  |#endif
                            25117 ; 412  |
                            25118 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            25119 ; 414  |// The default value of the lcd contrast in % of range
                            25120 ; 415  |//   the default value is used when no settings.dat is available
                            25121 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            25122 ; 417  |
                            25123 ; 418  |#if (defined(S6B33B0A_LCD))
                            25124 ; 419  |// 60% of range is default value
                            25125 ; 420  |#define DEFAULT_CONTRAST 50 
                            25126 ; 421  |#endif
                            25127 ; 422  |
                            25128 ; 423  |#if (defined(SED15XX_LCD))
                            25129 ; 424  |// % of range is default value (was 60%)
                            25130 ; 425  |#define DEFAULT_CONTRAST 50 
                            25131 ; 426  |#endif
                            25132 ; 427  |
                            25133 ; 428  |
                            25134 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            25135 ; 430  |// make lower when doing calibration
                            25136 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            25137 ; 432  |
                            25138 ; 433  |
                            25139 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            25140 ; 435  |// For FFWD and RWND
                            25141 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            25142 ; 437  |#define SECONDS_TO_SKIP 1
                            25143 ; 438  |#define SECONDS_TO_SKIP1 3
                            25144 ; 439  |#define SECONDS_TO_SKIP2 6
                            25145 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            25146 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            25147 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25148 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            25149 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25150 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            25151 ; 446  |
                            25152 ; 447  |// For audible FFW/RWD
                            25153 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            25154 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            25155 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            25156 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            25157 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25158 ; 453  |#define LEVEL1_BOUNDARY 17 
                            25159 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25160 ; 455  |#define LEVEL2_BOUNDARY 33 
                            25161 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            25162 ; 457  |#define LEVEL3_BOUNDARY 50 
                            25163 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            25164 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            25165 ; 460  |// Short Song Time, songs too short to play.
                            25166 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            25167 ; 462  |
                            25168 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            25169 ; 464  |// MP3 Sync Values
                            25170 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            25171 ; 466  |// # bytes to look for sync before marking it bad
                            25172 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            25173 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            25174 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            25175 ; 470  |// once we have sync'd, the isr should be called this frequently
                            25176 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            25177 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            25178 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            25179 ; 474  |
                            25180 ; 475  |
                            25181 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            25182 ; 477  |//// Multi-Stage Volume Control Definitions
                            25183 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            25184 ; 479  |//// Use Multi-Stage Volume
                            25185 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            25186 ; 481  |
                            25187 ; 482  |//// Master Volume definitions
                            25188 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            25189 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            25190 ; 485  |
                            25191 ; 486  |//// DAC-Mode definitions
                            25192 ; 487  |//// Adjusts 0dB point
                            25193 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            25194 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            25195 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            25196 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            25197 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            25198 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            25199 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            25200 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            25201 ; 496  |
                            25202 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            25203 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            25204 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            25205 ; 500  |
                            25206 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            25207 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            25208 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            25209 ; 504  |
                            25210 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            25211 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            25212 ; 507  |
                            25213 ; 508  |
                            25214 ; 509  |//// Line In definitions (used for Line-In 1)
                            25215 ; 510  |//// 0dB point of the Line In
                            25216 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            25217 ; 512  |//// Minimum volume of Line In
                            25218 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            25219 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            25220 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            25221 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            25222 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            25223 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            25224 ; 519  |
                            25225 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            25226 ; 521  |//// 0dB point of the Line In
                            25227 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            25228 ; 523  |//// Minimum volume of Line In
                            25229 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            25230 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            25231 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            25232 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            25233 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            25234 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            25235 ; 530  |
                            25236 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            25237 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            25238 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            25239 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            25240 ; 535  |
                            25241 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            25242 ; 537  |////
                            25243 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            25244 ; 539  |////
                            25245 ; 540  |///
                            25246 ; 541  |#include <types.h>
                            25247 ; 542  |extern volatile WORD g_wActivityState;
                            25248 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            25249 ; 544  |
                            25250 ; 545  |void _reentrant Init5VSense(void);
                            25251 ; 546  |void _reentrant ServiceDCDC(void);
                            25252 ; 547  |
                            25253 ; 548  |////////////////////////////////////////////////////////////////////////////
                            25254 ; 549  |//// JPEG Thumbnail Mode Setting
                            25255 ; 550  |//// number of column in thumbnail mode
                            25256 ; 551  |#define THUMBNAIL_X 2           
                            25257 ; 552  |//// number of row in  thumbnail mode
                            25258 ; 553  |#define THUMBNAIL_Y 2           
                            25259 ; 554  |//// thumbnail boundary offset x
                            25260 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            25261 ; 556  |//// thumbnail boundary offset y
                            25262 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            25263 ; 558  |
                            25264 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            25265 ; 560  |
                            25266 
                            25268 
                            25269 ; 5    |
                            25270 ; 6    |#include "filesystem.h"
                            25271 
                            25273 
                            25274 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25275 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            25276 ; 3    |//
                            25277 ; 4    |//  File        : FileSystem.h
                            25278 ; 5    |//  Description : Header File for File System
                            25279 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25280 ; 7    |
                            25281 ; 8    |#ifndef _FILESYSTEM_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25282 ; 9    |#define _FILESYSTEM_H
                            25283 ; 10   |
                            25284 ; 11   |#include "types.h"
                            25285 ; 12   |
                            25286 ; 13   |
                            25287 ; 14   |// File attributes
                            25288 ; 15   |#ifndef _FS_ATTRIBUTES
                            25289 ; 16   |#define _FS_ATTRIBUTES
                            25290 ; 17   |#define READ        1
                            25291 ; 18   |#define WRITE       2
                            25292 ; 19   |#define WRITE_PLUS  3
                            25293 ; 20   |#define APPEND      4
                            25294 ; 21   |#define TRUNCATE    8
                            25295 ; 22   |#define CREATE      16
                            25296 ; 23   |#endif
                            25297 ; 24   |
                            25298 ; 25   |//#ifndef FAT12
                            25299 ; 26   |//#define FAT12   1
                            25300 ; 27   |//#endif
                            25301 ; 28   |//
                            25302 ; 29   |#ifndef FAT16
                            25303 ; 30   |#define FAT16   2
                            25304 ; 31   |#endif
                            25305 ; 32   |
                            25306 ; 33   |#define MEM_SPACE_P 0x100000
                            25307 ; 34   |#define MEM_SPACE_Y 0x400000
                            25308 ; 35   |#define MEM_SPACE_X 0x800000
                            25309 ; 36   |
                            25310 ; 37   |#define FILE_SYS_MODE_READ  0
                            25311 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            25312 ; 39   | 
                            25313 ; 40   |#define ATTR_READ_ONLY      0x01
                            25314 ; 41   |#define ATTR_HIDDEN         0x02
                            25315 ; 42   |#define ATTR_SYSTEM         0x04
                            25316 ; 43   |#define ATTR_VOLUME_ID      0x08
                            25317 ; 44   |#define ATTR_DIRECTORY      0x10
                            25318 ; 45   |#define ATTR_ARCHIVE        0x20
                            25319 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            25320 ; 47   |
                            25321 ; 48   |#define SEEK_SET           -1
                            25322 ; 49   |#define SEEK_CUR            0
                            25323 ; 50   |#define SEEK_END            1
                            25324 ; 51   |
                            25325 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            25326 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            25327 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            25328 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            25329 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            25330 ; 57   |
                            25331 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            25332 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            25333 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            25334 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            25335 ; 62   |
                            25336 ; 63   |#define READ_TYPE_NORMAL            0
                            25337 ; 64   |#define READ_TYPE_FAT               1
                            25338 ; 65   |#define READ_TYPE_RAW               2
                            25339 ; 66   |
                            25340 ; 67   |
                            25341 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            25342 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            25343 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            25344 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            25345 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            25346 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            25347 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            25348 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            25349 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            25350 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            25351 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            25352 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            25353 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            25354 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            25355 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            25356 ; 83   |    #endif
                            25357 ; 84   |#else
                            25358 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            25359 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            25360 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            25361 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            25362 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            25363 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            25364 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            25365 ; 92   |    #endif
                            25366 ; 93   |#endif
                            25367 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            25368 ; 95   |
                            25369 ; 96   |
                            25370 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            25371 ; 98   |#define MAX_FILENAME_LENGTH 256
                            25372 ; 99   |#endif
                            25373 ; 100  |
                            25374 ; 101  |typedef struct {
                            25375 ; 102  |    WORD wNumberOfZones;
                            25376 ; 103  |    WORD wSizeInMegaBytes;
                            25377 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            25378 ; 105  |
                            25379 ; 106  |typedef struct {
                            25380 ; 107  |    WORD wBootIdentification;
                            25381 ; 108  |    WORD wStartHeadNumber;
                            25382 ; 109  |    WORD wStartSectorNumber;
                            25383 ; 110  |    WORD wStartCylinderNumber;
                            25384 ; 111  |    WORD wSystemIdentification;
                            25385 ; 112  |    WORD wEndHeadNumber;
                            25386 ; 113  |    WORD wEndSectorNumber;
                            25387 ; 114  |    WORD wEndCylinderNumber;
                            25388 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            25389 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            25390 ; 117  |    WORD wPartitionSizeHigh;
                            25391 ; 118  |    WORD wPartitionSizeLow;
                            25392 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            25393 ; 120  |
                            25394 ; 121  |typedef struct {
                            25395 ; 122  |    WORD wWord0;
                            25396 ; 123  |    WORD wWord1;
                            25397 ; 124  |    WORD wWord2;
                            25398 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            25399 ; 126  |
                            25400 ; 127  |typedef struct {
                            25401 ; 128  |    WORD wWord0;
                            25402 ; 129  |    WORD wWord1;
                            25403 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            25404 ; 131  |
                            25405 ; 132  |typedef struct {
                            25406 ; 133  |    WORD wWord0;
                            25407 ; 134  |    WORD wWord1;
                            25408 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            25409 ; 136  |
                            25410 ; 137  |typedef struct {
                            25411 ; 138  |    WORD wWord0;
                            25412 ; 139  |    WORD wWord1;
                            25413 ; 140  |    WORD wWord2;
                            25414 ; 141  |    WORD wWord3;
                            25415 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            25416 ; 143  |
                            25417 ; 144  |typedef struct {
                            25418 ; 145  |    WORD wWord0;
                            25419 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            25420 ; 147  |
                            25421 ; 148  |typedef struct {
                            25422 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            25423 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            25424 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            25425 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            25426 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            25427 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            25428 ; 155  |   
                            25429 ; 156  |typedef struct {
                            25430 ; 157  |    WORD wPageSizeInBytes;
                            25431 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            25432 ; 159  |    WORD wNumberOfPagesPerBlock;
                            25433 ; 160  |    WORD wNumberOfBlocksPerZone;
                            25434 ; 161  |    WORD wNumberOfZonesInMedia;
                            25435 ; 162  |    WORD wMediaSizeInMBytes;
                            25436 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            25437 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            25438 ; 165  |    WORD wMediaFlagStatus;
                            25439 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            25440 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            25441 ; 168  |    WORD wNumberOfSystemBlocks;
                            25442 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            25443 ; 170  |
                            25444 ; 171  |typedef struct {
                            25445 ; 172  |    WORD wDevice;        
                            25446 ; 173  |    WORD wDirtyBlockFlag;
                            25447 ; 174  |    WORD wCleanTailFlag; 
                            25448 ; 175  |    WORD wLogDOSPage;    
                            25449 ; 176  |    WORD wSrcLogBlock;   
                            25450 ; 177  |    WORD wSrcPhyBlock;   
                            25451 ; 178  |    WORD wDestPhyBlock;  
                            25452 ; 179  |    WORD wStartSrcPage;  
                            25453 ; 180  |    WORD wStartDestPage; 
                            25454 ; 181  |    WORD wPagesToCopy;   
                            25455 ; 182  |    WORD wReplaceBuff;   
                            25456 ; 183  |    WORD wReplaceRdnt;
                            25457 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            25458 ; 185  |        WORD wFirstCount;
                            25459 ; 186  |        WORD wNextCount;
                            25460 ; 187  |        WORD wLastCount;
                            25461 ; 188  |    #endif
                            25462 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            25463 ; 190  |
                            25464 ; 191  |typedef struct {
                            25465 ; 192  |    WORD wWord0;
                            25466 ; 193  |    WORD wWord1;
                            25467 ; 194  |    WORD wWord2;
                            25468 ; 195  |    WORD wWord3;
                            25469 ; 196  |} DIRECTORY_NAME;
                            25470 ; 197  |
                            25471 ; 198  |typedef struct {
                            25472 ; 199  |    WORD wWord0;
                            25473 ; 200  |    WORD wWord1;
                            25474 ; 201  |} DIRECTORY_EXTENSION;
                            25475 ; 202  |
                            25476 ; 203  |typedef struct {
                            25477 ; 204  |    WORD wWord0;
                            25478 ; 205  |    WORD wWord1;
                            25479 ; 206  |} DIRECTORY_SIZE;
                            25480 ; 207  |
                            25481 ; 208  |typedef struct {
                            25482 ; 209  |    DIRECTORY_NAME Name;
                            25483 ; 210  |    DIRECTORY_EXTENSION Extension;
                            25484 ; 211  |    WORD wAttribute;
                            25485 ; 212  |    WORD wReserved[4];
                            25486 ; 213  |    WORD wCreationTime;
                            25487 ; 214  |    WORD wCreationData;
                            25488 ; 215  |    WORD wFirstCluster;
                            25489 ; 216  |    DIRECTORY_SIZE Size;
                            25490 ; 217  |    WORD wCurrentCluster;
                            25491 ; 218  |    WORD wPointer;
                            25492 ; 219  |    WORD wRecord;
                            25493 ; 220  |    WORD wRd;
                            25494 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            25495 ; 222  |
                            25496 ; 223  |// TODO:  clean this up.  There are two versions.
                            25497 ; 224  |struct FCB
                            25498 ; 225  |{
                            25499 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            25500 ; 227  |    int     m_wReserved;                //3
                            25501 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            25502 ; 229  |    int     m_wAttributes;              //6
                            25503 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            25504 ; 231  |    int     m_wTimeofCreation;          //b
                            25505 ; 232  |    int     m_wDateofCreation;          //c
                            25506 ; 233  |    int     m_wFirstCluster;            //d
                            25507 ; 234  |    int     m_wFileSizeHigh;            //e
                            25508 ; 235  |    int     m_wFileSizeLow;             //f
                            25509 ; 236  |};
                            25510 ; 237  |
                            25511 ; 238  |
                            25512 ; 239  |typedef struct {
                            25513 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            25514 ; 241  |    WORD wFirstClusterParentDirectory;
                            25515 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            25516 ; 243  |    WORD wCurrentRelativeSector;
                            25517 ; 244  |    WORD wNumberOfSectors;
                            25518 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            25519 ; 246  |    WORD wBufferedRecord;
                            25520 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            25521 ; 248  |    WORD * pwPointerToBuffer;
                            25522 ; 249  |    WORD * pwPointerToPath;
                            25523 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            25524 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            25525 ; 252  |
                            25526 ; 253  |typedef struct {
                            25527 ; 254  |    WORD wWord0;
                            25528 ; 255  |    WORD wWord1;
                            25529 ; 256  |    WORD wWord2;
                            25530 ; 257  |    WORD wWord3;
                            25531 ; 258  |} FILE_NAME;
                            25532 ; 259  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25533 ; 260  |typedef struct {
                            25534 ; 261  |    WORD wWord0;
                            25535 ; 262  |    WORD wWord1;
                            25536 ; 263  |} FILE_EXTENSION;
                            25537 ; 264  |
                            25538 ; 265  |typedef struct {
                            25539 ; 266  |    WORD wWord0;
                            25540 ; 267  |    WORD wWord1;
                            25541 ; 268  |} FILE_SIZE;
                            25542 ; 269  |
                            25543 ; 270  |typedef union {
                            25544 ; 271  |    struct {
                            25545 ; 272  |        int Read        :1;
                            25546 ; 273  |        int Write       :1;
                            25547 ; 274  |        int Append      :1;
                            25548 ; 275  |        int Truncate    :1;
                            25549 ; 276  |        int Create      :1;
                            25550 ; 277  |        int Rsrv        :3;
                            25551 ; 278  |        int Mode        :8;
                            25552 ; 279  |        int Device      :8;
                            25553 ; 280  |    } B;
                            25554 ; 281  |    int I;
                            25555 ; 282  |} FILE_FLAGS;
                            25556 ; 283  |
                            25557 ; 284  |typedef struct {
                            25558 ; 285  |    WORD wWord0;
                            25559 ; 286  |    WORD wWord1;
                            25560 ; 287  |} FILE_BYTE_CURRENT;
                            25561 ; 288  |
                            25562 ; 289  |typedef struct {
                            25563 ; 290  |    FILE_NAME Name;
                            25564 ; 291  |    FILE_EXTENSION Extension;
                            25565 ; 292  |    WORD wAttributes;
                            25566 ; 293  |    WORD wReserved[4];
                            25567 ; 294  |    WORD wCreationTime;
                            25568 ; 295  |    WORD wCreationData;
                            25569 ; 296  |    WORD wFirstCluster;
                            25570 ; 297  |    FILE_SIZE Size;
                            25571 ; 298  |    WORD wCurrentCluster;
                            25572 ; 299  |    WORD wPointer;
                            25573 ; 300  |    WORD wRecord;
                            25574 ; 301  |    WORD wRd;
                            25575 ; 302  |    FILE_FLAGS Flags;
                            25576 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            25577 ; 304  |    WORD wFcbFlagEndOfCx;
                            25578 ; 305  |} FILE_CONTROL_BLOCK;    
                            25579 ; 306  |
                            25580 ; 307  |typedef struct {
                            25581 ; 308  |    WORD wWord0;
                            25582 ; 309  |    WORD wWord1;
                            25583 ; 310  |    WORD wWord2;
                            25584 ; 311  |    WORD wWord3;
                            25585 ; 312  |} VOLUME_LABEL;
                            25586 ; 313  |
                            25587 ; 314  |typedef struct {
                            25588 ; 315  |    WORD wFATPhysicalBlock1;
                            25589 ; 316  |    WORD wFATPhysicalBlock2;
                            25590 ; 317  |    WORD wFATPhysicalBlock3;
                            25591 ; 318  |    WORD wFATPhysicalBlock4;
                            25592 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            25593 ; 320  |
                            25594 ; 321  |typedef struct {
                            25595 ; 322  |    WORD wFATSectorInCache;
                            25596 ; 323  |    WORD wLastClusterFree;
                            25597 ; 324  |    WORD wNumberOfUsedClusters;
                            25598 ; 325  |    WORD wNumberOfFreeClusters;
                            25599 ; 326  |    WORD wNumberOfBadClusters;
                            25600 ; 327  |    WORD wNumberOfReservedClusters;
                            25601 ; 328  |    WORD wControl;
                            25602 ; 329  |    WORD * pwSectorCache;
                            25603 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            25604 ; 331  |} FAT_TABLE;
                            25605 ; 332  |
                            25606 ; 333  |typedef struct {
                            25607 ; 334  |    WORD wStateMediaTable;
                            25608 ; 335  |    WORD wTypeFs;
                            25609 ; 336  |    WORD wBytesPerSector;
                            25610 ; 337  |    WORD wSectorsPerCluster;
                            25611 ; 338  |    WORD wNumberOfReservedSectors;
                            25612 ; 339  |    WORD wMaximumNumberOfFATs;
                            25613 ; 340  |    WORD wMaxRootDirectoryEntries;
                            25614 ; 341  |    WORD wTotalSectors;
                            25615 ; 342  |    WORD wNumberOfFATSectors;
                            25616 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            25617 ; 344  |    WORD wNumberOfHeads;
                            25618 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            25619 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            25620 ; 347  |    WORD wTotalSectors32MSB;
                            25621 ; 348  |    WORD wTotalSectors32LSB;
                            25622 ; 349  |    WORD wDriverNumber;
                            25623 ; 350  |    WORD wExtendedBootSignature;
                            25624 ; 351  |    WORD wVolumeIDMSB;
                            25625 ; 352  |    WORD wVolumeIDLSB;
                            25626 ; 353  |    VOLUME_LABEL VolumeLabel;
                            25627 ; 354  |    WORD * pwWriteBuffer;
                            25628 ; 355  |    WORD wPrimaryFATRelativeSector;
                            25629 ; 356  |    WORD wSecondaryFATRelativeSector;
                            25630 ; 357  |    WORD wRootDirectoryRelativeSector;
                            25631 ; 358  |    WORD wFirstSectorNumberDataZone;
                            25632 ; 359  |    WORD wMaxNumberOfFATEntries;
                            25633 ; 360  |    WORD wRootDirectorySizeInSectors;
                            25634 ; 361  |    WORD wDataAreaSizeInSectors;
                            25635 ; 362  |} MEDIA_TABLE;
                            25636 ; 363  |
                            25637 ; 364  |typedef struct {
                            25638 ; 365  |    MEDIA_TABLE * pMediaTable;
                            25639 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            25640 ; 367  |    FAT_TABLE * pFATTable;
                            25641 ; 368  |} DEVICE_CONTROL_TABLE;
                            25642 ; 369  |    
                            25643 ; 370  |typedef struct {
                            25644 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            25645 ; 372  |                                        //  to 2-bytes for compatibility with
                            25646 ; 373  |                                        //  older host drivers.
                            25647 ; 374  |    DWORD dwTotalNumberOfSectors;
                            25648 ; 375  |    DWORD dwTotalNumberOfBytes;
                            25649 ; 376  |    WORD wSectorSizeInBytes;
                            25650 ; 377  |} MEDIA_SIZE;
                            25651 ; 378  |
                            25652 ; 379  |typedef struct {
                            25653 ; 380  |    BOOL    bInstalled;
                            25654 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            25655 ; 382  |    DWORD   dwSize;
                            25656 ; 383  |} DATA_DRIVE_PBS_LOC;
                            25657 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            25658 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            25659 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            25660 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            25661 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            25662 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            25663 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            25664 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            25665 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo, WORD *buffer);
                            25666 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iModulo, WORD *buffer);
                            25667 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            25668 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            25669 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            25670 ; 397  |extern  INT FSFreeClusters(INT Device);
                            25671 ; 398  |extern  INT BytesPerCluster(INT Device);
                            25672 ; 399  |
                            25673 ; 400  |
                            25674 ; 401  |
                            25675 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            25676 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            25677 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bDevice);
                            25678 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE bDevice);
                            25679 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            25680 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            25681 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            25682 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            25683 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            25684 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            25685 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            25686 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            25687 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            25688 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            25689 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            25690 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            25691 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            25692 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            25693 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            25694 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            25695 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            25696 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            25697 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            25698 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            25699 ; 426  |
                            25700 ; 427  |#endif
                            25701 
                            25703 
                            25704 ; 7    |#include "metadata.h"
                            25705 
                            25707 
                            25708 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25709 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            25710 ; 3    |//
                            25711 ; 4    |// Filename: metadata.h
                            25712 ; 5    |// Description:
                            25713 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25714 ; 7    |
                            25715 ; 8    |#ifndef _METADATA_H
                            25716 ; 9    |#define _METADATA_H
                            25717 ; 10   |
                            25718 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            25719 ; 12   |// MetaData definitions
                            25720 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            25721 ; 14   |
                            25722 ; 15   |//#define MMC_CMD59       0x40|59
                            25723 ; 16   |
                            25724 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            25725 ; 18   |// Meta Data structure definitions
                            25726 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            25727 ; 20   |
                            25728 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            25729 ; 22   |// MetaData definitions
                            25730 ; 23   |
                            25731 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            25732 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            25733 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            25734 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            25735 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            25736 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            25737 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            25738 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            25739 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            25740 ; 33   |
                            25741 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            25742 ; 35   |
                            25743 ; 36   |// VBR
                            25744 ; 37   |#define VBR_NOT_DETERMINED 0
                            25745 ; 38   |#define VBR_TRUE 1
                            25746 ; 39   |
                            25747 ; 40   |#ifndef TITLE_SIZE
                            25748 ; 41   |//#define TITLE_SIZE 30
                            25749 ; 42   |#ifndef USE_PLAYLIST3
                            25750 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            25751 ; 44   |#else
                            25752 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            25753 ; 46   |#endif
                            25754 ; 47   |#endif
                            25755 ; 48   |
                            25756 ; 49   |#ifndef ARTIST_SIZE
                            25757 ; 50   |#ifndef USE_PLAYLIST3
                            25758 ; 51   |//#define ARTIST_SIZE 30
                            25759 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003110)
                            25760 ; 53   |#else
                            25761 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003110)
                            25762 ; 55   |#endif
                            25763 ; 56   |#endif
                            25764 ; 57   |
                            25765 ; 58   |#ifndef ALBUM_SIZE
                            25766 ; 59   |#ifndef USE_PLAYLIST3
                            25767 ; 60   |//#define ALBUM_SIZE 30
                            25768 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            25769 ; 62   |#else
                            25770 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            25771 ; 64   |#endif
                            25772 ; 65   |#endif
                            25773 ; 66   |
                            25774 ; 67   |#ifdef USE_PLAYLIST3
                            25775 ; 68   |#ifndef GENRE_SIZE
                            25776 ; 69   |#define GENRE_SIZE 20
                            25777 ; 70   |#endif
                            25778 ; 71   |
                            25779 ; 72   |#ifndef YEAR_SIZE
                            25780 ; 73   |#define YEAR_SIZE 8
                            25781 ; 74   |#endif
                            25782 ; 75   |
                            25783 ; 76   |#ifndef TRACKNUM_SIZE
                            25784 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            25785 ; 78   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25786 ; 79   |
                            25787 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            25788 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            25789 ; 82   |#endif
                            25790 ; 83   |
                            25791 ; 84   |#define XING_TOC_SIZE   100
                            25792 ; 85   |#if MTP_BUILD
                            25793 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            25794 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            25795 ; 88   |#define VBR_TOC_SIZE    2
                            25796 ; 89   |#else
                            25797 ; 90   |#define VBR_TOC_SIZE    200
                            25798 ; 91   |#endif
                            25799 ; 92   |
                            25800 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            25801 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            25802 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            25803 ; 96   |#ifdef USE_PLAYLIST3
                            25804 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            25805 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            25806 ; 99   |extern WORD g_wSongTrackNum;
                            25807 ; 100  |#endif
                            25808 ; 101  |
                            25809 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            25810 ; 103  |
                            25811 ; 104  |typedef struct {
                            25812 ; 105  |    WORD        iTitleBufferLength;
                            25813 ; 106  |        UCS3       *wTitle;        // Title of Song
                            25814 ; 107  |    WORD        iArtistBufferLength;
                            25815 ; 108  |    UCS3       *wArtist;
                            25816 ; 109  |    WORD        iAlbumBufferLength;
                            25817 ; 110  |    UCS3       *wAlbum;
                            25818 ; 111  |#ifdef USE_PLAYLIST3
                            25819 ; 112  |    WORD        iGenreBufferLength;
                            25820 ; 113  |    UCS3       *wGenre;
                            25821 ; 114  |    WORD        iYearBufferLength;
                            25822 ; 115  |    UCS3       *wYear;
                            25823 ; 116  |    WORD        wTrackNum;
                            25824 ; 117  |#endif
                            25825 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            25826 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            25827 ; 120  |        WORD       wNumChannels;
                            25828 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitrate found)
                            25829 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            25830 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the decoder)
                            25831 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            25832 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            25833 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            25834 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see question below**)
                            25835 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = IMA ADPCM, etc (use defines below)
                            25836 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed for this file
                            25837 ; 130  |} FILE_META_DATA;
                            25838 ; 131  |
                            25839 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            25840 ; 133  |#define UNKNOWN_TYPE   0
                            25841 ; 134  |#define MP3_TYPE       1
                            25842 ; 135  |#define WMA_TYPE       2
                            25843 ; 136  |#define AAC_TYPE       4
                            25844 ; 137  |#define IMA_ADPCM_TYPE 8
                            25845 ; 138  |#define MS_ADPCM_TYPE  16
                            25846 ; 139  |#define PCM_WAV_TYPE   32
                            25847 ; 140  |#define ASF_TYPE       64
                            25848 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            25849 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            25850 ; 143  |
                            25851 ; 144  |#define SMV_ADPCM_TYPE 512
                            25852 ; 145  |
                            25853 ; 146  |
                            25854 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            25855 ; 148  |// Sample rates
                            25856 ; 149  |#ifdef WOW
                            25857 ; 150  |#define SR_48KHZ        48000
                            25858 ; 151  |#define SR_44KHZ        44100
                            25859 ; 152  |#define SR_32KHZ        32000
                            25860 ; 153  |#define SR_24KHZ        24000
                            25861 ; 154  |#define SR_22KHZ        22050
                            25862 ; 155  |#define SR_16KHZ        16000
                            25863 ; 156  |#define SR_12KHZ        12000
                            25864 ; 157  |#define SR_11KHZ        11025
                            25865 ; 158  |#define SR_8KHZ          8000
                            25866 ; 159  |#endif
                            25867 ; 160  |
                            25868 ; 161  |
                            25869 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            25870 ; 163  |// MetaData prototypes
                            25871 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            25872 ; 165  |
                            25873 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            25874 
                            25902 
                            25903 ; 167  |#ifdef USE_PLAYLIST3
                            25904 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAddress);
                            25905 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            25906 ; 170  |#endif
                            25907 ; 171  |
                            25908 ; 172  |#endif // #ifndef _METADATA_H
                            25909 
                            25911 
                            25912 ; 8    |
                            25913 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            25914 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            25915 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            25916 ; 12   |
                            25917 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecordNum field in the following data structures.
                            25918 ; 14   |                                                                                        //An entry can have multiple records in the FAT for LFNs.
                            25919 ; 15   |                                                                                        //Records more than this number will not be included in the playlist content
                            25920 ; 16   |
                            25921 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            25922 ; 18   |
                            25923 ; 19   |#define  _MAX_DIR_DEPTH 8
                            25924 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            25925 ; 21   |
                            25926 ; 22   |struct Bookmark{
                            25927 ; 23   |        INT       m_iTracknum;
                            25928 ; 24   |        DWORD m_dwTrackPosBytes;
                            25929 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            25930 ; 26   |
                            25931 ; 27   |
                            25932 ; 28   |typedef struct{
                            25933 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            25934 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            25935 ; 31   |    unsigned int    m_iDevice:1;
                            25936 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            25937 ; 33   |////////////////////////////////////////////////////////////////////////////////////////////
                            25938 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            25939 ; 35   |///////////////////////////////////////////////////////////////////////////////////////////
                            25940 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file contents for this directory begin.
                            25941 ; 37   |////////////////////////////////////////////////////////////////////////////////////////////
                            25942 ; 38   |        unsigned int    m_iDirSector1:21;
                            25943 ; 39   |////////////////////////////////////////////////////////////////////////////////////////////
                            25944 ; 40   |        unsigned int    m_iDirOffset:12;
                            25945 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (LFN use).
                            25946 ; 42   |
                            25947 ; 43   |        unsigned int    m_iDirSector2:11;
                            25948 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memory !!!
                            25949 ; 45   |////////////////////////////////////////////////////////////////////////////////////////////    
                            25950 ; 46   |#ifdef DEBUG_SFN
                            25951 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            25952 ; 48   |#endif
                            25953 ; 49   |}DirEntry;
                            25954 ; 50   |
                            25955 ; 51   |typedef struct{
                            25956 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            25957 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            25958 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was played atleast once. Currently not used.
                            25959 ; 55   |        unsigned int    m_iDirSector1:21;
                            25960 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            25961 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the current playset.
                            25962 ; 58   |        unsigned int    m_iDirOffset:12;
                            25963 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            25964 ; 60   |        unsigned int    m_iDevice:1;
                            25965 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN use).
                            25966 ; 62   |        unsigned int    m_iDirSector2:11;
                            25967 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            25968 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            25969 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            25970 ; 66   |#ifdef DEBUG_SFN
                            25971 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            25972 ; 68   |#endif
                            25973 ; 69   |}FileEntry;
                            25974 
                            26019 
                            26020 ; 70   |
                            26021 ; 71   |typedef struct{
                            26022 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            26023 ; 73   |        unsigned int    iReason;
                            26024 ; 74   |        unsigned int iDevice;
                            26025 ; 75   |        unsigned int iPlayset;
                            26026 ; 76   |        unsigned int iDepth;
                            26027 ; 77   |        unsigned int iTrackOrder;
                            26028 ; 78   |        unsigned int iTrackNum;
                            26029 ; 79   |        FileEntry* pFileEntry;
                            26030 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory links within the recursion
                            26031 ; 81   |        unsigned int    iTotalLinks;
                            26032 ; 82   |}TraverseTreeParams;
                            26033 ; 83   |
                            26034 ; 84   |typedef struct{
                            26035 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            26036 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            26037 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            26038 ; 88   |        unsigned int iTrackNum;
                            26039 ; 89   |        unsigned int iTrackOrder;
                            26040 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            26041 ; 91   |        unsigned int iTotalLinks;
                            26042 ; 92   |}EntryAccessInfo;
                            26043 ; 93   |
                            26044 ; 94   |typedef struct{
                            26045 ; 95   |        void* pEntry;
                            26046 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            26047 ; 97   |}SFNStorage;
                            26048 ; 98   |
                            26049 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            26050 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not contain files.
                            26051 ; 101  |extern FileEntry g_FileEntryPool[];
                            26052 
                            26067 
                            26068 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            26069 ; 103  |extern int g_iPlaylistRepeat;
                            26070 ; 104  |extern int g_bPlaylistShuffle;
                            26071 
                            26079 
                            26080 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            26081 ; 106  |extern int g_iTotalTracks;
                            26082 ; 107  |
                            26083 ; 108  |extern int g_iPlaySet;
                            26084 ; 109  |
                            26085 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            26086 ; 111  |extern int g_iTotalDir;
                            26087 ; 112  |extern int g_iTotalFiles;
                            26088 ; 113  |
                            26089 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            26090 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            26091 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            26092 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            26093 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            26094 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            26095 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            26096 ; 121  |
                            26097 ; 122  |#endif
                            26098 
                            26100 
                            26101 ; 5    |#include "musiclib_ghdr.h"
                            26102 
                            26104 
                            26105 ; 1    |#ifndef MUSICLIB_GHDR_H
                            26106 ; 2    |#define MUSICLIB_GHDR_H
                            26107 ; 3    |
                            26108 ; 4    |#ifdef __cplusplus
                            26109 ; 5    |extern "C" {
                            26110 ; 6    |#endif
                            26111 ; 7    |
                            26112 ; 8    |/*==================================================================================================
                            26113 ; 9    |
                            26114 ; 10   |                                        General Description
                            26115 ; 11   |
                            26116 ; 12   |====================================================================================================
                            26117 ; 13   |
                            26118 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            26119 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            26120 ; 16   |
                            26121 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            26122 ; 18   |
                            26123 ; 19   |PRODUCT NAMES: All
                            26124 ; 20   |
                            26125 ; 21   |GENERAL DESCRIPTION:
                            26126 ; 22   |
                            26127 ; 23   |    General description of this grouping of functions.
                            26128 ; 24   |
                            26129 ; 25   |Portability: All
                            26130 ; 26   |
                            26131 ; 27   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26132 ; 28   |Revision History:
                            26133 ; 29   |
                            26134 ; 30   |                         Modification        Tracking
                            26135 ; 31   |Author                       Date             Number           Description of Changes
                            26136 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            26137 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            26138 ; 34   |
                            26139 ; 35   |
                            26140 ; 36   |====================================================================================================
                            26141 ; 37   |                                            DESCRIPTION
                            26142 ; 38   |====================================================================================================
                            26143 ; 39   |
                            26144 ; 40   |GLOBAL FUNCTIONS:
                            26145 ; 41   |    MF_global_func_name()
                            26146 ; 42   |
                            26147 ; 43   |TRACEABILITY MATRIX:
                            26148 ; 44   |    None
                            26149 ; 45   |
                            26150 ; 46   |==================================================================================================*/
                            26151 ; 47   |
                            26152 ; 48   |/*==================================================================================================
                            26153 ; 49   |                                                                Conditional Compilation Directives
                            26154 ; 50   |==================================================================================================*/
                            26155 ; 51   |#ifdef WIN32
                            26156 ; 52   |#define _PC_SIMULATION_
                            26157 ; 53   |#else
                            26158 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            26159 ; 55   |#endif  // WIN32
                            26160 ; 56   |
                            26161 ; 57   |#if 1
                            26162 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            26163 ; 59   |#endif
                            26164 ; 60   |
                            26165 ; 61   |#if 1
                            26166 ; 62   |#define _AUDIBLE_       /* install audible list */
                            26167 ; 63   |#endif
                            26168 ; 64   |
                            26169 ; 65   |#if 1
                            26170 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            26171 ; 67   |#endif
                            26172 ; 68   |
                            26173 ; 69   |#ifdef PL3_FB
                            26174 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            26175 ; 71   |#endif
                            26176 ; 72   |
                            26177 ; 73   |#if 1
                            26178 ; 74   |#define _SUPPORT_2000_SONGS_
                            26179 ; 75   |#endif
                            26180 ; 76   |
                            26181 ; 77   |/*==================================================================================================
                            26182 ; 78   |                                           INCLUDE FILES
                            26183 ; 79   |==================================================================================================*/
                            26184 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            26185 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            26186 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            26187 ; 83   |#define OEM_SEEK_END    SEEK_END
                            26188 ; 84   |#else
                            26189 ; 85   |#define _X
                            26190 ; 86   |#define _Y
                            26191 ; 87   |#define _packed
                            26192 ; 88   |
                            26193 ; 89   |#define _asmfunc
                            26194 ; 90   |#define _reentrant
                            26195 ; 91   |
                            26196 ; 92   |#define OEM_SEEK_CUR    1
                            26197 ; 93   |#define OEM_SEEK_SET    0
                            26198 ; 94   |#define OEM_SEEK_END    2
                            26199 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            26200 ; 96   |
                            26201 ; 97   |#include "types.h"
                            26202 ; 98   |#include "exec.h"
                            26203 ; 99   |#include "messages.h"
                            26204 ; 100  |#include "project.h"
                            26205 ; 101  |
                            26206 ; 102  |/*==================================================================================================
                            26207 ; 103  |                                             CONSTANTS
                            26208 ; 104  |==================================================================================================*/
                            26209 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            26210 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            26211 ; 107  |Artistname                              1:0
                            26212 ; 108  |Albumname                               3:2
                            26213 ; 109  |Genrename                               5:4
                            26214 ; 110  |Songname                                7:6
                            26215 ; 111  |----------------------------------------------------------
                            26216 ; 112  |    Value (2 bits)                      Meanings
                            26217 ; 113  |    0                                   RAW and All ASCII
                            26218 ; 114  |    1                                   Uni-code
                            26219 ; 115  |    2                                   Mixed, non-unicode
                            26220 ; 116  |
                            26221 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            26222 ; 118  |*/
                            26223 ; 119  |#define BITMASK_ARTIST  (0x03)
                            26224 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            26225 ; 121  |#define BITMASK_GENRE   (0x30)
                            26226 ; 122  |#define BITMASK_SONG    (0xC0)
                            26227 ; 123  |
                            26228 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            26229 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            26230 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            26231 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            26232 ; 128  |
                            26233 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            26234 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            26235 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            26236 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            26237 ; 133  |
                            26238 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            26239 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            26240 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            26241 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            26242 ; 138  |
                            26243 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            26244 ; 140  |
                            26245 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            26246 ; 142  |
                            26247 ; 143  |#define INDEX_EOF       0xFFF
                            26248 ; 144  |#ifdef _FOLDER_BROWSE_
                            26249 ; 145  |#define INDEX_ROOT  0xffe
                            26250 ; 146  |#define UNKNOWN_RECORD  0xfff
                            26251 ; 147  |#endif  // _FOLDER_BROWSE_
                            26252 ; 148  |
                            26253 ; 149  |/* Constant for item_type */
                            26254 ; 150  |#define         ITEM_ARTIST                     0
                            26255 ; 151  |#define         ITEM_ALBUM                      1
                            26256 ; 152  |#define         ITEM_GENRE                      2
                            26257 ; 153  |#define         ITEM_TRACK                      3
                            26258 ; 154  |#define         ITEM_YEAR                       4
                            26259 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            26260 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            26261 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            26262 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            26263 ; 159  |#ifdef _NEWMUSIC_
                            26264 ; 160  |#define         ITEM_1DAY                       10
                            26265 ; 161  |#define         ITEM_1WEEK                      11
                            26266 ; 162  |#define         ITEM_1MONTH                     12
                            26267 ; 163  |#endif
                            26268 ; 164  |#ifdef _AUDIBLE_
                            26269 ; 165  |#define         ITEM_AUDIBLE            13
                            26270 ; 166  |#endif
                            26271 ; 167  |#define         ITEM_ON_THE_GO          14
                            26272 ; 168  |
                            26273 ; 169  |#define         ITEM_VOICE                      15
                            26274 ; 170  |#define         ITEM_FMREC                      16
                            26275 ; 171  |#define         ITEM_PHOTO                      17
                            26276 ; 172  |#ifdef _FOLDER_BROWSE_
                            26277 ; 173  |#define         ITEM_INTERNAL           18
                            26278 ; 174  |#define         ITEM_EXTERNAL       19
                            26279 ; 175  |#endif  // _FOLDER_BROWSE_
                            26280 ; 176  |#define     ITEM_UNKNOWN        0xff
                            26281 ; 177  |
                            26282 ; 178  |/*
                            26283 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            26284 ; 180  |option input.
                            26285 ; 181  |*/
                            26286 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            26287 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            26288 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            26289 ; 185  |#ifdef _FOLDER_BROWSE_
                            26290 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            26291 ; 187  |#endif  // _FOLDER_BROWSE_
                            26292 ; 188  |
                            26293 ; 189  |/* Constant for key action */
                            26294 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            26295 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            26296 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            26297 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            26298 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            26299 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            26300 ; 196  |
                            26301 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            26302 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            26303 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            26304 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            26305 ; 201  |
                            26306 ; 202  |#define         NO_SD                                   0
                            26307 ; 203  |#define         HAS_SD                                  1
                            26308 ; 204  |
                            26309 ; 205  |#define         PLAY_NORMAL                             0
                            26310 ; 206  |#define         PLAY_SHUFFLE                    1
                            26311 ; 207  |
                            26312 ; 208  |#define     PLAY_REPEAT_OFF         0
                            26313 ; 209  |#define     PLAY_REPEAT_ON          1
                            26314 ; 210  |
                            26315 ; 211  |#define     PLAY_SELECT_FLASH       0
                            26316 ; 212  |#define     PLAY_SELECT_SD          1
                            26317 ; 213  |
                            26318 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            26319 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            26320 ; 216  |
                            26321 ; 217  |#define         ON_THE_GO_EXIST                 0
                            26322 ; 218  |#define         ON_THE_GO_FULL                  1
                            26323 ; 219  |#define         ON_THE_GO_FREE                  2
                            26324 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            26325 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            26326 ; 222  |
                            26327 ; 223  |#define         REC_VOICE_TYPE                  0
                            26328 ; 224  |#define         REC_FMREC_TYPE                  1
                            26329 ; 225  |#define         REC_PHOTO_TYPE                  2
                            26330 ; 226  |#define         VOICE_FILE_ADD                  0
                            26331 ; 227  |#define         VOICE_FILE_DEL                  1
                            26332 ; 228  |
                            26333 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            26334 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            26335 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            26336 ; 232  |flash or external SD card */
                            26337 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            26338 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            26339 ; 235  |#else
                            26340 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            26341 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            26342 ; 238  |
                            26343 ; 239  |/* number of byte in one DSP word */
                            26344 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            26345 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            26346 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            26347 ; 243  |are 10 level directory structure */
                            26348 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            26349 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            26350 ; 246  |
                            26351 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            26352 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            26353 ; 249  |/* number of songs in each new music list */
                            26354 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            26355 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            26356 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            26357 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            26358 ; 254  |/* number of songs in the on-the-fly list */
                            26359 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            26360 ; 256  |/* number of files audible list */
                            26361 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            26362 ; 258  |
                            26363 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            26364 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            26365 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            26366 ; 262  |
                            26367 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            26368 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            26369 ; 265  |#ifdef _FOLDER_BROWSE_
                            26370 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            26371 ; 267  |#else
                            26372 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            26373 ; 269  |#endif  // _FOLDER_BROWSE_
                            26374 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            26375 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            26376 ; 272  |
                            26377 ; 273  |#ifndef _MAX_DIR_DEPTH
                            26378 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            26379 ; 275  |#endif  // _MAX_DIR_DEPTH
                            26380 ; 276  |
                            26381 ; 277  |/*==================================================================================================*/
                            26382 ; 278  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26383 ; 279  |
                            26384 ; 280  |/*==================================================================================================
                            26385 ; 281  |                                               MACROS
                            26386 ; 282  |==================================================================================================*/
                            26387 ; 283  |
                            26388 ; 284  |/*==================================================================================================
                            26389 ; 285  |                                               ENUMS
                            26390 ; 286  |==================================================================================================*/
                            26391 ; 287  |#define NUM_OF_MEDIA                            (2)
                            26392 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            26393 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            26394 ; 290  |/*==================================================================================================
                            26395 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            26396 ; 292  |==================================================================================================*/
                            26397 ; 293  |
                            26398 ; 294  |typedef char    int8;
                            26399 ; 295  |typedef short   int16;
                            26400 ; 296  |typedef int     int24;
                            26401 ; 297  |typedef long    int32;
                            26402 ; 298  |
                            26403 ; 299  |typedef int     intx;
                            26404 ; 300  |
                            26405 ; 301  |typedef unsigned char   uint8;
                            26406 ; 302  |typedef unsigned short  uint16;
                            26407 ; 303  |typedef unsigned int    uint24;
                            26408 ; 304  |typedef unsigned long   uint32;
                            26409 ; 305  |
                            26410 ; 306  |/*
                            26411 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            26412 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            26413 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            26414 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            26415 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            26416 ; 312  |*/
                            26417 ; 313  |/*
                            26418 ; 314  |path_name[] _must_have_data_:
                            26419 ; 315  |path_name[] = (Max. 120 Characters);
                            26420 ; 316  |year range:
                            26421 ; 317  |year = 0x000000-0xFFFFFF;
                            26422 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            26423 ; 319  |Unknown track number:
                            26424 ; 320  |track_number = 0x7FFFFF;
                            26425 ; 321  |unicode refer to above #define BITMASK_*
                            26426 ; 322  |*/
                            26427 ; 323  |/*
                            26428 ; 324  |Interface of UI and Music Library
                            26429 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            26430 ; 326  |
                            26431 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            26432 ; 328  |
                            26433 ; 329  |3) UI to Music Library variable passing length definition:
                            26434 ; 330  |        All ASCII Characters:
                            26435 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            26436 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            26437 ; 333  |        Unicode Characters:
                            26438 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            26439 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            26440 ; 336  |
                            26441 ; 337  |4) UI input data to Music Library in two formats.
                            26442 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            26443 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            26444 ; 340  |
                            26445 ; 341  |5) UI calling function:
                            26446 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            26447 ; 343  |        int16 option definition:
                            26448 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            26449 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            26450 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            26451 ; 347  |
                            26452 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            26453 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            26454 ; 350  |
                            26455 ; 351  |6) Modification Date:
                            26456 ; 352  |        uint24 g_file_time:
                            26457 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            26458 ; 354  |*/
                            26459 ; 355  |
                            26460 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            26461 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            26462 ; 358  |typedef struct _ram_song_info {
                            26463 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26464 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26465 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26466 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26467 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26468 ; 364  |    uint32 g_songFastKey;
                            26469 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26470 ; 366  |        uint24 year;
                            26471 ; 367  |        uint24 track_number;
                            26472 ; 368  |        uint8 unicode;
                            26473 ; 369  |} RAM_SONG_INFO_T;
                            26474 ; 370  |
                            26475 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            26476 ; 372  |typedef struct _flash_group_name {
                            26477 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26478 ; 374  |        uint8 unicode;
                            26479 ; 375  |} FLASH_GROUP_NAME_T;
                            26480 ; 376  |
                            26481 ; 377  |// struct to store directories information passed from UI
                            26482 ; 378  |#ifdef _FOLDER_BROWSE_
                            26483 ; 379  |typedef struct _ml_DirInfo {
                            26484 ; 380  |        uint24  u8Unicode : 8;
                            26485 ; 381  |        uint24  u12DirDepth : 12;
                            26486 ; 382  |        uint24  u4Added : 4;            
                            26487 ; 383  |        INT     iDirRecord;
                            26488 ; 384  |        DWORD   dwFastKey;
                            26489 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26490 ; 386  |} ML_DIRINFO_T;
                            26491 ; 387  |#endif  // _FOLDER_BROWSE_
                            26492 ; 388  |
                            26493 ; 389  |/*==================================================================================================
                            26494 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            26495 ; 391  |==================================================================================================*/
                            26496 ; 392  |extern uint24   IsPlayOnTheGo;
                            26497 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            26498 ; 394  |extern uint24   merge_id_list_flash[];
                            26499 ; 395  |extern uint24   merge_id_list_sd[];
                            26500 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            26501 ; 397  |#ifdef _FOLDER_BROWSE_
                            26502 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            26503 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            26504 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            26505 ; 401  |#endif  // _FOLDER_BROWSE_
                            26506 ; 402  |extern INT _X    *sec_temp_buf_X;
                            26507 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            26508 ; 404  |
                            26509 ; 405  |/*==================================================================================================
                            26510 ; 406  |                                        FUNCTION PROTOTYPES
                            26511 ; 407  |==================================================================================================*/
                            26512 ; 408  |
                            26513 ; 409  |///////////////////////////////////////////////////////////////////////
                            26514 ; 410  |//! \brief
                            26515 ; 411  |//!
                            26516 ; 412  |//! \fntype Function
                            26517 ; 413  |//!
                            26518 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            26519 ; 415  |//! Call only once before inserting items. Call once for each media.
                            26520 ; 416  |//!
                            26521 ; 417  |//! \param[in]  none
                            26522 ; 418  |//!
                            26523 ; 419  |//! \return
                            26524 ; 420  |//!
                            26525 ; 421  |///////////////////////////////////////////////////////////////////////
                            26526 ; 422  |void ML_InitLibraryParameter(void);
                            26527 ; 423  |
                            26528 ; 424  |///////////////////////////////////////////////////////////////////////
                            26529 ; 425  |//! \brief
                            26530 ; 426  |//!
                            26531 ; 427  |//! \fntype Function
                            26532 ; 428  |//!
                            26533 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            26534 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            26535 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            26536 ; 432  |//! the song information is recorded in music library.
                            26537 ; 433  |//!
                            26538 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            26539 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            26540 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            26541 ; 437  |//!
                            26542 ; 438  |//! \return
                            26543 ; 439  |//!
                            26544 ; 440  |///////////////////////////////////////////////////////////////////////
                            26545 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            26546 ; 442  |
                            26547 ; 443  |///////////////////////////////////////////////////////////////////////
                            26548 ; 444  |//! \brief
                            26549 ; 445  |//!
                            26550 ; 446  |//! \fntype Function
                            26551 ; 447  |//!
                            26552 ; 448  |//! \param[in]
                            26553 ; 449  |//!
                            26554 ; 450  |//! \return
                            26555 ; 451  |//!
                            26556 ; 452  |///////////////////////////////////////////////////////////////////////
                            26557 ; 453  |#ifdef _FOLDER_BROWSE_
                            26558 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            26559 ; 455  |#endif  // _FOLDER_BROWSE_
                            26560 ; 456  |
                            26561 ; 457  |///////////////////////////////////////////////////////////////////////
                            26562 ; 458  |//! \brief
                            26563 ; 459  |//!
                            26564 ; 460  |//! \fntype Function
                            26565 ; 461  |//!
                            26566 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            26567 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            26568 ; 464  |//! music library for that particular media.
                            26569 ; 465  |//!
                            26570 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            26571 ; 467  |//!
                            26572 ; 468  |//! \return
                            26573 ; 469  |//!
                            26574 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            26575 ; 471  |//!         function.
                            26576 ; 472  |///////////////////////////////////////////////////////////////////////
                            26577 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            26578 ; 474  |
                            26579 ; 475  |///////////////////////////////////////////////////////////////////////
                            26580 ; 476  |//! \brief
                            26581 ; 477  |//!
                            26582 ; 478  |//! \fntype Function
                            26583 ; 479  |//!
                            26584 ; 480  |//! \param[in]
                            26585 ; 481  |//!
                            26586 ; 482  |//! \return
                            26587 ; 483  |//!
                            26588 ; 484  |///////////////////////////////////////////////////////////////////////
                            26589 ; 485  |#ifdef _NEWMUSIC_
                            26590 ; 486  |void ML_UpdateNewMusic(void);
                            26591 ; 487  |#endif
                            26592 ; 488  |
                            26593 ; 489  |///////////////////////////////////////////////////////////////////////
                            26594 ; 490  |//! \brief
                            26595 ; 491  |//!
                            26596 ; 492  |//! \fntype Function
                            26597 ; 493  |//!
                            26598 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            26599 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            26600 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            26601 ; 497  |//!
                            26602 ; 498  |//! \param[in]  none
                            26603 ; 499  |//!
                            26604 ; 500  |//! \return
                            26605 ; 501  |//!
                            26606 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            26607 ; 503  |//!         must be called before calling any other music library functions.
                            26608 ; 504  |///////////////////////////////////////////////////////////////////////
                            26609 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            26610 ; 506  |
                            26611 ; 507  |///////////////////////////////////////////////////////////////////////
                            26612 ; 508  |//! \brief
                            26613 ; 509  |//!
                            26614 ; 510  |//! \fntype Function
                            26615 ; 511  |//!
                            26616 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            26617 ; 513  |//! library operation.
                            26618 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            26619 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            26620 ; 516  |//! music.sec file do not exist.
                            26621 ; 517  |//!
                            26622 ; 518  |//! \param[in]  none
                            26623 ; 519  |//!
                            26624 ; 520  |//! \return
                            26625 ; 521  |//!
                            26626 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            26627 ; 523  |//!         must be called before calling any other music library functions.
                            26628 ; 524  |///////////////////////////////////////////////////////////////////////
                            26629 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            26630 ; 526  |
                            26631 ; 527  |///////////////////////////////////////////////////////////////////////
                            26632 ; 528  |//! \brief
                            26633 ; 529  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26634 ; 530  |//! \fntype Function
                            26635 ; 531  |//!
                            26636 ; 532  |//! Preload the list, prepare for renew.
                            26637 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            26638 ; 534  |//! structure in RAM.
                            26639 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            26640 ; 536  |//! in RAM.
                            26641 ; 537  |//!
                            26642 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            26643 ; 539  |//!
                            26644 ; 540  |//! \return
                            26645 ; 541  |//!
                            26646 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            26647 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            26648 ; 544  |///////////////////////////////////////////////////////////////////////
                            26649 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            26650 ; 546  |
                            26651 ; 547  |///////////////////////////////////////////////////////////////////////
                            26652 ; 548  |//! \brief
                            26653 ; 549  |//!
                            26654 ; 550  |//! \fntype Function
                            26655 ; 551  |//!
                            26656 ; 552  |//! Save the list to flash memory.
                            26657 ; 553  |//!
                            26658 ; 554  |//! \param[in]
                            26659 ; 555  |//!
                            26660 ; 556  |//! \return
                            26661 ; 557  |//!
                            26662 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            26663 ; 559  |//!         changed by the user.
                            26664 ; 560  |///////////////////////////////////////////////////////////////////////
                            26665 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            26666 ; 562  |
                            26667 ; 563  |///////////////////////////////////////////////////////////////////////
                            26668 ; 564  |//! \brief
                            26669 ; 565  |//!
                            26670 ; 566  |//! \fntype Function
                            26671 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            26672 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            26673 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            26674 ; 570  |//! Otherwise the song is deleted.
                            26675 ; 571  |//!
                            26676 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            26677 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            26678 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            26679 ; 575  |//!
                            26680 ; 576  |//! \return
                            26681 ; 577  |//!
                            26682 ; 578  |///////////////////////////////////////////////////////////////////////
                            26683 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            26684 ; 580  |
                            26685 ; 581  |///////////////////////////////////////////////////////////////////////
                            26686 ; 582  |//! \brief
                            26687 ; 583  |//!
                            26688 ; 584  |//! \fntype Function
                            26689 ; 585  |//!
                            26690 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            26691 ; 587  |//! in the ML_UpdateOnTheGo().
                            26692 ; 588  |//!
                            26693 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            26694 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            26695 ; 591  |//!
                            26696 ; 592  |//! \return
                            26697 ; 593  |//!
                            26698 ; 594  |///////////////////////////////////////////////////////////////////////
                            26699 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            26700 ; 596  |
                            26701 ; 597  |///////////////////////////////////////////////////////////////////////
                            26702 ; 598  |//! \brief
                            26703 ; 599  |//!
                            26704 ; 600  |//! \fntype Function
                            26705 ; 601  |//!
                            26706 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            26707 ; 603  |//!
                            26708 ; 604  |//! \param[in]  none
                            26709 ; 605  |//!
                            26710 ; 606  |//! \return
                            26711 ; 607  |//!
                            26712 ; 608  |///////////////////////////////////////////////////////////////////////
                            26713 ; 609  |void ML_UpdateOnTheGo(void);
                            26714 ; 610  |
                            26715 ; 611  |///////////////////////////////////////////////////////////////////////
                            26716 ; 612  |//! \brief
                            26717 ; 613  |//!
                            26718 ; 614  |//! \fntype Function
                            26719 ; 615  |//!
                            26720 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            26721 ; 617  |//! Call only once before inserting items. Call once for each media.
                            26722 ; 618  |//!
                            26723 ; 619  |//! \param[in]  none
                            26724 ; 620  |//!
                            26725 ; 621  |//! \return
                            26726 ; 622  |//!
                            26727 ; 623  |///////////////////////////////////////////////////////////////////////
                            26728 ; 624  |void ML_InitVoiceParameter(void);
                            26729 ; 625  |
                            26730 ; 626  |///////////////////////////////////////////////////////////////////////
                            26731 ; 627  |//! \brief
                            26732 ; 628  |//!
                            26733 ; 629  |//! \fntype Function
                            26734 ; 630  |//!
                            26735 ; 631  |//! \param[in]
                            26736 ; 632  |//!
                            26737 ; 633  |//! \return
                            26738 ; 634  |//!
                            26739 ; 635  |///////////////////////////////////////////////////////////////////////
                            26740 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            26741 ; 637  |
                            26742 ; 638  |///////////////////////////////////////////////////////////////////////
                            26743 ; 639  |//! \brief
                            26744 ; 640  |//!
                            26745 ; 641  |//! \fntype Function
                            26746 ; 642  |//!
                            26747 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            26748 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            26749 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            26750 ; 646  |//!
                            26751 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            26752 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            26753 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            26754 ; 650  |//!
                            26755 ; 651  |//! \return
                            26756 ; 652  |//!
                            26757 ; 653  |///////////////////////////////////////////////////////////////////////
                            26758 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            26759 ; 655  |
                            26760 ; 656  |///////////////////////////////////////////////////////////////////////
                            26761 ; 657  |//! \brief
                            26762 ; 658  |//!
                            26763 ; 659  |//! \fntype Function
                            26764 ; 660  |//!
                            26765 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            26766 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            26767 ; 663  |//! of music library for that particular media.
                            26768 ; 664  |//!
                            26769 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            26770 ; 666  |//!
                            26771 ; 667  |//! \return
                            26772 ; 668  |//!
                            26773 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            26774 ; 670  |//!         function.
                            26775 ; 671  |///////////////////////////////////////////////////////////////////////
                            26776 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            26777 ; 673  |
                            26778 ; 674  |///////////////////////////////////////////////////////////////////////
                            26779 ; 675  |//! \brief
                            26780 ; 676  |//!
                            26781 ; 677  |//! \fntype Function
                            26782 ; 678  |//!
                            26783 ; 679  |//! Called by UI, the merge the music library tables album,
                            26784 ; 680  |//! artist, genre, song and year.
                            26785 ; 681  |//!
                            26786 ; 682  |//! \param[in]  none
                            26787 ; 683  |//!
                            26788 ; 684  |//! \return
                            26789 ; 685  |//!
                            26790 ; 686  |///////////////////////////////////////////////////////////////////////
                            26791 ; 687  |void ML_MergeLibraryTables(void);
                            26792 ; 688  |
                            26793 ; 689  |///////////////////////////////////////////////////////////////////////
                            26794 ; 690  |//! \brief
                            26795 ; 691  |//!
                            26796 ; 692  |//! \fntype Function
                            26797 ; 693  |//!
                            26798 ; 694  |//! Called by UI, the merge the music library tables album,
                            26799 ; 695  |//! artist, genre, song and year.
                            26800 ; 696  |//!
                            26801 ; 697  |//! \param[in]  none
                            26802 ; 698  |//!
                            26803 ; 699  |//! \return
                            26804 ; 700  |//!
                            26805 ; 701  |///////////////////////////////////////////////////////////////////////
                            26806 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            26807 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            26808 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            26809 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            26810 ; 706  |
                            26811 ; 707  |///////////////////////////////////////////////////////////////////////
                            26812 ; 708  |//! \brief
                            26813 ; 709  |//!
                            26814 ; 710  |//! \fntype Function
                            26815 ; 711  |//!
                            26816 ; 712  |//! \param[in]
                            26817 ; 713  |//!
                            26818 ; 714  |//! \return
                            26819 ; 715  |//!
                            26820 ; 716  |///////////////////////////////////////////////////////////////////////
                            26821 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            26822 ; 718  |
                            26823 ; 719  |/*================================================================================================*/
                            26824 ; 720  |
                            26825 ; 721  |// Siukoon 2005-02-28
                            26826 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            26827 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            26828 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            26829 ; 725  |#else
                            26830 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            26831 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            26832 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            26833 ; 729  |#define WORD_PER_SECTOR             (171)
                            26834 ; 730  |#define BYTE_PER_SECTOR             (512)
                            26835 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            26836 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            26837 ; 733  |
                            26838 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            26839 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            26840 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            26841 ; 737  |
                            26842 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            26843 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            26844 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            26845 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            26846 ; 742  |
                            26847 ; 743  |/////////////////////
                            26848 ; 744  |
                            26849 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            26850 ; 746  |
                            26851 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            26852 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            26853 ; 749  |#else
                            26854 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            26855 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            26856 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            26857 ; 753  |
                            26858 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            26859 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            26860 ; 756  |
                            26861 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            26862 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            26863 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            26864 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            26865 ; 761  |#else
                            26866 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            26867 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            26868 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            26869 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            26870 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            26871 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            26872 ; 768  |
                            26873 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            26874 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            26875 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            26876 ; 772  |#else
                            26877 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            26878 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            26879 ; 775  |
                            26880 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            26881 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            26882 ; 778  |
                            26883 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            26884 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26885 ; 781  |
                            26886 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            26887 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            26888 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            26889 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            26890 ; 786  |#else
                            26891 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            26892 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            26893 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            26894 ; 790  |
                            26895 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            26896 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            26897 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            26898 ; 794  |#else
                            26899 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            26900 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            26901 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            26902 ; 798  |
                            26903 ; 799  |#ifdef __cplusplus
                            26904 ; 800  |}
                            26905 ; 801  |#endif
                            26906 ; 802  |
                            26907 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            26908 
                            26910 
                            26911 ; 6    |#include "fsapi.h"
                            26912 
                            26914 
                            26915 ; 1    |#ifndef _FSAPI_H_
                            26916 ; 2    |#define _FSAPI_H_
                            26917 ; 3    |#include "filespec.h"
                            26918 
                            26920 
                            26921 ; 1    |#ifndef _FILESPEC_H_
                            26922 ; 2    |#define _FILESPEC_H_
                            26923 ; 3    |#include  "fstypes.h"
                            26924 
                            26926 
                            26927 ; 1    |#ifndef _FS_TYPE_H_
                            26928 ; 2    |#define _FS_TYPE_H_
                            26929 ; 3    |
                            26930 ; 4    |#include   "types.h"
                            26931 
                            26933 
                            26934 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            26935 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            26936 ; 3    |//
                            26937 ; 4    |// Filename: types.h
                            26938 ; 5    |// Description: Standard data types
                            26939 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            26940 ; 7    |
                            26941 ; 8    |#ifndef _TYPES_H
                            26942 ; 9    |#define _TYPES_H
                            26943 ; 10   |
                            26944 ; 11   |// TODO:  move this outta here!
                            26945 ; 12   |#if !defined(NOERROR)
                            26946 ; 13   |#define NOERROR 0
                            26947 ; 14   |#define SUCCESS 0
                            26948 ; 15   |#endif 
                            26949 ; 16   |#if !defined(SUCCESS)
                            26950 ; 17   |#define SUCCESS  0
                            26951 ; 18   |#endif
                            26952 ; 19   |#if !defined(ERROR)
                            26953 ; 20   |#define ERROR   -1
                            26954 ; 21   |#endif
                            26955 ; 22   |#if !defined(FALSE)
                            26956 ; 23   |#define FALSE 0
                            26957 ; 24   |#endif
                            26958 ; 25   |#if !defined(TRUE)
                            26959 ; 26   |#define TRUE  1
                            26960 ; 27   |#endif
                            26961 ; 28   |
                            26962 ; 29   |#if !defined(NULL)
                            26963 ; 30   |#define NULL 0
                            26964 ; 31   |#endif
                            26965 ; 32   |
                            26966 ; 33   |#define MAX_INT     0x7FFFFF
                            26967 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            26968 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            26969 ; 36   |#define MAX_ULONG   (-1) 
                            26970 ; 37   |
                            26971 ; 38   |#define WORD_SIZE   24              // word size in bits
                            26972 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            26973 ; 40   |
                            26974 ; 41   |
                            26975 ; 42   |#define BYTE    unsigned char       // btVarName
                            26976 ; 43   |#define CHAR    signed char         // cVarName
                            26977 ; 44   |#define USHORT  unsigned short      // usVarName
                            26978 ; 45   |#define SHORT   unsigned short      // sVarName
                            26979 ; 46   |#define WORD    unsigned int        // wVarName
                            26980 ; 47   |#define INT     signed int          // iVarName
                            26981 ; 48   |#define DWORD   unsigned long       // dwVarName
                            26982 ; 49   |#define LONG    signed long         // lVarName
                            26983 ; 50   |#define BOOL    unsigned int        // bVarName
                            26984 ; 51   |#define FRACT   _fract              // frVarName
                            26985 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            26986 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            26987 ; 54   |#define FLOAT   float               // fVarName
                            26988 ; 55   |#define DBL     double              // dVarName
                            26989 ; 56   |#define ENUM    enum                // eVarName
                            26990 ; 57   |#define CMX     _complex            // cmxVarName
                            26991 ; 58   |typedef WORD UCS3;                   // 
                            26992 ; 59   |
                            26993 ; 60   |#define UINT16  unsigned short
                            26994 ; 61   |#define UINT8   unsigned char   
                            26995 ; 62   |#define UINT32  unsigned long
                            26996 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            26997 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            26998 ; 65   |#define WCHAR   UINT16
                            26999 ; 66   |
                            27000 ; 67   |//UINT128 is 16 bytes or 6 words
                            27001 ; 68   |typedef struct UINT128_3500 {   
                            27002 ; 69   |    int val[6];     
                            27003 ; 70   |} UINT128_3500;
                            27004 ; 71   |
                            27005 ; 72   |#define UINT128   UINT128_3500
                            27006 ; 73   |
                            27007 ; 74   |// Little endian word packed byte strings:   
                            27008 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            27009 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            27010 ; 77   |// Little endian word packed byte strings:   
                            27011 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            27012 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            27013 ; 80   |
                            27014 ; 81   |// Declare Memory Spaces To Use When Coding
                            27015 ; 82   |// A. Sector Buffers
                            27016 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            27017 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            27018 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            27019 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            27020 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            27021 ; 88   |// B. Media DDI Memory
                            27022 ; 89   |#define MEDIA_DDI_MEM _Y
                            27023 ; 90   |
                            27024 ; 91   |
                            27025 ; 92   |
                            27026 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            27027 ; 94   |// Examples of circular pointers:
                            27028 ; 95   |//    INT CIRC cpiVarName
                            27029 ; 96   |//    DWORD CIRC cpdwVarName
                            27030 ; 97   |
                            27031 ; 98   |#define RETCODE INT                 // rcVarName
                            27032 ; 99   |
                            27033 ; 100  |// generic bitfield structure
                            27034 ; 101  |struct Bitfield {
                            27035 ; 102  |    unsigned int B0  :1;
                            27036 ; 103  |    unsigned int B1  :1;
                            27037 ; 104  |    unsigned int B2  :1;
                            27038 ; 105  |    unsigned int B3  :1;
                            27039 ; 106  |    unsigned int B4  :1;
                            27040 ; 107  |    unsigned int B5  :1;
                            27041 ; 108  |    unsigned int B6  :1;
                            27042 ; 109  |    unsigned int B7  :1;
                            27043 ; 110  |    unsigned int B8  :1;
                            27044 ; 111  |    unsigned int B9  :1;
                            27045 ; 112  |    unsigned int B10 :1;
                            27046 ; 113  |    unsigned int B11 :1;
                            27047 ; 114  |    unsigned int B12 :1;
                            27048 ; 115  |    unsigned int B13 :1;
                            27049 ; 116  |    unsigned int B14 :1;
                            27050 ; 117  |    unsigned int B15 :1;
                            27051 ; 118  |    unsigned int B16 :1;
                            27052 ; 119  |    unsigned int B17 :1;
                            27053 ; 120  |    unsigned int B18 :1;
                            27054 ; 121  |    unsigned int B19 :1;
                            27055 ; 122  |    unsigned int B20 :1;
                            27056 ; 123  |    unsigned int B21 :1;
                            27057 ; 124  |    unsigned int B22 :1;
                            27058 ; 125  |    unsigned int B23 :1;
                            27059 ; 126  |};
                            27060 ; 127  |
                            27061 ; 128  |union BitInt {
                            27062 ; 129  |        struct Bitfield B;
                            27063 ; 130  |        int        I;
                            27064 ; 131  |};
                            27065 ; 132  |
                            27066 ; 133  |#define MAX_MSG_LENGTH 10
                            27067 ; 134  |struct CMessage
                            27068 ; 135  |{
                            27069 ; 136  |        unsigned int m_uLength;
                            27070 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            27071 ; 138  |};
                            27072 ; 139  |
                            27073 ; 140  |typedef struct {
                            27074 ; 141  |    WORD m_wLength;
                            27075 ; 142  |    WORD m_wMessage;
                            27076 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            27077 ; 144  |} Message;
                            27078 ; 145  |
                            27079 ; 146  |struct MessageQueueDescriptor
                            27080 ; 147  |{
                            27081 ; 148  |        int *m_pBase;
                            27082 ; 149  |        int m_iModulo;
                            27083 ; 150  |        int m_iSize;
                            27084 ; 151  |        int *m_pHead;
                            27085 ; 152  |        int *m_pTail;
                            27086 ; 153  |};
                            27087 ; 154  |
                            27088 ; 155  |struct ModuleEntry
                            27089 ; 156  |{
                            27090 ; 157  |    int m_iSignaledEventMask;
                            27091 ; 158  |    int m_iWaitEventMask;
                            27092 ; 159  |    int m_iResourceOfCode;
                            27093 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            27094 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            27095 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            27096 ; 163  |    int m_uTimeOutHigh;
                            27097 ; 164  |    int m_uTimeOutLow;
                            27098 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            27099 ; 166  |};
                            27100 ; 167  |
                            27101 ; 168  |union WaitMask{
                            27102 ; 169  |    struct B{
                            27103 ; 170  |        unsigned int m_bNone     :1;
                            27104 ; 171  |        unsigned int m_bMessage  :1;
                            27105 ; 172  |        unsigned int m_bTimer    :1;
                            27106 ; 173  |        unsigned int m_bButton   :1;
                            27107 ; 174  |    } B;
                            27108 ; 175  |    int I;
                            27109 ; 176  |} ;
                            27110 ; 177  |
                            27111 ; 178  |
                            27112 ; 179  |struct Button {
                            27113 ; 180  |        WORD wButtonEvent;
                            27114 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            27115 ; 182  |};
                            27116 ; 183  |
                            27117 ; 184  |struct Message {
                            27118 ; 185  |        WORD wMsgLength;
                            27119 ; 186  |        WORD wMsgCommand;
                            27120 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            27121 ; 188  |};
                            27122 ; 189  |
                            27123 ; 190  |union EventTypes {
                            27124 ; 191  |        struct CMessage msg;
                            27125 ; 192  |        struct Button Button ;
                            27126 ; 193  |        struct Message Message;
                            27127 ; 194  |};
                            27128 ; 195  |
                            27129 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            27130 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            27131 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            27132 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            27133 ; 200  |
                            27134 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            27135 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            27136 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            27137 ; 204  |
                            27138 ; 205  |#if DEBUG
                            27139 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            27140 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27141 ; 208  |#else 
                            27142 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            27143 ; 210  |#define DebugBuildAssert(x)    
                            27144 ; 211  |#endif
                            27145 ; 212  |
                            27146 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            27147 ; 214  |//  #pragma asm
                            27148 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            27149 ; 216  |//  #pragma endasm
                            27150 ; 217  |
                            27151 ; 218  |
                            27152 ; 219  |#ifdef COLOR_262K
                            27153 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            27154 ; 221  |#elif defined(COLOR_65K)
                            27155 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            27156 ; 223  |#else
                            27157 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            27158 ; 225  |#endif
                            27159 ; 226  |    
                            27160 ; 227  |#endif // #ifndef _TYPES_H
                            27161 
                            27163 
                            27164 ; 5    |
                            27165 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            27166 ; 7    |typedef struct
                            27167 ; 8    |{
                            27168 ; 9    |
                            27169 ; 10   |INT     _Y BytesPerSector;
                            27170 ; 11   |INT     _Y SectorsPerCluster;
                            27171 ; 12   |INT     _Y RsvdSectors;
                            27172 ; 13   |INT     _Y NoOfFATs;
                            27173 ; 14   |INT     _Y MaxRootDirEntries;
                            27174 ; 15   |LONG    _Y TotalSectors;
                            27175 ; 16   |LONG    _Y FATSize;
                            27176 ; 17   |LONG    _Y RootdirCluster;
                            27177 ; 18   |//INT   _Y FSInfoSector;
                            27178 ; 19   |//INT   _Y BkBootSector;
                            27179 ; 20   |LONG    _Y NextFreeCluster;
                            27180 ; 21   |LONG    _Y TotalFreeClusters;
                            27181 ; 22   |INT     _Y RootDirSectors;
                            27182 ; 23   |INT     _Y FIRSTDataSector;
                            27183 ; 24   |INT    _Y FATType;
                            27184 ; 25   |LONG   _Y TotalNoofclusters;
                            27185 ; 26   |INT    _Y ClusterMask;
                            27186 ; 27   |INT    _Y ClusterShift;
                            27187 ; 28   |INT    _Y SectorShift;
                            27188 ; 29   |INT    _Y SectorMask;
                            27189 ; 30   |INT    _Y DevicePresent;
                            27190 ; 31   |LONG   _Y FirRootdirsec;
                            27191 ; 32   |INT             _Y FSInfoSector;
                            27192 ; 33   |}FSMEDIA_TABLE;
                            27193 ; 34   |
                            27194 ; 35   |
                            27195 ; 36   |#define         MAXDEVICES              2
                            27196 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            27197 ; 38   |
                            27198 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            27199 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc def'd it here so I insert it here.
                            27200 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            27201 ; 42   |#define         BOOTSECTOR              0
                            27202 ; 43   |#define     FSINFOSECTOR        1
                            27203 ; 44   |
                            27204 ; 45   |#define     READ_MODE           1
                            27205 ; 46   |#define     WRITE_MODE          2
                            27206 ; 47   |#define     APPEND_MODE         4
                            27207 ; 48   |#define     SEQ_WRITE_MODE      8
                            27208 ; 49   |#define     DIRECTORY_MODE         16
                            27209 ; 50   |#define     CREATE_MODE        32
                            27210 ; 51   |
                            27211 ; 52   |#define     RPLUS               5
                            27212 ; 53   |#define     WPLUS                   6
                            27213 ; 54   |#define     APLUS               7
                            27214 ; 55   |
                            27215 ; 56   |
                            27216 ; 57   |
                            27217 ; 58   |#define     X_MEMORY            0
                            27218 ; 59   |#define     Y_MEMORY            2
                            27219 ; 60   |#define     P_MEMORY            4
                            27220 ; 61   |
                            27221 ; 62   |#define     FAT12               0 
                            27222 ; 63   |#define     FAT16               1   
                            27223 ; 64   |#define     FAT32               2 
                            27224 ; 65   |
                            27225 ; 66   |
                            27226 ; 67   |#define FAT12EOF            0x0FFF
                            27227 ; 68   |#define FAT16EOF            0xFFFF
                            27228 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            27229 ; 70   |
                            27230 ; 71   |
                            27231 ; 72   |
                            27232 ; 73   |#define FAT12FREECX         0x000
                            27233 ; 74   |#define FAT16FREECX         0x0000
                            27234 ; 75   |#define FAT32FREECX         0x00000000
                            27235 ; 76   |
                            27236 ; 77   |
                            27237 ; 78   |#define  DBCS               1
                            27238 ; 79   |#define  UNICODE            2
                            27239 ; 80   |
                            27240 ; 81   |
                            27241 ; 82   |#define     CREATION_DATE       1
                            27242 ; 83   |#define     CREATION_TIME       2
                            27243 ; 84   |#define     MODIFICATION_DATE   3
                            27244 ; 85   |#define     MODIFICATION_TIME   4
                            27245 ; 86   |
                            27246 ; 87   |
                            27247 ; 88   |#define     READ_ONLY      0X01
                            27248 ; 89   |#define     HIDDEN         0X02
                            27249 ; 90   |#define     SYSTEM         0X04
                            27250 ; 91   |#define     VOLUME_ID      0X08
                            27251 ; 92   |#define     DIRECTORY      0X10
                            27252 ; 93   |#define     ARCHIVE        0X20
                            27253 ; 94   |
                            27254 ; 95   |#define READCOUNTER         105
                            27255 ; 96   |#define WRITECOUNTER        100
                            27256 ; 97   |#define FLUSHCOUNTER        200
                            27257 ; 98   |
                            27258 ; 99   |
                            27259 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            27260 ; 101  |
                            27261 ; 102  |#define  CWD_HANDLE           0
                            27262 ; 103  |#define  DIRECTORY_HANDLE     1
                            27263 ; 104  |#define  FIRST_VALID_HANDLE   2
                            27264 ; 105  |#define  END_OF_DIR_PATH      3
                            27265 ; 106  |
                            27266 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            27267 ; 108  |#define         NORMALTYPE              0
                            27268 ; 109  |#define         FATTYPE                 1
                            27269 ; 110  |#define     RAWTYPE         2
                            27270 ; 111  |
                            27271 ; 112  |#define  SHORTNAMERES_CH      6
                            27272 ; 113  |#define  LONGNAMERES_CH       9
                            27273 ; 114  |#define  MAXFILENAME_CH       260
                            27274 ; 115  |
                            27275 ; 116  |#define VOLUME_TYPE          0
                            27276 ; 117  |#define DIR_TYPE             1
                            27277 ; 118  |#define FILE_TYPE            2
                            27278 ; 119  |                                           
                            27279 ; 120  |#define WRITE_TYPE_RANDOM               0
                            27280 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            27281 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            27282 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            27283 ; 124  |                  
                            27284 ; 125  |
                            27285 ; 126  |#define     HANDLEENTRYSIZE         19
                            27286 ; 127  |
                            27287 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 prelim 
                            27288 ; 129  |
                            27289 ; 130  |#define     CACHEDESCRSIZE          8
                            27290 ; 131  |#define     CACHEBUFSIZE            705
                            27291 ; 132  |
                            27292 ; 133  |#define     UCS2s                     0
                            27293 ; 134  |#define     UCS3s                     1
                            27294 ; 135  |
                            27295 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            27296 ; 137  |
                            27297 ; 138  |#endif // _FS_TYPE_H_
                            27298 ; 139  |
                            27299 
                            27301 
                            27302 ; 4    |#define MAX_FILESNAME   13
                            27303 ; 5    |
                            27304 ; 6    |typedef struct {
                            27305 ; 7    |    INT     gCurrentRecord;
                            27306 ; 8    |    INT     DirAttribute;
                            27307 ; 9    |    _packed char    FileName[9];
                            27308 ; 10   |    _packed char    FileExtension[4];
                            27309 ; 11   |}FILESPEC;
                            27310 ; 12   |
                            27311 ; 13   |typedef struct {
                            27312 ; 14   |    INT attrib;
                            27313 ; 15   |        LONG FileSize;
                            27314 ; 16   |    int  device;
                            27315 ; 17   |    INT startrecord;
                            27316 ; 18   |    _packed char name[MAX_FILESNAME];
                            27317 ; 19   |        LONG Key;
                            27318 ; 20   |}Finddata;
                            27319 ; 21   |#endif
                            27320 ; 22   |
                            27321 
                            27323 
                            27324 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            27325 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            27326 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            27327 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_Memory,INT MOdulo);
                            27328 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            27329 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            27330 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                            27331 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            27332 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            27333 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Source_Memory,INT MOdulo);
                            27334 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            27335 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            27336 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            27337 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            27338 ; 18   |
                            27339 ; 19   |        //      SGTL-HK 27-05-2005
                            27340 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            27341 ; 21   |
                            27342 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            27343 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            27344 ; 24   |
                            27345 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,INT length);
                            27346 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            27347 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *Buffer);
                            27348 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcaches);
                            27349 ; 29   |extern INT  FlushCache(void);
                            27350 ; 30   |extern _reentrant INT FsShutDown(void);
                            27351 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            27352 ; 32   |
                            27353 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            27354 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            27355 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            27356 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            27357 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLength);
                            27358 ; 38   |extern INT FlushCache(void);
                            27359 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            27360 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            27361 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            27362 ; 42   |extern INT FSFATType (INT DeviceNum);
                            27363 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            27364 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            27365 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            27366 ; 46   |
                            27367 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBuffer);
                            27368 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            27369 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            27370 
                            27380 
                            27381 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            27382 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            27383 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            27384 ; 53   |
                            27385 ; 54   |
                            27386 ; 55   |
                            27387 ; 56   |
                            27388 ; 57   |typedef struct
                            27389 ; 58   |{
                            27390 ; 59   |
                            27391 ; 60   |INT             Day;
                            27392 ; 61   |INT             Month;
                            27393 ; 62   |INT             Year;
                            27394 ; 63   |}DIR_DATE;
                            27395 ; 64   |
                            27396 ; 65   |
                            27397 ; 66   |typedef struct
                            27398 ; 67   |{
                            27399 ; 68   |
                            27400 ; 69   |INT             Second;
                            27401 ; 70   |INT             Minute;
                            27402 ; 71   |INT             Hour;
                            27403 ; 72   |}DIR_TIME;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27404 ; 73   |
                            27405 ; 74   |
                            27406 ; 75   |typedef struct
                            27407 ; 76   |{
                            27408 ; 77   |LONG CurrentOffset;     
                            27409 ; 78   |LONG CurrentCluster;
                            27410 ; 79   |}HANDLECONTEXT;
                            27411 ; 80   |
                            27412 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            27413 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR_TIME *dirtime);
                            27414 
                            27425 
                            27426 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR_TIME *dirtime);
                            27427 ; 84   |#endif
                            27428 
                            27430 
                            27431 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            27432 ; 8    |//  Equates
                            27433 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            27434 ; 10   |//Traversal return types
                            27435 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            27436 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            27437 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            27438 ; 14   |
                            27439 ; 15   |#define PLAYSET_MUSIC 0
                            27440 ; 16   |#define PLAYSET_VOICE 1
                            27441 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            27442 ; 18   |#define PLAYSET_FAVORITES 3
                            27443 ; 19   |
                            27444 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            27445 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            27446 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            27447 ; 23   |
                            27448 ; 24   |#define SELECT_TRACKS   0
                            27449 ; 25   |#define ORDER_TRACKS    1
                            27450 ; 26   |#define BUILD_FILE_LINKS        2
                            27451 ; 27   |#define RESTORE_BOOKMARK 3
                            27452 ; 28   |        //      SGTL-HK 28-10-2004
                            27453 ; 29   |#define BUILD_DIR_LINKS         4
                            27454 ; 30   |
                            27455 ; 31   |
                            27456 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            27457 ; 33   |
                            27458 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            27459 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            27460 ; 36   |
                            27461 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            27462 ; 38   |
                            27463 ; 39   |#define TYPE_DIR 0
                            27464 ; 40   |#define TYPE_FILE 1
                            27465 ; 41   |
                            27466 ; 42   |#define IS_TRASH        0
                            27467 ; 43   |#define IS_VOICE_DIR 1
                            27468 ; 44   |#define IS_VALID_AUDIO 2
                            27469 ; 45   |#define IS_VOICE_FILE  3
                            27470 ; 46   |
                            27471 ; 47   |//List containing audio file extensions
                            27472 ; 48   |#define WMA_FILE_EXT     0x414D57
                            27473 ; 49   |#define MP3_FILE_EXT     0x33504d
                            27474 ; 50   |#define WAV_FILE_EXT     0x564157
                            27475 ; 51   |#define MP4_FILE_EXT     0x34504d
                            27476 ; 52   |#define M4A_FILE_EXT     0x41344d
                            27477 ; 53   |#define ASF_FILE_EXT     0x465341
                            27478 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            27479 ; 55   |#define JPG_FILE_EXT     0x47504a
                            27480 ; 56   |#define BMP_FILE_EXT     0x504d42
                            27481 ; 57   |#define SMV_FILE_EXT     0x564d53
                            27482 ; 58   |
                            27483 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            27484 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            27485 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            27486 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            27487 ; 63   |
                            27488 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            27489 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            27490 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            27491 ; 67   |
                            27492 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            27493 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            27494 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            27495 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            27496 ; 72   |
                            27497 ; 73   |#define NAME_SFN        0
                            27498 ; 74   |#define NAME_LFN        1
                            27499 ; 75   |//Error code for unsupported file Names or Extensions
                            27500 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            27501 ; 77   |
                            27502 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            27503 ; 79   |
                            27504 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            27505 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            27506 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            27507 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            27508 ; 84   |
                            27509 ; 85   |extern int g_iPlaylistRepeat;
                            27510 ; 86   |extern int g_bPlaylistShuffle;
                            27511 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            27512 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            27513 ; 89   |extern BOOL g_Rebuild;
                            27514 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            27515 ; 91   |extern INT  g_file_time;
                            27516 ; 92   |extern INT  g_unicode;
                            27517 ; 93   |extern DWORD    g_dwFastKey;
                            27518 ; 94   |extern INT  g_iRecordNum;
                            27519 ; 95   |extern DWORD    g_FileKey;
                            27520 ; 96   |extern DIR_DATE g_dirdate;
                            27521 ; 97   |extern DIR_TIME g_dirtime;
                            27522 ; 98   |extern INT  *pHighestNumber;
                            27523 ; 99   |extern INT  g_iHighestVoiceNumber;
                            27524 ; 100  |extern INT  g_iHighestFMNumber;
                            27525 ; 101  |extern INT  g_iHighestLineNumber;
                            27526 ; 102  |
                            27527 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            27528 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            27529 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            27530 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            27531 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT RecordNumber);
                            27532 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            27533 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            27534 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            27535 ; 111  |
                            27536 ; 112  |///////////////////////////////////////////////////////////////////////////////////////////////////////////
                            27537 ; 113  |/////playlist3 helper functions
                            27538 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////////////////////
                            27539 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            27540 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            27541 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            27542 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            27543 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            27544 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            27545 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            27546 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            27547 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            27548 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            27549 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            27550 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            27551 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            27552 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            27553 ; 129  |
                            27554 ; 130  |DWORD GetDclkCount(void);
                            27555 ; 131  |
                            27556 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            27557 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            27558 ; 134  |
                            27559 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            27560 ; 136  |_reentrant void BuildFMFilePath(void);
                            27561 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            27562 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            27563 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            27564 ; 140  |#endif
                            27565 
                            27567 
                            27568 ; 38   |#include "voicemenu.h"
                            27569 
                            27571 
                            27572 ; 1    |#ifndef _VOICE_MENU_H
                            27573 ; 2    |#define _VOICE_MENU_H
                            27574 ; 3    |
                            27575 ; 4    |#ifdef USE_PLAYLIST3
                            27576 ; 5    |#include "musiclib_ghdr.h"
                            27577 
                            27579 
                            27580 ; 1    |#ifndef MUSICLIB_GHDR_H
                            27581 ; 2    |#define MUSICLIB_GHDR_H
                            27582 ; 3    |
                            27583 ; 4    |#ifdef __cplusplus
                            27584 ; 5    |extern "C" {
                            27585 ; 6    |#endif
                            27586 ; 7    |
                            27587 ; 8    |/*==================================================================================================
                            27588 ; 9    |
                            27589 ; 10   |                                        General Description
                            27590 ; 11   |
                            27591 ; 12   |====================================================================================================
                            27592 ; 13   |
                            27593 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            27594 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            27595 ; 16   |
                            27596 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            27597 ; 18   |
                            27598 ; 19   |PRODUCT NAMES: All
                            27599 ; 20   |
                            27600 ; 21   |GENERAL DESCRIPTION:
                            27601 ; 22   |
                            27602 ; 23   |    General description of this grouping of functions.
                            27603 ; 24   |
                            27604 ; 25   |Portability: All
                            27605 ; 26   |
                            27606 ; 27   |
                            27607 ; 28   |Revision History:
                            27608 ; 29   |
                            27609 ; 30   |                         Modification        Tracking
                            27610 ; 31   |Author                       Date             Number           Description of Changes
                            27611 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            27612 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            27613 ; 34   |
                            27614 ; 35   |
                            27615 ; 36   |====================================================================================================
                            27616 ; 37   |                                            DESCRIPTION
                            27617 ; 38   |====================================================================================================
                            27618 ; 39   |
                            27619 ; 40   |GLOBAL FUNCTIONS:
                            27620 ; 41   |    MF_global_func_name()
                            27621 ; 42   |
                            27622 ; 43   |TRACEABILITY MATRIX:
                            27623 ; 44   |    None
                            27624 ; 45   |
                            27625 ; 46   |==================================================================================================*/
                            27626 ; 47   |
                            27627 ; 48   |/*==================================================================================================
                            27628 ; 49   |                                                                Conditional Compilation Directives
                            27629 ; 50   |==================================================================================================*/
                            27630 ; 51   |#ifdef WIN32
                            27631 ; 52   |#define _PC_SIMULATION_
                            27632 ; 53   |#else
                            27633 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            27634 ; 55   |#endif  // WIN32
                            27635 ; 56   |
                            27636 ; 57   |#if 1
                            27637 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            27638 ; 59   |#endif
                            27639 ; 60   |
                            27640 ; 61   |#if 1
                            27641 ; 62   |#define _AUDIBLE_       /* install audible list */
                            27642 ; 63   |#endif
                            27643 ; 64   |
                            27644 ; 65   |#if 1
                            27645 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            27646 ; 67   |#endif
                            27647 ; 68   |
                            27648 ; 69   |#ifdef PL3_FB
                            27649 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            27650 ; 71   |#endif
                            27651 ; 72   |
                            27652 ; 73   |#if 1
                            27653 ; 74   |#define _SUPPORT_2000_SONGS_
                            27654 ; 75   |#endif
                            27655 ; 76   |
                            27656 ; 77   |/*==================================================================================================
                            27657 ; 78   |                                           INCLUDE FILES
                            27658 ; 79   |==================================================================================================*/
                            27659 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            27660 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            27661 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            27662 ; 83   |#define OEM_SEEK_END    SEEK_END
                            27663 ; 84   |#else
                            27664 ; 85   |#define _X
                            27665 ; 86   |#define _Y
                            27666 ; 87   |#define _packed
                            27667 ; 88   |
                            27668 ; 89   |#define _asmfunc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27669 ; 90   |#define _reentrant
                            27670 ; 91   |
                            27671 ; 92   |#define OEM_SEEK_CUR    1
                            27672 ; 93   |#define OEM_SEEK_SET    0
                            27673 ; 94   |#define OEM_SEEK_END    2
                            27674 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            27675 ; 96   |
                            27676 ; 97   |#include "types.h"
                            27677 ; 98   |#include "exec.h"
                            27678 ; 99   |#include "messages.h"
                            27679 ; 100  |#include "project.h"
                            27680 ; 101  |
                            27681 ; 102  |/*==================================================================================================
                            27682 ; 103  |                                             CONSTANTS
                            27683 ; 104  |==================================================================================================*/
                            27684 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            27685 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            27686 ; 107  |Artistname                              1:0
                            27687 ; 108  |Albumname                               3:2
                            27688 ; 109  |Genrename                               5:4
                            27689 ; 110  |Songname                                7:6
                            27690 ; 111  |----------------------------------------------------------
                            27691 ; 112  |    Value (2 bits)                      Meanings
                            27692 ; 113  |    0                                   RAW and All ASCII
                            27693 ; 114  |    1                                   Uni-code
                            27694 ; 115  |    2                                   Mixed, non-unicode
                            27695 ; 116  |
                            27696 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            27697 ; 118  |*/
                            27698 ; 119  |#define BITMASK_ARTIST  (0x03)
                            27699 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            27700 ; 121  |#define BITMASK_GENRE   (0x30)
                            27701 ; 122  |#define BITMASK_SONG    (0xC0)
                            27702 ; 123  |
                            27703 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            27704 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            27705 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            27706 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            27707 ; 128  |
                            27708 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            27709 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            27710 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            27711 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            27712 ; 133  |
                            27713 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            27714 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            27715 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            27716 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            27717 ; 138  |
                            27718 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            27719 ; 140  |
                            27720 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            27721 ; 142  |
                            27722 ; 143  |#define INDEX_EOF       0xFFF
                            27723 ; 144  |#ifdef _FOLDER_BROWSE_
                            27724 ; 145  |#define INDEX_ROOT  0xffe
                            27725 ; 146  |#define UNKNOWN_RECORD  0xfff
                            27726 ; 147  |#endif  // _FOLDER_BROWSE_
                            27727 ; 148  |
                            27728 ; 149  |/* Constant for item_type */
                            27729 ; 150  |#define         ITEM_ARTIST                     0
                            27730 ; 151  |#define         ITEM_ALBUM                      1
                            27731 ; 152  |#define         ITEM_GENRE                      2
                            27732 ; 153  |#define         ITEM_TRACK                      3
                            27733 ; 154  |#define         ITEM_YEAR                       4
                            27734 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            27735 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            27736 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            27737 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            27738 ; 159  |#ifdef _NEWMUSIC_
                            27739 ; 160  |#define         ITEM_1DAY                       10
                            27740 ; 161  |#define         ITEM_1WEEK                      11
                            27741 ; 162  |#define         ITEM_1MONTH                     12
                            27742 ; 163  |#endif
                            27743 ; 164  |#ifdef _AUDIBLE_
                            27744 ; 165  |#define         ITEM_AUDIBLE            13
                            27745 ; 166  |#endif
                            27746 ; 167  |#define         ITEM_ON_THE_GO          14
                            27747 ; 168  |
                            27748 ; 169  |#define         ITEM_VOICE                      15
                            27749 ; 170  |#define         ITEM_FMREC                      16
                            27750 ; 171  |#define         ITEM_PHOTO                      17
                            27751 ; 172  |#ifdef _FOLDER_BROWSE_
                            27752 ; 173  |#define         ITEM_INTERNAL           18
                            27753 ; 174  |#define         ITEM_EXTERNAL       19
                            27754 ; 175  |#endif  // _FOLDER_BROWSE_
                            27755 ; 176  |#define     ITEM_UNKNOWN        0xff
                            27756 ; 177  |
                            27757 ; 178  |/*
                            27758 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            27759 ; 180  |option input.
                            27760 ; 181  |*/
                            27761 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            27762 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            27763 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            27764 ; 185  |#ifdef _FOLDER_BROWSE_
                            27765 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            27766 ; 187  |#endif  // _FOLDER_BROWSE_
                            27767 ; 188  |
                            27768 ; 189  |/* Constant for key action */
                            27769 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            27770 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            27771 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            27772 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            27773 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            27774 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            27775 ; 196  |
                            27776 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            27777 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            27778 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            27779 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            27780 ; 201  |
                            27781 ; 202  |#define         NO_SD                                   0
                            27782 ; 203  |#define         HAS_SD                                  1
                            27783 ; 204  |
                            27784 ; 205  |#define         PLAY_NORMAL                             0
                            27785 ; 206  |#define         PLAY_SHUFFLE                    1
                            27786 ; 207  |
                            27787 ; 208  |#define     PLAY_REPEAT_OFF         0
                            27788 ; 209  |#define     PLAY_REPEAT_ON          1
                            27789 ; 210  |
                            27790 ; 211  |#define     PLAY_SELECT_FLASH       0
                            27791 ; 212  |#define     PLAY_SELECT_SD          1
                            27792 ; 213  |
                            27793 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            27794 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            27795 ; 216  |
                            27796 ; 217  |#define         ON_THE_GO_EXIST                 0
                            27797 ; 218  |#define         ON_THE_GO_FULL                  1
                            27798 ; 219  |#define         ON_THE_GO_FREE                  2
                            27799 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            27800 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            27801 ; 222  |
                            27802 ; 223  |#define         REC_VOICE_TYPE                  0
                            27803 ; 224  |#define         REC_FMREC_TYPE                  1
                            27804 ; 225  |#define         REC_PHOTO_TYPE                  2
                            27805 ; 226  |#define         VOICE_FILE_ADD                  0
                            27806 ; 227  |#define         VOICE_FILE_DEL                  1
                            27807 ; 228  |
                            27808 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            27809 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            27810 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            27811 ; 232  |flash or external SD card */
                            27812 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            27813 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            27814 ; 235  |#else
                            27815 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            27816 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            27817 ; 238  |
                            27818 ; 239  |/* number of byte in one DSP word */
                            27819 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            27820 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            27821 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            27822 ; 243  |are 10 level directory structure */
                            27823 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            27824 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            27825 ; 246  |
                            27826 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            27827 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            27828 ; 249  |/* number of songs in each new music list */
                            27829 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            27830 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            27831 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            27832 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            27833 ; 254  |/* number of songs in the on-the-fly list */
                            27834 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            27835 ; 256  |/* number of files audible list */
                            27836 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            27837 ; 258  |
                            27838 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            27839 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            27840 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            27841 ; 262  |
                            27842 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            27843 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            27844 ; 265  |#ifdef _FOLDER_BROWSE_
                            27845 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            27846 ; 267  |#else
                            27847 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            27848 ; 269  |#endif  // _FOLDER_BROWSE_
                            27849 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            27850 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            27851 ; 272  |
                            27852 ; 273  |#ifndef _MAX_DIR_DEPTH
                            27853 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            27854 ; 275  |#endif  // _MAX_DIR_DEPTH
                            27855 ; 276  |
                            27856 ; 277  |/*==================================================================================================*/
                            27857 ; 278  |
                            27858 ; 279  |
                            27859 ; 280  |/*==================================================================================================
                            27860 ; 281  |                                               MACROS
                            27861 ; 282  |==================================================================================================*/
                            27862 ; 283  |
                            27863 ; 284  |/*==================================================================================================
                            27864 ; 285  |                                               ENUMS
                            27865 ; 286  |==================================================================================================*/
                            27866 ; 287  |#define NUM_OF_MEDIA                            (2)
                            27867 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            27868 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            27869 ; 290  |/*==================================================================================================
                            27870 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            27871 ; 292  |==================================================================================================*/
                            27872 ; 293  |
                            27873 ; 294  |typedef char    int8;
                            27874 ; 295  |typedef short   int16;
                            27875 ; 296  |typedef int     int24;
                            27876 ; 297  |typedef long    int32;
                            27877 ; 298  |
                            27878 ; 299  |typedef int     intx;
                            27879 ; 300  |
                            27880 ; 301  |typedef unsigned char   uint8;
                            27881 ; 302  |typedef unsigned short  uint16;
                            27882 ; 303  |typedef unsigned int    uint24;
                            27883 ; 304  |typedef unsigned long   uint32;
                            27884 ; 305  |
                            27885 ; 306  |/*
                            27886 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            27887 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            27888 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            27889 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            27890 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            27891 ; 312  |*/
                            27892 ; 313  |/*
                            27893 ; 314  |path_name[] _must_have_data_:
                            27894 ; 315  |path_name[] = (Max. 120 Characters);
                            27895 ; 316  |year range:
                            27896 ; 317  |year = 0x000000-0xFFFFFF;
                            27897 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            27898 ; 319  |Unknown track number:
                            27899 ; 320  |track_number = 0x7FFFFF;
                            27900 ; 321  |unicode refer to above #define BITMASK_*
                            27901 ; 322  |*/
                            27902 ; 323  |/*
                            27903 ; 324  |Interface of UI and Music Library
                            27904 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            27905 ; 326  |
                            27906 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            27907 ; 328  |
                            27908 ; 329  |3) UI to Music Library variable passing length definition:
                            27909 ; 330  |        All ASCII Characters:
                            27910 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            27911 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            27912 ; 333  |        Unicode Characters:
                            27913 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            27914 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            27915 ; 336  |
                            27916 ; 337  |4) UI input data to Music Library in two formats.
                            27917 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            27918 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            27919 ; 340  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27920 ; 341  |5) UI calling function:
                            27921 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            27922 ; 343  |        int16 option definition:
                            27923 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            27924 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            27925 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            27926 ; 347  |
                            27927 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            27928 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            27929 ; 350  |
                            27930 ; 351  |6) Modification Date:
                            27931 ; 352  |        uint24 g_file_time:
                            27932 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            27933 ; 354  |*/
                            27934 ; 355  |
                            27935 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            27936 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            27937 ; 358  |typedef struct _ram_song_info {
                            27938 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27939 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27940 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27941 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27942 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27943 ; 364  |    uint32 g_songFastKey;
                            27944 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27945 ; 366  |        uint24 year;
                            27946 ; 367  |        uint24 track_number;
                            27947 ; 368  |        uint8 unicode;
                            27948 ; 369  |} RAM_SONG_INFO_T;
                            27949 ; 370  |
                            27950 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            27951 ; 372  |typedef struct _flash_group_name {
                            27952 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27953 ; 374  |        uint8 unicode;
                            27954 ; 375  |} FLASH_GROUP_NAME_T;
                            27955 ; 376  |
                            27956 ; 377  |// struct to store directories information passed from UI
                            27957 ; 378  |#ifdef _FOLDER_BROWSE_
                            27958 ; 379  |typedef struct _ml_DirInfo {
                            27959 ; 380  |        uint24  u8Unicode : 8;
                            27960 ; 381  |        uint24  u12DirDepth : 12;
                            27961 ; 382  |        uint24  u4Added : 4;            
                            27962 ; 383  |        INT     iDirRecord;
                            27963 ; 384  |        DWORD   dwFastKey;
                            27964 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27965 ; 386  |} ML_DIRINFO_T;
                            27966 ; 387  |#endif  // _FOLDER_BROWSE_
                            27967 ; 388  |
                            27968 ; 389  |/*==================================================================================================
                            27969 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            27970 ; 391  |==================================================================================================*/
                            27971 ; 392  |extern uint24   IsPlayOnTheGo;
                            27972 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            27973 ; 394  |extern uint24   merge_id_list_flash[];
                            27974 ; 395  |extern uint24   merge_id_list_sd[];
                            27975 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            27976 ; 397  |#ifdef _FOLDER_BROWSE_
                            27977 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            27978 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            27979 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            27980 ; 401  |#endif  // _FOLDER_BROWSE_
                            27981 ; 402  |extern INT _X    *sec_temp_buf_X;
                            27982 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            27983 ; 404  |
                            27984 ; 405  |/*==================================================================================================
                            27985 ; 406  |                                        FUNCTION PROTOTYPES
                            27986 ; 407  |==================================================================================================*/
                            27987 ; 408  |
                            27988 ; 409  |///////////////////////////////////////////////////////////////////////
                            27989 ; 410  |//! \brief
                            27990 ; 411  |//!
                            27991 ; 412  |//! \fntype Function
                            27992 ; 413  |//!
                            27993 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            27994 ; 415  |//! Call only once before inserting items. Call once for each media.
                            27995 ; 416  |//!
                            27996 ; 417  |//! \param[in]  none
                            27997 ; 418  |//!
                            27998 ; 419  |//! \return
                            27999 ; 420  |//!
                            28000 ; 421  |///////////////////////////////////////////////////////////////////////
                            28001 ; 422  |void ML_InitLibraryParameter(void);
                            28002 ; 423  |
                            28003 ; 424  |///////////////////////////////////////////////////////////////////////
                            28004 ; 425  |//! \brief
                            28005 ; 426  |//!
                            28006 ; 427  |//! \fntype Function
                            28007 ; 428  |//!
                            28008 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            28009 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            28010 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            28011 ; 432  |//! the song information is recorded in music library.
                            28012 ; 433  |//!
                            28013 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            28014 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            28015 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            28016 ; 437  |//!
                            28017 ; 438  |//! \return
                            28018 ; 439  |//!
                            28019 ; 440  |///////////////////////////////////////////////////////////////////////
                            28020 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            28021 ; 442  |
                            28022 ; 443  |///////////////////////////////////////////////////////////////////////
                            28023 ; 444  |//! \brief
                            28024 ; 445  |//!
                            28025 ; 446  |//! \fntype Function
                            28026 ; 447  |//!
                            28027 ; 448  |//! \param[in]
                            28028 ; 449  |//!
                            28029 ; 450  |//! \return
                            28030 ; 451  |//!
                            28031 ; 452  |///////////////////////////////////////////////////////////////////////
                            28032 ; 453  |#ifdef _FOLDER_BROWSE_
                            28033 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            28034 ; 455  |#endif  // _FOLDER_BROWSE_
                            28035 ; 456  |
                            28036 ; 457  |///////////////////////////////////////////////////////////////////////
                            28037 ; 458  |//! \brief
                            28038 ; 459  |//!
                            28039 ; 460  |//! \fntype Function
                            28040 ; 461  |//!
                            28041 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            28042 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            28043 ; 464  |//! music library for that particular media.
                            28044 ; 465  |//!
                            28045 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            28046 ; 467  |//!
                            28047 ; 468  |//! \return
                            28048 ; 469  |//!
                            28049 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            28050 ; 471  |//!         function.
                            28051 ; 472  |///////////////////////////////////////////////////////////////////////
                            28052 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            28053 ; 474  |
                            28054 ; 475  |///////////////////////////////////////////////////////////////////////
                            28055 ; 476  |//! \brief
                            28056 ; 477  |//!
                            28057 ; 478  |//! \fntype Function
                            28058 ; 479  |//!
                            28059 ; 480  |//! \param[in]
                            28060 ; 481  |//!
                            28061 ; 482  |//! \return
                            28062 ; 483  |//!
                            28063 ; 484  |///////////////////////////////////////////////////////////////////////
                            28064 ; 485  |#ifdef _NEWMUSIC_
                            28065 ; 486  |void ML_UpdateNewMusic(void);
                            28066 ; 487  |#endif
                            28067 ; 488  |
                            28068 ; 489  |///////////////////////////////////////////////////////////////////////
                            28069 ; 490  |//! \brief
                            28070 ; 491  |//!
                            28071 ; 492  |//! \fntype Function
                            28072 ; 493  |//!
                            28073 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            28074 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            28075 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            28076 ; 497  |//!
                            28077 ; 498  |//! \param[in]  none
                            28078 ; 499  |//!
                            28079 ; 500  |//! \return
                            28080 ; 501  |//!
                            28081 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            28082 ; 503  |//!         must be called before calling any other music library functions.
                            28083 ; 504  |///////////////////////////////////////////////////////////////////////
                            28084 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            28085 ; 506  |
                            28086 ; 507  |///////////////////////////////////////////////////////////////////////
                            28087 ; 508  |//! \brief
                            28088 ; 509  |//!
                            28089 ; 510  |//! \fntype Function
                            28090 ; 511  |//!
                            28091 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            28092 ; 513  |//! library operation.
                            28093 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            28094 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            28095 ; 516  |//! music.sec file do not exist.
                            28096 ; 517  |//!
                            28097 ; 518  |//! \param[in]  none
                            28098 ; 519  |//!
                            28099 ; 520  |//! \return
                            28100 ; 521  |//!
                            28101 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            28102 ; 523  |//!         must be called before calling any other music library functions.
                            28103 ; 524  |///////////////////////////////////////////////////////////////////////
                            28104 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            28105 ; 526  |
                            28106 ; 527  |///////////////////////////////////////////////////////////////////////
                            28107 ; 528  |//! \brief
                            28108 ; 529  |//!
                            28109 ; 530  |//! \fntype Function
                            28110 ; 531  |//!
                            28111 ; 532  |//! Preload the list, prepare for renew.
                            28112 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            28113 ; 534  |//! structure in RAM.
                            28114 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            28115 ; 536  |//! in RAM.
                            28116 ; 537  |//!
                            28117 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            28118 ; 539  |//!
                            28119 ; 540  |//! \return
                            28120 ; 541  |//!
                            28121 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            28122 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            28123 ; 544  |///////////////////////////////////////////////////////////////////////
                            28124 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            28125 ; 546  |
                            28126 ; 547  |///////////////////////////////////////////////////////////////////////
                            28127 ; 548  |//! \brief
                            28128 ; 549  |//!
                            28129 ; 550  |//! \fntype Function
                            28130 ; 551  |//!
                            28131 ; 552  |//! Save the list to flash memory.
                            28132 ; 553  |//!
                            28133 ; 554  |//! \param[in]
                            28134 ; 555  |//!
                            28135 ; 556  |//! \return
                            28136 ; 557  |//!
                            28137 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            28138 ; 559  |//!         changed by the user.
                            28139 ; 560  |///////////////////////////////////////////////////////////////////////
                            28140 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            28141 ; 562  |
                            28142 ; 563  |///////////////////////////////////////////////////////////////////////
                            28143 ; 564  |//! \brief
                            28144 ; 565  |//!
                            28145 ; 566  |//! \fntype Function
                            28146 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            28147 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            28148 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            28149 ; 570  |//! Otherwise the song is deleted.
                            28150 ; 571  |//!
                            28151 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            28152 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            28153 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            28154 ; 575  |//!
                            28155 ; 576  |//! \return
                            28156 ; 577  |//!
                            28157 ; 578  |///////////////////////////////////////////////////////////////////////
                            28158 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            28159 ; 580  |
                            28160 ; 581  |///////////////////////////////////////////////////////////////////////
                            28161 ; 582  |//! \brief
                            28162 ; 583  |//!
                            28163 ; 584  |//! \fntype Function
                            28164 ; 585  |//!
                            28165 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            28166 ; 587  |//! in the ML_UpdateOnTheGo().
                            28167 ; 588  |//!
                            28168 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            28169 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            28170 ; 591  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28171 ; 592  |//! \return
                            28172 ; 593  |//!
                            28173 ; 594  |///////////////////////////////////////////////////////////////////////
                            28174 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            28175 ; 596  |
                            28176 ; 597  |///////////////////////////////////////////////////////////////////////
                            28177 ; 598  |//! \brief
                            28178 ; 599  |//!
                            28179 ; 600  |//! \fntype Function
                            28180 ; 601  |//!
                            28181 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            28182 ; 603  |//!
                            28183 ; 604  |//! \param[in]  none
                            28184 ; 605  |//!
                            28185 ; 606  |//! \return
                            28186 ; 607  |//!
                            28187 ; 608  |///////////////////////////////////////////////////////////////////////
                            28188 ; 609  |void ML_UpdateOnTheGo(void);
                            28189 ; 610  |
                            28190 ; 611  |///////////////////////////////////////////////////////////////////////
                            28191 ; 612  |//! \brief
                            28192 ; 613  |//!
                            28193 ; 614  |//! \fntype Function
                            28194 ; 615  |//!
                            28195 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            28196 ; 617  |//! Call only once before inserting items. Call once for each media.
                            28197 ; 618  |//!
                            28198 ; 619  |//! \param[in]  none
                            28199 ; 620  |//!
                            28200 ; 621  |//! \return
                            28201 ; 622  |//!
                            28202 ; 623  |///////////////////////////////////////////////////////////////////////
                            28203 ; 624  |void ML_InitVoiceParameter(void);
                            28204 ; 625  |
                            28205 ; 626  |///////////////////////////////////////////////////////////////////////
                            28206 ; 627  |//! \brief
                            28207 ; 628  |//!
                            28208 ; 629  |//! \fntype Function
                            28209 ; 630  |//!
                            28210 ; 631  |//! \param[in]
                            28211 ; 632  |//!
                            28212 ; 633  |//! \return
                            28213 ; 634  |//!
                            28214 ; 635  |///////////////////////////////////////////////////////////////////////
                            28215 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            28216 ; 637  |
                            28217 ; 638  |///////////////////////////////////////////////////////////////////////
                            28218 ; 639  |//! \brief
                            28219 ; 640  |//!
                            28220 ; 641  |//! \fntype Function
                            28221 ; 642  |//!
                            28222 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            28223 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            28224 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            28225 ; 646  |//!
                            28226 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            28227 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            28228 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            28229 ; 650  |//!
                            28230 ; 651  |//! \return
                            28231 ; 652  |//!
                            28232 ; 653  |///////////////////////////////////////////////////////////////////////
                            28233 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            28234 ; 655  |
                            28235 ; 656  |///////////////////////////////////////////////////////////////////////
                            28236 ; 657  |//! \brief
                            28237 ; 658  |//!
                            28238 ; 659  |//! \fntype Function
                            28239 ; 660  |//!
                            28240 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            28241 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            28242 ; 663  |//! of music library for that particular media.
                            28243 ; 664  |//!
                            28244 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            28245 ; 666  |//!
                            28246 ; 667  |//! \return
                            28247 ; 668  |//!
                            28248 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            28249 ; 670  |//!         function.
                            28250 ; 671  |///////////////////////////////////////////////////////////////////////
                            28251 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            28252 ; 673  |
                            28253 ; 674  |///////////////////////////////////////////////////////////////////////
                            28254 ; 675  |//! \brief
                            28255 ; 676  |//!
                            28256 ; 677  |//! \fntype Function
                            28257 ; 678  |//!
                            28258 ; 679  |//! Called by UI, the merge the music library tables album,
                            28259 ; 680  |//! artist, genre, song and year.
                            28260 ; 681  |//!
                            28261 ; 682  |//! \param[in]  none
                            28262 ; 683  |//!
                            28263 ; 684  |//! \return
                            28264 ; 685  |//!
                            28265 ; 686  |///////////////////////////////////////////////////////////////////////
                            28266 ; 687  |void ML_MergeLibraryTables(void);
                            28267 ; 688  |
                            28268 ; 689  |///////////////////////////////////////////////////////////////////////
                            28269 ; 690  |//! \brief
                            28270 ; 691  |//!
                            28271 ; 692  |//! \fntype Function
                            28272 ; 693  |//!
                            28273 ; 694  |//! Called by UI, the merge the music library tables album,
                            28274 ; 695  |//! artist, genre, song and year.
                            28275 ; 696  |//!
                            28276 ; 697  |//! \param[in]  none
                            28277 ; 698  |//!
                            28278 ; 699  |//! \return
                            28279 ; 700  |//!
                            28280 ; 701  |///////////////////////////////////////////////////////////////////////
                            28281 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            28282 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            28283 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            28284 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            28285 ; 706  |
                            28286 ; 707  |///////////////////////////////////////////////////////////////////////
                            28287 ; 708  |//! \brief
                            28288 ; 709  |//!
                            28289 ; 710  |//! \fntype Function
                            28290 ; 711  |//!
                            28291 ; 712  |//! \param[in]
                            28292 ; 713  |//!
                            28293 ; 714  |//! \return
                            28294 ; 715  |//!
                            28295 ; 716  |///////////////////////////////////////////////////////////////////////
                            28296 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            28297 ; 718  |
                            28298 ; 719  |/*================================================================================================*/
                            28299 ; 720  |
                            28300 ; 721  |// Siukoon 2005-02-28
                            28301 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            28302 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            28303 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            28304 ; 725  |#else
                            28305 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            28306 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            28307 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            28308 ; 729  |#define WORD_PER_SECTOR             (171)
                            28309 ; 730  |#define BYTE_PER_SECTOR             (512)
                            28310 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            28311 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            28312 ; 733  |
                            28313 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            28314 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            28315 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            28316 ; 737  |
                            28317 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            28318 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            28319 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            28320 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            28321 ; 742  |
                            28322 ; 743  |/////////////////////
                            28323 ; 744  |
                            28324 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            28325 ; 746  |
                            28326 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            28327 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            28328 ; 749  |#else
                            28329 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            28330 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            28331 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            28332 ; 753  |
                            28333 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            28334 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            28335 ; 756  |
                            28336 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            28337 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            28338 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            28339 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            28340 ; 761  |#else
                            28341 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            28342 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            28343 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            28344 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            28345 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            28346 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            28347 ; 768  |
                            28348 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            28349 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            28350 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            28351 ; 772  |#else
                            28352 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            28353 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            28354 ; 775  |
                            28355 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            28356 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            28357 ; 778  |
                            28358 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            28359 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            28360 ; 781  |
                            28361 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            28362 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            28363 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            28364 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            28365 ; 786  |#else
                            28366 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            28367 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            28368 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            28369 ; 790  |
                            28370 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            28371 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            28372 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            28373 ; 794  |#else
                            28374 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            28375 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            28376 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            28377 ; 798  |
                            28378 ; 799  |#ifdef __cplusplus
                            28379 ; 800  |}
                            28380 ; 801  |#endif
                            28381 ; 802  |
                            28382 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            28383 
                            28385 
                            28386 ; 6    |#endif
                            28387 ; 7    |
                            28388 ; 8    |#define MAX_FOLDER_SIZE 12              //# of max bytes
                            28389 ; 9    |
                            28390 ; 10   |#define DIRECTORY_SEPARATOR 0x2f
                            28391 ; 11   |
                            28392 ; 12   |#define VOICEDIR_0              0x494f56  //   i o v 
                            28393 ; 13   |#define VOICEDIR_1              0x004543  //     e c
                            28394 ; 14   |
                            28395 ; 15   |#define FMDIR_0         0x004d46  //    m f
                            28396 ; 16   |
                            28397 ; 17   |#define LINE1DIR_0              0x4e494c  //    n i l 
                            28398 ; 18   |#define LINE1DIR_1              0x492d45  //    i - e 
                            28399 ; 19   |#define LINE1DIR_2              0x00004e  //        n          
                            28400 ; 20   |
                            28401 ; 21   |#define REC_TEST_0              0x534554  //    S E T 
                            28402 ; 22   |#define REC_TEST_1              0x000054  //        T       
                            28403 ; 23   |
                            28404 ; 24   |#ifdef USE_PLAYLIST3
                            28405 ; 25   |extern _packed BYTE g_LastEncName[30];
                            28406 ; 26   |#endif  // _VOICE_MENU_H
                            28407 ; 27   |#ifdef USE_PLAYLIST3
                            28408 ; 28   |void _reentrant AddVoiceEntry(uint24);
                            28409 ; 29   |#endif
                            28410 ; 30   |#endif
                            28411 ; 31   |
                            28412 ; 32   |
                            28413 ; 33   |
                            28414 ; 34   |
                            28415 
                            28417 
                            28418 ; 39   |#include "stringlib.h"
                            28419 
                            28421 
                            28422 ; 1    |#ifndef STRINGLIB_H
                            28423 ; 2    |#define STRINGLIB_H
                            28424 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28425 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                            28426 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCount);
                            28427 ; 6    |
                            28428 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                            28429 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                            28430 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                            28431 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                            28432 ; 11   |
                            28433 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                            28434 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                            28435 ; 14   |
                            28436 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                            28437 ; 16   |
                            28438 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSrc, int iCount);
                            28439 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSrc);
                            28440 ; 19   |
                            28441 ; 20   |
                            28442 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int iCount);
                            28443 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                            28444 ; 23   |
                            28445 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int iCount);
                            28446 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                            28447 ; 26   |
                            28448 ; 27   |
                            28449 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                            28450 ; 29   |
                            28451 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            28452 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            28453 ; 32   |
                            28454 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
                            28455 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            28456 ; 35   |
                            28457 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            28458 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            28459 ; 38   |
                            28460 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            28461 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            28462 ; 41   |
                            28463 ; 42   |#endif
                            28464 
                            28466 
                            28467 ; 40   |#include "musiclib_ghdr.h"
                            28468 
                            28470 
                            28471 ; 1    |#ifndef MUSICLIB_GHDR_H
                            28472 ; 2    |#define MUSICLIB_GHDR_H
                            28473 ; 3    |
                            28474 ; 4    |#ifdef __cplusplus
                            28475 ; 5    |extern "C" {
                            28476 ; 6    |#endif
                            28477 ; 7    |
                            28478 ; 8    |/*==================================================================================================
                            28479 ; 9    |
                            28480 ; 10   |                                        General Description
                            28481 ; 11   |
                            28482 ; 12   |====================================================================================================
                            28483 ; 13   |
                            28484 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            28485 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            28486 ; 16   |
                            28487 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            28488 ; 18   |
                            28489 ; 19   |PRODUCT NAMES: All
                            28490 ; 20   |
                            28491 ; 21   |GENERAL DESCRIPTION:
                            28492 ; 22   |
                            28493 ; 23   |    General description of this grouping of functions.
                            28494 ; 24   |
                            28495 ; 25   |Portability: All
                            28496 ; 26   |
                            28497 ; 27   |
                            28498 ; 28   |Revision History:
                            28499 ; 29   |
                            28500 ; 30   |                         Modification        Tracking
                            28501 ; 31   |Author                       Date             Number           Description of Changes
                            28502 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            28503 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            28504 ; 34   |
                            28505 ; 35   |
                            28506 ; 36   |====================================================================================================
                            28507 ; 37   |                                            DESCRIPTION
                            28508 ; 38   |====================================================================================================
                            28509 ; 39   |
                            28510 ; 40   |GLOBAL FUNCTIONS:
                            28511 ; 41   |    MF_global_func_name()
                            28512 ; 42   |
                            28513 ; 43   |TRACEABILITY MATRIX:
                            28514 ; 44   |    None
                            28515 ; 45   |
                            28516 ; 46   |==================================================================================================*/
                            28517 ; 47   |
                            28518 ; 48   |/*==================================================================================================
                            28519 ; 49   |                                                                Conditional Compilation Directives
                            28520 ; 50   |==================================================================================================*/
                            28521 ; 51   |#ifdef WIN32
                            28522 ; 52   |#define _PC_SIMULATION_
                            28523 ; 53   |#else
                            28524 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            28525 ; 55   |#endif  // WIN32
                            28526 ; 56   |
                            28527 ; 57   |#if 1
                            28528 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            28529 ; 59   |#endif
                            28530 ; 60   |
                            28531 ; 61   |#if 1
                            28532 ; 62   |#define _AUDIBLE_       /* install audible list */
                            28533 ; 63   |#endif
                            28534 ; 64   |
                            28535 ; 65   |#if 1
                            28536 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            28537 ; 67   |#endif
                            28538 ; 68   |
                            28539 ; 69   |#ifdef PL3_FB
                            28540 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            28541 ; 71   |#endif
                            28542 ; 72   |
                            28543 ; 73   |#if 1
                            28544 ; 74   |#define _SUPPORT_2000_SONGS_
                            28545 ; 75   |#endif
                            28546 ; 76   |
                            28547 ; 77   |/*==================================================================================================
                            28548 ; 78   |                                           INCLUDE FILES
                            28549 ; 79   |==================================================================================================*/
                            28550 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            28551 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            28552 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            28553 ; 83   |#define OEM_SEEK_END    SEEK_END
                            28554 ; 84   |#else
                            28555 ; 85   |#define _X
                            28556 ; 86   |#define _Y
                            28557 ; 87   |#define _packed
                            28558 ; 88   |
                            28559 ; 89   |#define _asmfunc
                            28560 ; 90   |#define _reentrant
                            28561 ; 91   |
                            28562 ; 92   |#define OEM_SEEK_CUR    1
                            28563 ; 93   |#define OEM_SEEK_SET    0
                            28564 ; 94   |#define OEM_SEEK_END    2
                            28565 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            28566 ; 96   |
                            28567 ; 97   |#include "types.h"
                            28568 ; 98   |#include "exec.h"
                            28569 ; 99   |#include "messages.h"
                            28570 ; 100  |#include "project.h"
                            28571 ; 101  |
                            28572 ; 102  |/*==================================================================================================
                            28573 ; 103  |                                             CONSTANTS
                            28574 ; 104  |==================================================================================================*/
                            28575 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            28576 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            28577 ; 107  |Artistname                              1:0
                            28578 ; 108  |Albumname                               3:2
                            28579 ; 109  |Genrename                               5:4
                            28580 ; 110  |Songname                                7:6
                            28581 ; 111  |----------------------------------------------------------
                            28582 ; 112  |    Value (2 bits)                      Meanings
                            28583 ; 113  |    0                                   RAW and All ASCII
                            28584 ; 114  |    1                                   Uni-code
                            28585 ; 115  |    2                                   Mixed, non-unicode
                            28586 ; 116  |
                            28587 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            28588 ; 118  |*/
                            28589 ; 119  |#define BITMASK_ARTIST  (0x03)
                            28590 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            28591 ; 121  |#define BITMASK_GENRE   (0x30)
                            28592 ; 122  |#define BITMASK_SONG    (0xC0)
                            28593 ; 123  |
                            28594 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            28595 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            28596 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            28597 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            28598 ; 128  |
                            28599 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            28600 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            28601 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            28602 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            28603 ; 133  |
                            28604 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            28605 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            28606 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            28607 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            28608 ; 138  |
                            28609 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            28610 ; 140  |
                            28611 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            28612 ; 142  |
                            28613 ; 143  |#define INDEX_EOF       0xFFF
                            28614 ; 144  |#ifdef _FOLDER_BROWSE_
                            28615 ; 145  |#define INDEX_ROOT  0xffe
                            28616 ; 146  |#define UNKNOWN_RECORD  0xfff
                            28617 ; 147  |#endif  // _FOLDER_BROWSE_
                            28618 ; 148  |
                            28619 ; 149  |/* Constant for item_type */
                            28620 ; 150  |#define         ITEM_ARTIST                     0
                            28621 ; 151  |#define         ITEM_ALBUM                      1
                            28622 ; 152  |#define         ITEM_GENRE                      2
                            28623 ; 153  |#define         ITEM_TRACK                      3
                            28624 ; 154  |#define         ITEM_YEAR                       4
                            28625 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            28626 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            28627 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            28628 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            28629 ; 159  |#ifdef _NEWMUSIC_
                            28630 ; 160  |#define         ITEM_1DAY                       10
                            28631 ; 161  |#define         ITEM_1WEEK                      11
                            28632 ; 162  |#define         ITEM_1MONTH                     12
                            28633 ; 163  |#endif
                            28634 ; 164  |#ifdef _AUDIBLE_
                            28635 ; 165  |#define         ITEM_AUDIBLE            13
                            28636 ; 166  |#endif
                            28637 ; 167  |#define         ITEM_ON_THE_GO          14
                            28638 ; 168  |
                            28639 ; 169  |#define         ITEM_VOICE                      15
                            28640 ; 170  |#define         ITEM_FMREC                      16
                            28641 ; 171  |#define         ITEM_PHOTO                      17
                            28642 ; 172  |#ifdef _FOLDER_BROWSE_
                            28643 ; 173  |#define         ITEM_INTERNAL           18
                            28644 ; 174  |#define         ITEM_EXTERNAL       19
                            28645 ; 175  |#endif  // _FOLDER_BROWSE_
                            28646 ; 176  |#define     ITEM_UNKNOWN        0xff
                            28647 ; 177  |
                            28648 ; 178  |/*
                            28649 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            28650 ; 180  |option input.
                            28651 ; 181  |*/
                            28652 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            28653 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            28654 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            28655 ; 185  |#ifdef _FOLDER_BROWSE_
                            28656 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            28657 ; 187  |#endif  // _FOLDER_BROWSE_
                            28658 ; 188  |
                            28659 ; 189  |/* Constant for key action */
                            28660 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            28661 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            28662 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            28663 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            28664 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            28665 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            28666 ; 196  |
                            28667 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            28668 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            28669 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            28670 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            28671 ; 201  |
                            28672 ; 202  |#define         NO_SD                                   0
                            28673 ; 203  |#define         HAS_SD                                  1
                            28674 ; 204  |
                            28675 ; 205  |#define         PLAY_NORMAL                             0
                            28676 ; 206  |#define         PLAY_SHUFFLE                    1
                            28677 ; 207  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28678 ; 208  |#define     PLAY_REPEAT_OFF         0
                            28679 ; 209  |#define     PLAY_REPEAT_ON          1
                            28680 ; 210  |
                            28681 ; 211  |#define     PLAY_SELECT_FLASH       0
                            28682 ; 212  |#define     PLAY_SELECT_SD          1
                            28683 ; 213  |
                            28684 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            28685 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            28686 ; 216  |
                            28687 ; 217  |#define         ON_THE_GO_EXIST                 0
                            28688 ; 218  |#define         ON_THE_GO_FULL                  1
                            28689 ; 219  |#define         ON_THE_GO_FREE                  2
                            28690 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            28691 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            28692 ; 222  |
                            28693 ; 223  |#define         REC_VOICE_TYPE                  0
                            28694 ; 224  |#define         REC_FMREC_TYPE                  1
                            28695 ; 225  |#define         REC_PHOTO_TYPE                  2
                            28696 ; 226  |#define         VOICE_FILE_ADD                  0
                            28697 ; 227  |#define         VOICE_FILE_DEL                  1
                            28698 ; 228  |
                            28699 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            28700 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            28701 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            28702 ; 232  |flash or external SD card */
                            28703 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            28704 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            28705 ; 235  |#else
                            28706 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            28707 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            28708 ; 238  |
                            28709 ; 239  |/* number of byte in one DSP word */
                            28710 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            28711 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            28712 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            28713 ; 243  |are 10 level directory structure */
                            28714 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            28715 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            28716 ; 246  |
                            28717 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            28718 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            28719 ; 249  |/* number of songs in each new music list */
                            28720 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            28721 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            28722 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            28723 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            28724 ; 254  |/* number of songs in the on-the-fly list */
                            28725 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            28726 ; 256  |/* number of files audible list */
                            28727 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            28728 ; 258  |
                            28729 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            28730 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            28731 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            28732 ; 262  |
                            28733 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            28734 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            28735 ; 265  |#ifdef _FOLDER_BROWSE_
                            28736 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            28737 ; 267  |#else
                            28738 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            28739 ; 269  |#endif  // _FOLDER_BROWSE_
                            28740 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            28741 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            28742 ; 272  |
                            28743 ; 273  |#ifndef _MAX_DIR_DEPTH
                            28744 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            28745 ; 275  |#endif  // _MAX_DIR_DEPTH
                            28746 ; 276  |
                            28747 ; 277  |/*==================================================================================================*/
                            28748 ; 278  |
                            28749 ; 279  |
                            28750 ; 280  |/*==================================================================================================
                            28751 ; 281  |                                               MACROS
                            28752 ; 282  |==================================================================================================*/
                            28753 ; 283  |
                            28754 ; 284  |/*==================================================================================================
                            28755 ; 285  |                                               ENUMS
                            28756 ; 286  |==================================================================================================*/
                            28757 ; 287  |#define NUM_OF_MEDIA                            (2)
                            28758 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            28759 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            28760 ; 290  |/*==================================================================================================
                            28761 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            28762 ; 292  |==================================================================================================*/
                            28763 ; 293  |
                            28764 ; 294  |typedef char    int8;
                            28765 ; 295  |typedef short   int16;
                            28766 ; 296  |typedef int     int24;
                            28767 ; 297  |typedef long    int32;
                            28768 ; 298  |
                            28769 ; 299  |typedef int     intx;
                            28770 ; 300  |
                            28771 ; 301  |typedef unsigned char   uint8;
                            28772 ; 302  |typedef unsigned short  uint16;
                            28773 ; 303  |typedef unsigned int    uint24;
                            28774 ; 304  |typedef unsigned long   uint32;
                            28775 ; 305  |
                            28776 ; 306  |/*
                            28777 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            28778 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            28779 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            28780 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            28781 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            28782 ; 312  |*/
                            28783 ; 313  |/*
                            28784 ; 314  |path_name[] _must_have_data_:
                            28785 ; 315  |path_name[] = (Max. 120 Characters);
                            28786 ; 316  |year range:
                            28787 ; 317  |year = 0x000000-0xFFFFFF;
                            28788 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            28789 ; 319  |Unknown track number:
                            28790 ; 320  |track_number = 0x7FFFFF;
                            28791 ; 321  |unicode refer to above #define BITMASK_*
                            28792 ; 322  |*/
                            28793 ; 323  |/*
                            28794 ; 324  |Interface of UI and Music Library
                            28795 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            28796 ; 326  |
                            28797 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            28798 ; 328  |
                            28799 ; 329  |3) UI to Music Library variable passing length definition:
                            28800 ; 330  |        All ASCII Characters:
                            28801 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            28802 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            28803 ; 333  |        Unicode Characters:
                            28804 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            28805 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            28806 ; 336  |
                            28807 ; 337  |4) UI input data to Music Library in two formats.
                            28808 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            28809 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            28810 ; 340  |
                            28811 ; 341  |5) UI calling function:
                            28812 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            28813 ; 343  |        int16 option definition:
                            28814 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            28815 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            28816 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            28817 ; 347  |
                            28818 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            28819 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            28820 ; 350  |
                            28821 ; 351  |6) Modification Date:
                            28822 ; 352  |        uint24 g_file_time:
                            28823 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            28824 ; 354  |*/
                            28825 ; 355  |
                            28826 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            28827 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            28828 ; 358  |typedef struct _ram_song_info {
                            28829 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28830 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28831 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28832 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28833 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28834 ; 364  |    uint32 g_songFastKey;
                            28835 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28836 ; 366  |        uint24 year;
                            28837 ; 367  |        uint24 track_number;
                            28838 ; 368  |        uint8 unicode;
                            28839 ; 369  |} RAM_SONG_INFO_T;
                            28840 ; 370  |
                            28841 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            28842 ; 372  |typedef struct _flash_group_name {
                            28843 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28844 ; 374  |        uint8 unicode;
                            28845 ; 375  |} FLASH_GROUP_NAME_T;
                            28846 ; 376  |
                            28847 ; 377  |// struct to store directories information passed from UI
                            28848 ; 378  |#ifdef _FOLDER_BROWSE_
                            28849 ; 379  |typedef struct _ml_DirInfo {
                            28850 ; 380  |        uint24  u8Unicode : 8;
                            28851 ; 381  |        uint24  u12DirDepth : 12;
                            28852 ; 382  |        uint24  u4Added : 4;            
                            28853 ; 383  |        INT     iDirRecord;
                            28854 ; 384  |        DWORD   dwFastKey;
                            28855 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28856 ; 386  |} ML_DIRINFO_T;
                            28857 ; 387  |#endif  // _FOLDER_BROWSE_
                            28858 ; 388  |
                            28859 ; 389  |/*==================================================================================================
                            28860 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            28861 ; 391  |==================================================================================================*/
                            28862 ; 392  |extern uint24   IsPlayOnTheGo;
                            28863 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            28864 ; 394  |extern uint24   merge_id_list_flash[];
                            28865 ; 395  |extern uint24   merge_id_list_sd[];
                            28866 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            28867 ; 397  |#ifdef _FOLDER_BROWSE_
                            28868 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            28869 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            28870 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            28871 ; 401  |#endif  // _FOLDER_BROWSE_
                            28872 ; 402  |extern INT _X    *sec_temp_buf_X;
                            28873 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            28874 ; 404  |
                            28875 ; 405  |/*==================================================================================================
                            28876 ; 406  |                                        FUNCTION PROTOTYPES
                            28877 ; 407  |==================================================================================================*/
                            28878 ; 408  |
                            28879 ; 409  |///////////////////////////////////////////////////////////////////////
                            28880 ; 410  |//! \brief
                            28881 ; 411  |//!
                            28882 ; 412  |//! \fntype Function
                            28883 ; 413  |//!
                            28884 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            28885 ; 415  |//! Call only once before inserting items. Call once for each media.
                            28886 ; 416  |//!
                            28887 ; 417  |//! \param[in]  none
                            28888 ; 418  |//!
                            28889 ; 419  |//! \return
                            28890 ; 420  |//!
                            28891 ; 421  |///////////////////////////////////////////////////////////////////////
                            28892 ; 422  |void ML_InitLibraryParameter(void);
                            28893 ; 423  |
                            28894 ; 424  |///////////////////////////////////////////////////////////////////////
                            28895 ; 425  |//! \brief
                            28896 ; 426  |//!
                            28897 ; 427  |//! \fntype Function
                            28898 ; 428  |//!
                            28899 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            28900 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            28901 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            28902 ; 432  |//! the song information is recorded in music library.
                            28903 ; 433  |//!
                            28904 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            28905 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            28906 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            28907 ; 437  |//!
                            28908 ; 438  |//! \return
                            28909 ; 439  |//!
                            28910 ; 440  |///////////////////////////////////////////////////////////////////////
                            28911 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            28912 ; 442  |
                            28913 ; 443  |///////////////////////////////////////////////////////////////////////
                            28914 ; 444  |//! \brief
                            28915 ; 445  |//!
                            28916 ; 446  |//! \fntype Function
                            28917 ; 447  |//!
                            28918 ; 448  |//! \param[in]
                            28919 ; 449  |//!
                            28920 ; 450  |//! \return
                            28921 ; 451  |//!
                            28922 ; 452  |///////////////////////////////////////////////////////////////////////
                            28923 ; 453  |#ifdef _FOLDER_BROWSE_
                            28924 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            28925 ; 455  |#endif  // _FOLDER_BROWSE_
                            28926 ; 456  |
                            28927 ; 457  |///////////////////////////////////////////////////////////////////////
                            28928 ; 458  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28929 ; 459  |//!
                            28930 ; 460  |//! \fntype Function
                            28931 ; 461  |//!
                            28932 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            28933 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            28934 ; 464  |//! music library for that particular media.
                            28935 ; 465  |//!
                            28936 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            28937 ; 467  |//!
                            28938 ; 468  |//! \return
                            28939 ; 469  |//!
                            28940 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            28941 ; 471  |//!         function.
                            28942 ; 472  |///////////////////////////////////////////////////////////////////////
                            28943 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            28944 ; 474  |
                            28945 ; 475  |///////////////////////////////////////////////////////////////////////
                            28946 ; 476  |//! \brief
                            28947 ; 477  |//!
                            28948 ; 478  |//! \fntype Function
                            28949 ; 479  |//!
                            28950 ; 480  |//! \param[in]
                            28951 ; 481  |//!
                            28952 ; 482  |//! \return
                            28953 ; 483  |//!
                            28954 ; 484  |///////////////////////////////////////////////////////////////////////
                            28955 ; 485  |#ifdef _NEWMUSIC_
                            28956 ; 486  |void ML_UpdateNewMusic(void);
                            28957 ; 487  |#endif
                            28958 ; 488  |
                            28959 ; 489  |///////////////////////////////////////////////////////////////////////
                            28960 ; 490  |//! \brief
                            28961 ; 491  |//!
                            28962 ; 492  |//! \fntype Function
                            28963 ; 493  |//!
                            28964 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            28965 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            28966 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            28967 ; 497  |//!
                            28968 ; 498  |//! \param[in]  none
                            28969 ; 499  |//!
                            28970 ; 500  |//! \return
                            28971 ; 501  |//!
                            28972 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            28973 ; 503  |//!         must be called before calling any other music library functions.
                            28974 ; 504  |///////////////////////////////////////////////////////////////////////
                            28975 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            28976 ; 506  |
                            28977 ; 507  |///////////////////////////////////////////////////////////////////////
                            28978 ; 508  |//! \brief
                            28979 ; 509  |//!
                            28980 ; 510  |//! \fntype Function
                            28981 ; 511  |//!
                            28982 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            28983 ; 513  |//! library operation.
                            28984 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            28985 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            28986 ; 516  |//! music.sec file do not exist.
                            28987 ; 517  |//!
                            28988 ; 518  |//! \param[in]  none
                            28989 ; 519  |//!
                            28990 ; 520  |//! \return
                            28991 ; 521  |//!
                            28992 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            28993 ; 523  |//!         must be called before calling any other music library functions.
                            28994 ; 524  |///////////////////////////////////////////////////////////////////////
                            28995 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            28996 ; 526  |
                            28997 ; 527  |///////////////////////////////////////////////////////////////////////
                            28998 ; 528  |//! \brief
                            28999 ; 529  |//!
                            29000 ; 530  |//! \fntype Function
                            29001 ; 531  |//!
                            29002 ; 532  |//! Preload the list, prepare for renew.
                            29003 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            29004 ; 534  |//! structure in RAM.
                            29005 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            29006 ; 536  |//! in RAM.
                            29007 ; 537  |//!
                            29008 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            29009 ; 539  |//!
                            29010 ; 540  |//! \return
                            29011 ; 541  |//!
                            29012 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            29013 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            29014 ; 544  |///////////////////////////////////////////////////////////////////////
                            29015 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            29016 ; 546  |
                            29017 ; 547  |///////////////////////////////////////////////////////////////////////
                            29018 ; 548  |//! \brief
                            29019 ; 549  |//!
                            29020 ; 550  |//! \fntype Function
                            29021 ; 551  |//!
                            29022 ; 552  |//! Save the list to flash memory.
                            29023 ; 553  |//!
                            29024 ; 554  |//! \param[in]
                            29025 ; 555  |//!
                            29026 ; 556  |//! \return
                            29027 ; 557  |//!
                            29028 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            29029 ; 559  |//!         changed by the user.
                            29030 ; 560  |///////////////////////////////////////////////////////////////////////
                            29031 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            29032 ; 562  |
                            29033 ; 563  |///////////////////////////////////////////////////////////////////////
                            29034 ; 564  |//! \brief
                            29035 ; 565  |//!
                            29036 ; 566  |//! \fntype Function
                            29037 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            29038 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            29039 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            29040 ; 570  |//! Otherwise the song is deleted.
                            29041 ; 571  |//!
                            29042 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            29043 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            29044 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            29045 ; 575  |//!
                            29046 ; 576  |//! \return
                            29047 ; 577  |//!
                            29048 ; 578  |///////////////////////////////////////////////////////////////////////
                            29049 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            29050 ; 580  |
                            29051 ; 581  |///////////////////////////////////////////////////////////////////////
                            29052 ; 582  |//! \brief
                            29053 ; 583  |//!
                            29054 ; 584  |//! \fntype Function
                            29055 ; 585  |//!
                            29056 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            29057 ; 587  |//! in the ML_UpdateOnTheGo().
                            29058 ; 588  |//!
                            29059 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            29060 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            29061 ; 591  |//!
                            29062 ; 592  |//! \return
                            29063 ; 593  |//!
                            29064 ; 594  |///////////////////////////////////////////////////////////////////////
                            29065 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            29066 ; 596  |
                            29067 ; 597  |///////////////////////////////////////////////////////////////////////
                            29068 ; 598  |//! \brief
                            29069 ; 599  |//!
                            29070 ; 600  |//! \fntype Function
                            29071 ; 601  |//!
                            29072 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            29073 ; 603  |//!
                            29074 ; 604  |//! \param[in]  none
                            29075 ; 605  |//!
                            29076 ; 606  |//! \return
                            29077 ; 607  |//!
                            29078 ; 608  |///////////////////////////////////////////////////////////////////////
                            29079 ; 609  |void ML_UpdateOnTheGo(void);
                            29080 ; 610  |
                            29081 ; 611  |///////////////////////////////////////////////////////////////////////
                            29082 ; 612  |//! \brief
                            29083 ; 613  |//!
                            29084 ; 614  |//! \fntype Function
                            29085 ; 615  |//!
                            29086 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            29087 ; 617  |//! Call only once before inserting items. Call once for each media.
                            29088 ; 618  |//!
                            29089 ; 619  |//! \param[in]  none
                            29090 ; 620  |//!
                            29091 ; 621  |//! \return
                            29092 ; 622  |//!
                            29093 ; 623  |///////////////////////////////////////////////////////////////////////
                            29094 ; 624  |void ML_InitVoiceParameter(void);
                            29095 ; 625  |
                            29096 ; 626  |///////////////////////////////////////////////////////////////////////
                            29097 ; 627  |//! \brief
                            29098 ; 628  |//!
                            29099 ; 629  |//! \fntype Function
                            29100 ; 630  |//!
                            29101 ; 631  |//! \param[in]
                            29102 ; 632  |//!
                            29103 ; 633  |//! \return
                            29104 ; 634  |//!
                            29105 ; 635  |///////////////////////////////////////////////////////////////////////
                            29106 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            29107 ; 637  |
                            29108 ; 638  |///////////////////////////////////////////////////////////////////////
                            29109 ; 639  |//! \brief
                            29110 ; 640  |//!
                            29111 ; 641  |//! \fntype Function
                            29112 ; 642  |//!
                            29113 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            29114 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            29115 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            29116 ; 646  |//!
                            29117 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            29118 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            29119 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            29120 ; 650  |//!
                            29121 ; 651  |//! \return
                            29122 ; 652  |//!
                            29123 ; 653  |///////////////////////////////////////////////////////////////////////
                            29124 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            29125 ; 655  |
                            29126 ; 656  |///////////////////////////////////////////////////////////////////////
                            29127 ; 657  |//! \brief
                            29128 ; 658  |//!
                            29129 ; 659  |//! \fntype Function
                            29130 ; 660  |//!
                            29131 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            29132 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            29133 ; 663  |//! of music library for that particular media.
                            29134 ; 664  |//!
                            29135 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            29136 ; 666  |//!
                            29137 ; 667  |//! \return
                            29138 ; 668  |//!
                            29139 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            29140 ; 670  |//!         function.
                            29141 ; 671  |///////////////////////////////////////////////////////////////////////
                            29142 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            29143 ; 673  |
                            29144 ; 674  |///////////////////////////////////////////////////////////////////////
                            29145 ; 675  |//! \brief
                            29146 ; 676  |//!
                            29147 ; 677  |//! \fntype Function
                            29148 ; 678  |//!
                            29149 ; 679  |//! Called by UI, the merge the music library tables album,
                            29150 ; 680  |//! artist, genre, song and year.
                            29151 ; 681  |//!
                            29152 ; 682  |//! \param[in]  none
                            29153 ; 683  |//!
                            29154 ; 684  |//! \return
                            29155 ; 685  |//!
                            29156 ; 686  |///////////////////////////////////////////////////////////////////////
                            29157 ; 687  |void ML_MergeLibraryTables(void);
                            29158 ; 688  |
                            29159 ; 689  |///////////////////////////////////////////////////////////////////////
                            29160 ; 690  |//! \brief
                            29161 ; 691  |//!
                            29162 ; 692  |//! \fntype Function
                            29163 ; 693  |//!
                            29164 ; 694  |//! Called by UI, the merge the music library tables album,
                            29165 ; 695  |//! artist, genre, song and year.
                            29166 ; 696  |//!
                            29167 ; 697  |//! \param[in]  none
                            29168 ; 698  |//!
                            29169 ; 699  |//! \return
                            29170 ; 700  |//!
                            29171 ; 701  |///////////////////////////////////////////////////////////////////////
                            29172 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            29173 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            29174 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            29175 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            29176 ; 706  |
                            29177 ; 707  |///////////////////////////////////////////////////////////////////////
                            29178 ; 708  |//! \brief
                            29179 ; 709  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29180 ; 710  |//! \fntype Function
                            29181 ; 711  |//!
                            29182 ; 712  |//! \param[in]
                            29183 ; 713  |//!
                            29184 ; 714  |//! \return
                            29185 ; 715  |//!
                            29186 ; 716  |///////////////////////////////////////////////////////////////////////
                            29187 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            29188 ; 718  |
                            29189 ; 719  |/*================================================================================================*/
                            29190 ; 720  |
                            29191 ; 721  |// Siukoon 2005-02-28
                            29192 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            29193 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            29194 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            29195 ; 725  |#else
                            29196 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            29197 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            29198 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            29199 ; 729  |#define WORD_PER_SECTOR             (171)
                            29200 ; 730  |#define BYTE_PER_SECTOR             (512)
                            29201 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            29202 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            29203 ; 733  |
                            29204 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            29205 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            29206 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            29207 ; 737  |
                            29208 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            29209 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            29210 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            29211 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            29212 ; 742  |
                            29213 ; 743  |/////////////////////
                            29214 ; 744  |
                            29215 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            29216 ; 746  |
                            29217 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            29218 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            29219 ; 749  |#else
                            29220 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            29221 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            29222 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            29223 ; 753  |
                            29224 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            29225 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            29226 ; 756  |
                            29227 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            29228 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            29229 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            29230 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            29231 ; 761  |#else
                            29232 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            29233 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            29234 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            29235 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            29236 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            29237 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            29238 ; 768  |
                            29239 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            29240 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            29241 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            29242 ; 772  |#else
                            29243 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            29244 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            29245 ; 775  |
                            29246 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            29247 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            29248 ; 778  |
                            29249 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            29250 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            29251 ; 781  |
                            29252 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            29253 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            29254 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            29255 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            29256 ; 786  |#else
                            29257 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            29258 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            29259 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            29260 ; 790  |
                            29261 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            29262 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            29263 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            29264 ; 794  |#else
                            29265 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            29266 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            29267 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            29268 ; 798  |
                            29269 ; 799  |#ifdef __cplusplus
                            29270 ; 800  |}
                            29271 ; 801  |#endif
                            29272 ; 802  |
                            29273 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            29274 
                            29276 
                            29277 ; 41   |#endif
                            29278 ; 42   |#if !defined(NUMBER_OF_PRESETS)
                            29279 ; 43   |#define NUMBER_OF_PRESETS       10
                            29280 ; 44   |#endif
                            29281 ; 45   |
                            29282 ; 46   |
                            29283 ; 47   |#if 0
                            29284 ; 48   |#if !defined(FM_BAND_LIMIT_HIGH_FREQ)
                            29285 ; 49   |#ifdef FM_JAPAN_REGION
                            29286 ; 50   |#ifdef SD_USE_200KHZ_TUNING_GRID 
                            29287 ; 51   |#define FM_BAND_LIMIT_HIGH_FREQ 89900   //stmp10809
                            29288 ; 52   |#else
                            29289 ; 53   |#define FM_BAND_LIMIT_HIGH_FREQ 90000 
                            29290 ; 54   |#endif
                            29291 ; 55   |#else
                            29292 ; 56   |#ifdef SD_USE_200KHZ_TUNING_GRID 
                            29293 ; 57   |#define FM_BAND_LIMIT_HIGH_FREQ 107900
                            29294 ; 58   |#else
                            29295 ; 59   |#define FM_BAND_LIMIT_HIGH_FREQ 108000 
                            29296 ; 60   |#endif
                            29297 ; 61   |#endif
                            29298 ; 62   |#endif
                            29299 ; 63   |#if !defined(FM_BAND_LIMIT_LOW_FREQ)
                            29300 ; 64   |#ifdef FM_JAPAN_REGION
                            29301 ; 65   |#define FM_BAND_LIMIT_LOW_FREQ  76000
                            29302 ; 66   |#else
                            29303 ; 67   |#define FM_BAND_LIMIT_LOW_FREQ  87500
                            29304 ; 68   |#endif
                            29305 ; 69   |#endif
                            29306 ; 70   |
                            29307 ; 71   |#endif
                            29308 ; 72   |#if !defined(FM_BAND_LIMIT_HIGH_FREQ)
                            29309 ; 73   |    #ifdef  FM_USA_REGION               //USA
                            29310 ; 74   |                #define FM_BAND_LIMIT_HIGH_FREQ    107900 
                            29311 ; 75   |                #define FM_BAND_LIMIT_LOW_FREQ     88100
                            29312 ; 76   |    #else             //  !(USA)
                            29313 ; 77   |        #ifdef  FM_EUROPE_REGION      //Europe and China
                            29314 ; 78   |                #define FM_BAND_LIMIT_HIGH_FREQ    108000 
                            29315 ; 79   |                #define FM_BAND_LIMIT_LOW_FREQ      87500
                            29316 ; 80   |        #else         //  !(EUROPE)
                            29317 ; 81   |            #ifdef FM_JAPAN_REGION    //Japan
                            29318 ; 82   |                #define FM_BAND_LIMIT_HIGH_FREQ     90000
                            29319 ; 83   |                #define FM_BAND_LIMIT_LOW_FREQ      76000
                            29320 ; 84   |            #endif   // end (JAPAN)
                            29321 ; 85   |        #endif      // end (EUROPE)
                            29322 ; 86   |    #endif          // end (USA)
                            29323 ; 87   |#endif
                            29324 ; 88   |/* FM TUNER GRID is defaulted to 100KHz. Override this value by defining a new value in project.inc */
                            29325 ; 89   |#if !defined(FM_TUNER_GRID)
                            29326 ; 90   |#ifdef SD_USE_200KHZ_TUNING_GRID
                            29327 ; 91   |#define FM_TUNER_GRID   200
                            29328 ; 92   |#else
                            29329 ; 93   |#define FM_TUNER_GRID   100
                            29330 ; 94   |#endif
                            29331 ; 95   |#endif
                            29332 ; 96   |
                            29333 ; 97   |#define DCDC1_750KHZ  0     //3120-mark
                            29334 ; 98   |   // In order to reduce EMI, customer can define this macro as "1"
                            29335 ; 99   |   // However this change may cause less stability of DCDC converter.  
                            29336 ; 100  |  //Customer should determine this value to be "1" or "0".
                            29337 ; 101  |  //If customer set DCDC1_750KHz to "1" to let DCDC1 works on 750KHz,  then customer should change the DCDC1 power inductor to 15uH or 22 uH power inductor with max. allowable DC current larger than 500mA
                            29338 ; 102  |  //If customer set DCDC1_750KHZ to "0", then the DCDC1 power inductor is 4.7uH, customer could refer to the "STMP35xx Reference Schematics"
                            29339 ; 103  |
                            29340 ; 104  |
                            29341 ; 105  |// Minimum settings for mixer volume registers
                            29342 ; 106  |#define MIN_LVOL        0x001F00
                            29343 ; 107  |#define MIN_RVOL        0x00001F
                            29344 ; 108  |
                            29345 ; 109  |#define SmartMediaTimer1Reg (*((volatile WORD _X *) (HW_EMC_BASEADDR+17)))
                            29346 ; 110  |#define CompactFlashTimer1Reg (*((volatile WORD _X *) (HW_EMC_BASEADDR+9)))
                            29347 ; 111  |#define dcdcVdddReg (*((volatile WORD _X *) (HW_DCDC_BASEADDR+3)))
                            29348 ; 112  |#define dcdcVddioReg (*((volatile WORD _X *) (HW_DCDC_BASEADDR+2)))
                            29349 ; 113  |
                            29350 ; 114  |#ifdef TUNER_STFM1000
                            29351 ; 115  |// Lower the Vddio to conserve the power
                            29352 ; 116  |#define STFM_VDDIO_BO_CHANGE 0x300      // 0.24V 
                            29353 ; 117  |#define STFM_VDDIO_VDC_CHANGE 0x004     // 0.25V
                            29354 ; 118  |#define STFM_VDDIO_CONTRAST_ADJUST 5
                            29355 ; 119  |#endif
                            29356 ; 120  |
                            29357 ; 121  |#define FMTUNER_MENU_DISPLAY_ALL (1<<DISPLAY_LOCK_BITPOS)|\ 
                            29358 ; 122  |                                 (1<<DISPLAY_DISK_BITPOS)|\ 
                            29359 ; 123  |                                                                 (1<<DISPLAY_BATTERY_BITPOS)|\ 
                            29360 ; 124  |                                                             (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            29361 ; 125  |                                 (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                            29362 ; 126  |                                 (1<<DISPLAY_EQ_BITPOS)|\ 
                            29363 ; 127  |                                 (1<<DISPLAY_FMTUNER_FREQUENCY)
                            29364 ; 128  |
                            29365 ; 129  |
                            29366 ; 130  |_reentrant void InitializeFMTuner(void);
                            29367 ; 131  |_reentrant void TurnOffFMTuner(void);
                            29368 ; 132  |_reentrant void ForceFMTInit (void);
                            29369 ; 133  |_reentrant void DisableExecSpeedClient(void);  // See SysExecSpeedClient.asm
                            29370 ; 134  |_reentrant void ReEnableExecSpeedClient(void);
                            29371 ; 135  |WORD _reentrant DisplayGetContrast(void);
                            29372 ; 136  |
                            29373 ; 137  |extern INT gTUNER_STFM1000;
                            29374 ; 138  |extern int g_iEqSetting;
                            29375 ; 139  |
                            29376 ; 140  |extern WORD g_bEraseComplete;
                            29377 ; 141  |extern WORD g_bResourceGetDirty;
                            29378 ; 142  |#ifdef TUNER_STFM1000
                            29379 ; 143  |_reentrant void LoadSTFMDecoder(void);
                            29380 ; 144  |#endif
                            29381 ; 145  |
                            29382 ; 146  |// Filter the battery level to minimize the ADC noise
                            29383 ; 147  |INT _X iBattlevel;
                            29384 ; 148  |
                            29385 ; 149  |
                            29386 ; 150  |/* Added for removing nand flash noise in the FM Tuner mode */
                            29387 ; 151  |void FadeOutFMTuner(void);
                            29388 ; 152  |_reentrant WORD RefreshSystemDriveErrorBlock(void);
                            29389 ; 153  |_reentrant int EraseOneSystemDriveBlock(void);
                            29390 ; 154  |/* Tuner muted states:
                            29391 ; 155  |        0 - idle
                            29392 ; 156  |        1 - Tuner muted and Faded out. Unmute the tuner when tuner is tuned
                            29393 ; 157  |        2 - Tuner muted and Faded out. Mute the tuner when tuner is tuned
                            29394 ; 158  |        3 - Wating for audio fade in
                            29395 ; 159  |*/
                            29396 ; 160  |INT _X iTuningMuted;      
                            29397 ; 161  |/* These global variables are used to communicate the tuner data with the display routine */
                            29398 ; 162  |WORD _X g_wTunedFrequency;   //
                            29399 ; 163  |BOOL    g_bStereoBroadcast;
                            29400 ; 164  |INT _X iCurrentPreset = 0;   //
                            29401 
                            29402 
X:0000                      29403         org     x,".xdatafmtunermenu",init:
                            29404 FiCurrentPreset:
X:0000 000000               29405         dc      $000000
                            29408 
                            29409 ; 165  |WORD  _X  s_wTimeCount = 0;  //
                            29410 
                            29411 Fs_wTimeCount:
X:0001 000000               29412         dc      $000000
                            29415 
                            29416 ; 166  |#ifdef TUNER_STFM1000
                            29417 ; 167  |WORD _X g_wDCDCTBR;          //
                            29418 ; 168  |// Have to be defined as pointers
                            29419 ; 169  |extern _P int  _lc_u_b_FM_TUNER_SECOND_RSRC_P_buf[];
                            29420 ; 170  |extern _P int  _lc_u_e_FM_TUNER_SECOND_RSRC_P_buf[];
                            29421 ; 171  |BOOL _X g_bEnable100msTimer = FALSE;  //
                            29422 
                            29423 Fg_bEnable100msTimer:
X:0002 000000               29424         dc      $000000
                            29427 
                            29428 ; 172  |// Wrap function
                            29429 ; 173  |_reentrant void LoadSTFM10000SecondResource(int rsrc_num,     // resource number
                            29430 ; 174  |                                        int rsrc_type,     // resource type
                            29431 ; 175  |                                        int rsrc_size,     // resource size
                            29432 ; 176  |                                        int start_addr,    // resource start addr
                            29433 ; 177  |                                        int target_mem);   // Memory type
                            29434 ; 178  |#endif
                            29435 ; 179  |//INT  g_iStoredContrastPercentage = 0;  //
                            29436 ; 180  |
                            29437 ; 181  |#if 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29438 ; 182  |#ifdef USE_PLAYLIST3
                            29439 ; 183  |extern RAM_SONG_INFO_T song_info;
                            29440 ; 184  |extern int g_file_time;
                            29441 ; 185  |extern _packed BYTE g_LastEncName[30];
                            29442 ; 186  |
                            29443 ; 187  |#pragma asm
                            29444 ; 188  |    nolist
                            29445 ; 189  |    include "sysresources.inc"
                            29446 ; 190  |    include "sysequ.inc"
                            29447 ; 191  |    list
                            29448 ; 192  |#pragma endasm
                            29449 ; 193  |
                            29450 ; 194  |void _reentrant ML_fmrec_menu_init(void)
                            29451 ; 195  |{
                            29452 ; 196  |#pragma asm
                            29453 ; 197  |        include "resource.inc"
                            29454 ; 198  |        org     p,".ptextfmtunermenu":
                            29455 ; 199  |        extern  F_lc_u_e_MusicLibVoice_P
                            29456 ; 200  |        extern  F_lc_u_b_MusicLibVoice_P
                            29457 ; 201  |        extern  SysLoadResource
                            29458 ; 202  |
                            29459 ; 203  |        ; Load the MusicLib voice build engine into P memory
                            29460 ; 204  |        move    #>RSRC_MUSICLIB_VOICE_APP,x0                      ; Resource number
                            29461 ; 205  |        move    #>RSRC_TYPE_DATA,x1                        ; Resource type is data
                            29462 ; 206  |        move    #>(F_lc_u_e_MusicLibVoice_P-F_lc_u_b_MusicLibVoice_P)*3,y1 ; overlay area sz
                            29463 ; 207  |        move    #>F_lc_u_b_MusicLibVoice_P,y0                      ; Address of the overlay area
                            29464 ; 208  |        move    #TARGET_MEM_P,a1                           ; Overlay area is in P memory
                            29465 ; 209  |        jsr     SysLoadResource
                            29466 ; 210  |#pragma endasm
                            29467 ; 211  |}
                            29468 ; 212  |#endif
                            29469 ; 213  |#endif
                            29470 ; 214  |
                            29471 ; 215  |
                            29472 ; 216  | 
                            29473 ; 217  |
                            29474 ; 218  |#ifndef BATTERY_TYPE_LI_ION
                            29475 ; 219  |#ifdef TUNER_STFM1000
                            29476 ; 220  |void IncreaseVDDIO(void) {    // Helper function to increse r  ecrease VDDIO and VDDIO_BO
                            29477 ; 221  |    dcdcVddioReg += STFM_VDDIO_VDC_CHANGE;                              // increase the Vddio first
                            29478 ; 222  |    SysPostMessage(3,LCD_TEMP_CONTRAST,0);
                            29479 ; 223  |        SysWaitOnEvent(0,0,1);
                            29480 ; 224  |    dcdcVddioReg += STFM_VDDIO_BO_CHANGE;          // then raise the BO level
                            29481 ; 225  |    return;
                            29482 ; 226  |}
                            29483 ; 227  |void DecreaseVDDIO(void) {    // Helper function to increse r  ecrease VDDIO and VDDIO_BO
                            29484 ; 228  |        dcdcVddioReg -= STFM_VDDIO_BO_CHANGE;          // decrease the BO level first
                            29485 ; 229  |        SysPostMessage(3,LCD_TEMP_CONTRAST,LCD_STEPSIZE_CONTRAST*STFM_VDDIO_CONTRAST_ADJUST);
                            29486 ; 230  |        SysWaitOnEvent(0,0,1);
                            29487 ; 231  |        dcdcVddioReg -= STFM_VDDIO_VDC_CHANGE; 
                            29488 ; 232  |    return;
                            29489 ; 233  |}
                            29490 ; 234  |#else
                            29491 ; 235  |// Display is too dark using LIION battery if above code is used, so do nothing for LIION battery
                            29492 ; 236  |#define IncreaseVDDIO() 
                            29493 ; 237  |#define DecreaseVDDIO()
                            29494 ; 238  |#endif
                            29495 ; 239  |#else 
                            29496 ; 240  |#define IncreaseVDDIO() 
                            29497 ; 241  |#define DecreaseVDDIO()
                            29498 ; 242  |#endif
                            29499 ; 243  |
                            29500 ; 244  |#if 0
                            29501 ; 245  |static void Illegal_Instruction_Int_Init (void) 
                            29502 ; 246  |{
                            29503 ; 247  |  #pragma asm
                            29504 ; 248  | ;Set GP12 as trigger if Invalid Instruction
                            29505 ; 249  |    move    #>$0A702C,x0             ; opcode for  bset #HW_GP_B12_BITPOS,x:HW_GP1DOR (bclr is $0A700C)
                            29506 ; 250  |    move    #>$00F411 ,n1
                            29507 ; 251  |    move    #$0038,r1                ; Invalid DSP Insrution Vector
                            29508 ; 252  |    move    x0,p:(r1)+
                            29509 ; 253  |    move    n1,p:(r1) 
                            29510 ; 254  |  #pragma endasm
                            29511 ; 255  |    
                            29512 ; 256  |    return();
                            29513 ; 257  |}
                            29514 ; 258  |#endif              
                            29515 ; 259  |/////////////////////////////////////////////////////////////////////////////////////////
                            29516 ; 260  |//
                            29517 ; 261  |//>  Name:          int _reentrant FMTunerMenu(int a, int b, int *pPtr )
                            29518 ; 262  |//
                            29519 ; 263  |//   Type:          Function (user menu)
                            29520 ; 264  |//
                            29521 ; 265  |//   Description:   This function is the FM Tuner menu
                            29522 ; 266  |//
                            29523 ; 267  |//   Inputs:        None used.
                            29524 ; 268  |//
                            29525 ; 269  |//   Outputs:       value of which menu to return to
                            29526 ; 270  |//
                            29527 ; 271  |//   Notes:         This function handles the FM Tuner menu.  It loops until a reason
                            29528 ; 272  |//                  to exit is reached (PR_MENU will return MENU_MAIN)
                            29529 ; 273  |//
                            29530 ; 274  |//                  The basic loop is...
                            29531 ; 275  |//
                            29532 ; 276  |//                  while (not done)
                            29533 ; 277  |//                  {
                            29534 ; 278  |//                      Update display if necessary
                            29535 ; 279  |//                      Wait for event
                            29536 ; 280  |//                      handle event locally
                            29537 ; 281  |//                  }
                            29538 ; 282  |//                  
                            29539 ; 283  |//                  Sometimes an event may be handled entirely in the player state handler,
                            29540 ; 284  |//                  sometimes entirely locally, sometimes in both places.
                            29541 ; 285  |//<
                            29542 ; 286  |//////////////////////////////////////////////////////////////////////////////////////////
                            29543 ; 287  |int _reentrant FMTunerMenu(int a, int b, int *pPtr)
                            29544 ; 288  |{
                            29545 
P:0000                      29546         org     p,".ptextfmtunermenu":
                            29553 FFMTunerMenu:
P:0000 055F7C         2    229554         movec   ssh,y:(r7)+
P:0001 3F0C00         2    429557         move    #12,n7
P:0002 000000         2    629558         nop
P:0003 204F00         2    829559         move    (r7)+n7
                            29628 
                            29629 ; 289  |    union DisplayHints DisplayHint;
                            29630 ; 290  |    INT i ;
                            29631 ; 291  |    INT  iNewMenu;
                            29632 ; 292  |        
                            29633 ; 293  |    INT  iEvent;
                            29634 ; 294  |    INT  iEventSave = 0;  //Used to record a "media state change" and save the event.
                            29635 
P:0004 200013         2   1029637         clr     a   
P:0005 240000         2   1229638         move    #0,x0
                            29647 
                            29648 ; 295  |
                            29649 ; 296  |    BOOL bDone = FALSE;
                            29650 ; 297  |    BOOL bMuted;
                            29651 ; 298  |    BOOL bResetPreset = FALSE;
                            29652 
P:0006 21C700         2   1429654         move    a,y1
                            29662 
                            29663 ; 299  |    INT  iSeekCount;
                            29664 ; 300  |    INT  iSaveRecSource;
                            29665 ; 301  |    INT iVolumeRepeat = 0;
                            29666 
P:0007 21C600         2   1629668         move    a,y0
                            29678 
                            29679 ; 302  |    INT iFlashAccessTimer;
                            29680 ; 303  |    INT iTempEqSetting;
                            29681 ; 304  |
                            29682 ; 305  |// This structure is used to save the relevant members of EventInfo each time
                            29683 ; 306  |// a MENU_MSG_MEDIA_CHANGED message is received.
                            29684 ; 307  |    struct EventInfoSave {
                            29685 ; 308  |        WORD wMsgLength;
                            29686 ; 309  |        WORD wMsgCommand;
                            29687 ; 310  |    } EventInfoSave;
                            29688 ; 311  |
                            29689 ; 312  |    a;b;//prevent parameter not used warnings.
                            29690 ; 313  |    // This is required to get the message into the playerstatemachine
                            29691 ; 314  |    // casted to avoid pointer mismatch warnings
                            29692 ; 315  |    pPtr = (int *) &gEventInfo;
                            29693 
P:0008 60F400 rrrrrr  3   1929695         move    #FgEventInfo,r0
                            29696 
                            29697 ; 316  |
                            29698 ; 317  |#ifdef REMOVE_FM
                            29699 ; 318  |    return MENU_MUSIC;          // Exit if No FM Support
                            29700 ; 319  |    }
                            29701 ; 320  |#else
                            29702 ; 321  |    
                            29703 ; 322  |#ifdef TUNER_STFM1000 
                            29704 ; 323  |        if (0 == gTUNER_STFM1000) return MENU_MUSIC;            // Exit if STFM1000 is not present
                            29705 
P:000A 5FF000 rrrrrr  3   2229707         move    y:FgTUNER_STFM1000,b
P:000C 20000B         2   2429709         tst     b
P:000D 0AF0AA rrrrrr  6   3029710         jeq     L449
P:000F 77F400 FFFFF9  3   3329711         move    #-7,n7
P:0011 000000         2   3529712         nop
P:0012 4E6F00         4   3929713         move    y0,y:(r7+n7)
P:0013 77F400 FFFFF8  3   4229716         move    #-8,n7
P:0015 000000         2   4429717         nop
P:0016 4F6F00         4   4829718         move    y1,y:(r7+n7)
P:0017 77F400 FFFFF7  3   5129721         move    #-9,n7
P:0019 000000         2   5329722         nop
P:001A 4C6F00         4   5729723         move    x0,y:(r7+n7)
P:001B 77F400 FFFFFA  3   6029726         move    #-6,n7
P:001D 000000         2   6229727         nop
P:001E 686F00         4   6629728         move    r0,y:(r7+n7)
                            29731 
                            29732 ; 324  |#endif
                            29733 ; 325  |
                            29734 ; 326  |#ifdef  FM_PHILIPS    
                            29735 ; 327  |         if (1 == gTUNER_STFM1000) return MENU_MUSIC;           // Exit if STFM1000 is present
                            29736 ; 328  |#endif
                            29737 ; 329  |
                            29738 ; 330  |    // Turn on the mixer first then mute the DAC to avoid the pop
                            29739 ; 331  |#ifndef TUNER_STFM1000
                            29740 ; 332  |    SysPostMessage(3,MIXER_POWER_DOWN,MIXER_ON);
                            29741 ; 333  |    SysWaitOnEvent(0,0,1);              
                            29742 ; 334  |#endif
                            29743 ; 335  |
                            29744 ; 336  |    SysPostMessage(2,MIXER_DAC_MUTE);
                            29745 
P:001F 290200         2   6829747         move    #2,b0
P:0020 56F400 04001D  3   7129748         move    #262173,a
P:0022 5E5F00         2   7329749         move    a,y:(r7)+
P:0023 595F00         2   7529751         move    b0,y:(r7)+
P:0024 0BF080 rrrrrr  6   8129753         jsr     FSysPostMessage
P:0026 205700         2   8329754         move    (r7)-
P:0027 205700         2   8529756         move    (r7)-
                            29758 
                            29759 ; 337  |    SysWaitOnEvent(0,0,1);      
                            29760 
P:0028 20001B         2   8729762         clr     b   
P:0029 200013         2   8929763         clr     a   
P:002A 21B000         2   9129764         move    b1,r0
P:002B 57F400 000001  3   9429765         move    #>1,b
P:002D 0BF080 rrrrrr  6  10029766         jsr     SysWaitOnEvent
                            29767 
                            29768 ; 338  |
                            29769 ; 339  |    // stop the decoder
                            29770 ; 340  |    SysPostMessage(2,DECODER_STOP);
                            29771 
P:002F 290200         2  10229773         move    #2,b0
P:0030 2D0300         2  10429774         move    #3,b1
P:0031 5D5F00         2  10629775         move    b1,y:(r7)+
P:0032 595F00         2  10829777         move    b0,y:(r7)+
P:0033 0BF080 rrrrrr  6  11429779         jsr     FSysPostMessage
P:0035 205700         2  11629780         move    (r7)-
P:0036 205700         2  11829782         move    (r7)-
P:0037 200013         2  12029784         clr     a   
P:0038 300000         2  12229785         move    #0,r0
P:0039 57F400 000001  3  12529786         move    #>1,b
                            29787 
                            29788 ; 341  |    SysWaitOnEvent(0,0,1);
                            29789 
P:003B 0BF080 rrrrrr  6  13129791         jsr     SysWaitOnEvent
                            29792 
                            29793 ; 342  |
                            29794 ; 343  |#ifdef TUNER_STFM1000
                            29795 ; 344  |    if(EQ_NORMAL != g_iEqSetting)
                            29796 
P:003D 5FF000 rrrrrr  3  13429798         move    y:Fg_iEqSetting,b
P:003F 20000B         2  13629799         tst     b
P:0040 0AF0AA rrrrrr  6  14229800         jeq     L340
                            29801 
                            29802 ; 345  |    {
                            29803 ; 346  |          SysSpeedIncrease(SPEED_FM_EQ, SPEED_CLIENT_STFM_EQ);   // Increase speed for equalizer
                            29804 
P:0042 57F400 000004  3  14529806         move    #>4,b
P:0044 200001         2  14729807         tfr     b,a
P:0045 0BF080 rrrrrr  6  15329808         jsr     FSysSpeedIncrease
                            29809 
                            29810 ; 347  |//4-17        SysSpeedIncrease(SPEED_MP3, SPEED_CLIENT_STFM_EQ);  //DEBUG ONLY Try higher clock speed to fix DAC underflow
                            29811 ; 348  |        SysPostMessage(3,GEQ_SET_EQ,ENABLE_EQ);   // Make sure Equalizer is Enabled for STFM1000
                            29812 
P:0047 290100         2  15529814         move    #1,b0
P:0048 2D0300         2  15729815         move    #3,b1
P:0049 595F00         2  15929816         move    b0,y:(r7)+
P:004A 260A00         2  16129818         move    #<$A,y0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
P:004B 4E5F00         2  16329819         move    y0,y:(r7)+
P:004C 5D5F00         2  16529821         move    b1,y:(r7)+
P:004D 0BF080 rrrrrr  6  17129823         jsr     FSysPostMessage
P:004F 3F0300         2  17329824         move    #3,n7
P:0050 000000         2  17529825         nop
P:0051 204700         2  17729826         move    (r7)-n7
                            29828 
                            29829 ; 349  |    }
                            29830 ; 350  |#ifdef CLCD_16BIT    
                            29831 ; 351  |    SysPostMessage(2,LCD_16BIT_OFF);
                            29832 ; 352  |    SysWaitOnEvent(0,0,1);
                            29833 ; 353  |#endif //#ifdef CLCD_16BIT
                            29834 ; 354  |  
                            29835 ; 355  |    // Force loading of STFM decoder
                            29836 ; 356  |    // NOTE: MAKE SURE THE DECODER_STOP MESSAGE HAS BEEN SENT
                            29837 ; 357  |    // TO THE CURRENTLY LOADED DECODER BEFORE LOADING THE STFM DECODER
                            29838 ; 358  |    LoadSTFMDecoder();
                            29839 
P:0052 0BF080 rrrrrr  6  18329841 L340:   jsr     FLoadSTFMDecoder
                            29842 
                            29843 ; 359  |    // Load FAT write to restore the system drive
                            29844 ; 360  |    SysLoadFATWrite();
                            29845 
P:0054 0BF080 rrrrrr  6  18929847         jsr     SysLoadFATWrite
                            29848 
                            29849 ; 361  |
                            29850 ; 362  |    // start the decoder
                            29851 ; 363  |    SysPostMessage(2,DECODER_PLAY);
                            29852 
P:0056 2D0200         2  19129854         move    #2,b1
P:0057 290200         2  19329855         move    #2,b0
P:0058 595F00         2  19529856         move    b0,y:(r7)+
P:0059 5D5F00         2  19729858         move    b1,y:(r7)+
P:005A 0BF080 rrrrrr  6  20329860         jsr     FSysPostMessage
P:005C 205700         2  20529861         move    (r7)-
P:005D 205700         2  20729863         move    (r7)-
P:005E 200013         2  20929865         clr     a   
P:005F 300000         2  21129866         move    #0,r0
P:0060 57F400 000001  3  21429867         move    #>1,b
                            29868 
                            29869 ; 364  |    SysWaitOnEvent(0,0,1);
                            29870 
P:0062 0BF080 rrrrrr  6  22029872         jsr     SysWaitOnEvent
                            29873 
                            29874 ; 365  |
                            29875 ; 366  |#endif
                            29876 ; 367  |
                            29877 ; 368  |    // Stop the Force Battery update every 2 seconds, and the animation
                            29878 ; 369  |    SysPostMessage(3,SOFT_TIMER_KILL_TIMER,TIMER_BATT_CHK);    
                            29879 
P:0064 46F400 090002  3  22329881         move    #589826,y0
P:0066 290200         2  22529882         move    #2,b0
P:0067 2D0300         2  22729883         move    #3,b1
P:0068 595F00         2  22929884         move    b0,y:(r7)+
P:0069 4E5F00         2  23129886         move    y0,y:(r7)+
P:006A 5D5F00         2  23329888         move    b1,y:(r7)+
P:006B 0BF080 rrrrrr  6  23929890         jsr     FSysPostMessage
P:006D 3F0300         2  24129891         move    #3,n7
P:006E 000000         2  24329892         nop
P:006F 204700         2  24529893         move    (r7)-n7
P:0070 20001B         2  24729895         clr     b   
P:0071 280300         2  24929896         move    #3,a0
P:0072 5F5F00         2  25129897         move    b,y:(r7)+
P:0073 44F400 090002  3  25429899         move    #589826,x0
P:0075 4C5F00         2  25629900         move    x0,y:(r7)+
P:0076 585F00         2  25829902         move    a0,y:(r7)+
                            29904 
                            29905 ; 370  |    SysPostMessage(3,SOFT_TIMER_KILL_TIMER,TIMER_ANIMATE);    
                            29906 
P:0077 0BF080 rrrrrr  6  26429908         jsr     FSysPostMessage
P:0079 3F0300         2  26629909         move    #3,n7
P:007A 000000         2  26829910         nop
P:007B 204700         2  27029911         move    (r7)-n7
                            29913 
                            29914 ; 371  |
                            29915 ; 372  |    // disable auto powerdown while in this menu
                            29916 ; 373  |    g_MenuFlags.MENU_FLAG_POWER_DOWN_ENABLED = FALSE;
                            29917 
P:007C 0A7040 rrrrrr  6  27629919         bclr    #0,y:Fg_MenuFlags
                            29920 
                            29921 ; 374  |    UpdateAutoShutdownTimer();
                            29922 
P:007E 0BF080 rrrrrr  6  28229924         jsr     FUpdateAutoShutdownTimer
P:0080 57F400 000002  3  28529925         move    #>2,b
P:0082 56F400 000003  3  28829926         move    #>3,a
                            29927 
                            29928 ; 375  |
                            29929 ; 376  |#ifdef TUNER_STFM1000
                            29930 ; 377  |
                            29931 ; 378  |    // set DCLK to SPEED FM
                            29932 ; 379  |    SysSpeedIncrease(SPEED_FM, SPEED_CLIENT_STFM_DEC);
                            29933 
P:0084 0BF080 rrrrrr  6  29429935         jsr     FSysSpeedIncrease
                            29936 
                            29937 ; 380  |//4-17        SysSpeedIncrease(SPEED_MP3, SPEED_CLIENT_STFM_DEC);   //DEBUG ONLY Try higher clock speed to fix DAC underflow
                            29938 ; 381  | #else
                            29939 ; 382  | 
                            29940 ; 383  |    // Increases vddd Voltage if its not already above the mixer's needed vddd voltage  
                            29941 ; 384  |    SysSpeedIncrease(SPEED_MIXER, SPEED_CLIENT_MIXER);
                            29942 ; 385  |#endif
                            29943 ; 386  |    // Disable the exec speed client upon entering FM menu so DCLK speed does not increase 
                            29944 ; 387  |    // on button press introducing noise due to higher DCLK freq. Reenable on FM menu exit.
                            29945 ; 388  |    DisableExecSpeedClient();
                            29946 
P:0086 0BF080 rrrrrr  6  30029948         jsr     FDisableExecSpeedClient
                            29949 
                            29950 ; 389  |
                            29951 ; 390  |    //set the initial conditions here, rather than in the declaration--here it takes code 
                            29952 ; 391  |    //(which is overlayed) to initialize the variables  rather than y space (which isn't)
                            29953 ; 392  |    iSeekCount = 0;
                            29954 
P:0088 270000         2  30229956         move    #0,y1
P:0089 77F400 FFFFFB  3  30529958         move    #-5,n7
P:008B 000000         2  30729959         nop
P:008C 4F6F00         4  31129960         move    y1,y:(r7+n7)
                            29963 
                            29964 ; 393  |    DisplayHint.I = FMTUNER_MENU_DISPLAY_ALL;
                            29965 
P:008D 55F400 707020  3  31429967         move    #7368736,b1
P:008F 77F400 FFFFF6  3  31729968         move    #-10,n7
P:0091 000000         2  31929969         nop
P:0092 5D6F00         4  32329970         move    b1,y:(r7+n7)
                            29971 
                            29972 ; 394  |    bDone = FALSE;
                            29973 
P:0093 240000         2  32529975         move    #0,x0
P:0094 77F400 FFFFFC  3  32829977         move    #-4,n7
P:0096 000000         2  33029978         nop
P:0097 4C6F00         4  33429979         move    x0,y:(r7+n7)
                            29982 
                            29983 ; 395  |
                            29984 ; 396  |    g_iCurrentMenu = MENU_FMTUNER;
                            29985 
P:0098 290200         2  33629987         move    #2,b0
P:0099 597000 rrrrrr  3  33929988         move    b0,y:Fg_iCurrentMenu
                            29989 
                            29990 ; 397  |    iNewMenu = MENU_MAIN;
                            29991 
P:009B 45F400 000064  3  34229993         move    #>100,x1
P:009D 77F400 FFFFFD  3  34529995         move    #-3,n7
P:009F 000000         2  34729996         nop
P:00A0 4D6F00         4  35129997         move    x1,y:(r7+n7)
                            30000 
                            30001 ; 398  |    bMuted = FALSE;
                            30002 
P:00A1 290000         2  35330004         move    #0,b0
P:00A2 77F400 FFFFFE  3  35630006         move    #-2,n7
P:00A4 000000         2  35830007         nop
P:00A5 596F00         4  36230008         move    b0,y:(r7+n7)
                            30011 
                            30012 ; 399  |#ifdef TUNER_LV24000     
                            30013 ; 400  |    // Change the Vddio for testing.
                            30014 ; 401  |        // Disable the brownout
                            30015 ; 402  |        //HW_DCDC_VDDIO.B.BROWNOUT_ENABLE = 0;
                            30016 ; 403  |        dcdcVddioReg &= 0x0301f1f;
                            30017 ; 404  |        // incease the Level
                            30018 ; 405  |        //      Vddio = 3.0 V => set VOLTAGE_LEVEL = 0x0f
                            30019 ; 406  |        //  Vddio = 3.3 V => set VOLTAGE_LEVEL = 0x14
                            30020 ; 407  |        //  Vddio = 3.3 V => set VOLTAGE_LEVEL = 0x17
                            30021 ; 408  |        //HW_DCDC_VDDIO.B.VOLTAGE_LEVEL = 0x14;
                            30022 ; 409  |        dcdcVddioReg = (dcdcVddioReg & 0x301f00) | 0x14;
                            30023 ; 410  |        // wait for Vddio to settle
                            30024 ; 411  |        // note: do not wait HW_DCDC_VDDIO.B.VDDIO_OK. It may not set in buck mode
                            30025 ; 412  |        SysWaitOnEvent(0,0,30);
                            30026 ; 413  |        // increase the brownout level
                            30027 ; 414  |        //HW_DCDC_VDDIO.B.BROWNOUT_LEVEL = 0x0c;
                            30028 ; 415  |        dcdcVddioReg = (dcdcVddioReg & 0x3001F) | 0x0c00;
                            30029 ; 416  |        // enable brownout
                            30030 ; 417  |        //HW_DCDC_VDDIO.B.BROWNOUT_ENABLE = 1;
                            30031 ; 418  |        dcdcVddioReg |= 0x10000;
                            30032 ; 419  |        // compensate the LCD contrast due to the change in Vddio
                            30033 ; 420  |        // Vddio = 3.0 V, no compensation
                            30034 ; 421  |        // Vddio = 3.3 V, decrease by 4 steps
                            30035 ; 422  |        // Vddio = 3.5 V, decrease by 7 steps
                            30036 ; 423  |        //g_iStoredContrastPercentage = DisplayGetContrast();
                            30037 ; 424  |        SysPostMessage(3,LCD_SET_CONTRAST, DisplayGetContrast()-LCD_STEPSIZE_CONTRAST*4);  //
                            30038 ; 425  |#endif
                            30039 ; 426  |
                            30040 ; 427  |        //clear the screen
                            30041 ; 428  |    SysCallFunction(RSRC_DISPLAY_CODE_BANK,DisplayClearDisplay,0,0,0);
                            30042 
P:00A6 20001B         2  36430044         clr     b   
P:00A7 310000         2  36630045         move    #0,r1
P:00A8 56F400 000022  3  36930046         move    #>34,a
P:00AA 223400         2  37130047         move    r1,r4
P:00AB 60F400 rrrrrr  3  37430048         move    #FDisplayClearDisplay,r0
P:00AD 0BF080 rrrrrr  6  38030049         jsr     SysCallFunction
                            30050 
                            30051 ; 429  |        SysWaitOnEvent(0,0,10);
                            30052 
P:00AF 200013         2  38230054         clr     a   
P:00B0 300000         2  38430055         move    #0,r0
P:00B1 57F400 00000A  3  38730056         move    #>10,b
P:00B3 0BF080 rrrrrr  6  39330057         jsr     SysWaitOnEvent
                            30058 
                            30059 ; 430  |
                            30060 ; 431  |    InitializeFMTuner();
                            30061 
P:00B5 0BF080 rrrrrr  6  39930063         jsr     FInitializeFMTuner
                            30064 
                            30065 ; 432  |
                            30066 ; 433  |        iTuningMuted=4;
                            30067 
P:00B7 290400         2  40130069         move    #4,b0
P:00B8 517000 rrrrrr  3  40430070         move    b0,x:FiTuningMuted
                            30071 
                            30072 ; 434  |#ifdef TUNER_STFM1000
                            30073 ; 435  |    SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_TUNER,1,100,MENU_TUNER_READY); 
                            30074 
P:00BA 46F400 090001  3  40730076         move    #589825,y0
P:00BC 47F400 060019  3  41030077         move    #393241,y1
P:00BE 2D6400         2  41230078         move    #100,b1
P:00BF 280100         2  41430079         move    #1,a0
P:00C0 2C0600         2  41630080         move    #6,a1
P:00C1 4F5F00         2  41830081         move    y1,y:(r7)+
P:00C2 5D5F00         2  42030083         move    b1,y:(r7)+
P:00C3 585F00         2  42230085         move    a0,y:(r7)+
P:00C4 595F00         2  42430087         move    b0,y:(r7)+
P:00C5 4E5F00         2  42630089         move    y0,y:(r7)+
P:00C6 5C5F00         2  42830091         move    a1,y:(r7)+
P:00C7 0BF080 rrrrrr  6  43430093         jsr     FSysPostMessage
P:00C9 3F0600         2  43630094         move    #6,n7
P:00CA 000000         2  43830095         nop
P:00CB 204700         2  44030096         move    (r7)-n7
                            30098 
                            30099 ; 436  |  
                            30100 ; 437  |#else 
                            30101 ; 438  |    // set stage for tuner ready
                            30102 ; 439  |    SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_TUNER,1,2000,MENU_TUNER_READY); 
                            30103 ; 440  |#endif
                            30104 ; 441  |        // set the tuner sensitivity
                            30105 ; 442  |#ifdef TUNER_STFM1000  
                            30106 ; 443  |    SysPostMessage(3,TUNER_SET_SENSITIVITY,27);
                            30107 
P:00CC 2D0300         2  44230109         move    #3,b1
P:00CD 291B00         2  44430110         move    #27,b0
P:00CE 595F00         2  44630111         move    b0,y:(r7)+
P:00CF 51F400 080009  3  44930113         move    #524297,b0
P:00D1 595F00         2  45130114         move    b0,y:(r7)+
P:00D2 5D5F00         2  45330116         move    b1,y:(r7)+
P:00D3 0BF080 rrrrrr  6  45930118         jsr     FSysPostMessage
P:00D5 3F0300         2  46130119         move    #3,n7
P:00D6 000000         2  46330120         nop
P:00D7 204700         2  46530121         move    (r7)-n7
P:00D8 200013         2  46730123         clr     a   
P:00D9 300000         2  46930124         move    #0,r0
P:00DA 57F400 000001  3  47230125         move    #>1,b
                            30126 
                            30127 ; 444  |#else
                            30128 ; 445  |    SysPostMessage(3,TUNER_SET_SENSITIVITY,20); 
                            30129 ; 446  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30130 ; 447  |    SysWaitOnEvent(0,0,1);
                            30131 
P:00DC 0BF080 rrrrrr  6  47830133         jsr     SysWaitOnEvent
                            30134 
                            30135 ; 448  |        
                            30136 ; 449  |
                            30137 ; 450  |    // read the battery level
                            30138 ; 451  |    iBattlevel =  SysBatteryGetLevel();
                            30139 
P:00DE 0BF080 rrrrrr  6  48430141         jsr     FSysBatteryGetLevel
P:00E0 547000 rrrrrr  3  48730142         move    a1,x:FiBattlevel
                            30143 
                            30144 ; 452  |        
                            30145 ; 453  |    // slow the flash accessing to reduce the radio interference noise
                            30146 ; 454  |    //SmartMediaTimer1Reg = 0x18098c;
                            30147 ; 455  |        //iFlashAccessTimer = CompactFlashTimer1Reg;
                            30148 ; 456  |        //CompactFlashTimer1Reg = 0x302306;                // Reduce the flash noise picked up by FM Tuner
                            30149 ; 457  |
                            30150 ; 458  |#ifdef TUNER_STFM1000
                            30151 ; 459  |    // Save power by lowering the Vddio, but it won't work on a single channel buck mode because the Vddio runs on external linear reg
                            30152 ; 460  |    DecreaseVDDIO();
                            30153 ; 461  |#endif
                            30154 ; 462  |
                            30155 ; 463  |    //Completely refresh screen upon entering menu
                            30156 ; 464  |    DisplayHint.I = (FMTUNER_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            30157 
P:00E2 46F400 707021  3  49030159         move    #7368737,y0
P:00E4 77F400 FFFFF6  3  49330160         move    #-10,n7
P:00E6 000000         2  49530161         nop
P:00E7 4E6F00         4  49930162         move    y0,y:(r7+n7)
                            30163 
                            30164 ; 465  |
                            30165 ; 466  |    while(!bDone)//loop until we're done
                            30166 
P:00E8 0AF080 rrrrrr  6  50530168         jmp     L446
                            30169 
                            30170 ; 467  |    {
                            30171 ; 468  |#ifndef TUNER_STFM1000
                            30172 ; 469  |        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,(DisplayHint.I? 1 : 2000));
                            30173 ; 470  |#else
                            30174 ; 471  |        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,-1);
                            30175 
P:00EA 60F400 rrrrrr  3  50830177 L341:   move    #FgEventInfo,r0
P:00EC 56F400 00000A  3  51130178         move    #>10,a
P:00EE 57F400 FFFFFF  3  51430179         move    #>-1,b
P:00F0 0BF080 rrrrrr  6  52030180         jsr     SysWaitOnEvent
                            30182 
                            30183 ; 472  |#endif
                            30184 ; 473  |#ifdef TUNER_STFM1000    
                            30185 ; 474  |        g_bEnable100msTimer = TRUE;  // rssi gets called every 100ms - a big trigger for fm processing
                            30186 
P:00F2 290100         2  52230188         move    #1,b0
P:00F3 517000 rrrrrr  3  52530189         move    b0,x:Fg_bEnable100msTimer
                            30190 
                            30191 ; 475  |#endif
                            30192 ; 476  |         //this will return when we get a message
                            30193 ; 477  |         //a button has been pressed.
                            30194 ; 478  |
                            30195 ; 479  |        
                            30196 ; 480  |        //Things handled below are menu specific reactions to buttons/events
                            30197 ; 481  |        switch(iEvent)
                            30198 
P:00F5 21C400         2  52730200         move    a,x0
P:00F6 46F400 000008  3  53030201         move    #>8,y0
P:00F8 46F455 000002  3  53330202         cmp     y0,a    #>2,y0
P:00FA 0AF0AA rrrrrr  6  53930203         jeq     L369
P:00FC 200055         2  54130204         cmp     y0,a
P:00FD 0AF0A2 rrrrrr  6  54730205         jne     L444
                            30206 
                            30207 ; 482  |        {
                            30208 ; 483  |            case EVENT_TIMER:
                            30209 ; 484  |#ifdef TUNER_STFM1000
                            30210 ; 485  |#else
                            30211 ; 486  |                // Uncommenting the following optional if segment will allow Mono/Stereo and current frequency to be dynamically updated, 
                            30212 ; 487  |                // but may cause excessive NAND interference on the tuner. Commented out by default.
                            30213 ; 488  |                        //if ((g_wFMTunerError.m_bTUNER_BUSY==FALSE)&&(g_wFMTunerError.m_bSCANNING_STATION==FALSE))
                            30214 ; 489  |                //{
                            30215 ; 490  |                            //    SysPostMessage(2,TUNER_GET_STATES);      // get the tuner's stereo pilot and possible new frequency
                            30216 ; 491  |                //}
                            30217 ; 492  |                        // update battery level only when necessary
                            30218 ; 493  |                if ((iBattlevel=((iBattlevel+SysBatteryGetLevel())/2)) < 10)
                            30219 ; 494  |                    battlevel = 0;
                            30220 ; 495  |                else if (iBattlevel >= 100)
                            30221 ; 496  |                    battlevel = 10;
                            30222 ; 497  |                else 
                            30223 ; 498  |                    battlevel = iBattlevel/10;            
                            30224 ; 499  |                if (battlevel != LastBattLevel)
                            30225 ; 500  |                {
                            30226 ; 501  |                    LastBattLevel = battlevel;
                            30227 ; 502  |                                        DisplayHint.bits.Battery = TRUE;
                            30228 ; 503  |                }
                            30229 ; 504  |
                            30230 ; 505  |                                // Updating the FM Stereo pilot and/or frequency display may cause interference noise from accessing the nand flash!!!
                            30231 ; 506  |                                // These conditions will not evaluate to TRUE if the TUNER_GET_STATES message post above is commented out
                            30232 ; 507  |                if (g_bTunedStereoStation != g_bStereoBroadcast)        // update the FM Stereo Pilot display
                            30233 ; 508  |                {
                            30234 ; 509  |                    DisplayHint.I |= FMTUNER_MENU_DISPLAY_ALL;
                            30235 ; 510  |                    g_bStereoBroadcast = g_bTunedStereoStation;
                            30236 ; 511  |                }
                            30237 ; 512  |
                            30238 ; 513  |                // update frequency
                            30239 ; 514  |                if (g_wTunedFrequency != FM_TUNER_GRID*((g_wCurrentFrequency+FM_TUNER_GRID/2)/FM_TUNER_GRID))   
                            30240 ; 515  |                {
                            30241 ; 516  |                    DisplayHint.I |= FMTUNER_MENU_DISPLAY_ALL;
                            30242 ; 517  |                    g_wTunedFrequency = FM_TUNER_GRID*((g_wCurrentFrequency+FM_TUNER_GRID/2)/FM_TUNER_GRID);
                            30243 ; 518  |                }
                            30244 ; 519  |                                
                            30245 ; 520  |                                if(DisplayHint.I)
                            30246 ; 521  |                                {
                            30247 ; 522  |                                        SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHint.I,1,0);
                            30248 ; 523  |                                        DisplayHint.I = 0;
                            30249 ; 524  |                                }
                            30250 ; 525  |#endif
                            30251 ; 526  |
                            30252 ; 527  |
                            30253 ; 528  |            break; /* end EVENT_TIMER */
                            30254 ; 529  |
                            30255 ; 530  |            case EVENT_MESSAGE:
                            30256 ; 531  |            switch(gEventInfo.Message.wMsgCommand)
                            30257 
P:00FF 5FF000 rrrrrr  3  55030259         move    y:FgEventInfo+1,b
P:0101 56F400 060005  3  55330260         move    #393221,a
P:0103 2B0000         2  55530261         move    #0,b2
P:0104 66F41C rrrrrr  3  55830262         sub     a,b     #L456,r6
P:0106 0AF0A8 rrrrrr  6  56430263         jcs     L444
P:0108 56F400 000018  3  56730264         move    #>24,a
P:010A 21FE0D         2  56930265         cmp     a,b     b,n6
P:010B 0AF0A7 rrrrrr  6  57530266         jgt     L444
P:010D 07EE96         8  58330267         movem   p:(r6+n6),r6
P:010E 000000         2  58530268         nop
P:010F 0AE680         4  58930269         jmp     (r6)
                            30270 
P:0110 rrrrrr               30271 L456:   dc      L343    ; case 393221:
P:0111 rrrrrr               30272         dc      L444    ; default:
P:0112 rrrrrr               30273         dc      L444    ; default:
P:0113 rrrrrr               30274         dc      L367    ; case 393224:
P:0114 rrrrrr               30275         dc      L444    ; default:
P:0115 rrrrrr               30276         dc      L348    ; case 393226:
P:0116 rrrrrr               30277         dc      L444    ; default:
P:0117 rrrrrr               30278         dc      L444    ; default:
P:0118 rrrrrr               30279         dc      L444    ; default:
P:0119 rrrrrr               30280         dc      L444    ; default:
P:011A rrrrrr               30281         dc      L444    ; default:
P:011B rrrrrr               30282         dc      L444    ; default:
P:011C rrrrrr               30283         dc      L444    ; default:
P:011D rrrrrr               30284         dc      L444    ; default:
P:011E rrrrrr               30285         dc      L444    ; default:
P:011F rrrrrr               30286         dc      L344    ; case 393236:
P:0120 rrrrrr               30287         dc      L345    ; case 393237:
P:0121 rrrrrr               30288         dc      L444    ; default:
P:0122 rrrrrr               30289         dc      L444    ; default:
P:0123 rrrrrr               30290         dc      L444    ; default:
P:0124 rrrrrr               30291         dc      L355    ; case 393241:
P:0125 rrrrrr               30292         dc      L444    ; default:
P:0126 rrrrrr               30293         dc      L444    ; default:
P:0127 rrrrrr               30294         dc      L444    ; default:
P:0128 rrrrrr               30295         dc      L368    ; case 393245:
                            30296 
                            30297 
                            30298 ; 532  |            {
                            30299 ; 533  |#ifdef BATTERY_CHARGE
                            30300 ; 534  |                                case MENU_BATTERY_CHARGER_TIMEOUT:
                            30301 ; 535  |                                        //check on battery charging.      
                            30302 ; 536  |                                        SysCallFunction(RSRC_BATTERY_CHARGE_CODEBANK,BatteryChargeStateMachine,0,0,0);    
                            30303 ; 537  |                                        break;
                            30304 ; 538  |#endif  //BATTERY_CHARGE
                            30305 ; 539  |
                            30306 ; 540  |                case MENU_BATTERY_CHNG:
                            30307 ; 541  |                                    DisplayHint.bits.Battery = TRUE;
                            30308 
P:0129 77F400 FFFFF6  3  59230310 L343:   move    #-10,n7
P:012B 000000         2  59430311         nop
P:012C 0A6F76         6  60030312         bset    #22,y:(r7+n7)
                            30313 
                            30314 ; 542  |                    break;
                            30315 
P:012D 0AF080 rrrrrr  6  60630317         jmp     L444
                            30318 
                            30319 ; 543  |
                            30320 ; 544  |                case MENU_TUNER_REFRESH_DISPLAY:
                            30321 ; 545  |                    //DisplayHint.I |= FMTUNER_MENU_DISPLAY_ALL;
                            30322 ; 546  |                    DisplayHint.I |= gEventInfo.Message.wMsgParms[0];
                            30323 
P:012F 4CF000 rrrrrr  3  60930325 L344:   move    y:FgEventInfo+2,x0
P:0131 77F400 FFFFF6  3  61230327         move    #-10,n7
P:0133 000000         2  61430328         nop
P:0134 5DEF00         4  61830329         move    y:(r7+n7),b1
P:0135 20004A         2  62030330         or      x0,b
P:0136 5D6F00         4  62430331         move    b1,y:(r7+n7)
                            30332 
                            30333 ; 547  |                    break;
                            30334 
P:0137 0AF080 rrrrrr  6  63030336         jmp     L444
                            30337 
                            30338 ; 548  |
                            30339 ; 549  |                case MENU_TUNER_DIRTY_FLASH:
                            30340 ; 550  |                    if ((!g_bEraseComplete) && (IsSystemDriveDirty()))
                            30341 
P:0139 5EF000 rrrrrr  3  63330343 L345:   move    y:Fg_bEraseComplete,a
P:013B 2A0000         2  63530344         move    #0,a2
P:013C 200003         2  63730345         tst     a
P:013D 0AF0A2 rrrrrr  6  64330346         jne     L347
P:013F 0BF080 rrrrrr  6  64930347         jsr     FIsSystemDriveDirty
P:0141 2A0000         2  65130348         move    #0,a2
P:0142 200003         2  65330349         tst     a
P:0143 0AF0AA rrrrrr  6  65930350         jeq     L347
                            30351 
                            30352 ; 551  |                        {
                            30353 ; 552  |                                SysCallFunction(RSRC_RESTORESYSDRIVE_P_CODE,EraseOneSystemDriveBlock,0,0,0);
                            30354 
P:0145 20001B         2  66130356         clr     b   
P:0146 240000         2  66330357         move    #0,x0
P:0147 340000         2  66530358         move    #0,r4
P:0148 60F400 rrrrrr  3  66830359         move    #FEraseOneSystemDriveBlock,r0
P:014A 56F400 000437  3  67130360         move    #1079,a
P:014C 0BF080 rrrrrr  6  67730361         jsr     SysCallFunction
                            30362 
                            30363 ; 553  |                    }
                            30364 
P:014E 0AF080 rrrrrr  6  68330366         jmp     L444
                            30367 
                            30368 ; 554  |                    else
                            30369 ; 555  |                    {
                            30370 ; 556  |                        if(g_bEraseComplete && (IsSystemDriveDirty()))
                            30371 
P:0150 5FF000 rrrrrr  3  68630373 L347:   move    y:Fg_bEraseComplete,b
P:0152 2B0000         2  68830374         move    #0,b2
P:0153 20000B         2  69030375         tst     b
P:0154 0AF0AA rrrrrr  6  69630376         jeq     L444
P:0156 0BF080 rrrrrr  6  70230377         jsr     FIsSystemDriveDirty
P:0158 2A0000         2  70430378         move    #0,a2
P:0159 200003         2  70630379         tst     a
P:015A 0AF0AA rrrrrr  6  71230380         jeq     L444
                            30381 
                            30382 ; 557  |                        {
                            30383 ; 558  |                            SysCallFunction(RSRC_RESTORESYSDRIVE_P_CODE,SequentialRefreshSystemDriveErrorBlock,0,0,0);
                            30384 
P:015C 20001B         2  71430386         clr     b   
P:015D 240000         2  71630387         move    #0,x0
P:015E 340000         2  71830388         move    #0,r4
P:015F 60F400 rrrrrr  3  72130389         move    #FSequentialRefreshSystemDriveErrorBlock,r0
P:0161 56F400 000437  3  72430390         move    #1079,a
P:0163 0BF080 rrrrrr  6  73030391         jsr     SysCallFunction
                            30392 
                            30393 ; 559  |                        }
                            30394 ; 560  |                    }
                            30395 ; 561  |                    break;
                            30396 
P:0165 0AF080 rrrrrr  6  73630398         jmp     L444
                            30399 
                            30400 ; 562  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30401 ; 563  |                case MENU_TUNER_TUNED:  /* received the tuner tuned message, if preset scanning is in progress then keep scanning until done */
                            30402 ; 564  |                    g_wTunedFrequency = FM_TUNER_GRID*((g_wCurrentFrequency+FM_TUNER_GRID/2)/FM_TUNER_GRID); /* Tuned frequency */
                            30403 
P:0167 5EF000 rrrrrr  3  73930405 L348:   move    y:Fg_wCurrentFrequency,a
P:0169 46F400 000032  3  74230406         move    #>50,y0
P:016B 200050         2  74430407         add     y0,a
P:016C 57F400 000064  3  74730408         move    #>100,b
P:016E 21E600         2  74930409         move    b,y0
P:016F 0BF080 rrrrrr  6  75530410         jsr     Rdiv_uiuiui
P:0171 210400         2  75730411         move    a0,x0
P:0172 2000D0         2  75930412         mpy     x0,y0,a
P:0173 200022         2  76130413         asr     a
P:0174 507000 rrrrrr  3  76430414         move    a0,x:Fg_wTunedFrequency
                            30415 
                            30416 ; 565  |                    g_bStereoBroadcast = (g_bTunedStereoStation==0? FALSE:TRUE); /* Tuned stereo indicator */
                            30417 
P:0176 57F000 rrrrrr  3  76730419         move    x:Fg_bTunedStereoStation,b
P:0178 2B0000         2  76930420         move    #0,b2
P:0179 20000B         2  77130421         tst     b
P:017A 280100         2  77330422         move    #1,a0
P:017B 0AF0A2 rrrrrr  6  77930423         jne     L451
P:017D 280000         2  78130424         move    #0,a0
P:017E 587000 rrrrrr  3  78430425 L451:   move    a0,y:Fg_bStereoBroadcast
                            30426 
                            30427 ; 566  |                    if(g_wFMTunerError.m_bSCANNING_STATION==FALSE)       /* skip if scanning the preset */
                            30428 
P:0180 4EF000 rrrrrr  3  78730430         move    y:Fg_wFMTunerError,y0
P:0182 0AC624 rrrrrr  6  79330431         jset    #4,y0,L354
                            30432 
                            30433 ; 567  |                    {
                            30434 ; 568  |                        if ((g_wLastButton == PH_FF) || (g_wLastButton == PH_RW))
                            30435 
P:0184 5FF000 rrrrrr  3  79630437         move    y:Fg_wLastButton,b
P:0186 56F400 000003  3  79930438         move    #>3,a
P:0188 2B0000         2  80130439         move    #0,b2
P:0189 20000D         2  80330440         cmp     a,b
P:018A 0AF0AA rrrrrr  6  80930441         jeq     L349
P:018C 44F400 000001  3  81230442         move    #>1,x0
P:018E 20004D         2  81430443         cmp     x0,b
P:018F 0AF0A2 rrrrrr  6  82030444         jne     L350
                            30445 
                            30446 ; 569  |                                                        iSeekCount = 1; // the next search for station cannot begin for another 1 second
                            30447 
P:0191 46F400 000001  3  82330449 L349:   move    #>1,y0
P:0193 77F400 FFFFFB  3  82630452         move    #-5,n7
P:0195 000000         2  82830453         nop
P:0196 4E6F00         4  83230454         move    y0,y:(r7+n7)
                            30457 
                            30458 ; 570  |                        if (iTuningMuted==1)
                            30459 
P:0197 57F000 rrrrrr  3  83530461 L350:   move    x:FiTuningMuted,b
P:0199 46F400 000001  3  83830462         move    #>1,y0
P:019B 20005D         2  84030463         cmp     y0,b
P:019C 0AF0A2 rrrrrr  6  84630464         jne     L351
                            30465 
                            30466 ; 571  |                        {
                            30467 ; 572  |#ifdef TUNER_STFM1000
                            30468 ; 573  |                            SysPostMessage(2,MIXER_DAC_UNMUTE);
                            30469 
P:019E 290200         2  84830471         move    #2,b0
P:019F 47F400 04001E  3  85130472         move    #262174,y1
P:01A1 4F5F00         2  85330473         move    y1,y:(r7)+
P:01A2 595F00         2  85530475         move    b0,y:(r7)+
P:01A3 0BF080 rrrrrr  6  86130477         jsr     FSysPostMessage
P:01A5 205700         2  86330478         move    (r7)-
P:01A6 205700         2  86530480         move    (r7)-
                            30482 
                            30483 ; 574  |#else
                            30484 ; 575  |                            SysPostMessage(2,MIXER_FM_UNMUTE);
                            30485 ; 576  |#endif  
                            30486 ; 577  |                        }
                            30487 ; 578  |                        if ((iTuningMuted > 0)&& (iTuningMuted<3))
                            30488 
P:01A7 57F000 rrrrrr  3  86830490 L351:   move    x:FiTuningMuted,b
P:01A9 20000B         2  87030491         tst     b
P:01AA 0AF0AF rrrrrr  6  87630492         jle     L354
P:01AC 44F400 000003  3  87930493         move    #>3,x0
P:01AE 20004D         2  88130494         cmp     x0,b
P:01AF 0AF0A1 rrrrrr  6  88730495         jge     L354
                            30496 
                            30497 ; 579  |                        {
                            30498 ; 580  |                            /* set stage for tuner ready */
                            30499 ; 581  |                            SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_TUNER,1,300,MENU_TUNER_READY); 
                            30500 
P:01B1 290400         2  88930502         move    #4,b0
P:01B2 55F400 090001  3  89230503         move    #589825,b1
P:01B4 50F400 060019  3  89530504         move    #393241,a0
P:01B6 2C0100         2  89730505         move    #1,a1
P:01B7 46F400 000006  3  90030506         move    #>6,y0
P:01B9 585F00         2  90230507         move    a0,y:(r7)+
P:01BA 45F400 00012C  3  90530509         move    #300,x1
P:01BC 4D5F00         2  90730510         move    x1,y:(r7)+
P:01BD 5C5F00         2  90930512         move    a1,y:(r7)+
P:01BE 595F00         2  91130514         move    b0,y:(r7)+
P:01BF 5D5F00         2  91330516         move    b1,y:(r7)+
P:01C0 4E5F00         2  91530518         move    y0,y:(r7)+
P:01C1 0BF080 rrrrrr  6  92130520         jsr     FSysPostMessage
P:01C3 3F0600         2  92330521         move    #6,n7
P:01C4 000000         2  92530522         nop
P:01C5 204700         2  92730523         move    (r7)-n7
                            30525 
                            30526 ; 582  |                            iTuningMuted = 3;
                            30527 
P:01C6 290300         2  92930529         move    #3,b0
P:01C7 517000 rrrrrr  3  93230530         move    b0,x:FiTuningMuted
                            30531 
                            30532 ; 583  |                        }
                            30533 ; 584  |                    }
                            30534 ; 585  |                    DisplayHint.I |= (FMTUNER_MENU_DISPLAY_ALL);
                            30535 
P:01C9 44F400 707020  3  93530537 L354:   move    #7368736,x0
P:01CB 77F400 FFFFF6  3  93830538         move    #-10,n7
P:01CD 000000         2  94030539         nop
P:01CE 5DEF00         4  94430540         move    y:(r7+n7),b1
P:01CF 20004A         2  94630541         or      x0,b
P:01D0 5D6F00         4  95030542         move    b1,y:(r7+n7)
                            30543 
                            30544 ; 586  |                    break;
                            30545 
P:01D1 0AF080 rrrrrr  6  95630547         jmp     L444
                            30548 
                            30549 ; 587  |
                            30550 ; 588  |                case MENU_TUNER_READY:  /* tuner has tuned for 0.5 seconds */
                            30551 
P:01D3 47F400 000004  3  95930553 L355:   move    #>4,y1
                            30554 
                            30555 ; 589  |                    if (iTuningMuted == 3)
                            30556 
P:01D5 57F000 rrrrrr  3  96230558         move    x:FiTuningMuted,b
P:01D7 45F400 000003  3  96530559         move    #>3,x1
P:01D9 20006D         2  96730560         cmp     x1,b
P:01DA 0AF0A2 rrrrrr  6  97330561         jne     L356
                            30562 
                            30563 ; 590  |                    {
                            30564 ; 591  |                        SysPostMessage(2,TUNER_GET_STATES);
                            30565 
P:01DC 2D0200         2  97530567         move    #2,b1
P:01DD 51F400 08000A  3  97830568         move    #524298,b0
P:01DF 595F00         2  98030569         move    b0,y:(r7)+
P:01E0 5D5F00         2  98230571         move    b1,y:(r7)+
P:01E1 0BF080 rrrrrr  6  98830573         jsr     FSysPostMessage
P:01E3 205700         2  99030574         move    (r7)-
P:01E4 205700         2  99230576         move    (r7)-
                            30578 
                            30579 ; 592  |                        SysPostMessage(3,MIXER_MASTER_FADE_IN,5);
                            30580 
P:01E5 290500         2  99430582         move    #5,b0
P:01E6 280300         2  99630583         move    #3,a0
P:01E7 595F00         2  99830584         move    b0,y:(r7)+
P:01E8 55F400 040006  3 100130586         move    #262150,b1
P:01EA 5D5F00         2 100330587         move    b1,y:(r7)+
P:01EB 585F00         2 100530589         move    a0,y:(r7)+
P:01EC 0BF080 rrrrrr  6 101130591         jsr     FSysPostMessage
P:01EE 3F0300         2 101330592         move    #3,n7
P:01EF 000000         2 101530593         nop
P:01F0 204700         2 101730594         move    (r7)-n7
P:01F1 20001B         2 101930596         clr     b   
P:01F2 47F400 000004  3 102230597         move    #>4,y1
                            30598 
                            30599 ; 593  |                        iTuningMuted =0;
                            30600 
P:01F4 577000 rrrrrr  3 102530602         move    b,x:FiTuningMuted
                            30603 
                            30604 ; 594  |                    }
                            30605 ; 595  |                    if (iTuningMuted == 4)
                            30606 
P:01F6 56F000 rrrrrr  3 102830608 L356:   move    x:FiTuningMuted,a
P:01F8 200075         2 103030609         cmp     y1,a
P:01F9 0AF0A2 rrrrrr  6 103630610         jne     L444
                            30611 
                            30612 ; 596  |                    {
                            30613 ; 597  |                        // check if preset scanning is needed
                            30614 ; 598  |                        for (i = NUMBER_OF_PRESETS; (i > 0) && (g_astPresetStations[i-1].Frequency == 0)&&((g_astPresetStations[i-1].Frequency < FM_BAND_LIMIT_LOW_FREQ)||(g_astPresetStations[i-1].Frequency > FM_BA
                                  ND_LIMIT_HIGH_FREQ)); i--);
                            30615 
P:01FB 56F400 00000A  3 103930617         move    #>10,a
P:01FD 46F400 0155CC  3 104230619         move    #87500,y0
P:01FF 44F400 01A5E0  3 104530620         move    #108000,x0
P:0201 0AF080 rrrrrr  6 105130621         jmp     L360
P:0203 47F400 000001  3 105430622 L359:   move    #>1,y1
P:0205 200074         2 105630623         sub     y1,a
P:0206 200003         2 105830624 L360:   tst     a
P:0207 0AF0AF rrrrrr  6 106430625         jle     L362
P:0209 218F00         2 106630626         move    a1,b
P:020A 20003B         2 106830627         lsl     b
P:020B 21B800         2 107030628         move    b1,n0
P:020C 60F400 rrrrrr  3 107330629         move    #Fg_astPresetStations-2,r0
P:020E 000000         2 107530630         nop
P:020F 044816         4 107930631         lua     (r0)+n0,r6
P:0210 000000         2 108130632         nop
P:0211 5FE600         2 108330633         move    y:(r6),b
P:0212 2B0000         2 108530634         move    #0,b2
P:0213 20000B         2 108730635         tst     b
P:0214 0AF0A2 rrrrrr  6 109330636         jne     L362
P:0216 20005D         2 109530637         cmp     y0,b
P:0217 0AF0A9 rrrrrr  6 110130638         jlt     L359
P:0219 20004D         2 110330639         cmp     x0,b
P:021A 0AF0A7 rrrrrr  6 110930640         jgt     L359
                            30641 
                            30642 ; 599  |
                            30643 ; 600  |                        if (i==0)       // need to do scanning for preset stations
                            30644 
P:021C 200003         2 111130646 L362:   tst     a
P:021D 0AF0A2 rrrrrr  6 111730647         jne     L363
                            30648 
                            30649 ; 601  |                        { 
                            30650 ; 602  |                            g_bSearchEndAtBandLimit = TRUE;
                            30651 
P:021F 290100         2 111930653         move    #1,b0
P:0220 517000 rrrrrr  3 112230654         move    b0,x:Fg_bSearchEndAtBandLimit
                            30655 
                            30656 ; 603  |                            iCurrentPreset = 1; // set the menu level preset number
                            30657 
P:0222 517000 rrrrrr  3 112530659         move    b0,x:FiCurrentPreset
                            30660 
                            30661 ; 604  |                            SysPostMessage(2,TUNER_PRESET_STATION);    
                            30662 
P:0224 290200         2 112730664         move    #2,b0
P:0225 50F400 08000C  3 113030665         move    #524300,a0
P:0227 585F00         2 113230667         move    a0,y:(r7)+
P:0228 595F00         2 113430669         move    b0,y:(r7)+
P:0229 0BF080 rrrrrr  6 114030671         jsr     FSysPostMessage
P:022B 205700         2 114230672         move    (r7)-
P:022C 205700         2 114430674         move    (r7)-
P:022D 200013         2 114630676         clr     a   
P:022E 300000         2 114830677         move    #0,r0
P:022F 57F400 000001  3 115130678         move    #>1,b
                            30679 
                            30680 ; 605  |                            SysWaitOnEvent(0,0,1);
                            30681 
P:0231 0BF080 rrrrrr  6 115730683         jsr     SysWaitOnEvent
P:0233 46F400 00000A  3 116030684         move    #>10,y0
P:0235 300000         2 116230685         move    #0,r0
P:0236 47F400 000001  3 116530686         move    #>1,y1
                            30687 
                            30688 ; 606  |                        }
                            30689 
P:0238 0AF080 rrrrrr  6 117130691         jmp     L366
                            30692 
                            30693 ; 607  |                        else
                            30694 ; 608  |                        {
                            30695 ; 609  |                            SysPostMessage(3,TUNER_TUNE_FREQUENCY,g_wCurrentFrequency);
                            30696 
P:023A 4DF000 rrrrrr  3 117430698 L363:   move    y:Fg_wCurrentFrequency,x1
P:023C 290300         2 117630699         move    #3,b0
P:023D 4D5F00         2 117830700         move    x1,y:(r7)+
P:023E 260800         2 118030702         move    #<8,y0
P:023F 4E5F00         2 118230703         move    y0,y:(r7)+
P:0240 595F00         2 118430705         move    b0,y:(r7)+
P:0241 0BF080 rrrrrr  6 119030707         jsr     FSysPostMessage
P:0243 3F0300         2 119230708         move    #3,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0244 000000         2 119430709         nop
P:0245 204700         2 119630710         move    (r7)-n7
P:0246 200013         2 119830712         clr     a   
P:0247 300000         2 120030713         move    #0,r0
P:0248 57F400 000001  3 120330714         move    #>1,b
                            30715 
                            30716 ; 610  |                            SysWaitOnEvent(0,0,1);
                            30717 
P:024A 0BF080 rrrrrr  6 120930719         jsr     SysWaitOnEvent
                            30720 
                            30721 ; 611  |                            if ((g_wCurrentPreset >= 1) && (g_wCurrentPreset <= NUMBER_OF_PRESETS))
                            30722 
P:024C 5FF000 rrrrrr  3 121230724         move    y:Fg_wCurrentPreset,b
P:024E 47F400 000001  3 121530725         move    #>1,y1
P:0250 2B0000         2 121730726         move    #0,b2
P:0251 20007D         2 121930727         cmp     y1,b
P:0252 46F400 00000A  3 122230728         move    #>10,y0
P:0254 300000         2 122430729         move    #0,r0
P:0255 0AF0A9 rrrrrr  6 123030730         jlt     L366
P:0257 20005D         2 123230731         cmp     y0,b
P:0258 0AF0A7 rrrrrr  6 123830732         jgt     L366
                            30733 
                            30734 ; 612  |                                iCurrentPreset = g_wCurrentPreset; 
                            30735 
P:025A 557000 rrrrrr  3 124130737         move    b1,x:FiCurrentPreset
                            30738 
                            30739 ; 613  |                        }    
                            30740 
P:025C 200013         2 124330742 L366:   clr     a   
P:025D 57F400 000002  3 124630743         move    #>2,b
                            30744 
                            30745 ; 614  |                        SysWaitOnEvent(0,0,2);
                            30746 
P:025F 0BF080 rrrrrr  6 125230748         jsr     SysWaitOnEvent
P:0261 56F400 000002  3 125530749         move    #>2,a
P:0263 46F400 04001D  3 125830750         move    #262173,y0
P:0265 4E5F00         2 126030751         move    y0,y:(r7)+
P:0266 5E5F00         2 126230753         move    a,y:(r7)+
                            30755 
                            30756 ; 615  |#ifdef TUNER_STFM1000
                            30757 ; 616  |                        SysPostMessage(2,MIXER_DAC_MUTE);// Changed from "UNMUTE" to "MUTE"
                            30758 
P:0267 0BF080 rrrrrr  6 126830760         jsr     FSysPostMessage
P:0269 205700         2 127030761         move    (r7)-
P:026A 205700         2 127230763         move    (r7)-
                            30765 
                            30766 ; 617  |#else
                            30767 ; 618  |                        SysPostMessage(2,MIXER_FM_MUTE);// Changed from "UNMUTE" to "MUTE"
                            30768 ; 619  |#endif
                            30769 ; 620  |
                            30770 ; 621  |                        iTuningMuted = 1;
                            30771 
P:026B 290100         2 127430773         move    #1,b0
P:026C 517000 rrrrrr  3 127730774         move    b0,x:FiTuningMuted
                            30775 
                            30776 ; 622  |                    }  
                            30777 ; 623  |                   break; // end MENU_TUNER_READY
                            30778 
P:026E 0AF080 rrrrrr  6 128330780         jmp     L444
                            30781 
                            30782 ; 624  |
                            30783 ; 625  |
                            30784 ; 626  |                case MENU_MSG_MEDIA_CHANGED:            
                            30785 ; 627  |                       iEventSave =  iEvent;    //Save event for SysCallFunction @ end of while(!bDone) loop.   
                            30786 
P:0270 77F400 FFFFF7  3 128630788 L367:   move    #-9,n7
P:0272 000000         2 128830789         nop
P:0273 4C6F00         4 129230790         move    x0,y:(r7+n7)
                            30791 
                            30792 ; 628  |                   EventInfoSave.wMsgLength = gEventInfo.Message.wMsgLength ; 
                            30793 
P:0274 5FF000 rrrrrr  3 129530795         move    y:FgEventInfo,b
P:0276 77F400 FFFFF4  3 129830796         move    #-12,n7
P:0278 000000         2 130030797         nop
P:0279 5D6F00         4 130430798         move    b1,y:(r7+n7)
                            30799 
                            30800 ; 629  |                   EventInfoSave.wMsgCommand = gEventInfo.Message.wMsgCommand  ;        
                            30801 
P:027A 5EF000 rrrrrr  3 130730803         move    y:FgEventInfo+1,a
P:027C 77F400 FFFFF5  3 131030804         move    #-11,n7
P:027E 000000         2 131230805         nop
P:027F 5C6F00         4 131630806         move    a1,y:(r7+n7)
                            30807 
                            30808 ; 630  |                           DisplayHint.bits.Disk ^= TRUE;       //Toggle icon screen display       
                            30809 
P:0280 77F400 FFFFF6  3 131930811         move    #-10,n7
P:0282 000000         2 132130812         nop
P:0283 5FEF00         4 132530813         move    y:(r7+n7),b
P:0284 0BCD75         4 132930814         btst    #21,b1
P:0285 20001B         2 133130815         clr     b   
P:0286 20003F         2 133330816         rol     b
P:0287 0BCD40         4 133730817         bchg    #0,b1
P:0288 0A6F55         6 134330818         bclr    #21,y:(r7+n7)
P:0289 0ACD00 rrrrrr  6 134930819         jclr    #0,b1,L457
P:028B 0A6F75         6 135530820         bset    #21,y:(r7+n7)
                            30821 
                            30822 ; 631  |                   break;               
                            30823 
P:028C 0AF080 rrrrrr  6 136130825 L457:   jmp     L444
P:028E 20001B         2 136330827 L368:   clr     b   
P:028F 240000         2 136530828         move    #0,x0
P:0290 340000         2 136730829         move    #0,r4
P:0291 56F400 000381  3 137030830         move    #$381,a
P:0293 60F400 rrrrrr  3 137330831         move    #FBatteryChargeStateMachine,r0
P:0295 0BF080 rrrrrr  6 137930832         jsr     SysCallFunction
                            30833 
                            30834 ; 632  |
                            30835 ; 633  |                default:
                            30836 ; 634  |                    break;
                            30837 ; 635  |            }
                            30838 ; 636  |            break; // end EVENT_MESSAGE
                            30839 
P:0297 0AF080 rrrrrr  6 138530841         jmp     L444
                            30842 
                            30843 ; 637  |
                            30844 ; 638  |        case EVENT_BUTTON:
                            30845 
P:0299 045FA0         2 138730847 L369:   movec   m0,n7
P:029A 000000         2 138930848         nop
P:029B 4C6F00         4 139330849         move    x0,y:(r7+n7)
                            30850 
                            30851 ; 639  |                // button pressed, so restart timer if enabled
                            30852 ; 640  |            UpdateAutoShutdownTimer();
                            30853 
P:029C 0BF080 rrrrrr  6 139930855         jsr     FUpdateAutoShutdownTimer
                            30856 
                            30857 ; 641  |#ifdef BACKLIGHT
                            30858 ; 642  |                        // turn on backlight when button is pressed.
                            30859 ; 643  |                        if (g_iBackLightState==BACKLIGHT_ON)
                            30860 
P:029E 5EF000 rrrrrr  3 140230862         move    y:Fg_iBackLightState,a
P:02A0 46F400 000001  3 140530863         move    #>1,y0
P:02A2 200055         2 140730864         cmp     y0,a
P:02A3 0AF0A2 rrrrrr  6 141330865         jne     L370
                            30866 
                            30867 ; 644  |                        {
                            30868 ; 645  |                SysPostMessage(2,LCD_BACKLIGHT_ON);
                            30869 
P:02A5 290200         2 141530871         move    #2,b0
P:02A6 46F400 030010  3 141830872         move    #196624,y0
P:02A8 4E5F00         2 142030873         move    y0,y:(r7)+
P:02A9 595F00         2 142230875         move    b0,y:(r7)+
P:02AA 0BF080 rrrrrr  6 142830877         jsr     FSysPostMessage
P:02AC 205700         2 143030878         move    (r7)-
P:02AD 205700         2 143230880         move    (r7)-
                            30882 
                            30883 ; 646  |                    SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_TIME,MENU_MSG_TURN_OFF_BACKLIGHT);
                            30884 
P:02AE 45F400 090001  3 143530886         move    #589825,x1
P:02B0 290500         2 143730887         move    #5,b0
P:02B1 2D0100         2 143930888         move    #1,b1
P:02B2 280600         2 144130889         move    #6,a0
P:02B3 47F400 06001A  3 144430890         move    #393242,y1
P:02B5 4F5F00         2 144630891         move    y1,y:(r7)+
P:02B6 44F400 001388  3 144930893         move    #5000,x0
P:02B8 4C5F00         2 145130894         move    x0,y:(r7)+
P:02B9 5D5F00         2 145330896         move    b1,y:(r7)+
P:02BA 595F00         2 145530898         move    b0,y:(r7)+
P:02BB 4D5F00         2 145730900         move    x1,y:(r7)+
P:02BC 585F00         2 145930902         move    a0,y:(r7)+
P:02BD 0BF080 rrrrrr  6 146530904         jsr     FSysPostMessage
P:02BF 3F0600         2 146730905         move    #6,n7
P:02C0 000000         2 146930906         nop
P:02C1 204700         2 147130907         move    (r7)-n7
                            30909 
                            30910 ; 647  |                    SysWaitOnEvent(0,0,0);
                            30911 
P:02C2 200013         2 147330913         clr     a   
P:02C3 20001B         2 147530914         clr     b   
P:02C4 300000         2 147730915         move    #0,r0
P:02C5 0BF080 rrrrrr  6 148330916         jsr     SysWaitOnEvent
                            30917 
                            30918 ; 648  |                        } 
                            30919 ; 649  |#endif
                            30920 ; 650  |            switch(gEventInfo.Button.wButtonEvent)
                            30921 
P:02C7 5EF000 rrrrrr  3 148630923 L370:   move    y:FgEventInfo,a
P:02C9 66F400 rrrrrr  3 148930924         move    #L458,r6
P:02CB 2A0000         2 149130925         move    #0,a2
P:02CC 57F400 000025  3 149430926         move    #>37,b
P:02CE 21DE05         2 149630927         cmp     b,a     a,n6
P:02CF 0AF0A7 rrrrrr  6 150230928         jgt     L431
P:02D1 07EE96         8 151030929         movem   p:(r6+n6),r6
P:02D2 000000         2 151230930         nop
P:02D3 0AE680         4 151630931         jmp     (r6)
                            30932 
P:02D4 rrrrrr               30933 L458:   dc      L381    ; case 0:
P:02D5 rrrrrr               30934         dc      L383    ; case 1:
P:02D6 rrrrrr               30935         dc      L379    ; case 2:
P:02D7 rrrrrr               30936         dc      L380    ; case 3:
P:02D8 rrrrrr               30937         dc      L405    ; case 4:
P:02D9 rrrrrr               30938         dc      L404    ; case 5:
P:02DA rrrrrr               30939         dc      L431    ; default:
P:02DB rrrrrr               30940         dc      L431    ; default:
P:02DC rrrrrr               30941         dc      L371    ; case 8:
P:02DD rrrrrr               30942         dc      L431    ; default:
P:02DE rrrrrr               30943         dc      L373    ; case 10:
P:02DF rrrrrr               30944         dc      L373    ; case 11:
P:02E0 rrrrrr               30945         dc      L378    ; case 12:
P:02E1 rrrrrr               30946         dc      L378    ; case 13:
P:02E2 rrrrrr               30947         dc      L375    ; case 14:
P:02E3 rrrrrr               30948         dc      L375    ; case 15:
P:02E4 rrrrrr               30949         dc      L431    ; default:
P:02E5 rrrrrr               30950         dc      L431    ; default:
P:02E6 rrrrrr               30951         dc      L431    ; default:
P:02E7 rrrrrr               30952         dc      L431    ; default:
P:02E8 rrrrrr               30953         dc      L431    ; default:
P:02E9 rrrrrr               30954         dc      L431    ; default:
P:02EA rrrrrr               30955         dc      L431    ; default:
P:02EB rrrrrr               30956         dc      L431    ; default:
P:02EC rrrrrr               30957         dc      L391    ; case 24:
P:02ED rrrrrr               30958         dc      L431    ; default:
P:02EE rrrrrr               30959         dc      L403    ; case 26:
P:02EF rrrrrr               30960         dc      L402    ; case 27:
P:02F0 rrrrrr               30961         dc      L431    ; default:
P:02F1 rrrrrr               30962         dc      L431    ; default:
P:02F2 rrrrrr               30963         dc      L431    ; default:
P:02F3 rrrrrr               30964         dc      L431    ; default:
P:02F4 rrrrrr               30965         dc      L431    ; default:
P:02F5 rrrrrr               30966         dc      L392    ; case 33:
P:02F6 rrrrrr               30967         dc      L408    ; case 34:
P:02F7 rrrrrr               30968         dc      L408    ; case 35:
P:02F8 rrrrrr               30969         dc      L399    ; case 36:
P:02F9 rrrrrr               30970         dc      L396    ; case 37:
                            30971 
                            30972 
                            30973 ; 651  |            {
                            30974 ; 652  |            case PR_PLAY://this will mute and unmute the FM Tuner
                            30975 ; 653  |#ifdef TUNER_STFM1000    
                            30976 ; 654  |                if(bMuted)
                            30977 
P:02FA 77F400 FFFFFE  3 151930979 L371:   move    #-2,n7
P:02FC 000000         2 152130980         nop
P:02FD 5FEF00         4 152530981         move    y:(r7+n7),b
P:02FE 2B0000         2 152730982         move    #0,b2
P:02FF 20000B         2 152930983         tst     b
P:0300 0AF0AA rrrrrr  6 153530986         jeq     L413
                            30989 
                            30990 ; 655  |                   SysPostMessage(2,MIXER_DAC_UNMUTE);
                            30991 
P:0302 290200         2 153730993         move    #2,b0
P:0303 47F400 04001E  3 154030994         move    #262174,y1
P:0305 4F5F00         2 154230995         move    y1,y:(r7)+
P:0306 595F00         2 154430997         move    b0,y:(r7)+
P:0307 0BF080 rrrrrr  6 155030999         jsr     FSysPostMessage
P:0309 205700         2 155231000         move    (r7)-
P:030A 205700         2 155431002         move    (r7)-
P:030B 0AF080 rrrrrr  6 156031004         jmp     L414
                            31005 
                            31006 ; 656  |                else
                            31007 ; 657  |                   SysPostMessage(2,MIXER_DAC_MUTE);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31008 ; 658  |#else
                            31009 ; 659  |                if(bMuted)
                            31010 ; 660  |                   SysPostMessage(2,MIXER_FM_UNMUTE);
                            31011 ; 661  |                else
                            31012 ; 662  |                   SysPostMessage(2,MIXER_FM_MUTE);
                            31013 ; 663  |#endif
                            31014 ; 664  |                bMuted = !bMuted;
                            31015 ; 665  |                break;
                            31016 ; 666  |
                            31017 ; 667  |            case PH_HOLD:
                            31018 ; 668  |            case PR_HOLD:
                            31019 ; 669  |                DisplayHint.bits.LockIcon = TRUE;
                            31020 
P:030D 77F400 FFFFF6  3 156331022 L373:   move    #-10,n7
P:030F 000000         2 156531023         nop
P:0310 0A6F74         6 157131024         bset    #20,y:(r7+n7)
                            31025 
                            31026 ; 670  |                break;
                            31027 
P:0311 0AF080 rrrrrr  6 157731029         jmp     L431
                            31030 
                            31031 ; 671  |
                            31032 ; 672  |            case PH_VOL_UP:
                            31033 ; 673  |            case PH_VOL_DOWN:
                            31034 ; 674  |                iVolumeRepeat++;
                            31035 
P:0313 77F400 FFFFF9  3 158031037 L375:   move    #-7,n7
P:0315 000000         2 158231038         nop
P:0316 5FEF00         4 158631039         move    y:(r7+n7),b
P:0317 56F400 000001  3 158931040         move    #>1,a
P:0319 200018         2 159131041         add     a,b
P:031A 21AE00         2 159331044         move    b1,a
                            31047 
                            31048 ; 675  |                if (iVolumeRepeat>10)
                            31049 
P:031B 46F400 00000A  3 159631051         move    #>10,y0
P:031D 200055         2 159831052         cmp     y0,a
                            31053 
                            31054 ; 676  |                        iVolumeRepeat = 10;
                            31055 
P:031E 027050         2 160031057         tgt     y0,a
                            31058 
                            31059 ; 677  |                g_iUserVolume += (gEventInfo.Button.wButtonEvent == PH_VOL_UP? iVolumeRepeat : - iVolumeRepeat);
                            31060 
P:031F 4CF000 rrrrrr  3 160331062         move    y:Fg_iUserVolume,x0
P:0321 5FF000 rrrrrr  3 160631063         move    y:FgEventInfo,b
P:0323 47F400 00000F  3 160931064         move    #>15,y1
P:0325 2B0000         2 161131065         move    #0,b2
P:0326 20007D         2 161331066         cmp     y1,b
P:0327 0AF0A2 rrrrrr  6 161931067         jne     L452
P:0329 77F400 FFFFF9  3 162231068         move    #-7,n7
P:032B 000000         2 162431069         nop
P:032C 5C6F00         4 162831070         move    a1,y:(r7+n7)
P:032D 0AF080 rrrrrr  6 163431071         jmp     L453
                            31072 L452:
P:032F 77F400 FFFFF9  3 163731075         move    #-7,n7
P:0331 000000         2 163931076         nop
P:0332 5C6F00         4 164331077         move    a1,y:(r7+n7)
P:0333 200036         2 164531078         neg     a
P:0334 218500         2 164731081 L453:   move    a1,x1
P:0335 200049         2 164931082         tfr     x0,b
P:0336 200068         2 165131083         add     x1,b
P:0337 5D7000 rrrrrr  3 165431084         move    b1,y:Fg_iUserVolume
                            31085 
                            31086 ; 678  |                SysUpdateVolume();
                            31087 
P:0339 0BF080 rrrrrr  6 166031089         jsr     FSysUpdateVolume
                            31090 
                            31091 ; 679  |                DisplayHint.bits.Volume=TRUE;
                            31092 
P:033B 77F400 FFFFF6  3 166331094         move    #-10,n7
P:033D 000000         2 166531095         nop
P:033E 0A6F6E         6 167131096         bset    #14,y:(r7+n7)
                            31097 
                            31098 ; 680  |                SysWaitOnEvent(0,0,0);                  
                            31099 
P:033F 200013         2 167331101         clr     a   
P:0340 20001B         2 167531102         clr     b   
P:0341 300000         2 167731103         move    #0,r0
P:0342 0BF080 rrrrrr  6 168331104         jsr     SysWaitOnEvent
                            31105 
                            31106 ; 681  |                        break;
                            31107 
P:0344 0AF080 rrrrrr  6 168931109         jmp     L431
                            31110 
                            31111 ; 682  |            case PR_VOL_UP:
                            31112 ; 683  |            case PR_VOL_DOWN:
                            31113 ; 684  |                iVolumeRepeat = 0;
                            31114 
P:0346 2D0000         2 169131116 L378:   move    #0,b1
P:0347 77F400 FFFFF9  3 169431119         move    #-7,n7
P:0349 000000         2 169631120         nop
P:034A 5D6F00         4 170031121         move    b1,y:(r7+n7)
                            31124 
                            31125 ; 685  |                //this is the only event that we want handled by the player state machine...much easier this way
                            31126 ; 686  |                SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlayerStateMachine,iEvent,0,pPtr);
                            31127 
P:034B 77F400 FFFFFA  3 170331129         move    #-6,n7
P:034D 000000         2 170531130         nop
P:034E 6CEF00         4 170931131         move    y:(r7+n7),r4
P:034F 240000         2 171131134         move    #0,x0
P:0350 56F400 000011  3 171431135         move    #>17,a
P:0352 045FA0         2 171631136         movec   m0,n7
P:0353 000000         2 171831137         nop
P:0354 5FEF00         4 172231138         move    y:(r7+n7),b
P:0355 60F400 rrrrrr  3 172531139         move    #FHandlePlayerStateMachine,r0
P:0357 0BF080 rrrrrr  6 173131140         jsr     SysCallFunction
                            31143 
                            31144 ; 687  |                DisplayHint.bits.Volume=TRUE;
                            31145 
P:0359 77F400 FFFFF6  3 173431147         move    #-10,n7
P:035B 000000         2 173631148         nop
P:035C 0A6F6E         6 174231149         bset    #14,y:(r7+n7)
                            31150 
                            31151 ; 688  |                                break;
                            31152 
P:035D 0AF080 rrrrrr  6 174831154         jmp     L431
                            31155 
                            31156 ; 689  |
                            31157 ; 690  |            case PR_FF:
                            31158 ; 691  |                if(g_wLastButton!=PH_FF)
                            31159 
P:035F 5FF000 rrrrrr  3 175131161 L379:   move    y:Fg_wLastButton,b
P:0361 46F400 000003  3 175431162         move    #>3,y0
P:0363 2B0000         2 175631163         move    #0,b2
P:0364 20005D         2 175831164         cmp     y0,b
P:0365 0AF0AA rrrrrr  6 176431165         jeq     L387
                            31166 
                            31167 ; 692  |                {//if we're releasing from a scan (a scan will probably have PH_FF held down)
                            31168 ; 693  |                    g_wCurrentPreset = 0;//if we move off our current value, lets undo the preset
                            31169 
P:0367 20001B         2 176631171         clr     b   
P:0368 5F7000 rrrrrr  3 176931172         move    b,y:Fg_wCurrentPreset
                            31173 
                            31174 ; 694  |                    FadeOutFMTuner();
                            31175 
P:036A 0BF080 rrrrrr  6 177531177         jsr     FFadeOutFMTuner
                            31178 
                            31179 ; 695  |                    SysPostMessage(2,TUNER_TUNE_MANUAL_UP);
                            31180 
P:036C 290200         2 177731182         move    #2,b0
P:036D 46F400 080001  3 178031183         move    #$80001,y0
P:036F 4E5F00         2 178231184         move    y0,y:(r7)+
P:0370 595F00         2 178431186         move    b0,y:(r7)+
P:0371 0BF080 rrrrrr  6 179031188         jsr     FSysPostMessage
P:0373 205700         2 179231189         move    (r7)-
P:0374 205700         2 179431191         move    (r7)-
                            31193 
                            31194 ; 696  |                }
                            31195 ; 697  |                iSeekCount = 0;
                            31196 
P:0375 0AF080 rrrrrr  6 180031198         jmp     L387
                            31199 
                            31200 ; 698  |                DisplayHint.bits.FMTunerFrequency=TRUE;
                            31201 ; 699  |                break;
                            31202 ; 700  |
                            31203 ; 701  |            case PH_FF:
                            31204 ; 702  |                if(!iSeekCount)
                            31205 
P:0377 77F400 FFFFFB  3 180331207 L380:   move    #-5,n7
P:0379 000000         2 180531208         nop
P:037A 5FEF00         4 180931209         move    y:(r7+n7),b
P:037B 20000B         2 181131210         tst     b
P:037C 0AF0A2 rrrrrr  6 181731213         jne     L385
                            31214 
                            31215 ; 703  |                {//if this is the first count of the seek (first PH_FF received)
                            31216 ; 704  |                    iSeekCount++;
                            31217 
P:037E 44F400 000001  3 182031219         move    #>1,x0
P:0380 200048         2 182231220         add     x0,b
P:0381 5D6F00         4 182631221         move    b1,y:(r7+n7)
                            31224 
                            31225 ; 705  |                    if (g_wFMTunerError.m_bSCANNING_STATION==FALSE)
                            31226 
P:0382 5FF000 rrrrrr  3 182931228         move    y:Fg_wFMTunerError,b
P:0384 0ACD24 rrrrrr  6 183531229         jset    #4,b1,L431
                            31230 
                            31231 ; 706  |                    {
                            31232 ; 707  |                        g_wCurrentPreset = 0;//if we move off our current value, lets undo the preset
                            31233 
P:0386 20001B         2 183731235         clr     b   
P:0387 5F7000 rrrrrr  3 184031236         move    b,y:Fg_wCurrentPreset
                            31237 
                            31238 ; 708  |                        FadeOutFMTuner();
                            31239 
P:0389 0BF080 rrrrrr  6 184631241         jsr     FFadeOutFMTuner
                            31242 
                            31243 ; 709  |                        g_bSearchEndAtBandLimit = FALSE;
                            31244 
P:038B 20001B         2 184831246         clr     b   
P:038C 577000 rrrrrr  3 185131247         move    b,x:Fg_bSearchEndAtBandLimit
                            31248 
                            31249 ; 710  |                        SysPostMessage(2,TUNER_TUNE_SEARCH_UP);
                            31250 
P:038E 290200         2 185331252         move    #2,b0
P:038F 47F400 080003  3 185631253         move    #524291,y1
P:0391 4F5F00         2 185831254         move    y1,y:(r7)+
P:0392 595F00         2 186031256         move    b0,y:(r7)+
P:0393 0BF080 rrrrrr  6 186631258         jsr     FSysPostMessage
P:0395 205700         2 186831259         move    (r7)-
P:0396 205700         2 187031261         move    (r7)-
                            31263 
                            31264 ; 711  |                    }
                            31265 ; 712  |                }
                            31266 
P:0397 0AF080 rrrrrr  6 187631268         jmp     L431
                            31269 
                            31270 ; 713  |                else
                            31271 ; 714  |                {//otherwise...count 5 PH_FFs, which should wait a second
                            31272 ; 715  |                    iSeekCount++;
                            31273 ; 716  |                    if(iSeekCount > 5)
                            31274 ; 717  |                    {
                            31275 ; 718  |                        iSeekCount = 0;
                            31276 ; 719  |                    }
                            31277 ; 720  |                    DisplayHint.bits.FMTunerFrequency=TRUE;
                            31278 ; 721  |                }
                            31279 ; 722  |                break;
                            31280 ; 723  |
                            31281 ; 724  |            case PR_RW:
                            31282 ; 725  |                        
                            31283 ; 726  |                if(g_wLastButton!=PH_RW)
                            31284 
P:0399 5EF000 rrrrrr  3 187931286 L381:   move    y:Fg_wLastButton,a
P:039B 46F400 000001  3 188231287         move    #>1,y0
P:039D 2A0000         2 188431288         move    #0,a2
P:039E 200055         2 188631289         cmp     y0,a
P:039F 0AF0AA rrrrrr  6 189231290         jeq     L382
                            31291 
                            31292 ; 727  |                {//if we're releasing from a scan (a scan will probably have PH_RW held down)
                            31293 ; 728  |                    g_wCurrentPreset = 0;//if we move off our current value, lets undo the preset
                            31294 
P:03A1 20001B         2 189431296         clr     b   
P:03A2 5F7000 rrrrrr  3 189731297         move    b,y:Fg_wCurrentPreset
                            31298 
                            31299 ; 729  |                    FadeOutFMTuner();
                            31300 
P:03A4 0BF080 rrrrrr  6 190331302         jsr     FFadeOutFMTuner
                            31303 
                            31304 ; 730  |                    SysPostMessage(2,TUNER_TUNE_MANUAL_DOWN);
                            31305 
P:03A6 290200         2 190531307         move    #2,b0
P:03A7 44F400 080002  3 190831308         move    #524290,x0
P:03A9 4C5F00         2 191031309         move    x0,y:(r7)+
P:03AA 595F00         2 191231311         move    b0,y:(r7)+
P:03AB 0BF080 rrrrrr  6 191831313         jsr     FSysPostMessage
P:03AD 205700         2 192031314         move    (r7)-
P:03AE 205700         2 192231316         move    (r7)-
                            31318 
                            31319 ; 731  |                }
                            31320 ; 732  |                DisplayHint.bits.FMTunerFrequency = TRUE;
                            31321 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
P:03AF 77F400 FFFFF6  3 192531323 L382:   move    #-10,n7
P:03B1 000000         2 192731324         nop
P:03B2 0A6F65         6 193331325         bset    #5,y:(r7+n7)
                            31326 
                            31327 ; 733  |                iSeekCount= 0;
                            31328 
P:03B3 280000         2 193531330         move    #0,a0
P:03B4 77F400 FFFFFB  3 193831333         move    #-5,n7
P:03B6 000000         2 194031334         nop
P:03B7 586F00         4 194431335         move    a0,y:(r7+n7)
                            31338 
                            31339 ; 734  |                break;
                            31340 
P:03B8 0AF080 rrrrrr  6 195031342         jmp     L431
                            31343 
                            31344 ; 735  |
                            31345 ; 736  |            case PH_RW:
                            31346 ; 737  |                if(!iSeekCount)
                            31347 
P:03BA 77F400 FFFFFB  3 195331349 L383:   move    #-5,n7
P:03BC 000000         2 195531350         nop
P:03BD 5FEF00         4 195931351         move    y:(r7+n7),b
P:03BE 20000B         2 196131352         tst     b
P:03BF 0AF0A2 rrrrrr  6 196731355         jne     L385
                            31356 
                            31357 ; 738  |                {//if this is the first count of the seek (first PH_RW received)
                            31358 ; 739  |                    iSeekCount++;
                            31359 
P:03C1 44F400 000001  3 197031361         move    #>1,x0
P:03C3 200048         2 197231362         add     x0,b
P:03C4 5D6F00         4 197631363         move    b1,y:(r7+n7)
                            31366 
                            31367 ; 740  |                    if (g_wFMTunerError.m_bSCANNING_STATION==FALSE)
                            31368 
P:03C5 5CF000 rrrrrr  3 197931370         move    y:Fg_wFMTunerError,a1
P:03C7 0ACC24 rrrrrr  6 198531371         jset    #4,a1,L390
                            31372 
                            31373 ; 741  |                    {
                            31374 ; 742  |                        g_wCurrentPreset = 0;//if we move off our current value, lets undo the preset
                            31375 
P:03C9 20001B         2 198731377         clr     b   
P:03CA 5F7000 rrrrrr  3 199031378         move    b,y:Fg_wCurrentPreset
                            31379 
                            31380 ; 743  |                        FadeOutFMTuner();
                            31381 
P:03CC 0BF080 rrrrrr  6 199631383         jsr     FFadeOutFMTuner
                            31384 
                            31385 ; 744  |                        g_bSearchEndAtBandLimit = FALSE;
                            31386 
P:03CE 20001B         2 199831388         clr     b   
P:03CF 577000 rrrrrr  3 200131389         move    b,x:Fg_bSearchEndAtBandLimit
                            31390 
                            31391 ; 745  |                        SysPostMessage(2,TUNER_TUNE_SEARCH_DOWN);
                            31392 
P:03D1 290200         2 200331394         move    #2,b0
P:03D2 45F400 080004  3 200631395         move    #524292,x1
P:03D4 4D5F00         2 200831396         move    x1,y:(r7)+
P:03D5 595F00         2 201031398         move    b0,y:(r7)+
P:03D6 0BF080 rrrrrr  6 201631400         jsr     FSysPostMessage
P:03D8 205700         2 201831401         move    (r7)-
P:03D9 205700         2 202031403         move    (r7)-
                            31405 
                            31406 ; 746  |                    }
                            31407 ; 747  |                }
                            31408 
P:03DA 0AF080 rrrrrr  6 202631410         jmp     L390
                            31411 
                            31412 ; 748  |                else
                            31413 ; 749  |                {//otherwise...count 5 PH_RWs, which should wait a second
                            31414 ; 750  |                    iSeekCount++;
                            31415 
                            31417 L385:
P:03DC 56F400 000001  3 202931420         move    #>1,a
P:03DE 200018         2 203131421         add     a,b
                            31422 
                            31423 ; 751  |                    if(iSeekCount > 5)
                            31424 
P:03DF 77F400 FFFFFB  3 203431426         move    #-5,n7
P:03E1 000000         2 203631427         nop
P:03E2 5D6F00         4 204031428         move    b1,y:(r7+n7)
P:03E3 56F400 000005  3 204331429         move    #>5,a
P:03E5 20000D         2 204531430         cmp     a,b
P:03E6 0AF0AF rrrrrr  6 205131433         jle     L390
                            31434 
                            31435 ; 752  |                    {
                            31436 ; 753  |                        iSeekCount = 0;
                            31437 
P:03E8 200013         2 205331439 L387:   clr     a   
P:03E9 77F400 FFFFFB  3 205631442         move    #-5,n7
P:03EB 000000         2 205831443         nop
P:03EC 5E6F00         4 206231444         move    a,y:(r7+n7)
                            31447 
                            31448 ; 754  |                    }
                            31449 ; 755  |                }
                            31450 ; 756  |                DisplayHint.bits.FMTunerFrequency = TRUE;
                            31451 
P:03ED 77F400 FFFFF6  3 206531453 L390:   move    #-10,n7
P:03EF 000000         2 206731454         nop
P:03F0 0A6F65         6 207331455         bset    #5,y:(r7+n7)
                            31456 
                            31457 ; 757  |                break;
                            31458 
P:03F1 0AF080 rrrrrr  6 207931460         jmp     L431
                            31461 
                            31462 ; 758  |            case PR_MODE:                                   
                            31463 ; 759  |                if (++iCurrentPreset > NUMBER_OF_PRESETS)
                            31464 
P:03F3 57F000 rrrrrr  3 208231466 L391:   move    x:FiCurrentPreset,b
P:03F5 56F400 000001  3 208531467         move    #>1,a
P:03F7 200018         2 208731468         add     a,b
P:03F8 557000 rrrrrr  3 209031469         move    b1,x:FiCurrentPreset
P:03FA 57F000 rrrrrr  3 209331470         move    x:FiCurrentPreset,b
P:03FC 46F400 00000A  3 209631471         move    #>10,y0
P:03FE 20005D         2 209831472         cmp     y0,b
P:03FF 0AF0AF rrrrrr  6 210431473         jle     L395
                            31474 
                            31475 ; 760  |                    iCurrentPreset = 1;
                            31476 
P:0401 290100         2 210631478         move    #1,b0
P:0402 517000 rrrrrr  3 210931479         move    b0,x:FiCurrentPreset
                            31480 
                            31481 ; 761  |                FadeOutFMTuner();
                            31482 
P:0404 0AF080 rrrrrr  6 211531484         jmp     L395
                            31485 
                            31486 ; 762  |                iTuningMuted += (g_astPresetStations[iCurrentPreset-1].Level == 0? 1 : 0);
                            31487 ; 763  |                SysPostMessage(3,TUNER_TUNE_TO_PRESET,iCurrentPreset);
                            31488 ; 764  |                                DisplayHint.I |= (FMTUNER_MENU_DISPLAY_ALL);
                            31489 ; 765  |               break;
                            31490 ; 766  |            case PR_AB:
                            31491 ; 767  |                if (--iCurrentPreset <1)
                            31492 
P:0406 57F000 rrrrrr  3 211831494 L392:   move    x:FiCurrentPreset,b
P:0408 47F400 000001  3 212131495         move    #>1,y1
P:040A 20007C         2 212331496         sub     y1,b
P:040B 557000 rrrrrr  3 212631497         move    b1,x:FiCurrentPreset
P:040D 57F000 rrrrrr  3 212931498         move    x:FiCurrentPreset,b
P:040F 20007D         2 213131499         cmp     y1,b
P:0410 0AF0A1 rrrrrr  6 213731500         jge     L395
                            31501 
                            31502 ; 768  |                    iCurrentPreset = NUMBER_OF_PRESETS;
                            31503 
P:0412 290A00         2 213931505         move    #10,b0
P:0413 517000 rrrrrr  3 214231506         move    b0,x:FiCurrentPreset
                            31507 
                            31508 ; 769  |                FadeOutFMTuner();
                            31509 
P:0415 0BF080 rrrrrr  6 214831511 L395:   jsr     FFadeOutFMTuner
                            31512 
                            31513 ; 770  |                iTuningMuted += (g_astPresetStations[iCurrentPreset-1].Level == 0? 1 : 0);
                            31514 
P:0417 46F000 rrrrrr  3 215131516         move    x:FiTuningMuted,y0
P:0419 56F000 rrrrrr  3 215431517         move    x:FiCurrentPreset,a
P:041B 200009         2 215631518         tfr     a,b
P:041C 200033         2 215831519         lsl     a
P:041D 219E00         2 216031520         move    a1,n6
P:041E 66F400 rrrrrr  3 216331521         move    #Fg_astPresetStations-1,r6
P:0420 000000         2 216531522         nop
P:0421 204E00         2 216731523         move    (r6)+n6
P:0422 5EE600         2 216931524         move    y:(r6),a
P:0423 200003         2 217131525         tst     a
P:0424 240000         2 217331526         move    #0,x0
P:0425 0AF0A2 rrrrrr  6 217931527         jne     L455
P:0427 44F400 000001  3 218231528         move    #>1,x0
P:0429 200051         2 218431529 L455:   tfr     y0,a
P:042A 200040         2 218631530         add     x0,a
P:042B 547000 rrrrrr  3 218931531         move    a1,x:FiTuningMuted
                            31532 
                            31533 ; 771  |                SysPostMessage(3,TUNER_TUNE_TO_PRESET,iCurrentPreset);
                            31534 
P:042D 280300         2 219131536         move    #3,a0
P:042E 5D5F00         2 219331537         move    b1,y:(r7)+
P:042F 46F400 08000D  3 219631539         move    #524301,y0
P:0431 4E5F00         2 219831540         move    y0,y:(r7)+
P:0432 585F00         2 220031542         move    a0,y:(r7)+
P:0433 0BF080 rrrrrr  6 220631544         jsr     FSysPostMessage
P:0435 3F0300         2 220831545         move    #3,n7
P:0436 000000         2 221031546         nop
P:0437 204700         2 221231547         move    (r7)-n7
                            31549 
                            31550 ; 772  |                                DisplayHint.I |= (FMTUNER_MENU_DISPLAY_ALL);
                            31551 
P:0438 0AF080 rrrrrr  6 221831553         jmp     L412
                            31554 
                            31555 ; 773  |             
                            31556 ; 774  |                break;                             
                            31557 ; 775  |                
                            31558 ; 776  |            case PH_EQ: // store the current station into the current preset (was PR_EQ , now Press and HOLD)
                            31559 ; 777  |                if ((iCurrentPreset>= 1) && (iCurrentPreset <= NUMBER_OF_PRESETS))
                            31560 
P:043A 57F000 rrrrrr  3 222131562 L396:   move    x:FiCurrentPreset,b
P:043C 56F400 000001  3 222431563         move    #>1,a
P:043E 20000D         2 222631564         cmp     a,b
P:043F 0AF0A9 rrrrrr  6 223231565         jlt     L398
P:0441 56F400 00000A  3 223531566         move    #>10,a
P:0443 20000D         2 223731567         cmp     a,b
P:0444 0AF0A7 rrrrrr  6 224331568         jgt     L398
                            31569 
                            31570 ; 778  |                    SysPostMessage(3,TUNER_SET_PRESET,iCurrentPreset);
                            31571 
P:0446 280300         2 224531573         move    #3,a0
P:0447 5F5F00         2 224731574         move    b,y:(r7)+
P:0448 47F400 08000E  3 225031576         move    #524302,y1
P:044A 4F5F00         2 225231577         move    y1,y:(r7)+
P:044B 585F00         2 225431579         move    a0,y:(r7)+
P:044C 0BF080 rrrrrr  6 226031581         jsr     FSysPostMessage
P:044E 3F0300         2 226231582         move    #3,n7
P:044F 000000         2 226431583         nop
P:0450 204700         2 226631584         move    (r7)-n7
                            31586 
                            31587 ; 779  |                                DisplayHint.I |= (FMTUNER_MENU_DISPLAY_ALL);
                            31588 
P:0451 46F400 707020  3 226931590 L398:   move    #7368736,y0
P:0453 77F400 FFFFF6  3 227231591         move    #-10,n7
P:0455 000000         2 227431592         nop
P:0456 5EEF00         4 227831593         move    y:(r7+n7),a
P:0457 200052         2 228031594         or      y0,a
P:0458 5C6F00         4 228431595         move    a1,y:(r7+n7)
                            31596 
                            31597 ; 780  |                bResetPreset = TRUE;
                            31598 
P:0459 280100         2 228631600         move    #1,a0
P:045A 77F400 FFFFF8  3 228931603         move    #-8,n7
P:045C 000000         2 229131604         nop
P:045D 586F00         4 229531605         move    a0,y:(r7+n7)
                            31608 
                            31609 ; 781  |                break;  
                            31610 
P:045E 0AF080 rrrrrr  6 230131612         jmp     L431
                            31613 
                            31614 ; 782  |                                                           
                            31615 ; 783  |            case PR_EQ: // Change EQ (equalizer) mode
                            31616 ; 784  |                if (TRUE == bResetPreset)   // Do not change EQ mode immediately after storing current preset
                            31617 
P:0460 77F400 FFFFF8  3 230431619 L399:   move    #-8,n7
P:0462 000000         2 230631620         nop
P:0463 5FEF00         4 231031621         move    y:(r7+n7),b
P:0464 46F400 000001  3 231331622         move    #>1,y0
P:0466 2B0000         2 231531623         move    #0,b2
P:0467 20005D         2 231731624         cmp     y0,b
P:0468 0AF0A2 rrrrrr  6 232331625         jne     L400
                            31626 
                            31627 ; 785  |                {
                            31628 ; 786  |                    bResetPreset = FALSE;
                            31629 
P:046A 2C0000         2 232531631         move    #0,a1
P:046B 5C6F00         4 232931634         move    a1,y:(r7+n7)
                            31637 
                            31638 ; 787  |                }
                            31639 
P:046C 0AF080 rrrrrr  6 233531641         jmp     L431
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31642 
                            31643 ; 788  |                else    // Normal case
                            31644 ; 789  |                {
                            31645 ; 790  |                    DisplayHint.bits.EQ = TRUE;                    
                            31646 
P:046E 77F400 FFFFF6  3 233831648 L400:   move    #-10,n7
P:0470 000000         2 234031649         nop
P:0471 0A6F6D         6 234631650         bset    #13,y:(r7+n7)
                            31651 
                            31652 ; 791  |                    SysCallFunction(RSRC_EQ_MENU_CODE_BANK,NextEQ,INCREMENT,0,0);
                            31653 
P:0472 240000         2 234831655         move    #0,x0
P:0473 200059         2 235031656         tfr     y0,b
P:0474 340000         2 235231657         move    #0,r4
P:0475 56F400 00007D  3 235531658         move    #>$7D,a
P:0477 60F400 rrrrrr  3 235831659         move    #FNextEQ,r0
P:0479 0BF080 rrrrrr  6 236431660         jsr     SysCallFunction
                            31661 
                            31662 ; 792  |
                            31663 ; 793  |                    if(EQ_NORMAL != g_iEqSetting)
                            31664 
P:047B 5FF000 rrrrrr  3 236731666         move    y:Fg_iEqSetting,b
P:047D 20000B         2 236931667         tst     b
P:047E 0AF0AA rrrrrr  6 237531668         jeq     L401
                            31669 
                            31670 ; 794  |                    {
                            31671 ; 795  |               SysSpeedIncrease(SPEED_FM_EQ, SPEED_CLIENT_STFM_EQ);  // Increase speed for EQ processing
                            31672 
P:0480 56F400 000004  3 237831674         move    #>4,a
P:0482 200009         2 238031675         tfr     a,b
P:0483 0BF080 rrrrrr  6 238631676         jsr     FSysSpeedIncrease
                            31677 
                            31678 ; 796  |//4-17                    SysSpeedIncrease(SPEED_MP3, SPEED_CLIENT_STFM_EQ);   //DEBUG ONLY Try higher clock speed to fix DAC underflow
                            31679 ; 797  |                    }
                            31680 
P:0485 0AF080 rrrrrr  6 239231682         jmp     L431
P:0487 56F400 000004  3 239531683 L401:   move    #>4,a
                            31684 
                            31685 ; 798  |                    else //Going back to no equalizer mode
                            31686 ; 799  |                    {
                            31687 ; 800  |                        SysSpeedClockFree(SPEED_CLIENT_STFM_EQ);    // Speed goes back to SPEED_FM_EQ
                            31688 
P:0489 0BF080 rrrrrr  6 240131690         jsr     FSysSpeedClockFree
                            31691 
                            31692 ; 801  |                    }
                            31693 ; 802  |                }
                            31694 ; 803  |                break;                    
                            31695 
P:048B 0AF080 rrrrrr  6 240731697         jmp     L431
                            31698 
                            31699 ; 804  |                                                                                                        
                            31700 ; 805  |            case PR_RECORD:
                            31701 ; 806  |                                iSaveRecSource = g_ADCsource;   //save temp copy of global source
                            31702 
P:048D 4EF000 rrrrrr  3 241031704 L402:   move    y:Fg_ADCsource,y0
P:048F 045FA0         2 241231705         movec   m0,n7
P:0490 000000         2 241431706         nop
P:0491 4E6F00         4 241831707         move    y0,y:(r7+n7)
                            31709 
                            31710 ; 807  |//stmp6930 moved test for FM tuner source from MainMenu.c
                            31711 ; 808  |#ifdef FMTUNER_ON_LINE2_IN 
                            31712 ; 809  |                g_ADCsource = SOURCE_LINEIN;            //set source to LINE-IN if 144 pin package
                            31713 ; 810  |#else 
                            31714 ; 811  |                g_ADCsource = SOURCE_FM;                    //use fm if 100 pin package to do line-in function
                            31715 
P:0492 290100         2 242031717         move    #1,b0
P:0493 597000 rrrrrr  3 242331718         move    b0,y:Fg_ADCsource
P:0495 57F400 000005  3 242631719         move    #>5,b
P:0497 56F400 000006  3 242931720         move    #>6,a
                            31721 
                            31722 ; 812  |#endif                                          
                            31723 ; 813  |#ifdef TUNER_STFM1000
                            31724 ; 814  |                
                            31725 ; 815  |                 // undo Save power by lowering the Vddio
                            31726 ; 816  |                IncreaseVDDIO();
                            31727 ; 817  |
                            31728 ; 818  |                // increase the speed to 36 MHz since 24 MHz is too slow when exiting the FM Recording
                            31729 ; 819  |                                SysSpeedIncrease(SPEED_MP3, SPEED_CLIENT_MP3_DEC);
                            31730 
P:0499 0BF080 rrrrrr  6 243531732         jsr     FSysSpeedIncrease
P:049B 200013         2 243731733         clr     a   
P:049C 57F400 000002  3 244031734         move    #>2,b
P:049E 300000         2 244231735         move    #0,r0
                            31736 
                            31737 ; 820  |                                SysWaitOnEvent(0,0,2);    //was 0,0,100
                            31738 
P:049F 0BF080 rrrrrr  6 244831740         jsr     SysWaitOnEvent
                            31741 
                            31742 ; 821  |                // Use first arg to RecordVoiceFile to flag that the decoder
                            31743 ; 822  |                // should not be stopped
                            31744 ; 823  |
                            31745 ; 824  |                                SysCallFunction(RSRC_VOICE_MENU_CODE_BANK,RecordVoiceFile,g_ADCsource==SOURCE_FM,0,0); // Call blocks until recording is stopped
                            31746 
P:04A1 5FF000 rrrrrr  3 245131748         move    y:Fg_ADCsource,b
P:04A3 46F400 000001  3 245431749         move    #>1,y0
P:04A5 20005D         2 245631750         cmp     y0,b
P:04A6 0BF962         4 246031751         btst    #2,sr
P:04A7 20001B         2 246231752         clr     b   
P:04A8 20003F         2 246431753         rol     b
P:04A9 56F400 00007A  3 246731754         move    #>122,a
P:04AB 240000         2 246931755         move    #0,x0
P:04AC 340000         2 247131756         move    #0,r4
P:04AD 60F400 rrrrrr  3 247431757         move    #FRecordVoiceFile,r0
P:04AF 0BF080 rrrrrr  6 248031758         jsr     SysCallFunction
P:04B1 200013         2 248231759         clr     a   
P:04B2 57F400 000064  3 248531760         move    #>100,b
P:04B4 300000         2 248731761         move    #0,r0
                            31762 
                            31763 ; 825  |                // stay at 36 MHz for a while to close out all recording activities
                            31764 ; 826  |                        
                            31765 ; 827  |                                SysWaitOnEvent(0,0,100);
                            31766 
P:04B5 0BF080 rrrrrr  6 249331768         jsr     SysWaitOnEvent
P:04B7 56F400 000005  3 249631769         move    #>5,a
                            31770 
                            31771 ; 828  |                                // drop the DCLK to save power
                            31772 ; 829  |                                SysSpeedClockFree(SPEED_CLIENT_MP3_DEC);
                            31773 
P:04B9 0BF080 rrrrrr  6 250231775         jsr     FSysSpeedClockFree
P:04BB 200013         2 250431776         clr     a   
P:04BC 57F400 000064  3 250731777         move    #>100,b
P:04BE 300000         2 250931778         move    #0,r0
                            31779 
                            31780 ; 830  |
                            31781 ; 831  |                                SysWaitOnEvent(0,0,100);  //was 0,0,1
                            31782 
P:04BF 0BF080 rrrrrr  6 251531784         jsr     SysWaitOnEvent
P:04C1 56F400 00007A  3 251831785         move    #>122,a
                            31786 
                            31787 ; 832  |                                // Save power by lowering the Vddio
                            31788 ; 833  |                DecreaseVDDIO();             
                            31789 ; 834  |#else
                            31790 ; 835  |                                SysCallFunction(RSRC_VOICE_MENU_CODE_BANK,RecordVoiceFile,0,0,0);
                            31791 ; 836  |#endif
                            31792 ; 837  |
                            31793 ; 838  |#ifdef USE_PLAYLIST3
                            31794 ; 839  |                                //after record, rebuild fm part
                            31795 ; 840  |                SysCallFunction(RSRC_VOICE_MENU_CODE_BANK,AddVoiceEntry,REC_FMREC_TYPE,0,0);
                            31796 
P:04C3 240000         2 252031798         move    #0,x0
P:04C4 57F400 000001  3 252331799         move    #>1,b
P:04C6 340000         2 252531800         move    #0,r4
P:04C7 60F400 rrrrrr  3 252831801         move    #FAddVoiceEntry,r0
P:04C9 0BF080 rrrrrr  6 253431802         jsr     SysCallFunction
P:04CB 045FA0         2 253631803         movec   m0,n7
P:04CC 000000         2 253831804         nop
P:04CD 4FEF00         4 254231805         move    y:(r7+n7),y1
                            31808 
                            31809 ; 841  |#endif
                            31810 ; 842  |                                DisplayHint.I |= (FMTUNER_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            31811 
P:04CE 77F400 FFFFF6  3 254531813         move    #-10,n7
P:04D0 000000         2 254731814         nop
P:04D1 5CEF00         4 255131815         move    y:(r7+n7),a1
P:04D2 46F400 707021  3 255431816         move    #7368737,y0
P:04D4 200052         2 255631817         or      y0,a
P:04D5 5C6F00         4 256031818         move    a1,y:(r7+n7)
                            31819 
                            31820 ; 843  |                                g_ADCsource = iSaveRecSource;   //restore global record source
                            31821 
P:04D6 4F7000 rrrrrr  3 256331823         move    y1,y:Fg_ADCsource
                            31824 
                            31825 ; 844  |                break;                             
                            31826 
P:04D8 0AF080 rrrrrr  6 256931828         jmp     L431
                            31829 
                            31830 ; 845  |            case PH_STOP:
                            31831 ; 846  |#ifdef TUNER_STFM1000
                            31832 ; 847  |                // undo Save power by lowering the Vddio
                            31833 ; 848  |                IncreaseVDDIO();
                            31834 ; 849  |#endif
                            31835 ; 850  |
                            31836 ; 851  |#if 0
                            31837 ; 852  |                // Here are the test code to debug the monitor signal quality
                            31838 ; 853  |                // Use the following BoxView command to dump sdc_ctl_TableSdnom_dw to file MyData in 2 columns
                            31839 ; 854  |                // OUTPUT MyData -2 ## have to do it before log    
                            31840 ; 855  |                // OUTPUT OFF       ## closes all files after log
                            31841 ; 856  |                // OUTPUT           ## lists open files
                            31842 ; 857  |                // close all        ## closes all files
                            31843 ; 858  |               // __asm(" push x0");  // Save x0, r0, r1
                            31844 ; 859  |               // __asm(" push r0");
                            31845 ; 860  |               // __asm(" push r1");
                            31846 ; 861  |                
                            31847 ; 862  |                __asm(" move #$010500,x0");     // 0x500 words to file #1
                            31848 ; 863  |                __asm(" move #$004fb9,r0");     // read from address 0xx4fb9
                            31849 ; 864  |                __asm(" move #$004001,r1");     // read from space X
                            31850 ; 865  |
                            31851 ; 866  |
                            31852 ; 867  |                SystemHalt();   // at address P:E5D3
                            31853 ; 868  |               // __asm(" pop r1");    // Restore r1,r0,x0
                            31854 ; 869  |              //  __asm(" pop r0");
                            31855 ; 870  |              //  __asm(" pop x0");
                            31856 ; 871  |                
                            31857 ; 872  |                //SystemHalt();
                            31858 ; 873  |               // SystemHalt();
                            31859 ; 874  |
                            31860 ; 875  |#else            
                            31861 ; 876  |                SysPostMessage(3,MIXER_MASTER_FADE_OUT,10); // Mute the mixer 
                            31862 
P:04DA 290300         2 257131864 L403:   move    #3,b0
P:04DB 2D0A00         2 257331865         move    #10,b1
P:04DC 5D5F00         2 257531866         move    b1,y:(r7)+
P:04DD 46F400 040005  3 257831868         move    #262149,y0
P:04DF 4E5F00         2 258031869         move    y0,y:(r7)+
P:04E0 595F00         2 258231871         move    b0,y:(r7)+
P:04E1 0BF080 rrrrrr  6 258831873         jsr     FSysPostMessage
P:04E3 3F0300         2 259031874         move    #3,n7
P:04E4 000000         2 259231875         nop
P:04E5 204700         2 259431876         move    (r7)-n7
                            31879 
                            31880 ; 877  |                //if the STOP button is held down, lets call the shutdown menu
                            31881 ; 878  |                SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,ShutdownMenu,USERSHUTDOWN,0,0);
                            31882 
P:04E6 20001B         2 259631884         clr     b   
P:04E7 240000         2 259831885         move    #0,x0
P:04E8 340000         2 260031886         move    #0,r4
P:04E9 60F400 rrrrrr  3 260331887         move    #FShutdownMenu,r0
P:04EB 56F400 000078  3 260631888         move    #>$78,a
P:04ED 0BF080 rrrrrr  6 261231889         jsr     SysCallFunction
                            31890 
                            31891 ; 879  |                // if returns update display  -- if doesn't return, powered down
                            31892 ; 880  |                DisplayHint.I |= (FMTUNER_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            31893 
P:04EF 77F400 FFFFF6  3 261531895         move    #-10,n7
P:04F1 000000         2 261731896         nop
P:04F2 5FEF00         4 262131897         move    y:(r7+n7),b
P:04F3 45F400 707021  3 262431898         move    #7368737,x1
P:04F5 20006A         2 262631899         or      x1,b
P:04F6 5D6F00         4 263031900         move    b1,y:(r7+n7)
                            31901 
                            31902 ; 881  |                SysPostMessage(3,MIXER_MASTER_FADE_IN,1); // unmute the Tuner
                            31903 
P:04F7 290100         2 263231905         move    #1,b0
P:04F8 2D0300         2 263431906         move    #3,b1
P:04F9 595F00         2 263631907         move    b0,y:(r7)+
P:04FA 47F400 040006  3 263931909         move    #262150,y1
P:04FC 4F5F00         2 264131910         move    y1,y:(r7)+
P:04FD 5D5F00         2 264331912         move    b1,y:(r7)+
P:04FE 0BF080 rrrrrr  6 264931914         jsr     FSysPostMessage
P:0500 3F0300         2 265131915         move    #3,n7
P:0501 000000         2 265331916         nop
P:0502 204700         2 265531917         move    (r7)-n7
                            31919 
                            31920 ; 882  |#endif 
                            31921 ; 883  |
                            31922 ; 884  |#ifdef TUNER_STFM1000
                            31923 ; 885  |                // Save power by lowering the Vddio
                            31924 ; 886  |                DecreaseVDDIO();
                            31925 ; 887  |#endif
                            31926 ; 888  |                break;
                            31927 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0503 0AF080 rrrrrr  6 266131929         jmp     L431
                            31930 
                            31931 ; 889  |
                            31932 ; 890  |             case PH_MENU:
                            31933 ; 891  |                 // Allow user to escape to music mode
                            31934 ; 892  |                 bDone= TRUE;
                            31935 
P:0505 290100         2 266331937 L404:   move    #1,b0
P:0506 77F400 FFFFFC  3 266631940         move    #-4,n7
P:0508 000000         2 266831941         nop
P:0509 596F00         4 267231942         move    b0,y:(r7+n7)
                            31945 
                            31946 ; 893  |                 // Set flag as a command for PR_MENU which always follows a PH_MENU sequence.
                            31947 ; 894  |                 g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = TRUE;
                            31948 
P:050A 0A7061 rrrrrr  6 267831950         bset    #1,y:Fg_MenuFlags
                            31951 
                            31952 ; 895  |                break;
                            31953 
P:050C 0AF080 rrrrrr  6 268431955         jmp     L431
                            31956 
                            31957 ; 896  |                
                            31958 ; 897  |             case PR_MENU:
                            31959 ; 898  |                if (g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC == TRUE)
                            31960 
P:050E 5FF000 rrrrrr  3 268731962 L405:   move    y:Fg_MenuFlags,b
P:0510 0BCD61         4 269131963         btst    #1,b1
P:0511 20001B         2 269331964         clr     b   
P:0512 20003F         2 269531965         rol     b
P:0513 44F400 000001  3 269831966         move    #>1,x0
P:0515 20004D         2 270031967         cmp     x0,b
P:0516 0AF0A2 rrrrrr  6 270631968         jne     L406
                            31969 
                            31970 ; 899  |                {   // exit from sub menu
                            31971 ; 900  |                    iNewMenu = MENU_MUSIC;
                            31972 
P:0518 20001B         2 270831974         clr     b   
P:0519 77F400 FFFFFD  3 271131977         move    #-3,n7
P:051B 000000         2 271331978         nop
P:051C 5F6F00         4 271731979         move    b,y:(r7+n7)
                            31982 
                            31983 ; 901  |                }
                            31984 ; 902  |                bDone = TRUE;
                            31985 
P:051D 57F400 000001  3 272031987 L406:   move    #>1,b
P:051F 77F400 FFFFFC  3 272331990         move    #-4,n7
P:0521 000000         2 272531991         nop
P:0522 5D6F00         4 272931992         move    b1,y:(r7+n7)
                            31995 
                            31996 ; 903  |   
                            31997 ; 904  |                break;
                            31998 
P:0523 0AF080 rrrrrr  6 273532000         jmp     L431
                            32001 
                            32002 ; 905  |
                            32003 ; 906  |             case PH_ERASE:
                            32004 ; 907  |             case PR_ERASE:
                            32005 ; 908  |                  // Erase the latest presets
                            32006 ; 909  |                if ((iCurrentPreset>= 1) && (iCurrentPreset <= NUMBER_OF_PRESETS)&&(g_wCurrentPreset==iCurrentPreset))
                            32007 
P:0525 47F000 rrrrrr  3 273832009 L408:   move    x:FiCurrentPreset,y1
P:0527 200079         2 274032010         tfr     y1,b
P:0528 46F400 000001  3 274332011         move    #>1,y0
P:052A 20005D         2 274532012         cmp     y0,b
P:052B 0AF0A9 rrrrrr  6 275132013         jlt     L412
P:052D 200071         2 275332014         tfr     y1,a
P:052E 44F400 00000A  3 275632015         move    #>10,x0
P:0530 200045         2 275832016         cmp     x0,a
P:0531 0AF0A7 rrrrrr  6 276432017         jgt     L412
P:0533 5FF000 rrrrrr  3 276732018         move    y:Fg_wCurrentPreset,b
P:0535 2A0000         2 276932019         move    #0,a2
P:0536 2B0000         2 277132020         move    #0,b2
P:0537 20000D         2 277332021         cmp     a,b
P:0538 0AF0A2 rrrrrr  6 277932022         jne     L412
                            32023 
                            32024 ; 910  |                    SysPostMessage(3,TUNER_ERASE_PRESET,iCurrentPreset);
                            32025 
P:053A 290300         2 278132027         move    #3,b0
P:053B 4F5F00         2 278332028         move    y1,y:(r7)+
P:053C 46F400 08000F  3 278632030         move    #524303,y0
P:053E 4E5F00         2 278832031         move    y0,y:(r7)+
P:053F 595F00         2 279032033         move    b0,y:(r7)+
P:0540 0BF080 rrrrrr  6 279632035         jsr     FSysPostMessage
P:0542 3F0300         2 279832036         move    #3,n7
P:0543 000000         2 280032037         nop
P:0544 204700         2 280232038         move    (r7)-n7
                            32040 
                            32041 ; 911  |                                DisplayHint.I |= (FMTUNER_MENU_DISPLAY_ALL);
                            32042 
P:0545 45F400 707020  3 280532044 L412:   move    #7368736,x1
P:0547 77F400 FFFFF6  3 280832045         move    #-10,n7
P:0549 000000         2 281032046         nop
P:054A 5CEF00         4 281432047         move    y:(r7+n7),a1
P:054B 200062         2 281632048         or      x1,a
P:054C 5C6F00         4 282032049         move    a1,y:(r7+n7)
                            32050 
                            32051 ; 912  |         
                            32052 ; 913  |                break;
                            32053 
P:054D 0AF080 rrrrrr  6 282632055         jmp     L431
                            32057 L413:
P:054F 5D6F00         4 283032060         move    b1,y:(r7+n7)
P:0550 290200         2 283232063         move    #2,b0
P:0551 46F400 04001D  3 283532064         move    #262173,y0
P:0553 4E5F00         2 283732065         move    y0,y:(r7)+
P:0554 595F00         2 283932067         move    b0,y:(r7)+
P:0555 0BF080 rrrrrr  6 284532070         jsr     FSysPostMessage
P:0557 205700         2 284732071         move    (r7)-
P:0558 205700         2 284932073         move    (r7)-
P:0559 77F400 FFFFFE  3 285232076 L414:   move    #-2,n7
P:055B 000000         2 285432077         nop
P:055C 5EEF00         4 285832078         move    y:(r7+n7),a
P:055D 2A0000         2 286032079         move    #0,a2
P:055E 200003         2 286232080         tst     a
P:055F 0AF0A2 rrrrrr  6 286832083         jne     L459
P:0561 280100         2 287032084         move    #1,a0
                            32085 L459:
P:0562 586F00         4 287432087         move    a0,y:(r7+n7)
                            32089 
                            32090 ; 914  |            default:
                            32091 ; 915  |                break;
                            32092 ; 916  |            }
                            32093 ; 917  |
                            32094 ; 918  |            //remember the last button event (mostly for coming out of FFWD and RWND)
                            32095 ; 919  |            g_wLastButton=gEventInfo.Button.wButtonEvent; 
                            32096 
P:0563 5EF000 rrrrrr  3 287732098 L431:   move    y:FgEventInfo,a
P:0565 5C7000 rrrrrr  3 288032099         move    a1,y:Fg_wLastButton
                            32100 
                            32101 ; 920  |
                            32102 ; 921  |            break;  // end EVENT_BUTTON case
                            32103 ; 922  |        } //end switch iEvent           
                            32104 ; 923  |
                            32105 ; 924  |        if( DisplayHint.I != 0 )
                            32106 
P:0567 77F400 FFFFF6  3 288332108 L444:   move    #-10,n7
P:0569 000000         2 288532109         nop
P:056A 5FEF00         4 288932110         move    y:(r7+n7),b
P:056B 2B0000         2 289132111         move    #0,b2
P:056C 20000B         2 289332112         tst     b
P:056D 0AF0AA rrrrrr  6 289932113         jeq     L446
                            32114 
                            32115 ; 925  |        {
                            32116 ; 926  |            SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHint.I,1,0);
                            32117 
P:056F 56F400 000022  3 290232119         move    #>34,a
P:0571 44F400 000001  3 290532120         move    #>1,x0
P:0573 340000         2 290732121         move    #0,r4
P:0574 60F400 rrrrrr  3 291032122         move    #FRefreshDisplay,r0
P:0576 21AF00         2 291232123         move    b1,b
P:0577 0BF080 rrrrrr  6 291832124         jsr     SysCallFunction
                            32125 
                            32126 ; 927  |            DisplayHint.I = 0;
                            32127 
P:0579 20001B         2 292032129         clr     b   
P:057A 77F400 FFFFF6  3 292332130         move    #-10,n7
P:057C 000000         2 292532131         nop
P:057D 5F6F00         4 292932132         move    b,y:(r7+n7)
P:057E 77F400 FFFFFC  3 293232134 L446:   move    #-4,n7
P:0580 000000         2 293432135         nop
P:0581 5FEF00         4 293832136         move    y:(r7+n7),b
P:0582 2B0000         2 294032137         move    #0,b2
P:0583 20000B         2 294232138         tst     b
P:0584 0AF0AA rrrrrr  6 294832139         jeq     L341
                            32140 
                            32141 ; 928  |        }
                            32142 ; 929  |    }
                            32143 ; 930  |#ifdef TUNER_STFM1000    
                            32144 ; 931  |    g_bEnable100msTimer = FALSE; 
                            32145 
P:0586 20001B         2 295032147         clr     b   
P:0587 577000 rrrrrr  3 295332148         move    b,x:Fg_bEnable100msTimer
                            32149 
                            32150 ; 932  |#endif
                            32151 ; 933  |
                            32152 ; 934  |#ifdef TUNER_STFM1000
                            32153 ; 935  |#ifdef CLCD_16BIT
                            32154 ; 936  |    //***********************************************************
                            32155 ; 937  |    //* Following is used to make the I2S_BCLK returns stable
                            32156 ; 938  |    //***********************************************************
                            32157 ; 939  |    STFM1000TunerSafePowerDown();
                            32158 ; 940  |#endif //#ifdef CLCD_16BIT
                            32159 ; 941  |#endif
                            32160 ; 942  |    TurnOffFMTuner();
                            32161 
P:0589 0BF080 rrrrrr  6 295932163         jsr     FTurnOffFMTuner
                            32164 
                            32165 ; 943  |
                            32166 ; 944  |    if (iEventSave != 0)
                            32167 
P:058B 77F400 FFFFF7  3 296232169         move    #-9,n7
P:058D 000000         2 296432170         nop
P:058E 5FEF00         4 296832171         move    y:(r7+n7),b
P:058F 20000B         2 297032172         tst     b
P:0590 0AF0AA rrrrrr  6 297632175         jeq     L447
                            32176 
                            32177 ; 945  |      DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlayerStateMachine,iEventSave,0,(int *)&EventInfoSave);          
                            32178 
P:0592 77F400 FFFFF4  3 297932180         move    #-12,n7
P:0594 000000         2 298132181         nop
P:0595 044F14         4 298532182         lua     (r7)+n7,r4
P:0596 240000         2 298732183         move    #0,x0
P:0597 56F400 000011  3 299032184         move    #>17,a
P:0599 60F400 rrrrrr  3 299332185         move    #FHandlePlayerStateMachine,r0
P:059B 0BF080 rrrrrr  6 299932186         jsr     SysCallFunction
P:059D 21C600         2 300132188         move    a,y0
P:059E 77F400 FFFFF6  3 300432189         move    #-10,n7
P:05A0 000000         2 300632190         nop
P:05A1 5DEF00         4 301032191         move    y:(r7+n7),b1
P:05A2 20005A         2 301232192         or      y0,b
P:05A3 5D6F00         4 301632193         move    b1,y:(r7+n7)
                            32194 
                            32195 ; 946  |
                            32196 ; 947  |#ifdef TUNER_STFM1000
                            32197 ; 948  |    // undo Save power by lowering the Vddio
                            32198 ; 949  |    IncreaseVDDIO();
                            32199 ; 950  |#endif
                            32200 ; 951  |
                            32201 ; 952  |        ReEnableExecSpeedClient(); // Re-enable the Executive's master DCLK speed client for fast button response.
                            32202 
P:05A4 0BF080 rrrrrr  6 302232204 L447:   jsr     FReEnableExecSpeedClient
P:05A6 56F400 000002  3 302532205         move    #>2,a
                            32206 
                            32207 ; 953  |
                            32208 ; 954  |#ifdef TUNER_STFM1000
                            32209 ; 955  |    // Remove the STFM clock speed
                            32210 ; 956  |    SysSpeedClockFree(SPEED_CLIENT_STFM_DEC);
                            32211 
P:05A8 0BF080 rrrrrr  6 303132213         jsr     FSysSpeedClockFree
                            32214 
                            32215 ; 957  |#else
                            32216 ; 958  |    // Remove the Mixer specific speed/voltage client.
                            32217 ; 959  |    SysSpeedClockFree(SPEED_CLIENT_MIXER);
                            32218 ; 960  |#endif
                            32219 ; 961  |
                            32220 ; 962  |    // setup auto shutdown if enabled setting saved
                            32221 ; 963  |    if (g_wPwrSettings != PWR_DISABLE)
                            32222 
P:05AA 5FF000 rrrrrr  3 303432224         move    y:Fg_wPwrSettings,b
P:05AC 2B0000         2 303632225         move    #0,b2
P:05AD 20000B         2 303832226         tst     b
P:05AE 0AF0AA rrrrrr  6 304432227         jeq     L448
                            32228 
                            32229 ; 964  |    {
                            32230 ; 965  |        g_MenuFlags.MENU_FLAG_POWER_DOWN_ENABLED = TRUE;
                            32231 
P:05B0 0A7060 rrrrrr  6 305032233         bset    #0,y:Fg_MenuFlags
                            32234 
                            32235 ; 966  |        UpdateAutoShutdownTimer();
                            32236 
P:05B2 0BF080 rrrrrr  6 305632238         jsr     FUpdateAutoShutdownTimer
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32239 
                            32240 ; 967  |    }
                            32241 ; 968  |        // restore the flash access timer
                            32242 ; 969  |        //CompactFlashTimer1Reg = iFlashAccessTimer;
                            32243 ; 970  |    // Restore the Force Battery update every 2 seconds
                            32244 ; 971  |    SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BATT_CHK,0,2000,MENU_BATTERY_CHNG);
                            32245 
P:05B4 20001B         2 305832247 L448:   clr     b   
P:05B5 47F400 060005  3 306132248         move    #393221,y1
P:05B7 4F5F00         2 306332249         move    y1,y:(r7)+
P:05B8 44F400 0007D0  3 306632251         move    #2000,x0
P:05BA 4C5F00         2 306832252         move    x0,y:(r7)+
P:05BB 5F5F00         2 307032254         move    b,y:(r7)+
P:05BC 290200         2 307232256         move    #2,b0
P:05BD 595F00         2 307432257         move    b0,y:(r7)+
P:05BE 51F400 090001  3 307732259         move    #589825,b0
P:05C0 595F00         2 307932260         move    b0,y:(r7)+
P:05C1 290600         2 308132262         move    #6,b0
P:05C2 595F00         2 308332263         move    b0,y:(r7)+
P:05C3 0BF080 rrrrrr  6 308932265         jsr     FSysPostMessage
P:05C5 3F0600         2 309132266         move    #6,n7
P:05C6 000000         2 309332267         nop
P:05C7 204700         2 309532268         move    (r7)-n7
                            32270 
                            32271 ; 972  |
                            32272 ; 973  |#ifdef TUNER_STFM1000
                            32273 ; 974  |    // Restore the EQ if it was enabled
                            32274 ; 975  |    if(iTempEqSetting != EQ_NORMAL)
                            32275 ; 976  |    {
                            32276 ; 977  |        SysPostMessage(3,GEQ_SET_EQ,ENABLE_EQ);
                            32277 ; 978  |        g_iEqSetting = iTempEqSetting;  
                            32278 ; 979  |        SysCallFunction(RSRC_EQ_MENU_CODE_BANK,SendEQ,g_iEqSetting,0,0);
                            32279 ; 980  |    }
                            32280 ; 981  |#ifdef CLCD_16BIT    
                            32281 ; 982  |    SysWaitOnEvent(0,0,1);  // let the decoder to stop the STFM1000
                            32282 ; 983  |    SysPostMessage(2,LCD_16BIT_ON);
                            32283 ; 984  |#endif //#ifdef CLCD_16BIT
                            32284 ; 985  |#endif //#ifdef TUNER_STFM1000
                            32285 ; 986  |
                            32286 ; 987  |    SysWaitOnEvent(0,0,1);
                            32287 
P:05C8 200013         2 309732289         clr     a   
P:05C9 300000         2 309932290         move    #0,r0
P:05CA 57F400 000001  3 310232291         move    #>1,b
P:05CC 0BF080 rrrrrr  6 310832292         jsr     SysWaitOnEvent
                            32293 
                            32294 ; 988  |    return iNewMenu;
                            32295 
P:05CE 77F400 FFFFFD  3 311132297         move    #-3,n7
P:05D0 000000         2 311332298         nop
P:05D1 5EEF00         4 311732299         move    y:(r7+n7),a
                            32302 
                            32303 ; 989  |}
                            32304 
P:05D2 77F400 FFFFF3  3 312032306 L449:   move    #-13,n7
P:05D4 000000         2 312232307         nop
P:05D5 05EF7C         4 312632308         movec   y:(r7+n7),ssh
P:05D6 204F00         2 312832310         move    (r7)+n7
P:05D7 00000C         4 313232312         rts
                            32321 
                            32322 ; 990  |
                            32323 ; 991  |/////////////////////////////////////////////////////////////////////////////////////////
                            32324 ; 992  |//
                            32325 ; 993  |//>  Name:          _reentrant void InitializeFMTuner(void)
                            32326 ; 994  |//
                            32327 ; 995  |//   Type:          Function 
                            32328 ; 996  |//
                            32329 ; 997  |//   Description:   Initializes the analog sections of the FM tuner
                            32330 ; 998  |//
                            32331 ; 999  |//   Inputs:        none
                            32332 ; 1000 |//
                            32333 ; 1001 |//   Outputs:       none
                            32334 ; 1002 |//
                            32335 ; 1003 |//   Notes:         none
                            32336 ; 1004 |//<
                            32337 ; 1005 |//////////////////////////////////////////////////////////////////////////////////////////
                            32338 ; 1006 |_reentrant void InitializeFMTuner(void)
                            32339 ; 1007 |{
                            32340 
                            32385 FInitializeFMTuner:
P:05D8 055F7C         2 313432386         movec   ssh,y:(r7)+
                            32389 
                            32390 ; 1008 |#ifdef TUNER_STFM1000
                            32391 ; 1009 |#ifdef BATTERY_TYPE_LI_ION
                            32392 ; 1010 |#if DCDC1_750KHZ
                            32393 ; 1011 |    //; The following code to set DCDC1 converter frequency to 750kHz 
                            32394 ; 1012 |    //; by setting the following bits in the HW_DCDCTBR register: 
                            32395 ; 1013 |    //; DCDC1_DIS_5BIT (bit 18), 
                            32396 ; 1014 |    //; DCDC1_CLK2X (bit 7), and 
                            32397 ; 1015 |    //; DCDC1_CLK4X (bit 6) 
                            32398 ; 1016 |    g_wDCDCTBR = HW_DCDC_TBR.I; // to reduce EMI. DW w/ input from JaH.
                            32399 ; 1017 |    HW_DCDC_TBR.B.DCDC1_DIS_5BIT = 1;
                            32400 ; 1018 |    HW_DCDC_TBR.B.DCDC1_CLK2X = 1;
                            32401 ; 1019 |    HW_DCDC_TBR.B.DCDC1_CLK4X = 1;
                            32402 ; 1020 |    // turning off half of the DCDC FETs. This can be done 
                            32403 ; 1021 |    // by setting the DCDC1_HALF_FETS bit (bit 17) of HW_DCDCTBR register
                            32404 ; 1022 |    HW_DCDC_TBR.B.DCDC1_HALF_FETS = 1;
                            32405 ; 1023 |    SysWaitOnEvent(0,0,500);
                            32406 ; 1024 |    
                            32407 ; 1025 |    // for 100 pins STMP35xx, there is only DCDC1 in chip. 
                            32408 ; 1026 |    // for 144 pins STMP35xx, there are both DCDC1 and DCDC2 in chip
                            32409 ; 1027 |    // if needed to set DCDC2 converter frequency, please refer to datasheet. It is similar to DCDC1
                            32410 ; 1028 |#endif
                            32411 ; 1029 |#endif    
                            32412 ; 1030 |    // Load the tuner code resided in the app space to reduce NAND access in FM mode
                            32413 ; 1031 |    LoadSTFM10000SecondResource(RSRC_FM_TUNER_SECOND_RSRC,
                            32414 ; 1032 |                            RSRC_TYPE_DATA,
                            32415 ; 1033 |                            (_lc_u_e_FM_TUNER_SECOND_RSRC_P_buf-_lc_u_b_FM_TUNER_SECOND_RSRC_P_buf)*3,
                            32416 ; 1034 |                            (int)_lc_u_b_FM_TUNER_SECOND_RSRC_P_buf,
                            32417 ; 1035 |                            TARGET_MEM_P);
                            32418 
P:05D9 57F400 rrrrrr  3 313732420         move    #F_lc_u_b_FM_TUNER_SECOND_RSRC_P_buf,b
P:05DB 56F400 rrrrrr  3 314032421         move    #F_lc_u_e_FM_TUNER_SECOND_RSRC_P_buf,a
P:05DD 200014         2 314232422         sub     b,a
P:05DE 218600         2 314432423         move    a1,y0
P:05DF 44F400 000003  3 314732424         move    #>3,x0
P:05E1 2000D0         2 314932425         mpy     y0,x0,a
P:05E2 200022         2 315132426         asr     a
P:05E3 21E600         2 315332427         move    b,y0
P:05E4 57F400 000002  3 315632428         move    #>2,b
P:05E6 210400         2 315832429         move    a0,x0
P:05E7 56F400 000430  3 316132430         move    #1072,a
P:05E9 251000         2 316332431         move    #<$10,x1
P:05EA 0BF080 rrrrrr  6 316932432         jsr     FLoadSTFM10000SecondResource
                            32433 
                            32434 ; 1036 |    SysWaitOnEvent(0,0,500); 
                            32435 
P:05EC 20001B         2 317132437         clr     b   
P:05ED 200013         2 317332438         clr     a   
P:05EE 21B000         2 317532439         move    b1,r0
P:05EF 57F400 0001F4  3 317832440         move    #500,b
P:05F1 0BF080 rrrrrr  6 318432441         jsr     SysWaitOnEvent
                            32442 
                            32443 ; 1037 |#endif
                            32444 ; 1038 |
                            32445 ; 1039 |
                            32446 ; 1040 |#ifdef TUNER_STFM1000
                            32447 ; 1041 |        SysPostMessage(2,MIXER_DAC_UNMUTE);                                             // Unmute the line1 or line2 driver
                            32448 
P:05F3 290200         2 318632450         move    #2,b0
P:05F4 46F400 04001E  3 318932451         move    #262174,y0
P:05F6 4E5F00         2 319132452         move    y0,y:(r7)+
P:05F7 595F00         2 319332454         move    b0,y:(r7)+
P:05F8 0BF080 rrrrrr  6 319932456         jsr     FSysPostMessage
P:05FA 205700         2 320132457         move    (r7)-
P:05FB 205700         2 320332459         move    (r7)-
                            32461 
                            32462 ; 1042 |#else
                            32463 ; 1043 |        SysPostMessage(3,MIXER_FM_SETLVL,MIN_LVOL+MIN_RVOL);    // Turn down the line1 or line2 volume
                            32464 ; 1044 |        SysPostMessage(2,MIXER_FM_UNMUTE);                                              // Unmute the line1 or line2 driver
                            32465 ; 1045 |#endif
                            32466 ; 1046 |        HW_HPCTRL.B.HPCLASSAB = 0;                                                              // Switch headphones to Class A drive temporarily
                            32467 
P:05FC 0A7009 00FA15  6 320932469         bclr    #9,x:$FA15
                            32470 
                            32471 ; 1047 |
                            32472 ; 1048 |#ifdef  TUNER_STFM1000 
                            32473 ; 1049 |    //  SysWaitOnEvent(0,0,1000);                                                               // wait for a while then power-on
                            32474 ; 1050 |        SysPostMessage(2,TUNER_POWER_ON);                                               // Take the tuner out of standby
                            32475 
P:05FE 290200         2 321132477         move    #2,b0
P:05FF 47F400 080007  3 321432478         move    #524295,y1
P:0601 4F5F00         2 321632479         move    y1,y:(r7)+
P:0602 595F00         2 321832481         move    b0,y:(r7)+
P:0603 0BF080 rrrrrr  6 322432483         jsr     FSysPostMessage
P:0605 205700         2 322632484         move    (r7)-
P:0606 205700         2 322832486         move    (r7)-
                            32488 
                            32489 ; 1051 |        SysWaitOnEvent(0,0,100);                                                            // Wait for the initial impulse from tuner output to settle
                            32490 
P:0607 200013         2 323032492         clr     a   
P:0608 300000         2 323232493         move    #0,r0
P:0609 57F400 000064  3 323532494         move    #>100,b
P:060B 0BF080 rrrrrr  6 324132495         jsr     SysWaitOnEvent
                            32496 
                            32497 ; 1052 |#else
                            32498 ; 1053 |        SysPostMessage(2,TUNER_POWER_ON);                                               // Take the tuner out of standby
                            32499 ; 1054 |        SysWaitOnEvent(0,0,500);                                                                // Wait for the initial impulse from tuner output to settle
                            32500 ; 1055 |
                            32501 ; 1056 |#endif
                            32502 ; 1057 |        HW_HPCTRL.B.HPCLASSAB = 1;                                                              // Return headphones to Class AB
                            32503 
P:060D 0A7029 00FA15  6 324732505         bset    #9,x:$FA15
                            32506 
                            32507 ; 1058 |        SysWaitOnEvent(0,0,10);
                            32508 
P:060F 200013         2 324932510         clr     a   
P:0610 300000         2 325132511         move    #0,r0
P:0611 57F400 00000A  3 325432512         move    #>10,b
P:0613 0BF080 rrrrrr  6 326032513         jsr     SysWaitOnEvent
                            32514 
                            32515 ; 1059 |#ifdef TUNER_STFM1000
                            32516 ; 1060 |        SysPostMessage(2,MIXER_DAC_MUTE);                                               // Mute the line1/line2 input
                            32517 
P:0615 290200         2 326232519         move    #2,b0
P:0616 46F400 04001D  3 326532520         move    #262173,y0
P:0618 4E5F00         2 326732521         move    y0,y:(r7)+
P:0619 595F00         2 326932523         move    b0,y:(r7)+
P:061A 0BF080 rrrrrr  6 327532525         jsr     FSysPostMessage
P:061C 205700         2 327732526         move    (r7)-
P:061D 205700         2 327932528         move    (r7)-
P:061E 200013         2 328132530         clr     a   
P:061F 300000         2 328332531         move    #0,r0
                            32532 
                            32533 ; 1061 |        SysWaitOnEvent(0,0,10);
                            32534 
P:0620 57F400 00000A  3 328632536         move    #>10,b
P:0622 0BF080 rrrrrr  6 329232537         jsr     SysWaitOnEvent
                            32538 
                            32539 ; 1062 |#else
                            32540 ; 1063 |        SysPostMessage(2,MIXER_FM_MUTE);                                                // Mute the line1/line2 input
                            32541 ; 1064 |        SysWaitOnEvent(0,0,10);
                            32542 ; 1065 |#endif
                            32543 ; 1066 |
                            32544 ; 1067 |#ifdef TUNER_STFM1000
                            32545 ; 1068 |    g_iVolumeMode = VOLUME_MODE_DAC;
                            32546 
P:0624 20001B         2 329432548         clr     b   
P:0625 5D7000 rrrrrr  3 329732549         move    b1,y:Fg_iVolumeMode
                            32550 
                            32551 ; 1069 |    SysUpdateVolume();                                                                          // Update the Volume based on the Tuner's Volume Model
                            32552 
P:0627 0BF080 rrrrrr  6 330332554         jsr     FSysUpdateVolume
P:0629 44F400 04001D  3 330632555         move    #262173,x0
P:062B 4C5F00         2 330832556         move    x0,y:(r7)+
P:062C 290200         2 331032558         move    #2,b0
P:062D 595F00         2 331232559         move    b0,y:(r7)+
                            32561 
                            32562 ; 1070 |    SysPostMessage(2,MIXER_DAC_MUTE);
                            32563 
P:062E 0BF080 rrrrrr  6 331832565         jsr     FSysPostMessage
P:0630 205700         2 332032566         move    (r7)-
P:0631 205700         2 332232568         move    (r7)-
                            32570 
                            32571 ; 1071 |    SysWaitOnEvent(0,0,1);
                            32572 
P:0632 200013         2 332432574         clr     a   
P:0633 300000         2 332632575         move    #0,r0
P:0634 57F400 000001  3 332932576         move    #>1,b
P:0636 0BF080 rrrrrr  6 333532577         jsr     SysWaitOnEvent
                            32578 
                            32579 ; 1072 |    SysPostMessage(3,MIXER_MASTER_FADE_OUT,0);
                            32580 
P:0638 20001B         2 333732582         clr     b   
P:0639 5D5F00         2 333932583         move    b1,y:(r7)+
P:063A 51F400 040005  3 334232585         move    #262149,b0
P:063C 595F00         2 334432586         move    b0,y:(r7)+
P:063D 290300         2 334632588         move    #3,b0
P:063E 595F00         2 334832589         move    b0,y:(r7)+
P:063F 0BF080 rrrrrr  6 335432591         jsr     FSysPostMessage
P:0641 3F0300         2 335632592         move    #3,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0642 000000         2 335832593         nop
P:0643 204700         2 336032594         move    (r7)-n7
                            32596 
                            32597 ; 1073 |    SysWaitOnEvent(0,0,30);
                            32598 
P:0644 200013         2 336232600         clr     a   
P:0645 300000         2 336432601         move    #0,r0
P:0646 57F400 00001E  3 336732602         move    #>30,b
P:0648 0BF080 rrrrrr  6 337332603         jsr     SysWaitOnEvent
                            32604 
                            32605 ; 1074 |#else
                            32606 ; 1075 |
                            32607 ; 1076 |#ifdef FMTUNER_ON_LINE2_IN
                            32608 ; 1077 |        g_iVolumeMode = VOLUME_MODE_LINE2;
                            32609 ; 1078 |#else
                            32610 ; 1079 |        g_iVolumeMode = VOLUME_MODE_LINE1;
                            32611 ; 1080 |#endif
                            32612 ; 1081 |
                            32613 ; 1082 |    SysUpdateVolume();                                                                          // Update the Volume based on the Tuner's Volume Model
                            32614 ; 1083 |
                            32615 ; 1084 |#ifndef  TUNER_STFM1000 
                            32616 ; 1085 |    SysPostMessage(2,MIXER_FM_MUTE);
                            32617 ; 1086 |    SysWaitOnEvent(0,0,1);
                            32618 ; 1087 |#endif
                            32619 ; 1088 |    SysPostMessage(3,MIXER_MASTER_FADE_OUT,0);
                            32620 ; 1089 |    SysWaitOnEvent(0,0,30);
                            32621 ; 1090 |#endif
                            32622 ; 1091 |#ifndef  TUNER_STFM1000 
                            32623 ; 1092 |    // DWang - I don't think we need to tune channel at this point      
                            32624 ; 1093 |    SysPostMessage(3,TUNER_TUNE_FREQUENCY,g_wCurrentFrequency);
                            32625 ; 1094 |    SysWaitOnEvent(0,0,500);
                            32626 ; 1095 |#endif
                            32627 ; 1096 |}
                            32628 
P:064A 05FF7C         4 337732630         movec   y:-(r7),ssh
P:064B 000000         2 337932633         nop
P:064C 00000C         4 338332634         rts
                            32636 
                            32637 ; 1097 |
                            32638 ; 1098 |/////////////////////////////////////////////////////////////////////////////////////////
                            32639 ; 1099 |//
                            32640 ; 1100 |//>  Name:          _reentrant void TurnOffFMTuner(void)
                            32641 ; 1101 |//
                            32642 ; 1102 |//   Type:          Function 
                            32643 ; 1103 |//
                            32644 ; 1104 |//   Description:   Sets the analog back to being able to output from the DAC
                            32645 ; 1105 |//
                            32646 ; 1106 |//   Inputs:        none
                            32647 ; 1107 |//
                            32648 ; 1108 |//   Outputs:       none
                            32649 ; 1109 |//
                            32650 ; 1110 |//   Notes:         none
                            32651 ; 1111 |//<
                            32652 ; 1112 |//////////////////////////////////////////////////////////////////////////////////////////
                            32653 ; 1113 |_reentrant void TurnOffFMTuner(void)
                            32654 ; 1114 |{
                            32655 
                            32660 FTurnOffFMTuner:
P:064D 055F7C         2 338532661         movec   ssh,y:(r7)+
                            32664 
                            32665 ; 1115 |#ifdef TUNER_STFM1000
                            32666 ; 1116 |    SysPostMessage(3,MIXER_MASTER_FADE_OUT,10);  
                            32667 
P:064E 2D0300         2 338732669         move    #3,b1
P:064F 290A00         2 338932670         move    #10,b0
P:0650 595F00         2 339132671         move    b0,y:(r7)+
P:0651 47F400 040005  3 339432673         move    #262149,y1
P:0653 4F5F00         2 339632674         move    y1,y:(r7)+
P:0654 5D5F00         2 339832676         move    b1,y:(r7)+
P:0655 0BF080 rrrrrr  6 340432678         jsr     FSysPostMessage
P:0657 3F0300         2 340632679         move    #3,n7
P:0658 000000         2 340832680         nop
P:0659 204700         2 341032681         move    (r7)-n7
                            32683 
                            32684 ; 1117 |    // Power down the tuner
                            32685 ; 1118 |    SysPostMessage(2,TUNER_POWER_OFF);                                     // ride the double barrel shot gun to force the tuner
                            32686 
P:065A 46F400 080008  3 341332688         move    #524296,y0
P:065C 290200         2 341532689         move    #2,b0
P:065D 4E5F00         2 341732690         move    y0,y:(r7)+
P:065E 595F00         2 341932692         move    b0,y:(r7)+
P:065F 0BF080 rrrrrr  6 342532694         jsr     FSysPostMessage
P:0661 205700         2 342732695         move    (r7)-
P:0662 205700         2 342932697         move    (r7)-
                            32699 
                            32700 ; 1119 |    SysWaitOnEvent(0,0,1);    
                            32701 
P:0663 20001B         2 343132703         clr     b   
P:0664 21B000         2 343332704         move    b1,r0
P:0665 57F400 000001  3 343632705         move    #>1,b
P:0667 200013         2 343832706         clr     a   
P:0668 0BF080 rrrrrr  6 344432707         jsr     SysWaitOnEvent
P:066A 290200         2 344632708         move    #2,b0
P:066B 44F400 080008  3 344932709         move    #524296,x0
P:066D 4C5F00         2 345132710         move    x0,y:(r7)+
P:066E 595F00         2 345332712         move    b0,y:(r7)+
                            32714 
                            32715 ; 1120 |    SysPostMessage(2,TUNER_POWER_OFF);                                     // off.
                            32716 
P:066F 0BF080 rrrrrr  6 345932718         jsr     FSysPostMessage
P:0671 205700         2 346132719         move    (r7)-
P:0672 205700         2 346332721         move    (r7)-
P:0673 300000         2 346532723         move    #0,r0
P:0674 57F400 000001  3 346832724         move    #>1,b
P:0676 200013         2 347032725         clr     a   
                            32726 
                            32727 ; 1121 |    SysWaitOnEvent(0,0,1); 
                            32728 
P:0677 0BF080 rrrrrr  6 347632730         jsr     SysWaitOnEvent
P:0679 290300         2 347832731         move    #3,b0
P:067A 595F00         2 348032732         move    b0,y:(r7)+
P:067B 290200         2 348232734         move    #2,b0
P:067C 595F00         2 348432735         move    b0,y:(r7)+
                            32737 
                            32738 ; 1122 |    // Stop decoder and turn VDDD and VDDIO for Steely Dan off   
                            32739 ; 1123 |    SysPostMessage(2,DECODER_STOP);
                            32740 
P:067D 0BF080 rrrrrr  6 349032742         jsr     FSysPostMessage
P:067F 205700         2 349232743         move    (r7)-
P:0680 205700         2 349432745         move    (r7)-
P:0681 300000         2 349632747         move    #0,r0
P:0682 57F400 000001  3 349932748         move    #>1,b
P:0684 200013         2 350132749         clr     a   
                            32750 
                            32751 ; 1124 |    SysWaitOnEvent(0,0,1); 
                            32752 
P:0685 0BF080 rrrrrr  6 350732754         jsr     SysWaitOnEvent
                            32755 
                            32756 ; 1125 |       
                            32757 ; 1126 |    g_iPlayerState = DECODER_STOPPED;
                            32758 
P:0687 2C4000         2 350932760         move    #$40,a1
P:0688 547000 rrrrrr  3 351232761         move    a1,x:Fg_iPlayerState
                            32762 
                            32763 ; 1127 |    g_iVolumeMode = VOLUME_MODE_DAC;
                            32764 
P:068A 20001B         2 351432766         clr     b   
P:068B 5D7000 rrrrrr  3 351732767         move    b1,y:Fg_iVolumeMode
                            32768 
                            32769 ; 1128 |    // Take the mixer off
                            32770 ; 1129 |    SysPostMessage(3,MIXER_POWER_DOWN,MIXER_OFF);
                            32771 
P:068D 290100         2 351932773         move    #1,b0
P:068E 595F00         2 352132774         move    b0,y:(r7)+
P:068F 51F400 040026  3 352432776         move    #262182,b0
P:0691 595F00         2 352632777         move    b0,y:(r7)+
P:0692 290300         2 352832779         move    #3,b0
P:0693 595F00         2 353032780         move    b0,y:(r7)+
P:0694 0BF080 rrrrrr  6 353632782         jsr     FSysPostMessage
P:0696 3F0300         2 353832783         move    #3,n7
P:0697 000000         2 354032784         nop
P:0698 204700         2 354232785         move    (r7)-n7
                            32787 
                            32788 ; 1130 |    SysWaitOnEvent(0,0,1);              
                            32789 
P:0699 300000         2 354432791         move    #0,r0
P:069A 57F400 000001  3 354732792         move    #>1,b
P:069C 200013         2 354932793         clr     a   
P:069D 0BF080 rrrrrr  6 355532794         jsr     SysWaitOnEvent
                            32795 
                            32796 ; 1131 |    
                            32797 ; 1132 |    SysUpdateVolume();                                      // Update the Volume based on the DAC's Volume Model  
                            32798 
P:069F 0BF080 rrrrrr  6 356132800         jsr     FSysUpdateVolume
                            32801 
                            32802 ; 1133 |#else
                            32803 ; 1134 |    g_iVolumeMode = VOLUME_MODE_DAC;
                            32804 ; 1135 |    SysUpdateVolume();                                      // Update the Volume based on the DAC's Volume Model  
                            32805 ; 1136 |    // Power down the tuner
                            32806 ; 1137 |    SysPostMessage(2,TUNER_POWER_OFF);                                     // ride the double barrel shot gun to force the tuner
                            32807 ; 1138 |    SysPostMessage(2,TUNER_POWER_OFF);                                     // off.
                            32808 ; 1139 |#endif
                            32809 ; 1140 |    // Unload FAT write  
                            32810 ; 1141 |    SysUnLoadFATWrite();
                            32811 
P:06A1 0BF080 rrrrrr  6 356732813         jsr     SysUnLoadFATWrite
                            32814 
                            32815 ; 1142 |#ifdef TUNER_STFM1000
                            32816 ; 1143 |#ifdef BATTERY_TYPE_LI_ION  
                            32817 ; 1144 |#if DCDC1_750KHZ
                            32818 ; 1145 |    // Restore HW_DCDC_TBR register settings
                            32819 ; 1146 |    HW_DCDC_TBR.I = g_wDCDCTBR;
                            32820 ; 1147 |#endif
                            32821 ; 1148 |#endif
                            32822 ; 1149 |#endif
                            32823 ; 1150 |    
                            32824 ; 1151 |
                            32825 ; 1152 |}
                            32826 
P:06A3 05FF7C         4 357132828         movec   y:-(r7),ssh
P:06A4 000000         2 357332831         nop
P:06A5 00000C         4 357732832         rts
                            32834 
                            32835 ; 1153 |
                            32836 ; 1154 |/////////////////////////////////////////////////////////////////////////////////////////
                            32837 ; 1155 |//
                            32838 ; 1156 |//>  Name:          void FadeOutFMTuner( void )
                            32839 ; 1157 |//
                            32840 ; 1158 |//   Type:          Function 
                            32841 ; 1159 |//
                            32842 ; 1160 |//   Description:   Gradually turn off the audio
                            32843 ; 1161 |//
                            32844 ; 1162 |//   Inputs:        none
                            32845 ; 1163 |//
                            32846 ; 1164 |//   Outputs:       none
                            32847 ; 1165 |//
                            32848 ; 1166 |//   Notes:         none
                            32849 ; 1167 |//<
                            32850 ; 1168 |//////////////////////////////////////////////////////////////////////////////////////////
                            32851 ; 1169 |void FadeOutFMTuner(void)
                            32852 ; 1170 |{
                            32853 
                            32858 FFadeOutFMTuner:
P:06A6 05707C rrrrrr  4 358132859         movec   ssh,y:ss_FadeOutFMTuner
                            32861 
                            32862 ; 1171 |        if (iTuningMuted==0)
                            32863 
P:06A8 57F000 rrrrrr  3 358432865         move    x:FiTuningMuted,b
P:06AA 20000B         2 358632866         tst     b
P:06AB 0AF0A2 rrrrrr  6 359232867         jne     L460
                            32868 
                            32869 ; 1172 |        {
                            32870 ; 1173 |#ifdef TUNER_STFM1000
                            32871 ; 1174 |                SysPostMessage(2,MIXER_FM_MUTE);
                            32872 
P:06AD 290200         2 359432874         move    #2,b0
P:06AE 46F400 040018  3 359732875         move    #262168,y0
P:06B0 4E5F00         2 359932876         move    y0,y:(r7)+
P:06B1 595F00         2 360132878         move    b0,y:(r7)+
P:06B2 0BF080 rrrrrr  6 360732880         jsr     FSysPostMessage
P:06B4 205700         2 360932881         move    (r7)-
P:06B5 205700         2 361132883         move    (r7)-
                            32885 
                            32886 ; 1175 |#else
                            32887 ; 1176 |                SysPostMessage(2,MIXER_DAC_MUTE);
                            32888 ; 1177 |#endif
                            32889 ; 1178 |                SysPostMessage(3,MIXER_MASTER_FADE_OUT,10);
                            32890 
P:06B6 290A00         2 361332892         move    #10,b0
P:06B7 595F00         2 361532893         move    b0,y:(r7)+
P:06B8 51F400 040005  3 361832895         move    #262149,b0
P:06BA 595F00         2 362032896         move    b0,y:(r7)+
P:06BB 290300         2 362232898         move    #3,b0
P:06BC 595F00         2 362432899         move    b0,y:(r7)+
P:06BD 0BF080 rrrrrr  6 363032901         jsr     FSysPostMessage
P:06BF 3F0300         2 363232902         move    #3,n7
P:06C0 000000         2 363432903         nop
P:06C1 204700         2 363632904         move    (r7)-n7
                            32906 
                            32907 ; 1179 |                SysWaitOnEvent(0,0,2);
                            32908 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
P:06C2 300000         2 363832910         move    #0,r0
P:06C3 200013         2 364032911         clr     a   
P:06C4 57F400 000002  3 364332912         move    #>2,b
P:06C6 0BF080 rrrrrr  6 364932913         jsr     SysWaitOnEvent
                            32914 
                            32915 ; 1180 |        }
                            32916 ; 1181 |        iTuningMuted = 1;
                            32917 
P:06C8 56F400 000001  3 365232919 L460:   move    #>1,a
P:06CA 567000 rrrrrr  3 365532920         move    a,x:FiTuningMuted
                            32921 
                            32922 ; 1182 |    
                            32923 ; 1183 |}
                            32924 
P:06CC 05F07C rrrrrr  4 365932926         movec   y:ss_FadeOutFMTuner,ssh
P:06CE 000000         2 366132928         nop
P:06CF 00000C         4 366532929         rts
                            32930 
Y:0000                      32931         org     y,".yovlfmtunermenu@FadeOutFMTuner",overlay:
                            32932 ss_FadeOutFMTuner:
Y:0000 RESERVED             32933         ds      1
Y:0000
                            32934 
P:06D0                      32935         org     p,".ptextfmtunermenu":
                            32937 
                            32938 ; 1184 |
                            32939 ; 1185 |/////////////////////////////////////////////////////////////////////////////////////////
                            32940 ; 1186 |//
                            32941 ; 1187 |//>  Name:        _reentrant void LoadSTFM10000SecondResource(int rsrc_num, 
                            32942 ; 1188 |//                                                                               int rsrc_type,
                            32943 ; 1189 |//                                                                               int rsrc_size,
                            32944 ; 1190 |//                                                                               int start_addr,
                            32945 ; 1191 |//                                                                               int target_mem)
                            32946 ; 1192 |//
                            32947 ; 1193 |//   Type:          Function 
                            32948 ; 1194 |//
                            32949 ; 1195 |//   Description:   Load the code to app space to reduce the NAND access in FM mode
                            32950 ; 1196 |//                  to improve the STFM1000 sensitivity by over 10dB                  
                            32951 ; 1197 |//
                            32952 ; 1198 |//   Inputs:        none
                            32953 ; 1199 |//
                            32954 ; 1200 |//   Outputs:       none
                            32955 ; 1201 |//
                            32956 ; 1202 |//   Notes:         none
                            32957 ; 1203 |//<
                            32958 ; 1204 |//////////////////////////////////////////////////////////////////////////////////////////
                            32959 ; 1205 |#ifdef TUNER_STFM1000
                            32960 ; 1206 |_reentrant void LoadSTFM10000SecondResource(int rsrc_num, 
                            32961 ; 1207 |                                        int rsrc_type,
                            32962 ; 1208 |                                        int rsrc_size,
                            32963 ; 1209 |                                        int start_addr,
                            32964 ; 1210 |                                        int target_mem)
                            32965 ; 1211 |{
                            32966 
                            32971 FLoadSTFM10000SecondResource:
                            32982 
                            32983 ; 1212 |//caution : do not put anything before this #pragma block or else some registers will get trashed.
                            32984 ; 1213 |#pragma asm
                            32985 
                            32988     extern      SysLoadResource
P:06D0 055F7C         2 366732989     movec SSH,y:(r7)+
P:06D1 208700         2 366932990     move x0,y1
P:06D2 218400         2 367132991     move a1,x0
P:06D3 20AC00         2 367332992     move x1,a1
P:06D4 21A500         2 367532993     move b1,x1
P:06D5 20C600         2 367732994     move y0,y0
P:06D6 0BF080 rrrrrr  6 368332995     jsr SysLoadResource
P:06D8 05FF7C         4 368732996     movec y:-(r7),SSH
P:06D9 000000         2 368932997     nop
                            32998 
                            32999 ; 1224 |#pragma endasm
                            33000 ; 1225 |}
                            33001 
P:06DA 00000C         4 369333003         rts
                            33010 
                            33011 ; 1226 |#endif
                            33012 ; 1227 |
                            33013 ; 1228 |/////////////////////////////////////////////////////////////////////////////////////////
                            33014 ; 1229 |//
                            33015 ; 1230 |//>  Name:         _reentrant void ForceFMTInit (void)
                            33016 ; 1231 |//
                            33017 ; 1232 |//   Type:          Function 
                            33018 ; 1233 |//
                            33019 ; 1234 |//   Description:   Forces FM tuner module to initialize
                            33020 ; 1235 |//
                            33021 ; 1236 |//   Inputs:        none
                            33022 ; 1237 |//
                            33023 ; 1238 |//   Outputs:       none
                            33024 ; 1239 |//
                            33025 ; 1240 |//   Notes:         none
                            33026 ; 1241 |//<
                            33027 ; 1242 |//////////////////////////////////////////////////////////////////////////////////////////
                            33028 ; 1243 |_reentrant void ForceFMTInit (void)
                            33029 ; 1244 |{
                            33030 
                            33035 FForceFMTInit:
                            33036 
                            33037 ; 1245 |#pragma asm
                            33038 
                            33042     extern  MODULE_NUM_FMTUNER
                            33043     extern  SignalModule
P:06DB 45F400 rrrrrr  3 369633044     move    #>MODULE_NUM_FMTUNER,x1
P:06DD 44F400 800000  3 369933045     move    #>EVENT_INIT,x0
P:06DF 0BF080 rrrrrr  6 370533046     jsr     SignalModule
                            33047 
                            33048 ; 1252 |#pragma endasm
                            33049 ; 1253 |}
                            33050 
P:06E1 00000C         4 370933052         rts
                            33054 
                            33055 ; 1254 |
                            33056 ; 1255 |#ifdef TUNER_STFM1000
                            33057 ; 1256 |_reentrant void LoadSTFMDecoder(void)
                            33058 ; 1257 |{
                            33059 
                            33064 FLoadSTFMDecoder:
P:06E2 055F7C         2 371133065         movec   ssh,y:(r7)+
                            33068 
                            33069 ; 1258 |    SysSetDecoderResource(RSRC_DEC_STFM_MOD_CODE);
                            33070 
P:06E3 56F400 000426  3 371433072         move    #1062,a
P:06E5 0BF080 rrrrrr  6 372033073         jsr     SysSetDecoderResource
                            33074 
                            33075 ; 1259 |#pragma asm
                            33076 
                            33080     extern  MODULE_NUM_DECODER
                            33081     extern  SignalModule
P:06E7 45F400 rrrrrr  3 372333082     move    #>MODULE_NUM_DECODER,x1
P:06E9 44F400 800000  3 372633083     move    #>EVENT_INIT,x0
P:06EB 0BF080 rrrrrr  6 373233084     jsr     SignalModule
                            33085 
                            33086 ; 1266 |#pragma endasm
                            33087 ; 1267 |}
                            33088 
P:06ED 05FF7C         4 373633090         movec   y:-(r7),ssh
P:06EE 000000         2 373833093         nop
P:06EF 00000C         4 374233094         rts
                            33096 
                            33097 ; 1268 |#endif
                            33098 ; 1269 |
                            33099 ; 1270 |#pragma asm
Y:0000                      33104     org y,"Player_settings_Y":
                            33105     extern y:Fg_wCurrentFrequency
                            33106     extern y:Fg_wCurrentPreset
                            33107     extern y:Fg_astPresetStations
                            33108         extern x:Fg_bSearchEndAtBandLimit
                            33109 
                            33110     SaveRange Fg_bSearchEndAtBandLimit,1
                            33110 
Y:0000 rrrrrr               33110     dc      $800000|Fg_bSearchEndAtBandLimit
                            33110 
                            33110 
                            33110 
                            33110 
                            33110 
Y:0001 000003               33110     dc      1*3
                            33111     SaveRange Fg_wCurrentFrequency,1
                            33111 
                            33111 
Y:0002 rrrrrr               33111     dc      $400000|Fg_wCurrentFrequency
                            33111 
                            33111 
                            33111 
                            33111 
Y:0003 000003               33111     dc      1*3
                            33112     SaveRange Fg_wCurrentPreset,1
                            33112 
                            33112 
Y:0004 rrrrrr               33112     dc      $400000|Fg_wCurrentPreset
                            33112 
                            33112 
                            33112 
                            33112 
Y:0005 000003               33112     dc      1*3
                            33113     SaveRange Fg_astPresetStations,NUMBER_OF_PRESETS*2
                            33113 
                            33113 
Y:0006 rrrrrr               33113     dc      $400000|Fg_astPresetStations
                            33113 
                            33113 
                            33113 
                            33113 
Y:0007 00003C               33113     dc      NUMBER_OF_PRESETS*2*3
                            33114 ; 1285 |#pragma endasm
                            33115 ; 1286 |
                            33116 ; 1287 |#endif // #ifdef REMOVE_FM
                            33117 
                            33176 
                            33179 
X:0000                      33180         org     x,".xbssfmtunermenu",bss:
                            33181 Fg_wTunedFrequency:
X:0000 RESERVED             33182         ds      1
X:0000
                            33213 
Y:0000                      33214         org     y,".ybssfmtunermenu",bss:
                            33215 Fg_bStereoBroadcast:
Y:0000 RESERVED             33216         ds      1
Y:0000
                            33246 
X:0001                      33247         org     x,".xbssfmtunermenu",bss:
                            33248 FiBattlevel:
X:0001 RESERVED             33249         ds      1
X:0001
                            33261 FiTuningMuted:
X:0002 RESERVED             33262         ds      1
X:0002
                            33285 Fg_wDCDCTBR:
X:0003 RESERVED             33286         ds      1
X:0003
                            33293 
                            33294         extern  Rdiv_uiuiui, SysCallFunction, SysLoadFATWrite
                            33295         extern  SysSetDecoderResource, SysUnLoadFATWrite, SysWaitOnEvent
                            33296         extern  FAddVoiceEntry, FBatteryChargeStateMachine
                            33297         extern  FDisableExecSpeedClient, FDisplayClearDisplay
                            33298         extern  FEraseOneSystemDriveBlock, FHandlePlayerStateMachine
                            33299         extern  FIsSystemDriveDirty, FNextEQ, FReEnableExecSpeedClient
                            33300         extern  FRecordVoiceFile, FRefreshDisplay
                            33301         extern  FSequentialRefreshSystemDriveErrorBlock, FShutdownMenu
                            33302         extern  FSysBatteryGetLevel, FSysPostMessage, FSysSpeedClockFree
                            33303         extern  FSysSpeedIncrease, FSysUpdateVolume
                            33304         extern  FUpdateAutoShutdownTimer
                            33305         extern  p:F_lc_u_b_FM_TUNER_SECOND_RSRC_P_buf
                            33306         extern  p:F_lc_u_e_FM_TUNER_SECOND_RSRC_P_buf, y:FgEventInfo
                            33307         extern  y:FgTUNER_STFM1000, y:Fg_ADCsource, y:Fg_MenuFlags
                            33308         extern  y:Fg_astPresetStations, y:Fg_bEraseComplete
                            33309         extern  x:Fg_bSearchEndAtBandLimit, x:Fg_bTunedStereoStation
                            33310         extern  y:Fg_iBackLightState, y:Fg_iCurrentMenu, y:Fg_iEqSetting
                            33311         extern  x:Fg_iPlayerState, y:Fg_iUserVolume, y:Fg_iVolumeMode
                            33312         extern  y:Fg_wCurrentFrequency, y:Fg_wCurrentPreset
                            33313         extern  y:Fg_wFMTunerError, y:Fg_wLastButton, y:Fg_wPwrSettings
                            33314 
                            33315         global  FFMTunerMenu, FFadeOutFMTuner, FForceFMTInit
                            33316         global  FInitializeFMTuner, FLoadSTFM10000SecondResource
                            33317         global  FLoadSTFMDecoder, FTurnOffFMTuner, Fg_bEnable100msTimer
                            33318         global  Fg_bStereoBroadcast, Fg_wDCDCTBR, Fg_wTunedFrequency
                            33319         global  FiBattlevel, FiCurrentPreset, FiTuningMuted, Fs_wTimeCount
                            33320 
                            33321         local   L340, L341, L343, L344, L345, L347, L348, L349, L350, L351
                            33322         local   L354, L355, L356, L359, L360, L362, L363, L366, L367, L368
                            33323         local   L369, L370, L371, L373, L375, L378, L379, L380, L381, L382
                            33324         local   L383, L385, L387, L390, L391, L392, L395, L396, L398, L399
                            33325         local   L400, L401, L402, L403, L404, L405, L406, L408, L412, L413
                            33326         local   L414, L431, L444, L446, L447, L448, L449, L451, L452, L453
                            33327         local   L455, L456, L457, L458, L459, L460, ss_FadeOutFMTuner
                            33328 
                            33329         calls   "FMTunerMenu", "DisableExecSpeedClient", "FadeOutFMTuner"
                            33330         calls   "FMTunerMenu", "InitializeFMTuner", "IsSystemDriveDirty"
                            33331         calls   "FMTunerMenu", "LoadSTFMDecoder", "Rdiv_uiuiui"
                            33332         calls   "FMTunerMenu", "ReEnableExecSpeedClient"
                            33333         calls   "FMTunerMenu", "SysBatteryGetLevel", "SysCallFunction"
                            33334         calls   "FMTunerMenu", "SysLoadFATWrite", "SysPostMessage"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                            33335         calls   "FMTunerMenu", "SysSpeedClockFree", "SysSpeedIncrease"
                            33336         calls   "FMTunerMenu", "SysUpdateVolume", "SysWaitOnEvent"
                            33337         calls   "FMTunerMenu", "TurnOffFMTuner", "UpdateAutoShutdownTimer"
                            33338         calls   "FadeOutFMTuner", "SysPostMessage", "SysWaitOnEvent"
                            33339         calls   "InitializeFMTuner", "LoadSTFM10000SecondResource"
                            33340         calls   "InitializeFMTuner", "SysPostMessage", "SysUpdateVolume"
                            33341         calls   "InitializeFMTuner", "SysWaitOnEvent"
                            33342         calls   "LoadSTFMDecoder", "SysSetDecoderResource"
                            33343         calls   "TurnOffFMTuner", "SysPostMessage", "SysUnLoadFATWrite"
                            33344         calls   "TurnOffFMTuner", "SysUpdateVolume", "SysWaitOnEvent"
                            33345 
