inst u_register: rggen_rice_register_variable_access #(
  ADDRESS_WIDTH : <%= address_width %>,
  OFFSET_ADDRESS: <%= offset_address %>,
  BUS_WIDTH     : <%= bus_width %>,
  DATA_WIDTH    : <%= width %>,
  VALUE_WIDTH   : <%= value_width %>
)(
  i_clk         : <%= register_block.clock %>,
  i_rst         : <%= register_block.reset %>,
  i_write_enable: <%= write_enable[loop_variables] %>,
  i_read_enable : <%= read_enable[loop_variables] %>,
  register_if   : <%= register_if %>,
  bit_field_if  : <%= bit_field_if %>
);
