

================================================================
== Vitis HLS Report for 'GBM_Pipeline_VITIS_LOOP_11_1'
================================================================
* Date:           Thu Jan  9 03:49:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        GBM
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      102|      102|  0.816 us|  0.816 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |      100|      100|         2|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_ln12 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 6 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln11_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln11"   --->   Operation 7 'read' 'sext_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln11_cast = sext i59 %sext_ln11_read"   --->   Operation 9 'sext' 'sext_ln11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln11 = store i7 0, i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 11 'store' 'store_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i192 0, i192 %phi_ln12"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m_2 = load i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 14 'load' 'm_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%icmp_ln11 = icmp_eq  i7 %m_2, i7 100" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 16 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%add_ln11 = add i7 %m_2, i7 1" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 17 'add' 'add_ln11' <Predicate = true> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split, void %VITIS_LOOP_15_2.exitStub" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 18 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i7 %m_2" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 19 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.34ns)   --->   "%icmp_ln12 = icmp_eq  i2 %trunc_ln11, i2 3" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 20 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln11)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split._crit_edge, void" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 21 'br' 'br_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln11 = store i7 %add_ln11, i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.29>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln12_load_1 = load i192 %phi_ln12" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 23 'load' 'phi_ln12_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i256 %gmem, i64 %sext_ln11_cast" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 24 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 25 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 27 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i192, i64 %tmp, i192 %phi_ln12_load_1" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 28 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (7.04ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem_addr, i256 %or_ln, i32 4294967295" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 29 'write' 'write_ln12' <Predicate = (icmp_ln12)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc.split._crit_edge" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 30 'br' 'br_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln12_load = load i192 %phi_ln12" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 31 'load' 'phi_ln12_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i128 @_ssdm_op_PartSelect.i128.i192.i32.i32, i192 %phi_ln12_load, i32 64, i32 191" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 32 'partselect' 'tmp_49' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i128, i64 %tmp, i128 %tmp_49" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.18ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i192 0, i192 %tmp_s" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 34 'select' 'select_ln12' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln12 = store i192 %select_ln12, i192 %phi_ln12" [C:/Users/steve/thesis-monte-carlo/test.c:12]   --->   Operation 35 'store' 'store_ln12' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 36 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 4.207ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln11', C:/Users/steve/thesis-monte-carlo/test.c:11) of constant 0 on local variable 'm', C:/Users/steve/thesis-monte-carlo/test.c:11 [10]  (1.294 ns)
	'load' operation 7 bit ('m', C:/Users/steve/thesis-monte-carlo/test.c:11) on local variable 'm', C:/Users/steve/thesis-monte-carlo/test.c:11 [14]  (0.000 ns)
	'add' operation 7 bit ('add_ln11', C:/Users/steve/thesis-monte-carlo/test.c:11) [17]  (1.619 ns)
	'store' operation 0 bit ('store_ln11', C:/Users/steve/thesis-monte-carlo/test.c:11) of variable 'add_ln11', C:/Users/steve/thesis-monte-carlo/test.c:11 on local variable 'm', C:/Users/steve/thesis-monte-carlo/test.c:11 [37]  (1.294 ns)

 <State 2>: 7.040ns
The critical path consists of the following:
	'load' operation 192 bit ('phi_ln12_load_1', C:/Users/steve/thesis-monte-carlo/test.c:12) on local variable 'phi_ln12' [20]  (0.000 ns)
	bus write operation ('write_ln12', C:/Users/steve/thesis-monte-carlo/test.c:12) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:12) [30]  (7.040 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
