INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/AGenerate_process_drbg/AGenerate_process_drbg.srcs/sim_1/new/generateDrbg_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRBG_tb
