Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 13 Nov 2018 15:24:11 -0000
Received: from icoremail.net (unknown [209.85.215.177])
	by mail-app2 (Coremail) with SMTP id by_KCgA3cI6Hw+pbMx+GAQ--.43678S3;
	Tue, 13 Nov 2018 20:28:57 +0800 (CST)
Received: from mail-pg1-f177.google.com (unknown [209.85.215.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAXAEyFw+pbpU44AA--.16714S3;
	Tue, 13 Nov 2018 20:28:54 +0800 (CST)
Received: by mail-pg1-f177.google.com with SMTP id 80so5632693pge.4
        for <xuliker@zju.edu.cn>; Tue, 13 Nov 2018 04:28:54 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :date:in-reply-to:references:mime-version:content-transfer-encoding
         :subject:to:cc:from:message-id:sender:precedence:list-id;
        bh=CAIqEQ9I54Yl50p+oqp6yDKp7kP4Wm2wA4VWuVAY30I=;
        b=aHsxC5K0GHMYnggh9gCTAMxz/Irqe+EKp9xOpeCWUldoykMMCKurR5DcHCQ8aFscwm
         EuvD9Le6d9M3g5MM4e0rbBwvtIXVbGZ30NCR/N76hRv1Pt+GiIYJRNP5F0nje5jnGIPG
         oqeGdfg3NrTM+ODtk/FxWZgSrg9uTC99LAhdiDuKnOxTz6rjnlp0wo6+jXpRKoQWbJQg
         Z03ZDhx0vl/8Anmtp6Fxj42lasYyfDKLArQqzG8jK5mLc00WTfyXqFc9wiuZl1bmqelw
         c2QHqempY7ZXgCpILbGGmrca7yxqHC5V8zAKGC2qeNnHMNZMYaeWU8BPys66IO/bCWjU
         uJeA==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gLs5yM6EXiR6in0l1fuPj51NG7HMKePxrbzCowyWM7RVgyxiE8e
	rOnxYYmpwXW/ks5xLtEyQz2gPg6Ha/1mWQ1dvtKpcHoT3ZeLOrZ2QQ==
X-Received: by 2002:a63:a91a:: with SMTP id u26mr4477000pge.349.1542112133682;
        Tue, 13 Nov 2018 04:28:53 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp4400073pjt;
        Tue, 13 Nov 2018 04:28:52 -0800 (PST)
X-Google-Smtp-Source: AJdET5c29gdaPqAWruazQ88hPO7QopeoXg04wf1pUCfalJnf9lXpnCZHGY8cLBr39ES3vAVU249h
X-Received: by 2002:a62:670f:: with SMTP id b15mr2710176pfc.212.1542112132871;
        Tue, 13 Nov 2018 04:28:52 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542112132; cv=none;
        d=google.com; s=arc-20160816;
        b=w1TYLP0FTBrqPCWzqztYAxxcbH3J3cHIjo3vGA5ePt7n7vD63cj7GU3Ii3EPoU1ovU
         0iFSXrnyIl9SFsatkbRhPmShJPIpFTVuBITZ03E8gysmx23O7B66dzK7bKfUEh6eYygY
         RSVQ/bwS7xeV1YCnVvhwti6Kl7kJNS2fZXLV095VFSPdf/jOhaZ/i1T0k4sQD/PrSgtX
         iJnUDkAKEA56MDZtET6/Ek5LA8NSrLxa3BNYUpoMSpJzsf3csDRhuFYfuGAESI6gZY+I
         NoODiTNNZTxe8RDW1Shylw0V+6wY/TORHrnVjoGliKjNumdo84j4bSWt3gWcEo2b+Fra
         hzqw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:message-id:from:cc:to:subject
         :content-transfer-encoding:mime-version:references:in-reply-to:date;
        bh=CAIqEQ9I54Yl50p+oqp6yDKp7kP4Wm2wA4VWuVAY30I=;
        b=zADN0VtCBwJMjLcC1DsptZ7zblY8xhdDMI/oUY8JCUekPy3yn4fu0mUhyJ9hkILH6n
         OcqfTnIFOuA6vS6wj+G3NKsg4Bf/3i7gs634Cnm1oKAMfrTb9nsVVxGYJR3wyoLRcct8
         hTPR4O7OcMErfBAXaiV07Z+ImwgMj5jXSGSg14ZMGZ6MrzQnPNTVToO4aN94SVB772Df
         FJrVWS/Kx518bUiU5FVz5URgVksQhY6tYjOZPiXYRNyHMn4uJIyy9nroPrwg9M7GNJ3L
         Y9SVQPJalhXDbbYfASx99JQCMc4dQCzIz9fJ7MlY7F1LQ9jwCj34AkRNtE9uzd7ZRUUt
         QCWQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id n2si20976320pgr.67.2018.11.13.04.28.38;
        Tue, 13 Nov 2018 04:28:52 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1733233AbeKMWZz convert rfc822-to-8bit (ORCPT
        <rfc822;revogelaar@gmail.com> + 99 others);
        Tue, 13 Nov 2018 17:25:55 -0500
Received: from hermes.aosc.io ([199.195.250.187]:37216 "EHLO hermes.aosc.io"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1732743AbeKMWZz (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 13 Nov 2018 17:25:55 -0500
Received: from localhost (localhost [127.0.0.1]) (Authenticated sender: icenowy@aosc.io)
        by hermes.aosc.io (Postfix) with ESMTPSA id 67033A2847;
        Tue, 13 Nov 2018 12:27:56 +0000 (UTC)
Date: Tue, 13 Nov 2018 20:27:50 +0800
In-Reply-To: <20181113055053.78352-31-sashal@kernel.org>
References: <20181113055053.78352-1-sashal@kernel.org> <20181113055053.78352-31-sashal@kernel.org>
MIME-Version: 1.0
Content-Type: text/plain;
 charset=utf-8
Content-Transfer-Encoding: 8BIT
Subject: Re: [PATCH AUTOSEL 4.18 31/39] clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocks
To: Sasha Levin <sashal@kernel.org>, stable@vger.kernel.org,
        linux-kernel@vger.kernel.org
CC: Maxime Ripard <maxime.ripard@bootlin.com>,
        linux-clk@vger.kernel.org
From: Icenowy Zheng <icenowy@aosc.io>
Message-ID: <19C4C784-F94E-49D0-883C-12C49EF2676A@aosc.io>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAXAEyFw+pbpU44AA--.16714S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxWrWDWry8CF1DWF1DZw4fZrb_yoW5XFW7pF
	43X34FvF9YqFnava93Jrn7Jr93uws5JFyUKa45ZF1rAF1xA34SkFn5Casxtrykt393Xr43
	XFyDG3W5GF4ktwUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU9Cb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc2xSY4AK6IIF6ryUMxkI7II2jI8vz4vE
	wIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r
	4j6F4UMxvI42IY6I8E87Iv67AKxVW0oVCq3wCYIxAIcVC2z280aVCY1x0267AKxVW0oVCq
	3wCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxV
	CFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r10
	6r1rMI8E67AF67kF1VAFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7
	xG6r1I6r4UYxBIdaVFxhVjvjDU0xZFpf9x07bUv3bUUUUU=



于 2018年11月13日 GMT+08:00 下午1:50:45, Sasha Levin <sashal@kernel.org> 写到:
>From: Icenowy Zheng <icenowy@aosc.io>
>
>[ Upstream commit c2ff8383cc33c2d9c169e4daf1e37a434c3bb420 ]
>
>On the H6, the MMC module clocks are fixed in the new timing mode,
>i.e. they do not have a bit to select the mode. These clocks have
>a 2x divider somewhere between the clock and the MMC module.
>
>To be consistent with other SoCs supporting the new timing mode,
>we model the 2x divider as a fixed post-divider on the MMC module
>clocks.
>
>This patch adds the post-dividers to the MMC clocks, following the
>approach on A64.
>
>Fixes: 524353ea480b ("clk: sunxi-ng: add support for the Allwinner H6
>CCU")
>Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
>Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
>Signed-off-by: Sasha Levin <sashal@kernel.org>

Please don't select this, it needs some fixes in MMC driver.

>---
> drivers/clk/sunxi-ng/ccu-sun50i-h6.c | 43 +++++++++++++++-------------
> 1 file changed, 23 insertions(+), 20 deletions(-)
>
>diff --git a/drivers/clk/sunxi-ng/ccu-sun50i-h6.c
>b/drivers/clk/sunxi-ng/ccu-sun50i-h6.c
>index bdbfe78fe133..3d60f7978506 100644
>--- a/drivers/clk/sunxi-ng/ccu-sun50i-h6.c
>+++ b/drivers/clk/sunxi-ng/ccu-sun50i-h6.c
>@@ -408,26 +408,29 @@ static SUNXI_CCU_GATE(bus_nand_clk, "bus-nand",
>"ahb3", 0x82c, BIT(0), 0);
> 
>static const char * const mmc_parents[] = { "osc24M", "pll-periph0-2x",
> 					    "pll-periph1-2x" };
>-static SUNXI_CCU_MP_WITH_MUX_GATE(mmc0_clk, "mmc0", mmc_parents,
>0x830,
>-					0, 4,	/* M */
>-					8, 2,	/* N */
>-					24, 3,	/* mux */
>-					BIT(31),/* gate */
>-					0);
>-
>-static SUNXI_CCU_MP_WITH_MUX_GATE(mmc1_clk, "mmc1", mmc_parents,
>0x834,
>-					0, 4,	/* M */
>-					8, 2,	/* N */
>-					24, 3,	/* mux */
>-					BIT(31),/* gate */
>-					0);
>-
>-static SUNXI_CCU_MP_WITH_MUX_GATE(mmc2_clk, "mmc2", mmc_parents,
>0x838,
>-					0, 4,	/* M */
>-					8, 2,	/* N */
>-					24, 3,	/* mux */
>-					BIT(31),/* gate */
>-					0);
>+static SUNXI_CCU_MP_WITH_MUX_GATE_POSTDIV(mmc0_clk, "mmc0",
>mmc_parents, 0x830,
>+					  0, 4,		/* M */
>+					  8, 2,		/* N */
>+					  24, 3,	/* mux */
>+					  BIT(31),	/* gate */
>+					  2,		/* post-div */
>+					  0);
>+
>+static SUNXI_CCU_MP_WITH_MUX_GATE_POSTDIV(mmc1_clk, "mmc1",
>mmc_parents, 0x834,
>+					  0, 4,		/* M */
>+					  8, 2,		/* N */
>+					  24, 3,	/* mux */
>+					  BIT(31),	/* gate */
>+					  2,		/* post-div */
>+					  0);
>+
>+static SUNXI_CCU_MP_WITH_MUX_GATE_POSTDIV(mmc2_clk, "mmc2",
>mmc_parents, 0x838,
>+					  0, 4,		/* M */
>+					  8, 2,		/* N */
>+					  24, 3,	/* mux */
>+					  BIT(31),	/* gate */
>+					  2,		/* post-div */
>+					  0);
> 
>static SUNXI_CCU_GATE(bus_mmc0_clk, "bus-mmc0", "ahb3", 0x84c, BIT(0),
>0);
>static SUNXI_CCU_GATE(bus_mmc1_clk, "bus-mmc1", "ahb3", 0x84c, BIT(1),
>0);
