@INPROCEEDINGS{8379660,
author={A. {Sharma} and N. {Alam} and R. {Chawla} and B. {Anand}},
booktitle={2018 International Symposium on Devices, Circuits and Systems (ISDCS)},
title={Modeling the effect of variability on the timing response of CMOS inverter-transmission gate structure},
year={2018},
volume={},
number={},
pages={1-5},
keywords={CMOS integrated circuits;CMOS logic circuits;delays;integrated circuit modelling;logic gates;statistical analysis;CMOS inverter-transmission gate structure;delay model;series stack effect;internal node voltage;parasitic capacitances;Inv-Tx structure;Tx gate;Logical Effort model;signal transition times;load capacitances;statistical analysis;process variability;timing response;Semiconductor device modeling;Load modeling;Delays;Integrated circuit modeling;Logic gates;Inverters;Analytical models},
doi={10.1109/ISDCS.2018.8379660},
ISSN={},
month={March},}
