Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.1.0.43.2

Tue Mar 22 11:10:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ice40_himax_upduino2_humandet_impl_1.twr ice40_himax_upduino2_humandet_impl_1.udb -gui

---------------------------------------------------
Design:          lsc_ml_ice40_himax_humandet_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
---------------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock cam_pclk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 
create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
genblk1.u_hfosc.osc_inst/CLKHF (MPW)    |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From cam_pclk                          |                    41.666 ns |            slack = 30.680 ns 
------------------------------------------------------------------------------------------------------

2.2 Clock "cam_pclk"
=======================
create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock cam_pclk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From cam_pclk                          |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          19.415 ns |         51.507 MHz 
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock cam_pclk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                    41.666 ns |            slack = 32.706 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.2209%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
u_spi_lcd_tx/o_init_done.ff_inst/SP      |   23.774 ns 
u_spi_lcd_tx/o_running.ff_inst/SP        |   25.125 ns 
u_spi_lcd_tx/raddr_Z[0].ff_inst/SP       |   25.642 ns 
{u_spi_lcd_tx/raddr_Z[1].ff_inst/SP   u_spi_lcd_tx/raddr_Z[2].ff_inst/SP}              
                                         |   25.642 ns 
{u_spi_lcd_tx/raddr_Z[3].ff_inst/SP   u_spi_lcd_tx/raddr_Z[4].ff_inst/SP}              
                                         |   25.642 ns 
{u_spi_lcd_tx/raddr_Z[5].ff_inst/SP   u_spi_lcd_tx/raddr_Z[6].ff_inst/SP}              
                                         |   25.642 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[5].ff_inst/D              
                                         |   26.051 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CSS_Z.ff_inst/D              
                                         |   26.568 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_Z[7].ff_inst/D              
                                         |   26.568 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[7].ff_inst/D              
                                         |   26.568 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
genblk5.u_ice40_himax_video_process_128/lcd_cmd_wr.ff_inst/D              
                                         |    0.223 ns 
genblk5.u_ice40_himax_video_process_128/frame_en.ff_inst/D              
                                         |    0.421 ns 
genblk5.u_ice40_himax_video_process_128/lcd_running_d_Z[0].ff_inst/D              
                                         |    0.421 ns 
u_spi_lcd_tx/genblk1.u_dpram_lcd_fifo/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].mem_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR7              
                                         |    1.411 ns 
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA13              
                                         |    1.433 ns 
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14              
                                         |    1.433 ns 
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA15              
                                         |    1.433 ns 
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA0              
                                         |    1.433 ns 
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA1              
                                         |    1.433 ns 
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA3              
                                         |    1.433 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 7 Start Points         |           Type           
-------------------------------------------------------------------
u_spi_lcd_tx/SPI_CLK.ff_inst/Q          |          No required time
u_lsc_i2cm_himax/u_lsc_i2cm/r_scl_out.ff_inst/Q                           
                                        |          No required time
g_on_en_uart.u_lsc_uart/o_txd_Z.ff_inst/Q                           
                                        |          No required time
u_lsc_i2cm_himax/u_lsc_i2cm/r_sda_out.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done_rep0.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CLK_Z.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_MOSI.ff_inst/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         7
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 6 End Points          |           Type           
-------------------------------------------------------------------
u_io_cam_de/PADDI                       |           No arrival time
u_io_cam_vsync/PADDI                    |           No arrival time
u_io_cam_data[3]/PADDI                  |           No arrival time
u_io_cam_data[2]/PADDI                  |           No arrival time
u_io_cam_data[1]/PADDI                  |           No arrival time
u_io_cam_data[0]/PADDI                  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         6
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
cam_hsync                               |                     input
cam_vsync                               |                     input
cam_data[0]                             |                     input
cam_data[1]                             |                     input
cam_data[2]                             |                     input
cam_data[3]                             |                     input
debug_scl                               |                     input
debug_sda                               |                     input
uart_rxd                                |                     input
spi_miso                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        26
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_spi_lcd_tx/waddr_clk_d_Z[5].ff_inst/Q  (SLICE_R9C23B)
Path End         : u_spi_lcd_tx/o_init_done.ff_inst/SP  (SLICE_R12C28D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 82.0% (route), 18.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.773 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



u_spi_lcd_tx/waddr_clk_d_Z[5].ff_inst/CK->u_spi_lcd_tx/waddr_clk_d_Z[5].ff_inst/Q
                                          SLICE_R9C23B    CLK_TO_Q0_DELAY  1.391         6.901  2       
u_spi_lcd_tx/waddr_clk_d[5]                               NET DELAY        2.146         9.047  2       
u_spi_lcd_tx/waddr_clk_d_RNIK6081[4]/D->u_spi_lcd_tx/waddr_clk_d_RNIK6081[4]/Z
                                          SLICE_R9C23A    A1_TO_F1_DELAY   0.450         9.497  1       
u_spi_lcd_tx/empty_17_1                                   NET DELAY        3.152        12.649  1       
u_spi_lcd_tx/raddr_RNI0B105[2]/B->u_spi_lcd_tx/raddr_RNI0B105[2]/Z
                                          SLICE_R9C25A    A1_TO_F1_DELAY   0.450        13.099  2       
u_spi_lcd_tx/empty_17_9                                   NET DELAY        2.556        15.655  2       
u_spi_lcd_tx/waddr_clk_RNIKDJVA[0]/A->u_spi_lcd_tx/waddr_clk_RNIKDJVA[0]/Z
                                          SLICE_R9C26B    A0_TO_F0_DELAY   0.450        16.105  21      
u_spi_lcd_tx/empty                                        NET DELAY        3.364        19.469  21      
u_spi_lcd_tx/o_init_done_RNO/A->u_spi_lcd_tx/o_init_done_RNO/Z
                                          SLICE_R11C28C   D0_TO_F0_DELAY   0.450        19.919  1       
u_spi_lcd_tx/un3_empty_0_i ( CE )                         NET DELAY        3.285        23.204  1       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -23.203  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     23.773  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_spi_lcd_tx/waddr_clk_d_Z[5].ff_inst/Q  (SLICE_R9C23B)
Path End         : u_spi_lcd_tx/o_running.ff_inst/SP  (SLICE_R11C28C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.124 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



u_spi_lcd_tx/waddr_clk_d_Z[5].ff_inst/CK->u_spi_lcd_tx/waddr_clk_d_Z[5].ff_inst/Q
                                          SLICE_R9C23B    CLK_TO_Q0_DELAY  1.391         6.901  2       
u_spi_lcd_tx/waddr_clk_d[5]                               NET DELAY        2.146         9.047  2       
u_spi_lcd_tx/waddr_clk_d_RNIK6081[4]/D->u_spi_lcd_tx/waddr_clk_d_RNIK6081[4]/Z
                                          SLICE_R9C23A    A1_TO_F1_DELAY   0.450         9.497  1       
u_spi_lcd_tx/empty_17_1                                   NET DELAY        3.152        12.649  1       
u_spi_lcd_tx/raddr_RNI0B105[2]/B->u_spi_lcd_tx/raddr_RNI0B105[2]/Z
                                          SLICE_R9C25A    A1_TO_F1_DELAY   0.450        13.099  2       
u_spi_lcd_tx/empty_17_9                                   NET DELAY        2.556        15.655  2       
u_spi_lcd_tx/waddr_clk_RNIKDJVA[0]/A->u_spi_lcd_tx/waddr_clk_RNIKDJVA[0]/Z
                                          SLICE_R9C26B    A0_TO_F0_DELAY   0.450        16.105  21      
u_spi_lcd_tx/empty                                        NET DELAY        3.086        19.191  21      
u_spi_lcd_tx/o_running_RNO_0/B->u_spi_lcd_tx/o_running_RNO_0/Z
                                          SLICE_R10C28B   B1_TO_F1_DELAY   0.450        19.641  1       
u_spi_lcd_tx/un1_o_running16_0 ( CE )                     NET DELAY        2.212        21.853  1       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -21.852  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     25.124  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/Q  (SLICE_R10C27D)
Path End         : u_spi_lcd_tx/raddr_Z[0].ff_inst/SP  (SLICE_R8C24A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.641 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/CK->u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/Q
                                          SLICE_R10C27D   CLK_TO_Q0_DELAY  1.391         6.901  3       
u_spi_lcd_tx/bit_cnt[3]                                   NET DELAY        2.079         8.980  3       
u_spi_lcd_tx/bit_cnt_RNIHAGF[2]/B->u_spi_lcd_tx/bit_cnt_RNIHAGF[2]/Z
                                          SLICE_R10C28A   B0_TO_F0_DELAY   0.450         9.430  4       
u_spi_lcd_tx/un5_rd_0                                     NET DELAY        3.152        12.582  4       
u_spi_lcd_tx/o_running_RNIDBKD1/C->u_spi_lcd_tx/o_running_RNIDBKD1/Z
                                          SLICE_R9C27A    A1_TO_F1_DELAY   0.450        13.032  3       
u_spi_lcd_tx/rd_0                                         NET DELAY        3.152        16.184  3       
u_spi_lcd_tx/waddr_clk_RNIL29A8[0]/D->u_spi_lcd_tx/waddr_clk_RNIL29A8[0]/Z
                                          SLICE_R9C25B    A0_TO_F0_DELAY   0.477        16.661  1       
u_spi_lcd_tx/rd_d                                         NET DELAY        0.305        16.966  1       
u_spi_lcd_tx/o_running_RNIPKU9E/C->u_spi_lcd_tx/o_running_RNIPKU9E/Z
                                          SLICE_R9C25B    C1_TO_F1_DELAY   0.450        17.416  6       
u_spi_lcd_tx/raddre_0_i ( CE )                            NET DELAY        3.920        21.336  6       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -21.335  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     25.641  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/Q  (SLICE_R10C27D)
Path End         : {u_spi_lcd_tx/raddr_Z[1].ff_inst/SP   u_spi_lcd_tx/raddr_Z[2].ff_inst/SP}  (SLICE_R8C24B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.641 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/CK->u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/Q
                                          SLICE_R10C27D   CLK_TO_Q0_DELAY  1.391         6.901  3       
u_spi_lcd_tx/bit_cnt[3]                                   NET DELAY        2.079         8.980  3       
u_spi_lcd_tx/bit_cnt_RNIHAGF[2]/B->u_spi_lcd_tx/bit_cnt_RNIHAGF[2]/Z
                                          SLICE_R10C28A   B0_TO_F0_DELAY   0.450         9.430  4       
u_spi_lcd_tx/un5_rd_0                                     NET DELAY        3.152        12.582  4       
u_spi_lcd_tx/o_running_RNIDBKD1/C->u_spi_lcd_tx/o_running_RNIDBKD1/Z
                                          SLICE_R9C27A    A1_TO_F1_DELAY   0.450        13.032  3       
u_spi_lcd_tx/rd_0                                         NET DELAY        3.152        16.184  3       
u_spi_lcd_tx/waddr_clk_RNIL29A8[0]/D->u_spi_lcd_tx/waddr_clk_RNIL29A8[0]/Z
                                          SLICE_R9C25B    A0_TO_F0_DELAY   0.477        16.661  1       
u_spi_lcd_tx/rd_d                                         NET DELAY        0.305        16.966  1       
u_spi_lcd_tx/o_running_RNIPKU9E/C->u_spi_lcd_tx/o_running_RNIPKU9E/Z
                                          SLICE_R9C25B    C1_TO_F1_DELAY   0.450        17.416  6       
u_spi_lcd_tx/raddre_0_i ( CE )                            NET DELAY        3.920        21.336  6       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -21.335  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     25.641  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/Q  (SLICE_R10C27D)
Path End         : {u_spi_lcd_tx/raddr_Z[3].ff_inst/SP   u_spi_lcd_tx/raddr_Z[4].ff_inst/SP}  (SLICE_R8C24C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.641 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/CK->u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/Q
                                          SLICE_R10C27D   CLK_TO_Q0_DELAY  1.391         6.901  3       
u_spi_lcd_tx/bit_cnt[3]                                   NET DELAY        2.079         8.980  3       
u_spi_lcd_tx/bit_cnt_RNIHAGF[2]/B->u_spi_lcd_tx/bit_cnt_RNIHAGF[2]/Z
                                          SLICE_R10C28A   B0_TO_F0_DELAY   0.450         9.430  4       
u_spi_lcd_tx/un5_rd_0                                     NET DELAY        3.152        12.582  4       
u_spi_lcd_tx/o_running_RNIDBKD1/C->u_spi_lcd_tx/o_running_RNIDBKD1/Z
                                          SLICE_R9C27A    A1_TO_F1_DELAY   0.450        13.032  3       
u_spi_lcd_tx/rd_0                                         NET DELAY        3.152        16.184  3       
u_spi_lcd_tx/waddr_clk_RNIL29A8[0]/D->u_spi_lcd_tx/waddr_clk_RNIL29A8[0]/Z
                                          SLICE_R9C25B    A0_TO_F0_DELAY   0.477        16.661  1       
u_spi_lcd_tx/rd_d                                         NET DELAY        0.305        16.966  1       
u_spi_lcd_tx/o_running_RNIPKU9E/C->u_spi_lcd_tx/o_running_RNIPKU9E/Z
                                          SLICE_R9C25B    C1_TO_F1_DELAY   0.450        17.416  6       
u_spi_lcd_tx/raddre_0_i ( CE )                            NET DELAY        3.920        21.336  6       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -21.335  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     25.641  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/Q  (SLICE_R10C27D)
Path End         : {u_spi_lcd_tx/raddr_Z[5].ff_inst/SP   u_spi_lcd_tx/raddr_Z[6].ff_inst/SP}  (SLICE_R8C24D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.641 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/CK->u_spi_lcd_tx/bit_cnt_Z[3].ff_inst/Q
                                          SLICE_R10C27D   CLK_TO_Q0_DELAY  1.391         6.901  3       
u_spi_lcd_tx/bit_cnt[3]                                   NET DELAY        2.079         8.980  3       
u_spi_lcd_tx/bit_cnt_RNIHAGF[2]/B->u_spi_lcd_tx/bit_cnt_RNIHAGF[2]/Z
                                          SLICE_R10C28A   B0_TO_F0_DELAY   0.450         9.430  4       
u_spi_lcd_tx/un5_rd_0                                     NET DELAY        3.152        12.582  4       
u_spi_lcd_tx/o_running_RNIDBKD1/C->u_spi_lcd_tx/o_running_RNIDBKD1/Z
                                          SLICE_R9C27A    A1_TO_F1_DELAY   0.450        13.032  3       
u_spi_lcd_tx/rd_0                                         NET DELAY        3.152        16.184  3       
u_spi_lcd_tx/waddr_clk_RNIL29A8[0]/D->u_spi_lcd_tx/waddr_clk_RNIL29A8[0]/Z
                                          SLICE_R9C25B    A0_TO_F0_DELAY   0.477        16.661  1       
u_spi_lcd_tx/rd_d                                         NET DELAY        0.305        16.966  1       
u_spi_lcd_tx/o_running_RNIPKU9E/C->u_spi_lcd_tx/o_running_RNIPKU9E/Z
                                          SLICE_R9C25B    C1_TO_F1_DELAY   0.450        17.416  6       
u_spi_lcd_tx/raddre_0_i ( CE )                            NET DELAY        3.920        21.336  6       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -21.335  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     25.641  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/Q  (SLICE_R17C5C)
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[5].ff_inst/D  (SLICE_R17C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.050 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/Q
                                          SLICE_R17C5C    CLK_TO_Q1_DELAY  1.391         6.901  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt[0]
                                                          NET DELAY        2.358         9.259  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIPBB51[7]/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIPBB51[7]/Z
                                          SLICE_R17C6D    D1_TO_F1_DELAY   0.450         9.709  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_ns_0_o2_3[3]
                                                          NET DELAY        3.086        12.795  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIH92G3[6]/C->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIH92G3[6]/Z
                                          SLICE_R16C5A    B1_TO_F1_DELAY   0.450        13.245  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_143_0
                                                          NET DELAY        3.086        16.331  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/phase_RNI617V3/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/phase_RNI617V3/Z
                                          SLICE_R16C7B    B0_TO_F0_DELAY   0.450        16.781  8       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_MOSI_1_sqmuxa_1
                                                          NET DELAY        3.669        20.450  8       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNO[5]/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNO[5]/Z
                                          SLICE_R17C4A    A0_TO_F0_DELAY   0.477        20.927  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_6[5] ( DI0 )
                                                          NET DELAY        0.000        20.927  1       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -20.926  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     26.050  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/Q  (SLICE_R17C5C)
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CSS_Z.ff_inst/D  (SLICE_R15C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.567 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/Q
                                          SLICE_R17C5C    CLK_TO_Q1_DELAY  1.391         6.901  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt[0]
                                                          NET DELAY        2.358         9.259  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIPBB51[7]/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIPBB51[7]/Z
                                          SLICE_R17C6D    D1_TO_F1_DELAY   0.450         9.709  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_ns_0_o2_3[3]
                                                          NET DELAY        3.086        12.795  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIH92G3[6]/C->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIH92G3[6]/Z
                                          SLICE_R16C5A    B1_TO_F1_DELAY   0.450        13.245  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_143_0
                                                          NET DELAY        3.086        16.331  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/phase_RNI617V3/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/phase_RNI617V3/Z
                                          SLICE_R16C7B    B0_TO_F0_DELAY   0.450        16.781  8       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_MOSI_1_sqmuxa_1
                                                          NET DELAY        3.152        19.933  8       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CSS_RNO/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CSS_RNO/Z
                                          SLICE_R15C5C    A1_TO_F1_DELAY   0.477        20.410  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CSS ( DI1 )
                                                          NET DELAY        0.000        20.410  1       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -20.409  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     26.567  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/Q  (SLICE_R17C5C)
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_Z[7].ff_inst/D  (SLICE_R15C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.567 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/Q
                                          SLICE_R17C5C    CLK_TO_Q1_DELAY  1.391         6.901  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt[0]
                                                          NET DELAY        2.358         9.259  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIPBB51[7]/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIPBB51[7]/Z
                                          SLICE_R17C6D    D1_TO_F1_DELAY   0.450         9.709  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_ns_0_o2_3[3]
                                                          NET DELAY        3.086        12.795  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIH92G3[6]/C->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIH92G3[6]/Z
                                          SLICE_R16C5A    B1_TO_F1_DELAY   0.450        13.245  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_143_0
                                                          NET DELAY        3.086        16.331  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/phase_RNI617V3/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/phase_RNI617V3/Z
                                          SLICE_R16C7B    B0_TO_F0_DELAY   0.450        16.781  8       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_MOSI_1_sqmuxa_1
                                                          NET DELAY        3.152        19.933  8       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_RNO[7]/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_RNO[7]/Z
                                          SLICE_R15C5B    A1_TO_F1_DELAY   0.477        20.410  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_6 ( DI1 )
                                                          NET DELAY        0.000        20.410  1       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -20.409  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     26.567  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/Q  (SLICE_R17C5C)
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[7].ff_inst/D  (SLICE_R17C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.567 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  152     
u_resetn/clk_i                                               NET DELAY      5.510         5.510  152     



genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_Z[0].ff_inst/Q
                                          SLICE_R17C5C    CLK_TO_Q1_DELAY  1.391         6.901  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt[0]
                                                          NET DELAY        2.358         9.259  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIPBB51[7]/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIPBB51[7]/Z
                                          SLICE_R17C6D    D1_TO_F1_DELAY   0.450         9.709  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cst_ns_0_o2_3[3]
                                                          NET DELAY        3.086        12.795  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIH92G3[6]/C->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNIH92G3[6]/Z
                                          SLICE_R16C5A    B1_TO_F1_DELAY   0.450        13.245  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_143_0
                                                          NET DELAY        3.086        16.331  10      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/phase_RNI617V3/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/phase_RNI617V3/Z
                                          SLICE_R16C7B    B0_TO_F0_DELAY   0.450        16.781  8       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_MOSI_1_sqmuxa_1
                                                          NET DELAY        3.152        19.933  8       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNO[7]/A->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_RNO[7]/Z
                                          SLICE_R17C5D    A0_TO_F0_DELAY   0.477        20.410  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/cnt_6[7] ( DI0 )
                                                          NET DELAY        0.000        20.410  1       


                                                             CONSTRAINT     0.000        41.666  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        41.666  152     
u_resetn/clk_i ( CLK )                                       NET DELAY      5.510        47.176  152     
                                                             Uncertainty    0.000        47.176  
                                                             Setup time     0.199        46.977  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            46.977  
Arrival Time                                                                            -20.409  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     26.567  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_lcd_running_Z.ff_inst/Q  (SLICE_R11C26B)
Path End         : genblk5.u_ice40_himax_video_process_128/lcd_cmd_wr.ff_inst/D  (SLICE_R11C25C)
Source Clock     : clk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 2
Delay Ratio      : 51.0% (route), 49.0% (logic)
Clock Skew       : 1.854 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.222 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  153     
u_resetn/clk_i                                               NET DELAY      3.041         3.041  153     



r_lcd_running_Z.ff_inst/CK->r_lcd_running_Z.ff_inst/Q
                                          SLICE_R11C26B   CLK_TO_Q1_DELAY  0.768         3.809  4       
genblk5.u_ice40_himax_video_process_128/r_lcd_running
                                                          NET DELAY        1.060         4.869  4       
genblk5.u_ice40_himax_video_process_128.SLICE_616/D1->genblk5.u_ice40_himax_video_process_128.SLICE_616/F1
                                          SLICE_R11C25C   D1_TO_F1_DELAY   0.249         5.118  1       
genblk5.u_ice40_himax_video_process_128.o_lcd_mode8$n1 ( DI1 )
                                                          NET DELAY        0.000         5.118  1       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( CLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.000         4.895  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.895  
Arrival Time                                                                                                   5.118  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           0.222  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_lcd_running_Z.ff_inst/Q  (SLICE_R11C26B)
Path End         : genblk5.u_ice40_himax_video_process_128/frame_en.ff_inst/D  (SLICE_R11C25B)
Source Clock     : clk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 2
Delay Ratio      : 55.3% (route), 44.7% (logic)
Clock Skew       : 1.854 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.420 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  153     
u_resetn/clk_i                                               NET DELAY      3.041         3.041  153     



r_lcd_running_Z.ff_inst/CK->r_lcd_running_Z.ff_inst/Q
                                          SLICE_R11C26B   CLK_TO_Q1_DELAY  0.768         3.809  4       
genblk5.u_ice40_himax_video_process_128/r_lcd_running
                                                          NET DELAY        1.258         5.067  4       
genblk5.u_ice40_himax_video_process_128/frame_en_RNO/D->genblk5.u_ice40_himax_video_process_128/frame_en_RNO/Z
                                          SLICE_R11C25B   B1_TO_F1_DELAY   0.249         5.316  1       
genblk5.u_ice40_himax_video_process_128/frame_en_0 ( DI1 )
                                                          NET DELAY        0.000         5.316  1       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( CLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.000         4.895  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.895  
Arrival Time                                                                                                   5.316  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           0.420  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_lcd_running_Z.ff_inst/Q  (SLICE_R11C26B)
Path End         : genblk5.u_ice40_himax_video_process_128/lcd_running_d_Z[0].ff_inst/D  (SLICE_R11C27A)
Source Clock     : clk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 2
Delay Ratio      : 55.3% (route), 44.7% (logic)
Clock Skew       : 1.854 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.420 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  153     
u_resetn/clk_i                                               NET DELAY      3.041         3.041  153     



r_lcd_running_Z.ff_inst/CK->r_lcd_running_Z.ff_inst/Q
                                          SLICE_R11C26B   CLK_TO_Q1_DELAY  0.768         3.809  4       
genblk5.u_ice40_himax_video_process_128/r_lcd_running
                                                          NET DELAY        1.258         5.067  4       
genblk5.u_ice40_himax_video_process_128.SLICE_314/B1->genblk5.u_ice40_himax_video_process_128.SLICE_314/F1
                                          SLICE_R11C27A   B1_TO_F1_DELAY   0.249         5.316  1       
r_lcd_running.sig_118.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         5.316  1       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( CLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.000         4.895  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.895  
Arrival Time                                                                                                   5.316  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           0.420  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_spi_lcd_tx/raddr_Z[7].ff_inst/Q  (SLICE_R8C25A)
Path End         : u_spi_lcd_tx/genblk1.u_dpram_lcd_fifo/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].mem_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR7  (EBR_EBR_R7C26)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.411 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  153     
u_resetn/clk_i                                               NET DELAY      3.041         3.041  153     



u_spi_lcd_tx/raddr_Z[7].ff_inst/CK->u_spi_lcd_tx/raddr_Z[7].ff_inst/Q
                                          SLICE_R8C25A    CLK_TO_Q0_DELAY  0.768         3.809  3       
u_spi_lcd_tx/genblk1.u_dpram_lcd_fifo/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].mem_init.u_mem0/raddr[7] ( RADDR7 )
                                                          NET DELAY        0.702         4.511  3       


                                                             CONSTRAINT     0.000         0.000  1       
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  153     
u_resetn/clk_i ( RCLK )                                      NET DELAY      3.041         3.041  153     
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.059         3.100  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.100  
Arrival Time                                                                              4.511  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.411  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[3].ff_inst/Q  (SLICE_R21C22A)
Path End         : genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA13  (EBR_EBR_R20C22)
Source Clock     : cam_pclk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.433 ns  (Passed)

Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c
                                                                           NET DELAY             4.613         4.895  96      



genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[3].ff_inst/CK->genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[3].ff_inst/Q
                                          SLICE_R21C22A   CLK_TO_Q0_DELAY  0.768         5.663  4       
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/g_accu_lcd[3] ( WDATA13 )
                                                          NET DELAY        0.702         6.365  4       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( WCLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.037         4.932  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.932  
Arrival Time                                                                                                   6.365  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           1.433  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[4].ff_inst/Q  (SLICE_R21C22D)
Path End         : genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14  (EBR_EBR_R20C22)
Source Clock     : cam_pclk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.433 ns  (Passed)

Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c
                                                                           NET DELAY             4.613         4.895  96      



genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[4].ff_inst/CK->genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[4].ff_inst/Q
                                          SLICE_R21C22D   CLK_TO_Q1_DELAY  0.768         5.663  4       
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/g_accu_lcd[4] ( WDATA14 )
                                                          NET DELAY        0.702         6.365  4       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( WCLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.037         4.932  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.932  
Arrival Time                                                                                                   6.365  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           1.433  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[5].ff_inst/Q  (SLICE_R21C22D)
Path End         : genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA15  (EBR_EBR_R20C22)
Source Clock     : cam_pclk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.433 ns  (Passed)

Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c
                                                                           NET DELAY             4.613         4.895  96      



genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[5].ff_inst/CK->genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[5].ff_inst/Q
                                          SLICE_R21C22D   CLK_TO_Q0_DELAY  0.768         5.663  4       
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/g_accu_lcd[5] ( WDATA15 )
                                                          NET DELAY        0.702         6.365  4       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( WCLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.037         4.932  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.932  
Arrival Time                                                                                                   6.365  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           1.433  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[6].ff_inst/Q  (SLICE_R21C20D)
Path End         : genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA0  (EBR_EBR_R20C20)
Source Clock     : cam_pclk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.433 ns  (Passed)

Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c
                                                                           NET DELAY             4.613         4.895  96      



genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[6].ff_inst/CK->genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[6].ff_inst/Q
                                          SLICE_R21C20D   CLK_TO_Q1_DELAY  0.768         5.663  4       
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/g_accu_lcd[6] ( WDATA0 )
                                                          NET DELAY        0.702         6.365  4       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( WCLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.037         4.932  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.932  
Arrival Time                                                                                                   6.365  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           1.433  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[7].ff_inst/Q  (SLICE_R21C20D)
Path End         : genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA1  (EBR_EBR_R20C20)
Source Clock     : cam_pclk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.433 ns  (Passed)

Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c
                                                                           NET DELAY             4.613         4.895  96      



genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[7].ff_inst/CK->genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[7].ff_inst/Q
                                          SLICE_R21C20D   CLK_TO_Q0_DELAY  0.768         5.663  4       
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/g_accu_lcd[7] ( WDATA1 )
                                                          NET DELAY        0.702         6.365  4       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( WCLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.037         4.932  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.932  
Arrival Time                                                                                                   6.365  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           1.433  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[9].ff_inst/Q  (SLICE_R21C20B)
Path End         : genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA3  (EBR_EBR_R20C20)
Source Clock     : cam_pclk (R)
Destination Clock: cam_pclk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.433 ns  (Passed)

Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c
                                                                           NET DELAY             4.613         4.895  96      



genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[9].ff_inst/CK->genblk5.u_ice40_himax_video_process_128/g_accu_lcd_Z[9].ff_inst/Q
                                          SLICE_R21C20B   CLK_TO_Q0_DELAY  0.768         5.663  2       
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/g_accu_lcd[9] ( WDATA3 )
                                                          NET DELAY        0.702         6.365  2       


                                                                           CONSTRAINT            0.000         0.000  1       
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_19                           IOPAD_TO_PADDI_DELAY  0.282         0.282  96      
genblk5.u_ice40_himax_video_process_128/u_ram256x32_accu0_lcd/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/cam_pclk_c ( WCLK )
                                                                           NET DELAY             4.613         4.895  96      
                                                                           Uncertainty           0.000         4.895  
                                                                           Hold time             0.037         4.932  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Required Time                                                                                                 -4.932  
Arrival Time                                                                                                   6.365  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                                           1.433  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

