{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635472268974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635472268974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 18:51:06 2021 " "Processing started: Thu Oct 28 18:51:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635472268974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635472268974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mergeTest -c mergeTest --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mergeTest -c mergeTest --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635472268975 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635472269656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file m_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_interface " "Found entity 1: m_interface" {  } { { "m_interface.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cableunit.v 1 1 " "Found 1 design units, including 1 entities, in source file cableunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cableUnit " "Found entity 1: cableUnit" {  } { { "cableUnit.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/cableUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16_r " "Found entity 1: merge8to16_r" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269722 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge4to8 _r.v(16) " "Verilog HDL macro warning at merge4to8 _r.v(16): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269724 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge4to8 _r.v(18) " "Verilog HDL macro warning at merge4to8 _r.v(18): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269725 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge4to8 _r.v(19) " "Verilog HDL macro warning at merge4to8 _r.v(19): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269725 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge4to8 _r.v(21) " "Verilog HDL macro warning at merge4to8 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269725 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge4to8 _r.v(22) " "Verilog HDL macro warning at merge4to8 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269725 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge4to8 _r.v(23) " "Verilog HDL macro warning at merge4to8 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269725 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge4to8 _r.v(24) " "Verilog HDL macro warning at merge4to8 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8_r " "Found entity 1: merge4to8_r" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269726 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge2to4.v(9) " "Verilog HDL macro warning at merge2to4.v(9): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269730 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 merge8to16 _r.v 13 merge2to4.v(10) " "Verilog HDL macro warning at merge2to4.v(10): overriding existing definition for macro \"a2\", which was defined in \"merge8to16 _r.v\", line 13" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269730 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge2to4.v(12) " "Verilog HDL macro warning at merge2to4.v(12): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269730 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge2to4.v(13) " "Verilog HDL macro warning at merge2to4.v(13): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file merge2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4 " "Found entity 1: merge2to4" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regload.v 1 1 " "Found 1 design units, including 1 entities, in source file regload.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad " "Found entity 1: regLoad" {  } { { "regLoad.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/regLoad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269733 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge8to16.v(12) " "Verilog HDL macro warning at merge8to16.v(12): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269734 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge8to16.v(14) " "Verilog HDL macro warning at merge8to16.v(14): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge8to16.v(15) " "Verilog HDL macro warning at merge8to16.v(15): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a5 merge8to16 _r.v 16 merge8to16.v(16) " "Verilog HDL macro warning at merge8to16.v(16): overriding existing definition for macro \"a5\", which was defined in \"merge8to16 _r.v\", line 16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a6 merge8to16 _r.v 17 merge8to16.v(17) " "Verilog HDL macro warning at merge8to16.v(17): overriding existing definition for macro \"a6\", which was defined in \"merge8to16 _r.v\", line 17" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a7 merge8to16 _r.v 18 merge8to16.v(18) " "Verilog HDL macro warning at merge8to16.v(18): overriding existing definition for macro \"a7\", which was defined in \"merge8to16 _r.v\", line 18" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a8 merge8to16 _r.v 19 merge8to16.v(19) " "Verilog HDL macro warning at merge8to16.v(19): overriding existing definition for macro \"a8\", which was defined in \"merge8to16 _r.v\", line 19" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge8to16.v(21) " "Verilog HDL macro warning at merge8to16.v(21): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge8to16.v(22) " "Verilog HDL macro warning at merge8to16.v(22): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge8to16.v(23) " "Verilog HDL macro warning at merge8to16.v(23): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge8to16.v(24) " "Verilog HDL macro warning at merge8to16.v(24): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b5 merge8to16 _r.v 25 merge8to16.v(25) " "Verilog HDL macro warning at merge8to16.v(25): overriding existing definition for macro \"b5\", which was defined in \"merge8to16 _r.v\", line 25" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b6 merge8to16 _r.v 26 merge8to16.v(26) " "Verilog HDL macro warning at merge8to16.v(26): overriding existing definition for macro \"b6\", which was defined in \"merge8to16 _r.v\", line 26" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b7 merge8to16 _r.v 27 merge8to16.v(27) " "Verilog HDL macro warning at merge8to16.v(27): overriding existing definition for macro \"b7\", which was defined in \"merge8to16 _r.v\", line 27" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b8 merge8to16 _r.v 28 merge8to16.v(28) " "Verilog HDL macro warning at merge8to16.v(28): overriding existing definition for macro \"b8\", which was defined in \"merge8to16 _r.v\", line 28" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16 " "Found entity 1: merge8to16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269736 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge4to8.v(14) " "Verilog HDL macro warning at merge4to8.v(14): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269738 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge4to8.v(16) " "Verilog HDL macro warning at merge4to8.v(16): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269738 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge4to8.v(17) " "Verilog HDL macro warning at merge4to8.v(17): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269738 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge4to8.v(19) " "Verilog HDL macro warning at merge4to8.v(19): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269738 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge4to8.v(20) " "Verilog HDL macro warning at merge4to8.v(20): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269738 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge4to8.v(21) " "Verilog HDL macro warning at merge4to8.v(21): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269738 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge4to8.v(22) " "Verilog HDL macro warning at merge4to8.v(22): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1635472269738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8 " "Found entity 1: merge4to8" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269741 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" merge.v(88) " "Verilog HDL syntax error at merge.v(88) near text \",\";  expecting \")\"" {  } { { "merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1635472269746 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"(\" merge.v(89) " "Verilog HDL syntax error at merge.v(89) near text \".\";  expecting \"(\"" {  } { { "merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1635472269747 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "merge merge.v(2) " "Ignored design unit \"merge\" at merge.v(2) due to previous errors" {  } { { "merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1635472269747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge.v 0 0 " "Found 0 design units, including 0 entities, in source file merge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file m_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_2to4 " "Found entity 1: m_2to4" {  } { { "m_2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_4to8_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_4to8_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_4to8_r " "Found entity 1: m_4to8_r" {  } { { "m_4to8_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_nto2n.v 1 1 " "Found 1 design units, including 1 entities, in source file m_nto2n.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_nto2n " "Found entity 1: m_nto2n" {  } { { "m_nto2n.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_nto2n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_8to16_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_8to16_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_8to16_r " "Found entity 1: m_8to16_r" {  } { { "m_8to16_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_16to32_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_16to32_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_16to32_r " "Found entity 1: m_16to32_r" {  } { { "m_16to32_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file m_4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_4to8 " "Found entity 1: m_4to8" {  } { { "m_4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file m_8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_8to16 " "Found entity 1: m_8to16" {  } { { "m_8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_8to16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file m_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_16to32 " "Found entity 1: m_16to32" {  } { { "m_16to32.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_16to32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_32to64.v 1 1 " "Found 1 design units, including 1 entities, in source file m_32to64.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_32to64 " "Found entity 1: m_32to64" {  } { { "m_32to64.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_32to64_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_32to64_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_32to64_r " "Found entity 1: m_32to64_r" {  } { { "m_32to64_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_32to64_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_64to128_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_64to128_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_64to128_r " "Found entity 1: m_64to128_r" {  } { { "m_64to128_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_64to128.v 1 1 " "Found 1 design units, including 1 entities, in source file m_64to128.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_64to128 " "Found entity 1: m_64to128" {  } { { "m_64to128.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_64to128.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_128to256_r.v 1 1 " "Found 1 design units, including 1 entities, in source file m_128to256_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_128to256_r " "Found entity 1: m_128to256_r" {  } { { "m_128to256_r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_128to256_r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_merge.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_merge " "Found entity 1: mux_merge" {  } { { "mux_merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/mux_merge.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635472269787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635472269787 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 3 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635472269818 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 28 18:51:09 2021 " "Processing ended: Thu Oct 28 18:51:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635472269818 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635472269818 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635472269818 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635472269818 ""}
