#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 24 21:42:29 2023
# Process ID: 12587
# Current directory: /nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.runs/synth_1
# Command line: vivado -log Code.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Code.tcl
# Log file: /nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.runs/synth_1/Code.vds
# Journal file: /nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Code.tcl -notrace
Command: synth_design -top Code -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12605 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:02 . Memory (MB): peak = 1401.586 ; gain = 85.801 ; free physical = 10856 ; free virtual = 22495
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Code' [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/code.vhd:17]
INFO: [Synth 8-3491] module 'registers' declared at '/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/register.vhd:6' bound to instance 'register_current_occupancy' of component 'registers' [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/code.vhd:62]
INFO: [Synth 8-638] synthesizing module 'registers' [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/register.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'registers' (1#1) [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/register.vhd:15]
INFO: [Synth 8-3491] module 'registers' declared at '/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/register.vhd:6' bound to instance 'register_max_occupancy' of component 'registers' [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/code.vhd:69]
INFO: [Synth 8-3491] module 'Ajuster' declared at '/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/Ajuster.vhd:6' bound to instance 'Ajuster1' of component 'Ajuster' [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/code.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Ajuster' [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/Ajuster.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Ajuster' (2#1) [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/Ajuster.vhd:17]
INFO: [Synth 8-3491] module 'Comparater' declared at '/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/Comparater.vhd:6' bound to instance 'Comparater1' of component 'Comparater' [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/code.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Comparater' [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/Comparater.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Comparater' (3#1) [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/Comparater.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Code' (4#1) [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/sources_1/imports/Projet/code.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.227 ; gain = 130.441 ; free physical = 10868 ; free virtual = 22507
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1446.227 ; gain = 130.441 ; free physical = 10868 ; free virtual = 22507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1446.227 ; gain = 130.441 ; free physical = 10868 ; free virtual = 22507
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/constrs_1/imports/Projet/constraint.xdc]
Finished Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/constrs_1/imports/Projet/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.srcs/constrs_1/imports/Projet/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Code_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Code_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.504 ; gain = 0.000 ; free physical = 10542 ; free virtual = 22181
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10669 ; free virtual = 22308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10669 ; free virtual = 22308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10668 ; free virtual = 22307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10661 ; free virtual = 22300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Ajuster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Comparater 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'register_max_occupancy/reg_reg[0]' (FDC) to 'register_max_occupancy/reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'register_max_occupancy/reg_reg[1]' (FDC) to 'register_max_occupancy/reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'register_max_occupancy/reg_reg[2]' (FDC) to 'register_max_occupancy/reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'register_max_occupancy/reg_reg[3]' (FDC) to 'register_max_occupancy/reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'register_max_occupancy/reg_reg[4]' (FDC) to 'register_max_occupancy/reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'register_max_occupancy/reg_reg[6]' (FDC) to 'register_max_occupancy/reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_max_occupancy/reg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (register_max_occupancy/reg_reg[7]) is unused and will be removed from module Code.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10649 ; free virtual = 22290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10544 ; free virtual = 22185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10544 ; free virtual = 22185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10543 ; free virtual = 22183
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10543 ; free virtual = 22183
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10543 ; free virtual = 22183
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10543 ; free virtual = 22183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10543 ; free virtual = 22183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10543 ; free virtual = 22183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10543 ; free virtual = 22183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT2   |     8|
|4     |LUT3   |     9|
|5     |FDCE   |    17|
|6     |FDRE   |     1|
|7     |IBUF   |     4|
|8     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+------------+------+
|      |Instance                     |Module      |Cells |
+------+-----------------------------+------------+------+
|1     |top                          |            |    44|
|2     |  Ajuster1                   |Ajuster     |    11|
|3     |  Comparater1                |Comparater  |     2|
|4     |  register_current_occupancy |registers   |    24|
|5     |  register_max_occupancy     |registers_0 |     1|
+------+-----------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10543 ; free virtual = 22183
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1821.504 ; gain = 130.441 ; free physical = 10598 ; free virtual = 22239
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.504 ; gain = 505.719 ; free physical = 10608 ; free virtual = 22249
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1821.504 ; gain = 518.371 ; free physical = 10594 ; free virtual = 22235
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/p/p_thibe/COEN313/Projet/project_2/project_2.runs/synth_1/Code.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Code_utilization_synth.rpt -pb Code_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1821.504 ; gain = 0.000 ; free physical = 10595 ; free virtual = 22235
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 21:43:06 2023...
