--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VGAWrite.twx VGAWrite.ncd -o VGAWrite.twr VGAWrite.pcf

Design file:              VGAWrite.ncd
Physical constraint file: VGAWrite.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1323 paths analyzed, 217 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.702ns.
--------------------------------------------------------------------------------

Paths for end point frogLogic/timeState_0 (SLICE_X14Y39.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_4 (FF)
  Destination:          frogLogic/timeState_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.593 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_4 to frogLogic/timeState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.408   frogLogic/timeCounter<6>
                                                       frogLogic/timeCounter_4
    SLICE_X16Y28.D1      net (fanout=2)        1.051   frogLogic/timeCounter<4>
    SLICE_X16Y28.D       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X16Y28.A3      net (fanout=29)       0.346   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.335   frogLogic/timeState<2>
                                                       frogLogic/timeState_0
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.149ns logic, 2.494ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_15 (FF)
  Destination:          frogLogic/timeState_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.593 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_15 to frogLogic/timeState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.391   frogLogic/timeCounter<18>
                                                       frogLogic/timeCounter_15
    SLICE_X16Y28.C1      net (fanout=2)        0.672   frogLogic/timeCounter<15>
    SLICE_X16Y28.C       Tilo                  0.204   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A1      net (fanout=29)       0.518   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>1
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.335   frogLogic/timeState<2>
                                                       frogLogic/timeState_0
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.133ns logic, 2.287ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_18 (FF)
  Destination:          frogLogic/timeState_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.593 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_18 to frogLogic/timeState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.391   frogLogic/timeCounter<18>
                                                       frogLogic/timeCounter_18
    SLICE_X16Y28.C2      net (fanout=2)        0.636   frogLogic/timeCounter<18>
    SLICE_X16Y28.C       Tilo                  0.204   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A1      net (fanout=29)       0.518   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>1
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.335   frogLogic/timeState<2>
                                                       frogLogic/timeState_0
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.133ns logic, 2.251ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/timeState_2 (SLICE_X14Y39.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_4 (FF)
  Destination:          frogLogic/timeState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.593 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_4 to frogLogic/timeState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.408   frogLogic/timeCounter<6>
                                                       frogLogic/timeCounter_4
    SLICE_X16Y28.D1      net (fanout=2)        1.051   frogLogic/timeCounter<4>
    SLICE_X16Y28.D       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X16Y28.A3      net (fanout=29)       0.346   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.314   frogLogic/timeState<2>
                                                       frogLogic/timeState_2
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (1.128ns logic, 2.494ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_15 (FF)
  Destination:          frogLogic/timeState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.593 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_15 to frogLogic/timeState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.391   frogLogic/timeCounter<18>
                                                       frogLogic/timeCounter_15
    SLICE_X16Y28.C1      net (fanout=2)        0.672   frogLogic/timeCounter<15>
    SLICE_X16Y28.C       Tilo                  0.204   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A1      net (fanout=29)       0.518   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>1
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.314   frogLogic/timeState<2>
                                                       frogLogic/timeState_2
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.112ns logic, 2.287ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_18 (FF)
  Destination:          frogLogic/timeState_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.593 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_18 to frogLogic/timeState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.391   frogLogic/timeCounter<18>
                                                       frogLogic/timeCounter_18
    SLICE_X16Y28.C2      net (fanout=2)        0.636   frogLogic/timeCounter<18>
    SLICE_X16Y28.C       Tilo                  0.204   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A1      net (fanout=29)       0.518   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>1
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.314   frogLogic/timeState<2>
                                                       frogLogic/timeState_2
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.112ns logic, 2.251ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/timeState_1 (SLICE_X14Y39.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_4 (FF)
  Destination:          frogLogic/timeState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.593 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_4 to frogLogic/timeState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.408   frogLogic/timeCounter<6>
                                                       frogLogic/timeCounter_4
    SLICE_X16Y28.D1      net (fanout=2)        1.051   frogLogic/timeCounter<4>
    SLICE_X16Y28.D       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>3
    SLICE_X16Y28.A3      net (fanout=29)       0.346   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.296   frogLogic/timeState<2>
                                                       frogLogic/timeState_1
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.110ns logic, 2.494ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_15 (FF)
  Destination:          frogLogic/timeState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.593 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_15 to frogLogic/timeState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.391   frogLogic/timeCounter<18>
                                                       frogLogic/timeCounter_15
    SLICE_X16Y28.C1      net (fanout=2)        0.672   frogLogic/timeCounter<15>
    SLICE_X16Y28.C       Tilo                  0.204   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A1      net (fanout=29)       0.518   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>1
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.296   frogLogic/timeState<2>
                                                       frogLogic/timeState_1
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (1.094ns logic, 2.287ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_18 (FF)
  Destination:          frogLogic/timeState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.593 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_18 to frogLogic/timeState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.391   frogLogic/timeCounter<18>
                                                       frogLogic/timeCounter_18
    SLICE_X16Y28.C2      net (fanout=2)        0.636   frogLogic/timeCounter<18>
    SLICE_X16Y28.C       Tilo                  0.204   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
    SLICE_X16Y28.A1      net (fanout=29)       0.518   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>1
    SLICE_X16Y28.A       Tilo                  0.203   frogLogic/GND_3_o_GND_3_o_equal_2_o<27>2
                                                       frogLogic/GND_3_o_GND_3_o_equal_2_o<27>6
    SLICE_X14Y39.CE      net (fanout=1)        1.097   frogLogic/GND_3_o_GND_3_o_equal_2_o
    SLICE_X14Y39.CLK     Tceck                 0.296   frogLogic/timeState<2>
                                                       frogLogic/timeState_1
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.094ns logic, 2.251ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frogLogic/timeState_0 (SLICE_X14Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/timeState_0 (FF)
  Destination:          frogLogic/timeState_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/timeState_0 to frogLogic/timeState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.200   frogLogic/timeState<2>
                                                       frogLogic/timeState_0
    SLICE_X14Y39.A6      net (fanout=9)        0.046   frogLogic/timeState<0>
    SLICE_X14Y39.CLK     Tah         (-Th)    -0.190   frogLogic/timeState<2>
                                                       frogLogic/Mcount_timeState_xor<0>11_INV_0
                                                       frogLogic/timeState_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.390ns logic, 0.046ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_0 (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_0 (FF)
  Destination:          clk_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_0 to clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   clk_counter<0>
                                                       clk_counter_0
    SLICE_X12Y33.A6      net (fanout=2)        0.023   clk_counter<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   clk_counter<0>
                                                       Mcount_clk_counter_xor<0>11_INV_0
                                                       clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/timeState_2 (SLICE_X14Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/timeState_2 (FF)
  Destination:          frogLogic/timeState_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/timeState_2 to frogLogic/timeState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.CQ      Tcko                  0.200   frogLogic/timeState<2>
                                                       frogLogic/timeState_2
    SLICE_X14Y39.C5      net (fanout=6)        0.074   frogLogic/timeState<2>
    SLICE_X14Y39.CLK     Tah         (-Th)    -0.190   frogLogic/timeState<2>
                                                       frogLogic/Result<2>11
                                                       frogLogic/timeState_2
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.390ns logic, 0.074ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/timeCounter<6>/CLK
  Logical resource: frogLogic/timeCounter_3/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/timeCounter<6>/CLK
  Logical resource: frogLogic/timeCounter_4/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.702|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1323 paths, 0 nets, and 283 connections

Design statistics:
   Minimum period:   3.702ns{1}   (Maximum frequency: 270.124MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 12 15:30:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



