"D:/RTL_FPGA/SD3_files/aula3-8b10b/decode.v=work,Verilog_2001"
"D:/RTL_FPGA/SD3_files/aula3-8b10b/encode.v=work,Verilog_2001"
"D:/RTL_FPGA/SD3_files/aula3-8b10b/PISO_reg.v=work,Verilog_2001"
"D:/RTL_FPGA/SD3_files/aula3-8b10b/serdes_receiver.v=work,Verilog_2001"
"D:/RTL_FPGA/SD3_files/aula3-8b10b/serdes_transmitter.v=work,Verilog_2001"
"D:/RTL_FPGA/SD3_files/aula3-8b10b/SIPO_reg.v=work,Verilog_2001"
