
runningCompanion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0b0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d74  0800c1bc  0800c1bc  0000d1bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df30  0800df30  0000f08c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800df30  0800df30  0000ef30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800df38  0800df38  0000f08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df38  0800df38  0000ef38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800df3c  0800df3c  0000ef3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0800df40  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002eac  20000090  0800dfcc  0000f090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002f3c  0800dfcc  0000ff3c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f08c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180bc  00000000  00000000  0000f0b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004126  00000000  00000000  00027171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d8  00000000  00000000  0002b298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011c1  00000000  00000000  0002c970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004d9f  00000000  00000000  0002db31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ec32  00000000  00000000  000328d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091498  00000000  00000000  00051502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e299a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067b4  00000000  00000000  000e29e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000e9194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	0800c1a4 	.word	0x0800c1a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	0800c1a4 	.word	0x0800c1a4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_ldivmod>:
 800015c:	b97b      	cbnz	r3, 800017e <__aeabi_ldivmod+0x22>
 800015e:	b972      	cbnz	r2, 800017e <__aeabi_ldivmod+0x22>
 8000160:	2900      	cmp	r1, #0
 8000162:	bfbe      	ittt	lt
 8000164:	2000      	movlt	r0, #0
 8000166:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800016a:	e006      	blt.n	800017a <__aeabi_ldivmod+0x1e>
 800016c:	bf08      	it	eq
 800016e:	2800      	cmpeq	r0, #0
 8000170:	bf1c      	itt	ne
 8000172:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000176:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800017a:	f000 b9bf 	b.w	80004fc <__aeabi_idiv0>
 800017e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000182:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000186:	2900      	cmp	r1, #0
 8000188:	db09      	blt.n	800019e <__aeabi_ldivmod+0x42>
 800018a:	2b00      	cmp	r3, #0
 800018c:	db1a      	blt.n	80001c4 <__aeabi_ldivmod+0x68>
 800018e:	f000 f835 	bl	80001fc <__udivmoddi4>
 8000192:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000196:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800019a:	b004      	add	sp, #16
 800019c:	4770      	bx	lr
 800019e:	4240      	negs	r0, r0
 80001a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	db1b      	blt.n	80001e0 <__aeabi_ldivmod+0x84>
 80001a8:	f000 f828 	bl	80001fc <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4240      	negs	r0, r0
 80001b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001bc:	4252      	negs	r2, r2
 80001be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001c2:	4770      	bx	lr
 80001c4:	4252      	negs	r2, r2
 80001c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ca:	f000 f817 	bl	80001fc <__udivmoddi4>
 80001ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001d6:	b004      	add	sp, #16
 80001d8:	4240      	negs	r0, r0
 80001da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001de:	4770      	bx	lr
 80001e0:	4252      	negs	r2, r2
 80001e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e6:	f000 f809 	bl	80001fc <__udivmoddi4>
 80001ea:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f2:	b004      	add	sp, #16
 80001f4:	4252      	negs	r2, r2
 80001f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	468e      	mov	lr, r1
 8000204:	4604      	mov	r4, r0
 8000206:	4688      	mov	r8, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14a      	bne.n	80002a2 <__udivmoddi4+0xa6>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d962      	bls.n	80002d8 <__udivmoddi4+0xdc>
 8000212:	fab2 f682 	clz	r6, r2
 8000216:	b14e      	cbz	r6, 800022c <__udivmoddi4+0x30>
 8000218:	f1c6 0320 	rsb	r3, r6, #32
 800021c:	fa01 f806 	lsl.w	r8, r1, r6
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	40b7      	lsls	r7, r6
 8000226:	ea43 0808 	orr.w	r8, r3, r8
 800022a:	40b4      	lsls	r4, r6
 800022c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fb0e 8811 	mls	r8, lr, r1, r8
 800023c:	fb01 f20c 	mul.w	r2, r1, ip
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	429a      	cmp	r2, r3
 8000248:	d909      	bls.n	800025e <__udivmoddi4+0x62>
 800024a:	18fb      	adds	r3, r7, r3
 800024c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000250:	f080 80eb 	bcs.w	800042a <__udivmoddi4+0x22e>
 8000254:	429a      	cmp	r2, r3
 8000256:	f240 80e8 	bls.w	800042a <__udivmoddi4+0x22e>
 800025a:	3902      	subs	r1, #2
 800025c:	443b      	add	r3, r7
 800025e:	1a9a      	subs	r2, r3, r2
 8000260:	fbb2 f0fe 	udiv	r0, r2, lr
 8000264:	fb0e 2210 	mls	r2, lr, r0, r2
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	b2a3      	uxth	r3, r4
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	459c      	cmp	ip, r3
 8000274:	d909      	bls.n	800028a <__udivmoddi4+0x8e>
 8000276:	18fb      	adds	r3, r7, r3
 8000278:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800027c:	f080 80d7 	bcs.w	800042e <__udivmoddi4+0x232>
 8000280:	459c      	cmp	ip, r3
 8000282:	f240 80d4 	bls.w	800042e <__udivmoddi4+0x232>
 8000286:	443b      	add	r3, r7
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028e:	2100      	movs	r1, #0
 8000290:	eba3 030c 	sub.w	r3, r3, ip
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa2>
 8000296:	2200      	movs	r2, #0
 8000298:	40f3      	lsrs	r3, r6
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xb6>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb0>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa2>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x14c>
 80002ba:	4573      	cmp	r3, lr
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xc8>
 80002be:	4282      	cmp	r2, r0
 80002c0:	f200 8108 	bhi.w	80004d4 <__udivmoddi4+0x2d8>
 80002c4:	1a84      	subs	r4, r0, r2
 80002c6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	4690      	mov	r8, r2
 80002ce:	2d00      	cmp	r5, #0
 80002d0:	d0e5      	beq.n	800029e <__udivmoddi4+0xa2>
 80002d2:	e9c5 4800 	strd	r4, r8, [r5]
 80002d6:	e7e2      	b.n	800029e <__udivmoddi4+0xa2>
 80002d8:	2a00      	cmp	r2, #0
 80002da:	f000 8091 	beq.w	8000400 <__udivmoddi4+0x204>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	f040 80a5 	bne.w	8000432 <__udivmoddi4+0x236>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	2101      	movs	r1, #1
 80002ec:	0c03      	lsrs	r3, r0, #16
 80002ee:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f2:	b280      	uxth	r0, r0
 80002f4:	b2bc      	uxth	r4, r7
 80002f6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000302:	fb04 f20c 	mul.w	r2, r4, ip
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x11e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x11c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 80e3 	bhi.w	80004de <__udivmoddi4+0x2e2>
 8000318:	46c4      	mov	ip, r8
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000320:	fb0e 3312 	mls	r3, lr, r2, r3
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	429c      	cmp	r4, r3
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x144>
 8000330:	18fb      	adds	r3, r7, r3
 8000332:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x142>
 8000338:	429c      	cmp	r4, r3
 800033a:	f200 80cd 	bhi.w	80004d8 <__udivmoddi4+0x2dc>
 800033e:	4602      	mov	r2, r0
 8000340:	1b1b      	subs	r3, r3, r4
 8000342:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x98>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa2e fa06 	lsr.w	sl, lr, r6
 8000358:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800035c:	fbba f8f9 	udiv	r8, sl, r9
 8000360:	fa0e fe01 	lsl.w	lr, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fb09 aa18 	mls	sl, r9, r8, sl
 800036c:	fa1f fc87 	uxth.w	ip, r7
 8000370:	ea43 030e 	orr.w	r3, r3, lr
 8000374:	fa00 fe01 	lsl.w	lr, r0, r1
 8000378:	fb08 f00c 	mul.w	r0, r8, ip
 800037c:	0c1c      	lsrs	r4, r3, #16
 800037e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000382:	42a0      	cmp	r0, r4
 8000384:	fa02 f201 	lsl.w	r2, r2, r1
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x1a4>
 800038a:	193c      	adds	r4, r7, r4
 800038c:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 8000390:	f080 809e 	bcs.w	80004d0 <__udivmoddi4+0x2d4>
 8000394:	42a0      	cmp	r0, r4
 8000396:	f240 809b 	bls.w	80004d0 <__udivmoddi4+0x2d4>
 800039a:	f1a8 0802 	sub.w	r8, r8, #2
 800039e:	443c      	add	r4, r7
 80003a0:	1a24      	subs	r4, r4, r0
 80003a2:	b298      	uxth	r0, r3
 80003a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a8:	fb09 4413 	mls	r4, r9, r3, r4
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1d0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003be:	f080 8085 	bcs.w	80004cc <__udivmoddi4+0x2d0>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	f240 8082 	bls.w	80004cc <__udivmoddi4+0x2d0>
 80003c8:	3b02      	subs	r3, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003d0:	eba4 040c 	sub.w	r4, r4, ip
 80003d4:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d8:	4564      	cmp	r4, ip
 80003da:	4643      	mov	r3, r8
 80003dc:	46e1      	mov	r9, ip
 80003de:	d364      	bcc.n	80004aa <__udivmoddi4+0x2ae>
 80003e0:	d061      	beq.n	80004a6 <__udivmoddi4+0x2aa>
 80003e2:	b15d      	cbz	r5, 80003fc <__udivmoddi4+0x200>
 80003e4:	ebbe 0203 	subs.w	r2, lr, r3
 80003e8:	eb64 0409 	sbc.w	r4, r4, r9
 80003ec:	fa04 f606 	lsl.w	r6, r4, r6
 80003f0:	fa22 f301 	lsr.w	r3, r2, r1
 80003f4:	431e      	orrs	r6, r3
 80003f6:	40cc      	lsrs	r4, r1
 80003f8:	e9c5 6400 	strd	r6, r4, [r5]
 80003fc:	2100      	movs	r1, #0
 80003fe:	e74e      	b.n	800029e <__udivmoddi4+0xa2>
 8000400:	fbb1 fcf2 	udiv	ip, r1, r2
 8000404:	0c01      	lsrs	r1, r0, #16
 8000406:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040a:	b280      	uxth	r0, r0
 800040c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000410:	463b      	mov	r3, r7
 8000412:	fbb1 f1f7 	udiv	r1, r1, r7
 8000416:	4638      	mov	r0, r7
 8000418:	463c      	mov	r4, r7
 800041a:	46b8      	mov	r8, r7
 800041c:	46be      	mov	lr, r7
 800041e:	2620      	movs	r6, #32
 8000420:	eba2 0208 	sub.w	r2, r2, r8
 8000424:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000428:	e765      	b.n	80002f6 <__udivmoddi4+0xfa>
 800042a:	4601      	mov	r1, r0
 800042c:	e717      	b.n	800025e <__udivmoddi4+0x62>
 800042e:	4610      	mov	r0, r2
 8000430:	e72b      	b.n	800028a <__udivmoddi4+0x8e>
 8000432:	f1c6 0120 	rsb	r1, r6, #32
 8000436:	fa2e fc01 	lsr.w	ip, lr, r1
 800043a:	40b7      	lsls	r7, r6
 800043c:	fa0e fe06 	lsl.w	lr, lr, r6
 8000440:	fa20 f101 	lsr.w	r1, r0, r1
 8000444:	ea41 010e 	orr.w	r1, r1, lr
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	fbbc f8fe 	udiv	r8, ip, lr
 8000450:	b2bc      	uxth	r4, r7
 8000452:	fb0e cc18 	mls	ip, lr, r8, ip
 8000456:	fb08 f904 	mul.w	r9, r8, r4
 800045a:	0c0a      	lsrs	r2, r1, #16
 800045c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000460:	40b0      	lsls	r0, r6
 8000462:	4591      	cmp	r9, r2
 8000464:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000468:	b280      	uxth	r0, r0
 800046a:	d93e      	bls.n	80004ea <__udivmoddi4+0x2ee>
 800046c:	18ba      	adds	r2, r7, r2
 800046e:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000472:	d201      	bcs.n	8000478 <__udivmoddi4+0x27c>
 8000474:	4591      	cmp	r9, r2
 8000476:	d81f      	bhi.n	80004b8 <__udivmoddi4+0x2bc>
 8000478:	eba2 0209 	sub.w	r2, r2, r9
 800047c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000480:	fb09 f804 	mul.w	r8, r9, r4
 8000484:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000488:	b28a      	uxth	r2, r1
 800048a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800048e:	4542      	cmp	r2, r8
 8000490:	d229      	bcs.n	80004e6 <__udivmoddi4+0x2ea>
 8000492:	18ba      	adds	r2, r7, r2
 8000494:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000498:	d2c2      	bcs.n	8000420 <__udivmoddi4+0x224>
 800049a:	4542      	cmp	r2, r8
 800049c:	d2c0      	bcs.n	8000420 <__udivmoddi4+0x224>
 800049e:	f1a9 0102 	sub.w	r1, r9, #2
 80004a2:	443a      	add	r2, r7
 80004a4:	e7bc      	b.n	8000420 <__udivmoddi4+0x224>
 80004a6:	45c6      	cmp	lr, r8
 80004a8:	d29b      	bcs.n	80003e2 <__udivmoddi4+0x1e6>
 80004aa:	ebb8 0302 	subs.w	r3, r8, r2
 80004ae:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b2:	3801      	subs	r0, #1
 80004b4:	46e1      	mov	r9, ip
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e6>
 80004b8:	eba7 0909 	sub.w	r9, r7, r9
 80004bc:	444a      	add	r2, r9
 80004be:	fbb2 f9fe 	udiv	r9, r2, lr
 80004c2:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	e7db      	b.n	8000484 <__udivmoddi4+0x288>
 80004cc:	4603      	mov	r3, r0
 80004ce:	e77d      	b.n	80003cc <__udivmoddi4+0x1d0>
 80004d0:	46d0      	mov	r8, sl
 80004d2:	e765      	b.n	80003a0 <__udivmoddi4+0x1a4>
 80004d4:	4608      	mov	r0, r1
 80004d6:	e6fa      	b.n	80002ce <__udivmoddi4+0xd2>
 80004d8:	443b      	add	r3, r7
 80004da:	3a02      	subs	r2, #2
 80004dc:	e730      	b.n	8000340 <__udivmoddi4+0x144>
 80004de:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e2:	443b      	add	r3, r7
 80004e4:	e719      	b.n	800031a <__udivmoddi4+0x11e>
 80004e6:	4649      	mov	r1, r9
 80004e8:	e79a      	b.n	8000420 <__udivmoddi4+0x224>
 80004ea:	eba2 0209 	sub.w	r2, r2, r9
 80004ee:	fbb2 f9fe 	udiv	r9, r2, lr
 80004f2:	46c4      	mov	ip, r8
 80004f4:	fb09 f804 	mul.w	r8, r9, r4
 80004f8:	e7c4      	b.n	8000484 <__udivmoddi4+0x288>
 80004fa:	bf00      	nop

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000504:	2200      	movs	r2, #0
 8000506:	2110      	movs	r1, #16
 8000508:	4803      	ldr	r0, [pc, #12]	@ (8000518 <SELECT+0x18>)
 800050a:	f003 faa2 	bl	8003a52 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800050e:	2001      	movs	r0, #1
 8000510:	f002 ff20 	bl	8003354 <HAL_Delay>
}
 8000514:	bf00      	nop
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40010800 	.word	0x40010800

0800051c <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000520:	2201      	movs	r2, #1
 8000522:	2110      	movs	r1, #16
 8000524:	4803      	ldr	r0, [pc, #12]	@ (8000534 <DESELECT+0x18>)
 8000526:	f003 fa94 	bl	8003a52 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800052a:	2001      	movs	r0, #1
 800052c:	f002 ff12 	bl	8003354 <HAL_Delay>
}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}
 8000534:	40010800 	.word	0x40010800

08000538 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	4603      	mov	r3, r0
 8000540:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000542:	bf00      	nop
 8000544:	4b08      	ldr	r3, [pc, #32]	@ (8000568 <SPI_TxByte+0x30>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	689b      	ldr	r3, [r3, #8]
 800054a:	f003 0302 	and.w	r3, r3, #2
 800054e:	2b02      	cmp	r3, #2
 8000550:	d1f8      	bne.n	8000544 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000552:	1df9      	adds	r1, r7, #7
 8000554:	2364      	movs	r3, #100	@ 0x64
 8000556:	2201      	movs	r2, #1
 8000558:	4803      	ldr	r0, [pc, #12]	@ (8000568 <SPI_TxByte+0x30>)
 800055a:	f004 ff8d 	bl	8005478 <HAL_SPI_Transmit>
}
 800055e:	bf00      	nop
 8000560:	3708      	adds	r7, #8
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20001a18 	.word	0x20001a18

0800056c <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	460b      	mov	r3, r1
 8000576:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000578:	bf00      	nop
 800057a:	4b08      	ldr	r3, [pc, #32]	@ (800059c <SPI_TxBuffer+0x30>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	689b      	ldr	r3, [r3, #8]
 8000580:	f003 0302 	and.w	r3, r3, #2
 8000584:	2b02      	cmp	r3, #2
 8000586:	d1f8      	bne.n	800057a <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000588:	887a      	ldrh	r2, [r7, #2]
 800058a:	2364      	movs	r3, #100	@ 0x64
 800058c:	6879      	ldr	r1, [r7, #4]
 800058e:	4803      	ldr	r0, [pc, #12]	@ (800059c <SPI_TxBuffer+0x30>)
 8000590:	f004 ff72 	bl	8005478 <HAL_SPI_Transmit>
}
 8000594:	bf00      	nop
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20001a18 	.word	0x20001a18

080005a0 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80005a6:	23ff      	movs	r3, #255	@ 0xff
 80005a8:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005aa:	bf00      	nop
 80005ac:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <SPI_RxByte+0x34>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	689b      	ldr	r3, [r3, #8]
 80005b2:	f003 0302 	and.w	r3, r3, #2
 80005b6:	2b02      	cmp	r3, #2
 80005b8:	d1f8      	bne.n	80005ac <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80005ba:	1dba      	adds	r2, r7, #6
 80005bc:	1df9      	adds	r1, r7, #7
 80005be:	2364      	movs	r3, #100	@ 0x64
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2301      	movs	r3, #1
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <SPI_RxByte+0x34>)
 80005c6:	f005 f89b 	bl	8005700 <HAL_SPI_TransmitReceive>

	return data;
 80005ca:	79bb      	ldrb	r3, [r7, #6]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20001a18 	.word	0x20001a18

080005d8 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 80005e0:	f7ff ffde 	bl	80005a0 <SPI_RxByte>
 80005e4:	4603      	mov	r3, r0
 80005e6:	461a      	mov	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	701a      	strb	r2, [r3, #0]
}
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80005fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000624 <SD_ReadyWait+0x30>)
 80005fc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000600:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000602:	f7ff ffcd 	bl	80005a0 <SPI_RxByte>
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	2bff      	cmp	r3, #255	@ 0xff
 800060e:	d003      	beq.n	8000618 <SD_ReadyWait+0x24>
 8000610:	4b04      	ldr	r3, [pc, #16]	@ (8000624 <SD_ReadyWait+0x30>)
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d1f4      	bne.n	8000602 <SD_ReadyWait+0xe>

	return res;
 8000618:	79fb      	ldrb	r3, [r7, #7]
}
 800061a:	4618      	mov	r0, r3
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	200000ae 	.word	0x200000ae

08000628 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800062e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000632:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000634:	f7ff ff72 	bl	800051c <DESELECT>
	for(int i = 0; i < 10; i++)
 8000638:	2300      	movs	r3, #0
 800063a:	60bb      	str	r3, [r7, #8]
 800063c:	e005      	b.n	800064a <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 800063e:	20ff      	movs	r0, #255	@ 0xff
 8000640:	f7ff ff7a 	bl	8000538 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	3301      	adds	r3, #1
 8000648:	60bb      	str	r3, [r7, #8]
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	2b09      	cmp	r3, #9
 800064e:	ddf6      	ble.n	800063e <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000650:	f7ff ff56 	bl	8000500 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000654:	2340      	movs	r3, #64	@ 0x40
 8000656:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000668:	2395      	movs	r3, #149	@ 0x95
 800066a:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 800066c:	463b      	mov	r3, r7
 800066e:	2106      	movs	r1, #6
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ff7b 	bl	800056c <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8000676:	e002      	b.n	800067e <SD_PowerOn+0x56>
	{
		cnt--;
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	3b01      	subs	r3, #1
 800067c:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800067e:	f7ff ff8f 	bl	80005a0 <SPI_RxByte>
 8000682:	4603      	mov	r3, r0
 8000684:	2b01      	cmp	r3, #1
 8000686:	d002      	beq.n	800068e <SD_PowerOn+0x66>
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d1f4      	bne.n	8000678 <SD_PowerOn+0x50>
	}

	DESELECT();
 800068e:	f7ff ff45 	bl	800051c <DESELECT>
	SPI_TxByte(0XFF);
 8000692:	20ff      	movs	r0, #255	@ 0xff
 8000694:	f7ff ff50 	bl	8000538 <SPI_TxByte>

	PowerFlag = 1;
 8000698:	4b03      	ldr	r3, [pc, #12]	@ (80006a8 <SD_PowerOn+0x80>)
 800069a:	2201      	movs	r2, #1
 800069c:	701a      	strb	r2, [r3, #0]
}
 800069e:	bf00      	nop
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	200000b1 	.word	0x200000b1

080006ac <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80006b0:	4b03      	ldr	r3, [pc, #12]	@ (80006c0 <SD_PowerOff+0x14>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
}
 80006b6:	bf00      	nop
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bc80      	pop	{r7}
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	200000b1 	.word	0x200000b1

080006c4 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
	return PowerFlag;
 80006c8:	4b02      	ldr	r3, [pc, #8]	@ (80006d4 <SD_CheckPower+0x10>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bc80      	pop	{r7}
 80006d2:	4770      	bx	lr
 80006d4:	200000b1 	.word	0x200000b1

080006d8 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 80006e2:	4b13      	ldr	r3, [pc, #76]	@ (8000730 <SD_RxDataBlock+0x58>)
 80006e4:	22c8      	movs	r2, #200	@ 0xc8
 80006e6:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80006e8:	f7ff ff5a 	bl	80005a0 <SPI_RxByte>
 80006ec:	4603      	mov	r3, r0
 80006ee:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80006f0:	7bfb      	ldrb	r3, [r7, #15]
 80006f2:	2bff      	cmp	r3, #255	@ 0xff
 80006f4:	d103      	bne.n	80006fe <SD_RxDataBlock+0x26>
 80006f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000730 <SD_RxDataBlock+0x58>)
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d1f4      	bne.n	80006e8 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
 8000700:	2bfe      	cmp	r3, #254	@ 0xfe
 8000702:	d001      	beq.n	8000708 <SD_RxDataBlock+0x30>
 8000704:	2300      	movs	r3, #0
 8000706:	e00f      	b.n	8000728 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	1c5a      	adds	r2, r3, #1
 800070c:	607a      	str	r2, [r7, #4]
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ff62 	bl	80005d8 <SPI_RxBytePtr>
	} while(len--);
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	1e5a      	subs	r2, r3, #1
 8000718:	603a      	str	r2, [r7, #0]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d1f4      	bne.n	8000708 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800071e:	f7ff ff3f 	bl	80005a0 <SPI_RxByte>
	SPI_RxByte();
 8000722:	f7ff ff3d 	bl	80005a0 <SPI_RxByte>

	return TRUE;
 8000726:	2301      	movs	r3, #1
}
 8000728:	4618      	mov	r0, r3
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	200000ac 	.word	0x200000ac

08000734 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8000740:	2300      	movs	r3, #0
 8000742:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8000744:	f7ff ff56 	bl	80005f4 <SD_ReadyWait>
 8000748:	4603      	mov	r3, r0
 800074a:	2bff      	cmp	r3, #255	@ 0xff
 800074c:	d001      	beq.n	8000752 <SD_TxDataBlock+0x1e>
 800074e:	2300      	movs	r3, #0
 8000750:	e02f      	b.n	80007b2 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8000752:	78fb      	ldrb	r3, [r7, #3]
 8000754:	4618      	mov	r0, r3
 8000756:	f7ff feef 	bl	8000538 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800075a:	78fb      	ldrb	r3, [r7, #3]
 800075c:	2bfd      	cmp	r3, #253	@ 0xfd
 800075e:	d020      	beq.n	80007a2 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8000760:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f7ff ff01 	bl	800056c <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800076a:	f7ff ff19 	bl	80005a0 <SPI_RxByte>
		SPI_RxByte();
 800076e:	f7ff ff17 	bl	80005a0 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8000772:	e00b      	b.n	800078c <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000774:	f7ff ff14 	bl	80005a0 <SPI_RxByte>
 8000778:	4603      	mov	r3, r0
 800077a:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800077c:	7bfb      	ldrb	r3, [r7, #15]
 800077e:	f003 031f 	and.w	r3, r3, #31
 8000782:	2b05      	cmp	r3, #5
 8000784:	d006      	beq.n	8000794 <SD_TxDataBlock+0x60>
			i++;
 8000786:	7bbb      	ldrb	r3, [r7, #14]
 8000788:	3301      	adds	r3, #1
 800078a:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800078c:	7bbb      	ldrb	r3, [r7, #14]
 800078e:	2b40      	cmp	r3, #64	@ 0x40
 8000790:	d9f0      	bls.n	8000774 <SD_TxDataBlock+0x40>
 8000792:	e000      	b.n	8000796 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000794:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000796:	bf00      	nop
 8000798:	f7ff ff02 	bl	80005a0 <SPI_RxByte>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d0fa      	beq.n	8000798 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	f003 031f 	and.w	r3, r3, #31
 80007a8:	2b05      	cmp	r3, #5
 80007aa:	d101      	bne.n	80007b0 <SD_TxDataBlock+0x7c>
 80007ac:	2301      	movs	r3, #1
 80007ae:	e000      	b.n	80007b2 <SD_TxDataBlock+0x7e>

	return FALSE;
 80007b0:	2300      	movs	r3, #0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b084      	sub	sp, #16
 80007be:	af00      	add	r7, sp, #0
 80007c0:	4603      	mov	r3, r0
 80007c2:	6039      	str	r1, [r7, #0]
 80007c4:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 80007c6:	f7ff ff15 	bl	80005f4 <SD_ReadyWait>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2bff      	cmp	r3, #255	@ 0xff
 80007ce:	d001      	beq.n	80007d4 <SD_SendCmd+0x1a>
 80007d0:	23ff      	movs	r3, #255	@ 0xff
 80007d2:	e042      	b.n	800085a <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	4618      	mov	r0, r3
 80007d8:	f7ff feae 	bl	8000538 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	0e1b      	lsrs	r3, r3, #24
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fea8 	bl	8000538 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	0c1b      	lsrs	r3, r3, #16
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f7ff fea2 	bl	8000538 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	0a1b      	lsrs	r3, r3, #8
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff fe9c 	bl	8000538 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	b2db      	uxtb	r3, r3
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff fe97 	bl	8000538 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	2b40      	cmp	r3, #64	@ 0x40
 800080e:	d102      	bne.n	8000816 <SD_SendCmd+0x5c>
 8000810:	2395      	movs	r3, #149	@ 0x95
 8000812:	73fb      	strb	r3, [r7, #15]
 8000814:	e007      	b.n	8000826 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	2b48      	cmp	r3, #72	@ 0x48
 800081a:	d102      	bne.n	8000822 <SD_SendCmd+0x68>
 800081c:	2387      	movs	r3, #135	@ 0x87
 800081e:	73fb      	strb	r3, [r7, #15]
 8000820:	e001      	b.n	8000826 <SD_SendCmd+0x6c>
	else crc = 1;
 8000822:	2301      	movs	r3, #1
 8000824:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff fe85 	bl	8000538 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	2b4c      	cmp	r3, #76	@ 0x4c
 8000832:	d101      	bne.n	8000838 <SD_SendCmd+0x7e>
 8000834:	f7ff feb4 	bl	80005a0 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000838:	230a      	movs	r3, #10
 800083a:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 800083c:	f7ff feb0 	bl	80005a0 <SPI_RxByte>
 8000840:	4603      	mov	r3, r0
 8000842:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000844:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000848:	2b00      	cmp	r3, #0
 800084a:	da05      	bge.n	8000858 <SD_SendCmd+0x9e>
 800084c:	7bbb      	ldrb	r3, [r7, #14]
 800084e:	3b01      	subs	r3, #1
 8000850:	73bb      	strb	r3, [r7, #14]
 8000852:	7bbb      	ldrb	r3, [r7, #14]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d1f1      	bne.n	800083c <SD_SendCmd+0x82>

	return res;
 8000858:	7b7b      	ldrb	r3, [r7, #13]
}
 800085a:	4618      	mov	r0, r3
 800085c:	3710      	adds	r7, #16
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b085      	sub	sp, #20
 8000868:	af00      	add	r7, sp, #0
 800086a:	4603      	mov	r3, r0
 800086c:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <SD_disk_initialize+0x14>
 8000874:	2301      	movs	r3, #1
 8000876:	e0d1      	b.n	8000a1c <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000878:	4b6a      	ldr	r3, [pc, #424]	@ (8000a24 <SD_disk_initialize+0x1c0>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	b2db      	uxtb	r3, r3
 800087e:	f003 0302 	and.w	r3, r3, #2
 8000882:	2b00      	cmp	r3, #0
 8000884:	d003      	beq.n	800088e <SD_disk_initialize+0x2a>
 8000886:	4b67      	ldr	r3, [pc, #412]	@ (8000a24 <SD_disk_initialize+0x1c0>)
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	b2db      	uxtb	r3, r3
 800088c:	e0c6      	b.n	8000a1c <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800088e:	f7ff fecb 	bl	8000628 <SD_PowerOn>

	/* slave select */
	SELECT();
 8000892:	f7ff fe35 	bl	8000500 <SELECT>

	/* check disk type */
	type = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800089a:	2100      	movs	r1, #0
 800089c:	2040      	movs	r0, #64	@ 0x40
 800089e:	f7ff ff8c 	bl	80007ba <SD_SendCmd>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	f040 80a1 	bne.w	80009ec <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80008aa:	4b5f      	ldr	r3, [pc, #380]	@ (8000a28 <SD_disk_initialize+0x1c4>)
 80008ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008b0:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80008b2:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80008b6:	2048      	movs	r0, #72	@ 0x48
 80008b8:	f7ff ff7f 	bl	80007ba <SD_SendCmd>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d155      	bne.n	800096e <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 80008c2:	2300      	movs	r3, #0
 80008c4:	73fb      	strb	r3, [r7, #15]
 80008c6:	e00c      	b.n	80008e2 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 80008c8:	7bfc      	ldrb	r4, [r7, #15]
 80008ca:	f7ff fe69 	bl	80005a0 <SPI_RxByte>
 80008ce:	4603      	mov	r3, r0
 80008d0:	461a      	mov	r2, r3
 80008d2:	f104 0310 	add.w	r3, r4, #16
 80008d6:	443b      	add	r3, r7
 80008d8:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 80008dc:	7bfb      	ldrb	r3, [r7, #15]
 80008de:	3301      	adds	r3, #1
 80008e0:	73fb      	strb	r3, [r7, #15]
 80008e2:	7bfb      	ldrb	r3, [r7, #15]
 80008e4:	2b03      	cmp	r3, #3
 80008e6:	d9ef      	bls.n	80008c8 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80008e8:	7abb      	ldrb	r3, [r7, #10]
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d17e      	bne.n	80009ec <SD_disk_initialize+0x188>
 80008ee:	7afb      	ldrb	r3, [r7, #11]
 80008f0:	2baa      	cmp	r3, #170	@ 0xaa
 80008f2:	d17b      	bne.n	80009ec <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80008f4:	2100      	movs	r1, #0
 80008f6:	2077      	movs	r0, #119	@ 0x77
 80008f8:	f7ff ff5f 	bl	80007ba <SD_SendCmd>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d807      	bhi.n	8000912 <SD_disk_initialize+0xae>
 8000902:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000906:	2069      	movs	r0, #105	@ 0x69
 8000908:	f7ff ff57 	bl	80007ba <SD_SendCmd>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d004      	beq.n	800091c <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000912:	4b45      	ldr	r3, [pc, #276]	@ (8000a28 <SD_disk_initialize+0x1c4>)
 8000914:	881b      	ldrh	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d1ec      	bne.n	80008f4 <SD_disk_initialize+0x90>
 800091a:	e000      	b.n	800091e <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800091c:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800091e:	4b42      	ldr	r3, [pc, #264]	@ (8000a28 <SD_disk_initialize+0x1c4>)
 8000920:	881b      	ldrh	r3, [r3, #0]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d062      	beq.n	80009ec <SD_disk_initialize+0x188>
 8000926:	2100      	movs	r1, #0
 8000928:	207a      	movs	r0, #122	@ 0x7a
 800092a:	f7ff ff46 	bl	80007ba <SD_SendCmd>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d15b      	bne.n	80009ec <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000934:	2300      	movs	r3, #0
 8000936:	73fb      	strb	r3, [r7, #15]
 8000938:	e00c      	b.n	8000954 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 800093a:	7bfc      	ldrb	r4, [r7, #15]
 800093c:	f7ff fe30 	bl	80005a0 <SPI_RxByte>
 8000940:	4603      	mov	r3, r0
 8000942:	461a      	mov	r2, r3
 8000944:	f104 0310 	add.w	r3, r4, #16
 8000948:	443b      	add	r3, r7
 800094a:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800094e:	7bfb      	ldrb	r3, [r7, #15]
 8000950:	3301      	adds	r3, #1
 8000952:	73fb      	strb	r3, [r7, #15]
 8000954:	7bfb      	ldrb	r3, [r7, #15]
 8000956:	2b03      	cmp	r3, #3
 8000958:	d9ef      	bls.n	800093a <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800095a:	7a3b      	ldrb	r3, [r7, #8]
 800095c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <SD_disk_initialize+0x104>
 8000964:	230c      	movs	r3, #12
 8000966:	e000      	b.n	800096a <SD_disk_initialize+0x106>
 8000968:	2304      	movs	r3, #4
 800096a:	73bb      	strb	r3, [r7, #14]
 800096c:	e03e      	b.n	80009ec <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800096e:	2100      	movs	r1, #0
 8000970:	2077      	movs	r0, #119	@ 0x77
 8000972:	f7ff ff22 	bl	80007ba <SD_SendCmd>
 8000976:	4603      	mov	r3, r0
 8000978:	2b01      	cmp	r3, #1
 800097a:	d808      	bhi.n	800098e <SD_disk_initialize+0x12a>
 800097c:	2100      	movs	r1, #0
 800097e:	2069      	movs	r0, #105	@ 0x69
 8000980:	f7ff ff1b 	bl	80007ba <SD_SendCmd>
 8000984:	4603      	mov	r3, r0
 8000986:	2b01      	cmp	r3, #1
 8000988:	d801      	bhi.n	800098e <SD_disk_initialize+0x12a>
 800098a:	2302      	movs	r3, #2
 800098c:	e000      	b.n	8000990 <SD_disk_initialize+0x12c>
 800098e:	2301      	movs	r3, #1
 8000990:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000992:	7bbb      	ldrb	r3, [r7, #14]
 8000994:	2b02      	cmp	r3, #2
 8000996:	d10e      	bne.n	80009b6 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000998:	2100      	movs	r1, #0
 800099a:	2077      	movs	r0, #119	@ 0x77
 800099c:	f7ff ff0d 	bl	80007ba <SD_SendCmd>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d80e      	bhi.n	80009c4 <SD_disk_initialize+0x160>
 80009a6:	2100      	movs	r1, #0
 80009a8:	2069      	movs	r0, #105	@ 0x69
 80009aa:	f7ff ff06 	bl	80007ba <SD_SendCmd>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d107      	bne.n	80009c4 <SD_disk_initialize+0x160>
 80009b4:	e00c      	b.n	80009d0 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80009b6:	2100      	movs	r1, #0
 80009b8:	2041      	movs	r0, #65	@ 0x41
 80009ba:	f7ff fefe 	bl	80007ba <SD_SendCmd>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d004      	beq.n	80009ce <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 80009c4:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <SD_disk_initialize+0x1c4>)
 80009c6:	881b      	ldrh	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1e2      	bne.n	8000992 <SD_disk_initialize+0x12e>
 80009cc:	e000      	b.n	80009d0 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80009ce:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 80009d0:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <SD_disk_initialize+0x1c4>)
 80009d2:	881b      	ldrh	r3, [r3, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d007      	beq.n	80009e8 <SD_disk_initialize+0x184>
 80009d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009dc:	2050      	movs	r0, #80	@ 0x50
 80009de:	f7ff feec 	bl	80007ba <SD_SendCmd>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <SD_disk_initialize+0x188>
 80009e8:	2300      	movs	r3, #0
 80009ea:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 80009ec:	4a0f      	ldr	r2, [pc, #60]	@ (8000a2c <SD_disk_initialize+0x1c8>)
 80009ee:	7bbb      	ldrb	r3, [r7, #14]
 80009f0:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 80009f2:	f7ff fd93 	bl	800051c <DESELECT>
	SPI_RxByte();
 80009f6:	f7ff fdd3 	bl	80005a0 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 80009fa:	7bbb      	ldrb	r3, [r7, #14]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d008      	beq.n	8000a12 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000a00:	4b08      	ldr	r3, [pc, #32]	@ (8000a24 <SD_disk_initialize+0x1c0>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	f023 0301 	bic.w	r3, r3, #1
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	4b05      	ldr	r3, [pc, #20]	@ (8000a24 <SD_disk_initialize+0x1c0>)
 8000a0e:	701a      	strb	r2, [r3, #0]
 8000a10:	e001      	b.n	8000a16 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000a12:	f7ff fe4b 	bl	80006ac <SD_PowerOff>
	}

	return Stat;
 8000a16:	4b03      	ldr	r3, [pc, #12]	@ (8000a24 <SD_disk_initialize+0x1c0>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	b2db      	uxtb	r3, r3
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3714      	adds	r7, #20
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd90      	pop	{r4, r7, pc}
 8000a24:	20000000 	.word	0x20000000
 8000a28:	200000ac 	.word	0x200000ac
 8000a2c:	200000b0 	.word	0x200000b0

08000a30 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <SD_disk_status+0x14>
 8000a40:	2301      	movs	r3, #1
 8000a42:	e002      	b.n	8000a4a <SD_disk_status+0x1a>
	return Stat;
 8000a44:	4b03      	ldr	r3, [pc, #12]	@ (8000a54 <SD_disk_status+0x24>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	b2db      	uxtb	r3, r3
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr
 8000a54:	20000000 	.word	0x20000000

08000a58 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	60b9      	str	r1, [r7, #8]
 8000a60:	607a      	str	r2, [r7, #4]
 8000a62:	603b      	str	r3, [r7, #0]
 8000a64:	4603      	mov	r3, r0
 8000a66:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d102      	bne.n	8000a74 <SD_disk_read+0x1c>
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d101      	bne.n	8000a78 <SD_disk_read+0x20>
 8000a74:	2304      	movs	r3, #4
 8000a76:	e051      	b.n	8000b1c <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000a78:	4b2a      	ldr	r3, [pc, #168]	@ (8000b24 <SD_disk_read+0xcc>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <SD_disk_read+0x32>
 8000a86:	2303      	movs	r3, #3
 8000a88:	e048      	b.n	8000b1c <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000a8a:	4b27      	ldr	r3, [pc, #156]	@ (8000b28 <SD_disk_read+0xd0>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	f003 0304 	and.w	r3, r3, #4
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d102      	bne.n	8000a9c <SD_disk_read+0x44>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	025b      	lsls	r3, r3, #9
 8000a9a:	607b      	str	r3, [r7, #4]

	SELECT();
 8000a9c:	f7ff fd30 	bl	8000500 <SELECT>

	if (count == 1)
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d111      	bne.n	8000aca <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000aa6:	6879      	ldr	r1, [r7, #4]
 8000aa8:	2051      	movs	r0, #81	@ 0x51
 8000aaa:	f7ff fe86 	bl	80007ba <SD_SendCmd>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d129      	bne.n	8000b08 <SD_disk_read+0xb0>
 8000ab4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ab8:	68b8      	ldr	r0, [r7, #8]
 8000aba:	f7ff fe0d 	bl	80006d8 <SD_RxDataBlock>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d021      	beq.n	8000b08 <SD_disk_read+0xb0>
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	e01e      	b.n	8000b08 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000aca:	6879      	ldr	r1, [r7, #4]
 8000acc:	2052      	movs	r0, #82	@ 0x52
 8000ace:	f7ff fe74 	bl	80007ba <SD_SendCmd>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d117      	bne.n	8000b08 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000ad8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000adc:	68b8      	ldr	r0, [r7, #8]
 8000ade:	f7ff fdfb 	bl	80006d8 <SD_RxDataBlock>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d00a      	beq.n	8000afe <SD_disk_read+0xa6>
				buff += 512;
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000aee:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d1ed      	bne.n	8000ad8 <SD_disk_read+0x80>
 8000afc:	e000      	b.n	8000b00 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000afe:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000b00:	2100      	movs	r1, #0
 8000b02:	204c      	movs	r0, #76	@ 0x4c
 8000b04:	f7ff fe59 	bl	80007ba <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000b08:	f7ff fd08 	bl	800051c <DESELECT>
	SPI_RxByte();
 8000b0c:	f7ff fd48 	bl	80005a0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	bf14      	ite	ne
 8000b16:	2301      	movne	r3, #1
 8000b18:	2300      	moveq	r3, #0
 8000b1a:	b2db      	uxtb	r3, r3
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	3710      	adds	r7, #16
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	20000000 	.word	0x20000000
 8000b28:	200000b0 	.word	0x200000b0

08000b2c <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60b9      	str	r1, [r7, #8]
 8000b34:	607a      	str	r2, [r7, #4]
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	4603      	mov	r3, r0
 8000b3a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d102      	bne.n	8000b48 <SD_disk_write+0x1c>
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d101      	bne.n	8000b4c <SD_disk_write+0x20>
 8000b48:	2304      	movs	r3, #4
 8000b4a:	e06b      	b.n	8000c24 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b4c:	4b37      	ldr	r3, [pc, #220]	@ (8000c2c <SD_disk_write+0x100>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <SD_disk_write+0x32>
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	e062      	b.n	8000c24 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000b5e:	4b33      	ldr	r3, [pc, #204]	@ (8000c2c <SD_disk_write+0x100>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <SD_disk_write+0x44>
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	e059      	b.n	8000c24 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000b70:	4b2f      	ldr	r3, [pc, #188]	@ (8000c30 <SD_disk_write+0x104>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	f003 0304 	and.w	r3, r3, #4
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d102      	bne.n	8000b82 <SD_disk_write+0x56>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	025b      	lsls	r3, r3, #9
 8000b80:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b82:	f7ff fcbd 	bl	8000500 <SELECT>

	if (count == 1)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d110      	bne.n	8000bae <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000b8c:	6879      	ldr	r1, [r7, #4]
 8000b8e:	2058      	movs	r0, #88	@ 0x58
 8000b90:	f7ff fe13 	bl	80007ba <SD_SendCmd>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d13a      	bne.n	8000c10 <SD_disk_write+0xe4>
 8000b9a:	21fe      	movs	r1, #254	@ 0xfe
 8000b9c:	68b8      	ldr	r0, [r7, #8]
 8000b9e:	f7ff fdc9 	bl	8000734 <SD_TxDataBlock>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d033      	beq.n	8000c10 <SD_disk_write+0xe4>
			count = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	603b      	str	r3, [r7, #0]
 8000bac:	e030      	b.n	8000c10 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000bae:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <SD_disk_write+0x104>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d007      	beq.n	8000bca <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000bba:	2100      	movs	r1, #0
 8000bbc:	2077      	movs	r0, #119	@ 0x77
 8000bbe:	f7ff fdfc 	bl	80007ba <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000bc2:	6839      	ldr	r1, [r7, #0]
 8000bc4:	2057      	movs	r0, #87	@ 0x57
 8000bc6:	f7ff fdf8 	bl	80007ba <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000bca:	6879      	ldr	r1, [r7, #4]
 8000bcc:	2059      	movs	r0, #89	@ 0x59
 8000bce:	f7ff fdf4 	bl	80007ba <SD_SendCmd>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d11b      	bne.n	8000c10 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000bd8:	21fc      	movs	r1, #252	@ 0xfc
 8000bda:	68b8      	ldr	r0, [r7, #8]
 8000bdc:	f7ff fdaa 	bl	8000734 <SD_TxDataBlock>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d00a      	beq.n	8000bfc <SD_disk_write+0xd0>
				buff += 512;
 8000be6:	68bb      	ldr	r3, [r7, #8]
 8000be8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000bec:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	3b01      	subs	r3, #1
 8000bf2:	603b      	str	r3, [r7, #0]
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d1ee      	bne.n	8000bd8 <SD_disk_write+0xac>
 8000bfa:	e000      	b.n	8000bfe <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000bfc:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000bfe:	21fd      	movs	r1, #253	@ 0xfd
 8000c00:	2000      	movs	r0, #0
 8000c02:	f7ff fd97 	bl	8000734 <SD_TxDataBlock>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d101      	bne.n	8000c10 <SD_disk_write+0xe4>
			{
				count = 1;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000c10:	f7ff fc84 	bl	800051c <DESELECT>
	SPI_RxByte();
 8000c14:	f7ff fcc4 	bl	80005a0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	bf14      	ite	ne
 8000c1e:	2301      	movne	r3, #1
 8000c20:	2300      	moveq	r3, #0
 8000c22:	b2db      	uxtb	r3, r3
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000000 	.word	0x20000000
 8000c30:	200000b0 	.word	0x200000b0

08000c34 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8000c34:	b590      	push	{r4, r7, lr}
 8000c36:	b08b      	sub	sp, #44	@ 0x2c
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	603a      	str	r2, [r7, #0]
 8000c3e:	71fb      	strb	r3, [r7, #7]
 8000c40:	460b      	mov	r3, r1
 8000c42:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <SD_disk_ioctl+0x1e>
 8000c4e:	2304      	movs	r3, #4
 8000c50:	e113      	b.n	8000e7a <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8000c58:	79bb      	ldrb	r3, [r7, #6]
 8000c5a:	2b05      	cmp	r3, #5
 8000c5c:	d124      	bne.n	8000ca8 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000c5e:	6a3b      	ldr	r3, [r7, #32]
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	2b02      	cmp	r3, #2
 8000c64:	d012      	beq.n	8000c8c <SD_disk_ioctl+0x58>
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	dc1a      	bgt.n	8000ca0 <SD_disk_ioctl+0x6c>
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d002      	beq.n	8000c74 <SD_disk_ioctl+0x40>
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d006      	beq.n	8000c80 <SD_disk_ioctl+0x4c>
 8000c72:	e015      	b.n	8000ca0 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000c74:	f7ff fd1a 	bl	80006ac <SD_PowerOff>
			res = RES_OK;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000c7e:	e0fa      	b.n	8000e76 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8000c80:	f7ff fcd2 	bl	8000628 <SD_PowerOn>
			res = RES_OK;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000c8a:	e0f4      	b.n	8000e76 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000c8c:	6a3b      	ldr	r3, [r7, #32]
 8000c8e:	1c5c      	adds	r4, r3, #1
 8000c90:	f7ff fd18 	bl	80006c4 <SD_CheckPower>
 8000c94:	4603      	mov	r3, r0
 8000c96:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000c9e:	e0ea      	b.n	8000e76 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8000ca0:	2304      	movs	r3, #4
 8000ca2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000ca6:	e0e6      	b.n	8000e76 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000ca8:	4b76      	ldr	r3, [pc, #472]	@ (8000e84 <SD_disk_ioctl+0x250>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <SD_disk_ioctl+0x86>
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	e0df      	b.n	8000e7a <SD_disk_ioctl+0x246>

		SELECT();
 8000cba:	f7ff fc21 	bl	8000500 <SELECT>

		switch (ctrl)
 8000cbe:	79bb      	ldrb	r3, [r7, #6]
 8000cc0:	2b0d      	cmp	r3, #13
 8000cc2:	f200 80c9 	bhi.w	8000e58 <SD_disk_ioctl+0x224>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <SD_disk_ioctl+0x98>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000dc3 	.word	0x08000dc3
 8000cd0:	08000d05 	.word	0x08000d05
 8000cd4:	08000db3 	.word	0x08000db3
 8000cd8:	08000e59 	.word	0x08000e59
 8000cdc:	08000e59 	.word	0x08000e59
 8000ce0:	08000e59 	.word	0x08000e59
 8000ce4:	08000e59 	.word	0x08000e59
 8000ce8:	08000e59 	.word	0x08000e59
 8000cec:	08000e59 	.word	0x08000e59
 8000cf0:	08000e59 	.word	0x08000e59
 8000cf4:	08000e59 	.word	0x08000e59
 8000cf8:	08000dd5 	.word	0x08000dd5
 8000cfc:	08000df9 	.word	0x08000df9
 8000d00:	08000e1d 	.word	0x08000e1d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000d04:	2100      	movs	r1, #0
 8000d06:	2049      	movs	r0, #73	@ 0x49
 8000d08:	f7ff fd57 	bl	80007ba <SD_SendCmd>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	f040 80a6 	bne.w	8000e60 <SD_disk_ioctl+0x22c>
 8000d14:	f107 030c 	add.w	r3, r7, #12
 8000d18:	2110      	movs	r1, #16
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fcdc 	bl	80006d8 <SD_RxDataBlock>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f000 809c 	beq.w	8000e60 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8000d28:	7b3b      	ldrb	r3, [r7, #12]
 8000d2a:	099b      	lsrs	r3, r3, #6
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d10d      	bne.n	8000d4e <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000d32:	7d7b      	ldrb	r3, [r7, #21]
 8000d34:	461a      	mov	r2, r3
 8000d36:	7d3b      	ldrb	r3, [r7, #20]
 8000d38:	021b      	lsls	r3, r3, #8
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	4413      	add	r3, r2
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	3301      	adds	r3, #1
 8000d42:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000d44:	8bfb      	ldrh	r3, [r7, #30]
 8000d46:	029a      	lsls	r2, r3, #10
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	e02d      	b.n	8000daa <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000d4e:	7c7b      	ldrb	r3, [r7, #17]
 8000d50:	f003 030f 	and.w	r3, r3, #15
 8000d54:	b2da      	uxtb	r2, r3
 8000d56:	7dbb      	ldrb	r3, [r7, #22]
 8000d58:	09db      	lsrs	r3, r3, #7
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	4413      	add	r3, r2
 8000d5e:	b2da      	uxtb	r2, r3
 8000d60:	7d7b      	ldrb	r3, [r7, #21]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	f003 0306 	and.w	r3, r3, #6
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	4413      	add	r3, r2
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	3302      	adds	r3, #2
 8000d72:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000d76:	7d3b      	ldrb	r3, [r7, #20]
 8000d78:	099b      	lsrs	r3, r3, #6
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	7cfb      	ldrb	r3, [r7, #19]
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	4413      	add	r3, r2
 8000d86:	b29a      	uxth	r2, r3
 8000d88:	7cbb      	ldrb	r3, [r7, #18]
 8000d8a:	029b      	lsls	r3, r3, #10
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	4413      	add	r3, r2
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	3301      	adds	r3, #1
 8000d9a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000d9c:	8bfa      	ldrh	r2, [r7, #30]
 8000d9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000da2:	3b09      	subs	r3, #9
 8000da4:	409a      	lsls	r2, r3
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000daa:	2300      	movs	r3, #0
 8000dac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8000db0:	e056      	b.n	8000e60 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000db8:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dc0:	e055      	b.n	8000e6e <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000dc2:	f7ff fc17 	bl	80005f4 <SD_ReadyWait>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2bff      	cmp	r3, #255	@ 0xff
 8000dca:	d14b      	bne.n	8000e64 <SD_disk_ioctl+0x230>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dd2:	e047      	b.n	8000e64 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	2049      	movs	r0, #73	@ 0x49
 8000dd8:	f7ff fcef 	bl	80007ba <SD_SendCmd>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d142      	bne.n	8000e68 <SD_disk_ioctl+0x234>
 8000de2:	2110      	movs	r1, #16
 8000de4:	6a38      	ldr	r0, [r7, #32]
 8000de6:	f7ff fc77 	bl	80006d8 <SD_RxDataBlock>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d03b      	beq.n	8000e68 <SD_disk_ioctl+0x234>
 8000df0:	2300      	movs	r3, #0
 8000df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000df6:	e037      	b.n	8000e68 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000df8:	2100      	movs	r1, #0
 8000dfa:	204a      	movs	r0, #74	@ 0x4a
 8000dfc:	f7ff fcdd 	bl	80007ba <SD_SendCmd>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d132      	bne.n	8000e6c <SD_disk_ioctl+0x238>
 8000e06:	2110      	movs	r1, #16
 8000e08:	6a38      	ldr	r0, [r7, #32]
 8000e0a:	f7ff fc65 	bl	80006d8 <SD_RxDataBlock>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d02b      	beq.n	8000e6c <SD_disk_ioctl+0x238>
 8000e14:	2300      	movs	r3, #0
 8000e16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000e1a:	e027      	b.n	8000e6c <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	207a      	movs	r0, #122	@ 0x7a
 8000e20:	f7ff fccb 	bl	80007ba <SD_SendCmd>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d116      	bne.n	8000e58 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000e30:	e00b      	b.n	8000e4a <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8000e32:	6a3c      	ldr	r4, [r7, #32]
 8000e34:	1c63      	adds	r3, r4, #1
 8000e36:	623b      	str	r3, [r7, #32]
 8000e38:	f7ff fbb2 	bl	80005a0 <SPI_RxByte>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000e40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e44:	3301      	adds	r3, #1
 8000e46:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000e4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e4e:	2b03      	cmp	r3, #3
 8000e50:	d9ef      	bls.n	8000e32 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8000e52:	2300      	movs	r3, #0
 8000e54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8000e58:	2304      	movs	r3, #4
 8000e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000e5e:	e006      	b.n	8000e6e <SD_disk_ioctl+0x23a>
			break;
 8000e60:	bf00      	nop
 8000e62:	e004      	b.n	8000e6e <SD_disk_ioctl+0x23a>
			break;
 8000e64:	bf00      	nop
 8000e66:	e002      	b.n	8000e6e <SD_disk_ioctl+0x23a>
			break;
 8000e68:	bf00      	nop
 8000e6a:	e000      	b.n	8000e6e <SD_disk_ioctl+0x23a>
			break;
 8000e6c:	bf00      	nop
		}

		DESELECT();
 8000e6e:	f7ff fb55 	bl	800051c <DESELECT>
		SPI_RxByte();
 8000e72:	f7ff fb95 	bl	80005a0 <SPI_RxByte>
	}

	return res;
 8000e76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	372c      	adds	r7, #44	@ 0x2c
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd90      	pop	{r4, r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000000 	.word	0x20000000

08000e88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b088      	sub	sp, #32
 8000e8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8e:	f107 0310 	add.w	r3, r7, #16
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	609a      	str	r2, [r3, #8]
 8000e9a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9c:	4b33      	ldr	r3, [pc, #204]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a32      	ldr	r2, [pc, #200]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000ea2:	f043 0320 	orr.w	r3, r3, #32
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b30      	ldr	r3, [pc, #192]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0320 	and.w	r3, r3, #32
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	4a2c      	ldr	r2, [pc, #176]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000eba:	f043 0304 	orr.w	r3, r3, #4
 8000ebe:	6193      	str	r3, [r2, #24]
 8000ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	f003 0304 	and.w	r3, r3, #4
 8000ec8:	60bb      	str	r3, [r7, #8]
 8000eca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ecc:	4b27      	ldr	r3, [pc, #156]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	4a26      	ldr	r2, [pc, #152]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000ed2:	f043 0308 	orr.w	r3, r3, #8
 8000ed6:	6193      	str	r3, [r2, #24]
 8000ed8:	4b24      	ldr	r3, [pc, #144]	@ (8000f6c <MX_GPIO_Init+0xe4>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	f003 0308 	and.w	r3, r3, #8
 8000ee0:	607b      	str	r3, [r7, #4]
 8000ee2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2110      	movs	r1, #16
 8000ee8:	4821      	ldr	r0, [pc, #132]	@ (8000f70 <MX_GPIO_Init+0xe8>)
 8000eea:	f002 fdb2 	bl	8003a52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	210b      	movs	r1, #11
 8000ef2:	4820      	ldr	r0, [pc, #128]	@ (8000f74 <MX_GPIO_Init+0xec>)
 8000ef4:	f002 fdad 	bl	8003a52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ef8:	2310      	movs	r3, #16
 8000efa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efc:	2301      	movs	r3, #1
 8000efe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2302      	movs	r3, #2
 8000f06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f08:	f107 0310 	add.w	r3, r7, #16
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4818      	ldr	r0, [pc, #96]	@ (8000f70 <MX_GPIO_Init+0xe8>)
 8000f10:	f002 fc04 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000f14:	230b      	movs	r3, #11
 8000f16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	2302      	movs	r3, #2
 8000f22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f24:	f107 0310 	add.w	r3, r7, #16
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4812      	ldr	r0, [pc, #72]	@ (8000f74 <MX_GPIO_Init+0xec>)
 8000f2c:	f002 fbf6 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f30:	2320      	movs	r3, #32
 8000f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	4619      	mov	r1, r3
 8000f42:	480c      	ldr	r0, [pc, #48]	@ (8000f74 <MX_GPIO_Init+0xec>)
 8000f44:	f002 fbea 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f56:	f107 0310 	add.w	r3, r7, #16
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4805      	ldr	r0, [pc, #20]	@ (8000f74 <MX_GPIO_Init+0xec>)
 8000f5e:	f002 fbdd 	bl	800371c <HAL_GPIO_Init>

}
 8000f62:	bf00      	nop
 8000f64:	3720      	adds	r7, #32
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	40010800 	.word	0x40010800
 8000f74:	40010c00 	.word	0x40010c00

08000f78 <gpsValidate>:
static void saveToActiveBuffer(const char *line);

/**
 * Simple checksum validator for NMEA.
 */
static int gpsValidate(const char *nmea) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    if (nmea[0] != '$') return 0;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b24      	cmp	r3, #36	@ 0x24
 8000f86:	d001      	beq.n	8000f8c <gpsValidate+0x14>
 8000f88:	2300      	movs	r3, #0
 8000f8a:	e037      	b.n	8000ffc <gpsValidate+0x84>
    int checksum = 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
    int i = 1;
 8000f90:	2301      	movs	r3, #1
 8000f92:	613b      	str	r3, [r7, #16]
    while (nmea[i] && nmea[i] != '*' && i < 75) {
 8000f94:	e00a      	b.n	8000fac <gpsValidate+0x34>
        checksum ^= nmea[i];
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	4053      	eors	r3, r2
 8000fa4:	617b      	str	r3, [r7, #20]
        i++;
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	613b      	str	r3, [r7, #16]
    while (nmea[i] && nmea[i] != '*' && i < 75) {
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d008      	beq.n	8000fca <gpsValidate+0x52>
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8000fc2:	d002      	beq.n	8000fca <gpsValidate+0x52>
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	2b4a      	cmp	r3, #74	@ 0x4a
 8000fc8:	dde5      	ble.n	8000f96 <gpsValidate+0x1e>
    }
    if (nmea[i] != '*') return 0;
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	4413      	add	r3, r2
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8000fd4:	d001      	beq.n	8000fda <gpsValidate+0x62>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e010      	b.n	8000ffc <gpsValidate+0x84>
    int received;
    sscanf(&nmea[i + 1], "%2X", &received);
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	f107 020c 	add.w	r2, r7, #12
 8000fe6:	4907      	ldr	r1, [pc, #28]	@ (8001004 <gpsValidate+0x8c>)
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f00a f823 	bl	800b034 <siscanf>
    return (checksum == received);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	bf0c      	ite	eq
 8000ff6:	2301      	moveq	r3, #1
 8000ff8:	2300      	movne	r3, #0
 8000ffa:	b2db      	uxtb	r3, r3
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	0800c1bc 	.word	0x0800c1bc

08001008 <saveToActiveBuffer>:

/**
 * Append a validated line to the active buffer.
 */
static void saveToActiveBuffer(const char *line) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(line);
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff f89b 	bl	800014c <strlen>
 8001016:	4603      	mov	r3, r0
 8001018:	81fb      	strh	r3, [r7, #14]
    if (len + writeIndex + 2 < GPS_BUFFER_SIZE) {
 800101a:	89fb      	ldrh	r3, [r7, #14]
 800101c:	4a27      	ldr	r2, [pc, #156]	@ (80010bc <saveToActiveBuffer+0xb4>)
 800101e:	8812      	ldrh	r2, [r2, #0]
 8001020:	4413      	add	r3, r2
 8001022:	f240 32fd 	movw	r2, #1021	@ 0x3fd
 8001026:	4293      	cmp	r3, r2
 8001028:	dc27      	bgt.n	800107a <saveToActiveBuffer+0x72>
        memcpy(&activeBuffer[writeIndex], line, len);
 800102a:	4b25      	ldr	r3, [pc, #148]	@ (80010c0 <saveToActiveBuffer+0xb8>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a23      	ldr	r2, [pc, #140]	@ (80010bc <saveToActiveBuffer+0xb4>)
 8001030:	8812      	ldrh	r2, [r2, #0]
 8001032:	4413      	add	r3, r2
 8001034:	89fa      	ldrh	r2, [r7, #14]
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	4618      	mov	r0, r3
 800103a:	f00a f91b 	bl	800b274 <memcpy>
        writeIndex += len;
 800103e:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <saveToActiveBuffer+0xb4>)
 8001040:	881a      	ldrh	r2, [r3, #0]
 8001042:	89fb      	ldrh	r3, [r7, #14]
 8001044:	4413      	add	r3, r2
 8001046:	b29a      	uxth	r2, r3
 8001048:	4b1c      	ldr	r3, [pc, #112]	@ (80010bc <saveToActiveBuffer+0xb4>)
 800104a:	801a      	strh	r2, [r3, #0]
        activeBuffer[writeIndex++] = '\r';
 800104c:	4b1c      	ldr	r3, [pc, #112]	@ (80010c0 <saveToActiveBuffer+0xb8>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b1a      	ldr	r3, [pc, #104]	@ (80010bc <saveToActiveBuffer+0xb4>)
 8001052:	881b      	ldrh	r3, [r3, #0]
 8001054:	1c59      	adds	r1, r3, #1
 8001056:	b288      	uxth	r0, r1
 8001058:	4918      	ldr	r1, [pc, #96]	@ (80010bc <saveToActiveBuffer+0xb4>)
 800105a:	8008      	strh	r0, [r1, #0]
 800105c:	4413      	add	r3, r2
 800105e:	220d      	movs	r2, #13
 8001060:	701a      	strb	r2, [r3, #0]
        activeBuffer[writeIndex++] = '\n';
 8001062:	4b17      	ldr	r3, [pc, #92]	@ (80010c0 <saveToActiveBuffer+0xb8>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <saveToActiveBuffer+0xb4>)
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	1c59      	adds	r1, r3, #1
 800106c:	b288      	uxth	r0, r1
 800106e:	4913      	ldr	r1, [pc, #76]	@ (80010bc <saveToActiveBuffer+0xb4>)
 8001070:	8008      	strh	r0, [r1, #0]
 8001072:	4413      	add	r3, r2
 8001074:	220a      	movs	r2, #10
 8001076:	701a      	strb	r2, [r3, #0]
        activeBuffer = (activeBuffer == gpsBufferA) ? gpsBufferB : gpsBufferA;
        writeIndex = 0;
        memset(activeBuffer, 0, GPS_BUFFER_SIZE);
        bufferFull = 1;
    }
}
 8001078:	e01b      	b.n	80010b2 <saveToActiveBuffer+0xaa>
        readyBuffer = activeBuffer;
 800107a:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <saveToActiveBuffer+0xb8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a11      	ldr	r2, [pc, #68]	@ (80010c4 <saveToActiveBuffer+0xbc>)
 8001080:	6013      	str	r3, [r2, #0]
        activeBuffer = (activeBuffer == gpsBufferA) ? gpsBufferB : gpsBufferA;
 8001082:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <saveToActiveBuffer+0xb8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a10      	ldr	r2, [pc, #64]	@ (80010c8 <saveToActiveBuffer+0xc0>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d101      	bne.n	8001090 <saveToActiveBuffer+0x88>
 800108c:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <saveToActiveBuffer+0xc4>)
 800108e:	e000      	b.n	8001092 <saveToActiveBuffer+0x8a>
 8001090:	4b0d      	ldr	r3, [pc, #52]	@ (80010c8 <saveToActiveBuffer+0xc0>)
 8001092:	4a0b      	ldr	r2, [pc, #44]	@ (80010c0 <saveToActiveBuffer+0xb8>)
 8001094:	6013      	str	r3, [r2, #0]
        writeIndex = 0;
 8001096:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <saveToActiveBuffer+0xb4>)
 8001098:	2200      	movs	r2, #0
 800109a:	801a      	strh	r2, [r3, #0]
        memset(activeBuffer, 0, GPS_BUFFER_SIZE);
 800109c:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <saveToActiveBuffer+0xb8>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f00a f878 	bl	800b19c <memset>
        bufferFull = 1;
 80010ac:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <saveToActiveBuffer+0xc8>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	601a      	str	r2, [r3, #0]
}
 80010b2:	bf00      	nop
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	200008b8 	.word	0x200008b8
 80010c0:	20000014 	.word	0x20000014
 80010c4:	200008b4 	.word	0x200008b4
 80010c8:	200000b4 	.word	0x200000b4
 80010cc:	200004b4 	.word	0x200004b4
 80010d0:	200008bc 	.word	0x200008bc

080010d4 <gpsProcessByte>:

/**
 * Process incoming GPS bytes (works exactly as before).
 */
void gpsProcessByte(uint8_t byte) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
    if (byte != '\n' && nmeaIndex < GPS_LINE_MAX - 1) {
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b0a      	cmp	r3, #10
 80010e2:	d00e      	beq.n	8001102 <gpsProcessByte+0x2e>
 80010e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001160 <gpsProcessByte+0x8c>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b7e      	cmp	r3, #126	@ 0x7e
 80010ea:	d80a      	bhi.n	8001102 <gpsProcessByte+0x2e>
        nmeaBuffer[nmeaIndex++] = byte;
 80010ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <gpsProcessByte+0x8c>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	1c5a      	adds	r2, r3, #1
 80010f2:	b2d1      	uxtb	r1, r2
 80010f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001160 <gpsProcessByte+0x8c>)
 80010f6:	7011      	strb	r1, [r2, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	4a1a      	ldr	r2, [pc, #104]	@ (8001164 <gpsProcessByte+0x90>)
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	5453      	strb	r3, [r2, r1]
                saveToActiveBuffer(nmeaBuffer);
                lastSaveTime = now;
            }
        }
    }
}
 8001100:	e02a      	b.n	8001158 <gpsProcessByte+0x84>
        nmeaBuffer[nmeaIndex] = '\0';
 8001102:	4b17      	ldr	r3, [pc, #92]	@ (8001160 <gpsProcessByte+0x8c>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	461a      	mov	r2, r3
 8001108:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <gpsProcessByte+0x90>)
 800110a:	2100      	movs	r1, #0
 800110c:	5499      	strb	r1, [r3, r2]
        nmeaIndex = 0;
 800110e:	4b14      	ldr	r3, [pc, #80]	@ (8001160 <gpsProcessByte+0x8c>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
        if (gpsValidate(nmeaBuffer) && !strncmp(nmeaBuffer, "$GPGGA", 6)) {
 8001114:	4813      	ldr	r0, [pc, #76]	@ (8001164 <gpsProcessByte+0x90>)
 8001116:	f7ff ff2f 	bl	8000f78 <gpsValidate>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d01b      	beq.n	8001158 <gpsProcessByte+0x84>
 8001120:	2206      	movs	r2, #6
 8001122:	4911      	ldr	r1, [pc, #68]	@ (8001168 <gpsProcessByte+0x94>)
 8001124:	480f      	ldr	r0, [pc, #60]	@ (8001164 <gpsProcessByte+0x90>)
 8001126:	f00a f84e 	bl	800b1c6 <strncmp>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d113      	bne.n	8001158 <gpsProcessByte+0x84>
            gpsReady = true;
 8001130:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <gpsProcessByte+0x98>)
 8001132:	2201      	movs	r2, #1
 8001134:	701a      	strb	r2, [r3, #0]
            uint32_t now = HAL_GetTick();
 8001136:	f002 f903 	bl	8003340 <HAL_GetTick>
 800113a:	60f8      	str	r0, [r7, #12]
            if (now - lastSaveTime >= 5000) {
 800113c:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <gpsProcessByte+0x9c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001148:	4293      	cmp	r3, r2
 800114a:	d905      	bls.n	8001158 <gpsProcessByte+0x84>
                saveToActiveBuffer(nmeaBuffer);
 800114c:	4805      	ldr	r0, [pc, #20]	@ (8001164 <gpsProcessByte+0x90>)
 800114e:	f7ff ff5b 	bl	8001008 <saveToActiveBuffer>
                lastSaveTime = now;
 8001152:	4a07      	ldr	r2, [pc, #28]	@ (8001170 <gpsProcessByte+0x9c>)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	6013      	str	r3, [r2, #0]
}
 8001158:	bf00      	nop
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000944 	.word	0x20000944
 8001164:	200008c4 	.word	0x200008c4
 8001168:	0800c1c0 	.word	0x0800c1c0
 800116c:	200008c0 	.word	0x200008c0
 8001170:	20000948 	.word	0x20000948

08001174 <gpsIsReady>:
 */
int gpsIsBufferFull(void) {
    return bufferFull;
}

bool gpsIsReady(void) {
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
    return gpsReady;
 8001178:	4b02      	ldr	r3, [pc, #8]	@ (8001184 <gpsIsReady+0x10>)
 800117a:	781b      	ldrb	r3, [r3, #0]
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	200008c0 	.word	0x200008c0

08001188 <gpsHasReadyBuffer>:

int gpsHasReadyBuffer(void) {
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
    return (readyBuffer != NULL);
 800118c:	4b05      	ldr	r3, [pc, #20]	@ (80011a4 <gpsHasReadyBuffer+0x1c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	bf14      	ite	ne
 8001194:	2301      	movne	r3, #1
 8001196:	2300      	moveq	r3, #0
 8001198:	b2db      	uxtb	r3, r3
}
 800119a:	4618      	mov	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	bc80      	pop	{r7}
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	200008b4 	.word	0x200008b4

080011a8 <gpsGetReadyBuffer>:

const char* gpsGetReadyBuffer(void) {
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
    return readyBuffer ? readyBuffer : activeBuffer;
 80011ac:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <gpsGetReadyBuffer+0x20>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <gpsGetReadyBuffer+0x12>
 80011b4:	4b04      	ldr	r3, [pc, #16]	@ (80011c8 <gpsGetReadyBuffer+0x20>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	e001      	b.n	80011be <gpsGetReadyBuffer+0x16>
 80011ba:	4b04      	ldr	r3, [pc, #16]	@ (80011cc <gpsGetReadyBuffer+0x24>)
 80011bc:	681b      	ldr	r3, [r3, #0]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	200008b4 	.word	0x200008b4
 80011cc:	20000014 	.word	0x20000014

080011d0 <gpsMarkBufferWritten>:

void gpsMarkBufferWritten(void) {
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
    readyBuffer = NULL;
 80011d4:	4b04      	ldr	r3, [pc, #16]	@ (80011e8 <gpsMarkBufferWritten+0x18>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
    bufferFull = 0;
 80011da:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <gpsMarkBufferWritten+0x1c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr
 80011e8:	200008b4 	.word	0x200008b4
 80011ec:	200008bc 	.word	0x200008bc

080011f0 <nmeaToDecimalDegreesString>:
}


// Convert NMEA "DDMM.MMMMM..." or "DDDMM.MMMMM..." into "-DD.DDDDD" string (5 decimals).
// All integer math, no floats. outStr must be at least 16 bytes.
void nmeaToDecimalDegreesString(const char* nmea, char dir, char* outStr) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b0c0      	sub	sp, #256	@ 0x100
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	460b      	mov	r3, r1
 80011fa:	607a      	str	r2, [r7, #4]
 80011fc:	72fb      	strb	r3, [r7, #11]
    if (!nmea || !nmea[0]) {
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d003      	beq.n	800120c <nmeaToDecimalDegreesString+0x1c>
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d107      	bne.n	800121c <nmeaToDecimalDegreesString+0x2c>
        strcpy(outStr, "0.00000");
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	49c1      	ldr	r1, [pc, #772]	@ (8001514 <nmeaToDecimalDegreesString+0x324>)
 8001210:	461a      	mov	r2, r3
 8001212:	460b      	mov	r3, r1
 8001214:	cb03      	ldmia	r3!, {r0, r1}
 8001216:	6010      	str	r0, [r2, #0]
 8001218:	6051      	str	r1, [r2, #4]
        return;
 800121a:	e253      	b.n	80016c4 <nmeaToDecimalDegreesString+0x4d4>
    }

    // find dot
    const char *dot = strchr(nmea, '.');
 800121c:	212e      	movs	r1, #46	@ 0x2e
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f009 ffc4 	bl	800b1ac <strchr>
 8001224:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
    int nlen = strlen(nmea);
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f7fe ff8f 	bl	800014c <strlen>
 800122e:	4603      	mov	r3, r0
 8001230:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    // dot might be NULL (no fractional part)  handle gracefully
    int dotIndex = dot ? (int)(dot - nmea) : nlen;
 8001234:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d004      	beq.n	8001246 <nmeaToDecimalDegreesString+0x56>
 800123c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	e001      	b.n	800124a <nmeaToDecimalDegreesString+0x5a>
 8001246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800124a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    // determine degree digits: lat = 2, lon = 3
    int degDigits = (dotIndex > 4) ? 3 : 2; // if like 12345.x --> degDigits=3
 800124e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001252:	2b04      	cmp	r3, #4
 8001254:	dd01      	ble.n	800125a <nmeaToDecimalDegreesString+0x6a>
 8001256:	2303      	movs	r3, #3
 8001258:	e000      	b.n	800125c <nmeaToDecimalDegreesString+0x6c>
 800125a:	2302      	movs	r3, #2
 800125c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    // basic sanity checks
    if (dotIndex <= degDigits) {
 8001260:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001264:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001268:	429a      	cmp	r2, r3
 800126a:	dc07      	bgt.n	800127c <nmeaToDecimalDegreesString+0x8c>
        strcpy(outStr, "0.00000");
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	49a9      	ldr	r1, [pc, #676]	@ (8001514 <nmeaToDecimalDegreesString+0x324>)
 8001270:	461a      	mov	r2, r3
 8001272:	460b      	mov	r3, r1
 8001274:	cb03      	ldmia	r3!, {r0, r1}
 8001276:	6010      	str	r0, [r2, #0]
 8001278:	6051      	str	r1, [r2, #4]
        return;
 800127a:	e223      	b.n	80016c4 <nmeaToDecimalDegreesString+0x4d4>
    }

    // parse degrees (first degDigits chars)
    char degBuf[4] = {0};
 800127c:	2300      	movs	r3, #0
 800127e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    for (int i = 0; i < degDigits; ++i) degBuf[i] = nmea[i];
 8001282:	2300      	movs	r3, #0
 8001284:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001288:	e010      	b.n	80012ac <nmeaToDecimalDegreesString+0xbc>
 800128a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	4413      	add	r3, r2
 8001292:	7819      	ldrb	r1, [r3, #0]
 8001294:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8001298:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800129c:	4413      	add	r3, r2
 800129e:	460a      	mov	r2, r1
 80012a0:	701a      	strb	r2, [r3, #0]
 80012a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80012a6:	3301      	adds	r3, #1
 80012a8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80012ac:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 80012b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80012b4:	429a      	cmp	r2, r3
 80012b6:	dbe8      	blt.n	800128a <nmeaToDecimalDegreesString+0x9a>
    int degrees = atoi(degBuf);
 80012b8:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80012bc:	4618      	mov	r0, r3
 80012be:	f009 fdc1 	bl	800ae44 <atoi>
 80012c2:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0

    // parse minutes integer part (the mm before the dot)
    // minutes integer digits count = dotIndex - degDigits
    int minIntLen = dotIndex - degDigits;
 80012c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80012ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    char minIntBuf[8] = {0};
 80012d4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < minIntLen && i < (int)sizeof(minIntBuf)-1; ++i)
 80012de:	2300      	movs	r3, #0
 80012e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80012e4:	e014      	b.n	8001310 <nmeaToDecimalDegreesString+0x120>
        minIntBuf[i] = nmea[degDigits + i];
 80012e6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80012ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80012ee:	4413      	add	r3, r2
 80012f0:	461a      	mov	r2, r3
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	4413      	add	r3, r2
 80012f6:	7819      	ldrb	r1, [r3, #0]
 80012f8:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 80012fc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001300:	4413      	add	r3, r2
 8001302:	460a      	mov	r2, r1
 8001304:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < minIntLen && i < (int)sizeof(minIntBuf)-1; ++i)
 8001306:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800130a:	3301      	adds	r3, #1
 800130c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001310:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 8001314:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001318:	429a      	cmp	r2, r3
 800131a:	da03      	bge.n	8001324 <nmeaToDecimalDegreesString+0x134>
 800131c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001320:	2b06      	cmp	r3, #6
 8001322:	dde0      	ble.n	80012e6 <nmeaToDecimalDegreesString+0xf6>
    int minutes_int = atoi(minIntBuf); // e.g., "58" -> 58
 8001324:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001328:	4618      	mov	r0, r3
 800132a:	f009 fd8b 	bl	800ae44 <atoi>
 800132e:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    // parse fractional minutes (digits after dot) up to, say, 6 digits for safety
    char minFracBuf[8] = {0};
 8001332:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
    int fracLen = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    if (dot) {
 8001342:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d028      	beq.n	800139c <nmeaToDecimalDegreesString+0x1ac>
        const char *p = dot + 1;
 800134a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800134e:	3301      	adds	r3, #1
 8001350:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
        while (*p && fracLen < 6) { // capture up to 6 digits
 8001354:	e019      	b.n	800138a <nmeaToDecimalDegreesString+0x19a>
            if (*p < '0' || *p > '9') break;
 8001356:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b2f      	cmp	r3, #47	@ 0x2f
 800135e:	d91d      	bls.n	800139c <nmeaToDecimalDegreesString+0x1ac>
 8001360:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b39      	cmp	r3, #57	@ 0x39
 8001368:	d818      	bhi.n	800139c <nmeaToDecimalDegreesString+0x1ac>
            minFracBuf[fracLen++] = *p++;
 800136a:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 800136e:	1c53      	adds	r3, r2, #1
 8001370:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001378:	1c59      	adds	r1, r3, #1
 800137a:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 800137e:	7812      	ldrb	r2, [r2, #0]
 8001380:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001384:	443b      	add	r3, r7
 8001386:	f803 2c8c 	strb.w	r2, [r3, #-140]
        while (*p && fracLen < 6) { // capture up to 6 digits
 800138a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d003      	beq.n	800139c <nmeaToDecimalDegreesString+0x1ac>
 8001394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001398:	2b05      	cmp	r3, #5
 800139a:	dddc      	ble.n	8001356 <nmeaToDecimalDegreesString+0x166>
        }
    }
    // scale frac to exactly 5 digits (we want minutes * 100000 / 60 later)
    // build minutesTimes100000 = (minutes_int + frac/10^fracLen) * 100000
    // we'll compute minutesTimes100000 = minutes_int * 100000 + frac_scaled
    int fracScaled = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    if (fracLen > 0) {
 80013a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	dd66      	ble.n	8001478 <nmeaToDecimalDegreesString+0x288>
        // convert fractional string to integer
        int fracVal = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
        for (int i = 0; i < fracLen; ++i) fracVal = fracVal * 10 + (minFracBuf[i] - '0');
 80013b0:	2300      	movs	r3, #0
 80013b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80013b6:	e015      	b.n	80013e4 <nmeaToDecimalDegreesString+0x1f4>
 80013b8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80013bc:	4613      	mov	r3, r2
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	4619      	mov	r1, r3
 80013c6:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80013ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80013ce:	4413      	add	r3, r2
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	3b30      	subs	r3, #48	@ 0x30
 80013d4:	440b      	add	r3, r1
 80013d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80013da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80013de:	3301      	adds	r3, #1
 80013e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80013e4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80013e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013ec:	429a      	cmp	r2, r3
 80013ee:	dbe3      	blt.n	80013b8 <nmeaToDecimalDegreesString+0x1c8>
        // bring fracVal to 5 digits: fracScaled = fracVal * 10^(5 - fracLen)
        int pad = 5 - fracLen;
 80013f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013f4:	f1c3 0305 	rsb	r3, r3, #5
 80013f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        if (pad >= 0) {
 80013fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001400:	2b00      	cmp	r3, #0
 8001402:	db1b      	blt.n	800143c <nmeaToDecimalDegreesString+0x24c>
            for (int i = 0; i < pad; ++i) fracVal *= 10;
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800140a:	e00c      	b.n	8001426 <nmeaToDecimalDegreesString+0x236>
 800140c:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8001410:	4613      	mov	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	4413      	add	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800141c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001420:	3301      	adds	r3, #1
 8001422:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001426:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800142a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800142e:	429a      	cmp	r2, r3
 8001430:	dbec      	blt.n	800140c <nmeaToDecimalDegreesString+0x21c>
            fracScaled = fracVal;
 8001432:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001436:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800143a:	e01d      	b.n	8001478 <nmeaToDecimalDegreesString+0x288>
        } else {
            // if more than 5 digits, truncate (divide)
            for (int i = 0; i < -pad; ++i) fracVal /= 10;
 800143c:	2300      	movs	r3, #0
 800143e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001442:	e00e      	b.n	8001462 <nmeaToDecimalDegreesString+0x272>
 8001444:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001448:	4a33      	ldr	r2, [pc, #204]	@ (8001518 <nmeaToDecimalDegreesString+0x328>)
 800144a:	fb82 1203 	smull	r1, r2, r2, r3
 800144e:	1092      	asrs	r2, r2, #2
 8001450:	17db      	asrs	r3, r3, #31
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800145c:	3301      	adds	r3, #1
 800145e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001462:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001466:	425b      	negs	r3, r3
 8001468:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800146c:	429a      	cmp	r2, r3
 800146e:	dbe9      	blt.n	8001444 <nmeaToDecimalDegreesString+0x254>
            fracScaled = fracVal;
 8001470:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001474:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
        }
    }

    // minutesTimes100000 (minutes * 100000)
    // minutes_int * 100000 + fracScaled
    long minutesTimes100000 = (long)minutes_int * 100000L + (long)fracScaled;
 8001478:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800147c:	4a27      	ldr	r2, [pc, #156]	@ (800151c <nmeaToDecimalDegreesString+0x32c>)
 800147e:	fb02 f303 	mul.w	r3, r2, r3
 8001482:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001486:	4413      	add	r3, r2
 8001488:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

    // Now convert to decimal degrees scaled by 100000:
    // decimalDegX100000 = degrees * 100000 + (minutes * 100000) / 60
    // minutesTimes100000/60 uses integer division (good enough)
    long decimalDegX100000 = (long)degrees * 100000L + (minutesTimes100000 / 60L);
 800148c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001490:	4a22      	ldr	r2, [pc, #136]	@ (800151c <nmeaToDecimalDegreesString+0x32c>)
 8001492:	fb03 f202 	mul.w	r2, r3, r2
 8001496:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800149a:	4921      	ldr	r1, [pc, #132]	@ (8001520 <nmeaToDecimalDegreesString+0x330>)
 800149c:	fb81 0103 	smull	r0, r1, r1, r3
 80014a0:	4419      	add	r1, r3
 80014a2:	1149      	asrs	r1, r1, #5
 80014a4:	17db      	asrs	r3, r3, #31
 80014a6:	1acb      	subs	r3, r1, r3
 80014a8:	4413      	add	r3, r2
 80014aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

    if (dir == 'S' || dir == 'W') decimalDegX100000 = -decimalDegX100000;
 80014ae:	7afb      	ldrb	r3, [r7, #11]
 80014b0:	2b53      	cmp	r3, #83	@ 0x53
 80014b2:	d002      	beq.n	80014ba <nmeaToDecimalDegreesString+0x2ca>
 80014b4:	7afb      	ldrb	r3, [r7, #11]
 80014b6:	2b57      	cmp	r3, #87	@ 0x57
 80014b8:	d104      	bne.n	80014c4 <nmeaToDecimalDegreesString+0x2d4>
 80014ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80014be:	425b      	negs	r3, r3
 80014c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

    // format into string with decimal point before last 5 digits
    // e.g. decimalDegX100000 = -3098150 -> "-30.98150"
    long v = decimalDegX100000;
 80014c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80014c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    char tmp[32];
    // store absolute value digits in tmpSignless
    if (v < 0) v = -v;
 80014cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	da04      	bge.n	80014de <nmeaToDecimalDegreesString+0x2ee>
 80014d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80014d8:	425b      	negs	r3, r3
 80014da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    // write digits into a signless buffer
    // tmpSignless will contain the digits without sign
    char tmpSignless[32];
    int pos = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    // convert v to string (reverse)
    long t = v;
 80014e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80014e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (t == 0) {
 80014ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d10b      	bne.n	800150c <nmeaToDecimalDegreesString+0x31c>
        tmpSignless[pos++] = '0';
 80014f4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80014f8:	1c5a      	adds	r2, r3, #1
 80014fa:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80014fe:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001502:	443b      	add	r3, r7
 8001504:	2230      	movs	r2, #48	@ 0x30
 8001506:	f803 2ccc 	strb.w	r2, [r3, #-204]
 800150a:	e052      	b.n	80015b2 <nmeaToDecimalDegreesString+0x3c2>
    } else {
        char rev[32];
        int r = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        while (t > 0) {
 8001512:	e02b      	b.n	800156c <nmeaToDecimalDegreesString+0x37c>
 8001514:	0800c1c8 	.word	0x0800c1c8
 8001518:	66666667 	.word	0x66666667
 800151c:	000186a0 	.word	0x000186a0
 8001520:	88888889 	.word	0x88888889
            rev[r++] = '0' + (t % 10);
 8001524:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001528:	4b68      	ldr	r3, [pc, #416]	@ (80016cc <nmeaToDecimalDegreesString+0x4dc>)
 800152a:	fb83 1302 	smull	r1, r3, r3, r2
 800152e:	1099      	asrs	r1, r3, #2
 8001530:	17d3      	asrs	r3, r2, #31
 8001532:	1ac9      	subs	r1, r1, r3
 8001534:	460b      	mov	r3, r1
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	1ad1      	subs	r1, r2, r3
 800153e:	b2ca      	uxtb	r2, r1
 8001540:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001544:	1c59      	adds	r1, r3, #1
 8001546:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 800154a:	3230      	adds	r2, #48	@ 0x30
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001552:	443b      	add	r3, r7
 8001554:	f803 2cec 	strb.w	r2, [r3, #-236]
            t /= 10;
 8001558:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800155c:	4a5b      	ldr	r2, [pc, #364]	@ (80016cc <nmeaToDecimalDegreesString+0x4dc>)
 800155e:	fb82 1203 	smull	r1, r2, r2, r3
 8001562:	1092      	asrs	r2, r2, #2
 8001564:	17db      	asrs	r3, r3, #31
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        while (t > 0) {
 800156c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001570:	2b00      	cmp	r3, #0
 8001572:	dcd7      	bgt.n	8001524 <nmeaToDecimalDegreesString+0x334>
        }
        // reverse into tmpSignless
        for (int i = r - 1; i >= 0; --i) tmpSignless[pos++] = rev[i];
 8001574:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001578:	3b01      	subs	r3, #1
 800157a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800157e:	e014      	b.n	80015aa <nmeaToDecimalDegreesString+0x3ba>
 8001580:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001584:	1c5a      	adds	r2, r3, #1
 8001586:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800158a:	f107 0114 	add.w	r1, r7, #20
 800158e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001592:	440a      	add	r2, r1
 8001594:	7812      	ldrb	r2, [r2, #0]
 8001596:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800159a:	443b      	add	r3, r7
 800159c:	f803 2ccc 	strb.w	r2, [r3, #-204]
 80015a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80015a4:	3b01      	subs	r3, #1
 80015a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80015aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	dae6      	bge.n	8001580 <nmeaToDecimalDegreesString+0x390>
    }
    tmpSignless[pos] = '\0';
 80015b2:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80015b6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80015ba:	4413      	add	r3, r2
 80015bc:	2200      	movs	r2, #0
 80015be:	701a      	strb	r2, [r3, #0]

    // ensure there are at least 6 digits (so we can place dot for .#####)
    int len = strlen(tmpSignless);
 80015c0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7fe fdc1 	bl	800014c <strlen>
 80015ca:	4603      	mov	r3, r0
 80015cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (len <= 5) {
 80015d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80015d4:	2b05      	cmp	r3, #5
 80015d6:	dc36      	bgt.n	8001646 <nmeaToDecimalDegreesString+0x456>
        // pad left with zeros to ensure at least 6 digits
        char padded[32];
        int need = 6 - len;
 80015d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80015dc:	f1c3 0306 	rsb	r3, r3, #6
 80015e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        int k = 0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
        for (; k < need; ++k) padded[k] = '0';
 80015ea:	e00b      	b.n	8001604 <nmeaToDecimalDegreesString+0x414>
 80015ec:	f107 0214 	add.w	r2, r7, #20
 80015f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80015f4:	4413      	add	r3, r2
 80015f6:	2230      	movs	r2, #48	@ 0x30
 80015f8:	701a      	strb	r2, [r3, #0]
 80015fa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80015fe:	3301      	adds	r3, #1
 8001600:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001604:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001608:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800160c:	429a      	cmp	r2, r3
 800160e:	dbed      	blt.n	80015ec <nmeaToDecimalDegreesString+0x3fc>
        strcpy(padded + k, tmpSignless);
 8001610:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001614:	f107 0214 	add.w	r2, r7, #20
 8001618:	4413      	add	r3, r2
 800161a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800161e:	4611      	mov	r1, r2
 8001620:	4618      	mov	r0, r3
 8001622:	f009 fe1f 	bl	800b264 <strcpy>
        strcpy(tmpSignless, padded);
 8001626:	f107 0214 	add.w	r2, r7, #20
 800162a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f009 fe17 	bl	800b264 <strcpy>
        len = strlen(tmpSignless);
 8001636:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe fd86 	bl	800014c <strlen>
 8001640:	4603      	mov	r3, r0
 8001642:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    }

    // build output
    char *outp = outStr;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (decimalDegX100000 < 0) *outp++ = '-';
 800164c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001650:	2b00      	cmp	r3, #0
 8001652:	da06      	bge.n	8001662 <nmeaToDecimalDegreesString+0x472>
 8001654:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001658:	1c5a      	adds	r2, r3, #1
 800165a:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800165e:	222d      	movs	r2, #45	@ 0x2d
 8001660:	701a      	strb	r2, [r3, #0]

    int dotPosition = len - 5; // position in tmpSignless where '.' goes
 8001662:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001666:	3b05      	subs	r3, #5
 8001668:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (int i = 0; i < len; ++i) {
 800166c:	2300      	movs	r3, #0
 800166e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001672:	e01d      	b.n	80016b0 <nmeaToDecimalDegreesString+0x4c0>
        if (i == dotPosition) *outp++ = '.';
 8001674:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001678:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800167c:	429a      	cmp	r2, r3
 800167e:	d106      	bne.n	800168e <nmeaToDecimalDegreesString+0x49e>
 8001680:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001684:	1c5a      	adds	r2, r3, #1
 8001686:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800168a:	222e      	movs	r2, #46	@ 0x2e
 800168c:	701a      	strb	r2, [r3, #0]
        *outp++ = tmpSignless[i];
 800168e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001692:	1c5a      	adds	r2, r3, #1
 8001694:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 8001698:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800169c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80016a0:	440a      	add	r2, r1
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < len; ++i) {
 80016a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80016aa:	3301      	adds	r3, #1
 80016ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016b0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80016b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80016b8:	429a      	cmp	r2, r3
 80016ba:	dbdb      	blt.n	8001674 <nmeaToDecimalDegreesString+0x484>
    }
    *outp = '\0';
 80016bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
}
 80016c4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	66666667 	.word	0x66666667

080016d0 <gpsFormatBuffer>:

void gpsFormatBuffer(char *outBuffer, size_t outSize, const char *input) {
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	b0cb      	sub	sp, #300	@ 0x12c
 80016d4:	af06      	add	r7, sp, #24
 80016d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80016da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80016de:	6018      	str	r0, [r3, #0]
 80016e0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80016e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80016e8:	6019      	str	r1, [r3, #0]
 80016ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80016ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80016f2:	601a      	str	r2, [r3, #0]
    outBuffer[0] = '\0';
 80016f4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80016f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
    const char *lineStart = input;
 8001702:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001706:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    const char *lineEnd;
    size_t pos = 0;
 8001710:	2300      	movs	r3, #0
 8001712:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

    while ((lineEnd = strchr(lineStart, '\n')) != NULL) {
 8001716:	e0d4      	b.n	80018c2 <gpsFormatBuffer+0x1f2>
        size_t len = lineEnd - lineStart;
 8001718:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800171c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
        if (len > 0 && len < GPS_LINE_MAX) {
 8001726:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 80c4 	beq.w	80018b8 <gpsFormatBuffer+0x1e8>
 8001730:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001734:	2b7f      	cmp	r3, #127	@ 0x7f
 8001736:	f200 80bf 	bhi.w	80018b8 <gpsFormatBuffer+0x1e8>
            char line[GPS_LINE_MAX];
            memcpy(line, lineStart, len);
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8001742:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 8001746:	4618      	mov	r0, r3
 8001748:	f009 fd94 	bl	800b274 <memcpy>
            line[len] = '\0';
 800174c:	f107 0214 	add.w	r2, r7, #20
 8001750:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001754:	4413      	add	r3, r2
 8001756:	2200      	movs	r2, #0
 8001758:	701a      	strb	r2, [r3, #0]

            // Only process $GPGGA
            if (!strncmp(line, "$GPGGA", 6)) {
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	2206      	movs	r2, #6
 8001760:	4960      	ldr	r1, [pc, #384]	@ (80018e4 <gpsFormatBuffer+0x214>)
 8001762:	4618      	mov	r0, r3
 8001764:	f009 fd2f 	bl	800b1c6 <strncmp>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	f040 80a4 	bne.w	80018b8 <gpsFormatBuffer+0x1e8>
                char utc[12] = "", lat[16] = "", ns[2] = "", lon[16] = "", ew[2] = "";
 8001770:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	2300      	movs	r3, #0
 800178c:	f8a7 30d8 	strh.w	r3, [r7, #216]	@ 0xd8
 8001790:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	2300      	movs	r3, #0
 80017a0:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
                int matched = sscanf(line, "$GPGGA,%[^,],%[^,],%[^,],%[^,],%[^,]", utc, lat, ns, lon, ew);
 80017a4:	f107 01dc 	add.w	r1, r7, #220	@ 0xdc
 80017a8:	f107 02ec 	add.w	r2, r7, #236	@ 0xec
 80017ac:	f107 0014 	add.w	r0, r7, #20
 80017b0:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80017b4:	9302      	str	r3, [sp, #8]
 80017b6:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	460b      	mov	r3, r1
 80017c4:	4948      	ldr	r1, [pc, #288]	@ (80018e8 <gpsFormatBuffer+0x218>)
 80017c6:	f009 fc35 	bl	800b034 <siscanf>
 80017ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
                if (matched == 5) {
 80017ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80017d2:	2b05      	cmp	r3, #5
 80017d4:	d170      	bne.n	80018b8 <gpsFormatBuffer+0x1e8>
                    // Convert lat/lon to decimal degrees
                    char latStr[16], lonStr[16];
                    nmeaToDecimalDegreesString(lat, ns[0], latStr);
 80017d6:	f897 10d8 	ldrb.w	r1, [r7, #216]	@ 0xd8
 80017da:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 80017de:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fd04 	bl	80011f0 <nmeaToDecimalDegreesString>
                    nmeaToDecimalDegreesString(lon, ew[0], lonStr);
 80017e8:	f897 10c4 	ldrb.w	r1, [r7, #196]	@ 0xc4
 80017ec:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 80017f0:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fcfb 	bl	80011f0 <nmeaToDecimalDegreesString>

                    // Format UTC time with colons
                    char formattedUtc[16];
                    if (strlen(utc) >= 6)
 80017fa:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fca4 	bl	800014c <strlen>
 8001804:	4603      	mov	r3, r0
 8001806:	2b05      	cmp	r3, #5
 8001808:	d91b      	bls.n	8001842 <gpsFormatBuffer+0x172>
                        snprintf(formattedUtc, sizeof(formattedUtc), "%c%c:%c%c:%c%c",
                                 utc[0], utc[1], utc[2], utc[3], utc[4], utc[5]);
 800180a:	f897 30ec 	ldrb.w	r3, [r7, #236]	@ 0xec
                        snprintf(formattedUtc, sizeof(formattedUtc), "%c%c:%c%c:%c%c",
 800180e:	461e      	mov	r6, r3
                                 utc[0], utc[1], utc[2], utc[3], utc[4], utc[5]);
 8001810:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 8001814:	f897 20ee 	ldrb.w	r2, [r7, #238]	@ 0xee
 8001818:	f897 10ef 	ldrb.w	r1, [r7, #239]	@ 0xef
 800181c:	f897 00f0 	ldrb.w	r0, [r7, #240]	@ 0xf0
                        snprintf(formattedUtc, sizeof(formattedUtc), "%c%c:%c%c:%c%c",
 8001820:	4604      	mov	r4, r0
                                 utc[0], utc[1], utc[2], utc[3], utc[4], utc[5]);
 8001822:	f897 00f1 	ldrb.w	r0, [r7, #241]	@ 0xf1
                        snprintf(formattedUtc, sizeof(formattedUtc), "%c%c:%c%c:%c%c",
 8001826:	4605      	mov	r5, r0
 8001828:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 800182c:	9504      	str	r5, [sp, #16]
 800182e:	9403      	str	r4, [sp, #12]
 8001830:	9102      	str	r1, [sp, #8]
 8001832:	9201      	str	r2, [sp, #4]
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	4633      	mov	r3, r6
 8001838:	4a2c      	ldr	r2, [pc, #176]	@ (80018ec <gpsFormatBuffer+0x21c>)
 800183a:	2110      	movs	r1, #16
 800183c:	f009 fbb8 	bl	800afb0 <sniprintf>
 8001840:	e005      	b.n	800184e <gpsFormatBuffer+0x17e>
                    else
                        strcpy(formattedUtc, "00:00:00");
 8001842:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001846:	4a2a      	ldr	r2, [pc, #168]	@ (80018f0 <gpsFormatBuffer+0x220>)
 8001848:	ca07      	ldmia	r2, {r0, r1, r2}
 800184a:	c303      	stmia	r3!, {r0, r1}
 800184c:	701a      	strb	r2, [r3, #0]

                    // Append formatted line
                    int written = snprintf(outBuffer + pos, outSize - pos, "%s,%s,%s\r\n",
 800184e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001852:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800185c:	18d0      	adds	r0, r2, r3
 800185e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001862:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800186c:	1ad1      	subs	r1, r2, r3
 800186e:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8001872:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001876:	9301      	str	r3, [sp, #4]
 8001878:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	4613      	mov	r3, r2
 8001880:	4a1c      	ldr	r2, [pc, #112]	@ (80018f4 <gpsFormatBuffer+0x224>)
 8001882:	f009 fb95 	bl	800afb0 <sniprintf>
 8001886:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
                                           formattedUtc, latStr, lonStr);
                    if (written < 0 || (size_t)written >= outSize - pos)
 800188a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800188e:	2b00      	cmp	r3, #0
 8001890:	db23      	blt.n	80018da <gpsFormatBuffer+0x20a>
 8001892:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001896:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80018a0:	1ad2      	subs	r2, r2, r3
 80018a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d917      	bls.n	80018da <gpsFormatBuffer+0x20a>
                        break; // Prevent overflow
                    pos += written;
 80018aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80018ae:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 80018b2:	4413      	add	r3, r2
 80018b4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
                }
            }
        }
        lineStart = lineEnd + 1;
 80018b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80018bc:	3301      	adds	r3, #1
 80018be:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    while ((lineEnd = strchr(lineStart, '\n')) != NULL) {
 80018c2:	210a      	movs	r1, #10
 80018c4:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80018c8:	f009 fc70 	bl	800b1ac <strchr>
 80018cc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
 80018d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	f47f af1f 	bne.w	8001718 <gpsFormatBuffer+0x48>
    }
}
 80018da:	bf00      	nop
 80018dc:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018e4:	0800c1c0 	.word	0x0800c1c0
 80018e8:	0800c1d0 	.word	0x0800c1d0
 80018ec:	0800c1f8 	.word	0x0800c1f8
 80018f0:	0800c208 	.word	0x0800c208
 80018f4:	0800c214 	.word	0x0800c214

080018f8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80018fc:	4b12      	ldr	r3, [pc, #72]	@ (8001948 <MX_I2C2_Init+0x50>)
 80018fe:	4a13      	ldr	r2, [pc, #76]	@ (800194c <MX_I2C2_Init+0x54>)
 8001900:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001902:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <MX_I2C2_Init+0x50>)
 8001904:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <MX_I2C2_Init+0x58>)
 8001906:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001908:	4b0f      	ldr	r3, [pc, #60]	@ (8001948 <MX_I2C2_Init+0x50>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800190e:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <MX_I2C2_Init+0x50>)
 8001910:	2200      	movs	r2, #0
 8001912:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001914:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <MX_I2C2_Init+0x50>)
 8001916:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800191a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800191c:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <MX_I2C2_Init+0x50>)
 800191e:	2200      	movs	r2, #0
 8001920:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <MX_I2C2_Init+0x50>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001928:	4b07      	ldr	r3, [pc, #28]	@ (8001948 <MX_I2C2_Init+0x50>)
 800192a:	2200      	movs	r2, #0
 800192c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <MX_I2C2_Init+0x50>)
 8001930:	2200      	movs	r2, #0
 8001932:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001934:	4804      	ldr	r0, [pc, #16]	@ (8001948 <MX_I2C2_Init+0x50>)
 8001936:	f002 f8a5 	bl	8003a84 <HAL_I2C_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001940:	f000 f8bc 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}
 8001948:	2000094c 	.word	0x2000094c
 800194c:	40005800 	.word	0x40005800
 8001950:	000186a0 	.word	0x000186a0

08001954 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b088      	sub	sp, #32
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0310 	add.w	r3, r7, #16
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a16      	ldr	r2, [pc, #88]	@ (80019c8 <HAL_I2C_MspInit+0x74>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d124      	bne.n	80019be <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001974:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <HAL_I2C_MspInit+0x78>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	4a14      	ldr	r2, [pc, #80]	@ (80019cc <HAL_I2C_MspInit+0x78>)
 800197a:	f043 0308 	orr.w	r3, r3, #8
 800197e:	6193      	str	r3, [r2, #24]
 8001980:	4b12      	ldr	r3, [pc, #72]	@ (80019cc <HAL_I2C_MspInit+0x78>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	f003 0308 	and.w	r3, r3, #8
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800198c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001990:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001992:	2312      	movs	r3, #18
 8001994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001996:	2303      	movs	r3, #3
 8001998:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199a:	f107 0310 	add.w	r3, r7, #16
 800199e:	4619      	mov	r1, r3
 80019a0:	480b      	ldr	r0, [pc, #44]	@ (80019d0 <HAL_I2C_MspInit+0x7c>)
 80019a2:	f001 febb 	bl	800371c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80019a6:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <HAL_I2C_MspInit+0x78>)
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	4a08      	ldr	r2, [pc, #32]	@ (80019cc <HAL_I2C_MspInit+0x78>)
 80019ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019b0:	61d3      	str	r3, [r2, #28]
 80019b2:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <HAL_I2C_MspInit+0x78>)
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ba:	60bb      	str	r3, [r7, #8]
 80019bc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80019be:	bf00      	nop
 80019c0:	3720      	adds	r7, #32
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40005800 	.word	0x40005800
 80019cc:	40021000 	.word	0x40021000
 80019d0:	40010c00 	.word	0x40010c00

080019d4 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a08      	ldr	r2, [pc, #32]	@ (8001a04 <HAL_UART_RxCpltCallback+0x30>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d109      	bne.n	80019fa <HAL_UART_RxCpltCallback+0x26>
        gpsProcessByte(rxByte);            // feed GPS parser
 80019e6:	4b08      	ldr	r3, [pc, #32]	@ (8001a08 <HAL_UART_RxCpltCallback+0x34>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fb72 	bl	80010d4 <gpsProcessByte>
        HAL_UART_Receive_IT(&huart1, &rxByte, 1); // re-enable interrupt
 80019f0:	2201      	movs	r2, #1
 80019f2:	4905      	ldr	r1, [pc, #20]	@ (8001a08 <HAL_UART_RxCpltCallback+0x34>)
 80019f4:	4805      	ldr	r0, [pc, #20]	@ (8001a0c <HAL_UART_RxCpltCallback+0x38>)
 80019f6:	f004 fd55 	bl	80064a4 <HAL_UART_Receive_IT>
    }
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40013800 	.word	0x40013800
 8001a08:	200019d0 	.word	0x200019d0
 8001a0c:	20002b74 	.word	0x20002b74

08001a10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a14:	f001 fc3c 	bl	8003290 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a18:	f000 f814 	bl	8001a44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a1c:	f7ff fa34 	bl	8000e88 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001a20:	f7ff ff6a 	bl	80018f8 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001a24:	f000 fb74 	bl	8002110 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001a28:	f001 fb8e 	bl	8003148 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8001a2c:	f005 fa72 	bl	8006f14 <MX_FATFS_Init>
  MX_SPI2_Init();
 8001a30:	f000 fba4 	bl	800217c <MX_SPI2_Init>
  MX_TIM4_Init();
 8001a34:	f001 fb14 	bl	8003060 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */


  systemState_Init();
 8001a38:	f001 f83e 	bl	8002ab8 <systemState_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	systemState_Run();
 8001a3c:	f001 f918 	bl	8002c70 <systemState_Run>
  {
 8001a40:	bf00      	nop
 8001a42:	e7fb      	b.n	8001a3c <main+0x2c>

08001a44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b090      	sub	sp, #64	@ 0x40
 8001a48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a4a:	f107 0318 	add.w	r3, r7, #24
 8001a4e:	2228      	movs	r2, #40	@ 0x28
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f009 fba2 	bl	800b19c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
 8001a64:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a66:	2302      	movs	r3, #2
 8001a68:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a6e:	2310      	movs	r3, #16
 8001a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a76:	f107 0318 	add.w	r3, r7, #24
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f003 f868 	bl	8004b50 <HAL_RCC_OscConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001a86:	f000 f819 	bl	8001abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a8a:	230f      	movs	r3, #15
 8001a8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a9a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001aa0:	1d3b      	adds	r3, r7, #4
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f003 fad5 	bl	8005054 <HAL_RCC_ClockConfig>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8001ab0:	f000 f804 	bl	8001abc <Error_Handler>
  }
}
 8001ab4:	bf00      	nop
 8001ab6:	3740      	adds	r7, #64	@ 0x40
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac0:	b672      	cpsid	i
}
 8001ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <Error_Handler+0x8>

08001ac8 <MPU6050_Writebyte>:

static int32_t LSB_Sensitivity_ACC;
static int32_t LSB_Sensitivity_GYRO;

void MPU6050_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af04      	add	r7, sp, #16
 8001ace:	4603      	mov	r3, r0
 8001ad0:	460a      	mov	r2, r1
 8001ad2:	71fb      	strb	r3, [r7, #7]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, &val, 1, 1000);
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ae0:	9302      	str	r3, [sp, #8]
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	1dbb      	adds	r3, r7, #6
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2301      	movs	r3, #1
 8001aec:	21d0      	movs	r1, #208	@ 0xd0
 8001aee:	4803      	ldr	r0, [pc, #12]	@ (8001afc <MPU6050_Writebyte+0x34>)
 8001af0:	f002 f90c 	bl	8003d0c <HAL_I2C_Mem_Write>
}
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	2000094c 	.word	0x2000094c

08001b00 <MPU6050_Readbyte>:
{
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, data, len, 1000);
}

void MPU6050_Readbyte(uint8_t reg_addr, uint8_t* data)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af04      	add	r7, sp, #16
 8001b06:	4603      	mov	r3, r0
 8001b08:	6039      	str	r1, [r7, #0]
 8001b0a:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, data, 1, 1000);
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b14:	9302      	str	r3, [sp, #8]
 8001b16:	2301      	movs	r3, #1
 8001b18:	9301      	str	r3, [sp, #4]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	2301      	movs	r3, #1
 8001b20:	21d0      	movs	r1, #208	@ 0xd0
 8001b22:	4803      	ldr	r0, [pc, #12]	@ (8001b30 <MPU6050_Readbyte+0x30>)
 8001b24:	f002 f9ec 	bl	8003f00 <HAL_I2C_Mem_Read>
}
 8001b28:	bf00      	nop
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	2000094c 	.word	0x2000094c

08001b34 <MPU6050_Readbytes>:

void MPU6050_Readbytes(uint8_t reg_addr, uint8_t len, uint8_t* data)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af04      	add	r7, sp, #16
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	603a      	str	r2, [r7, #0]
 8001b3e:	71fb      	strb	r3, [r7, #7]
 8001b40:	460b      	mov	r3, r1
 8001b42:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, data, len, 1000);
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	79bb      	ldrb	r3, [r7, #6]
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b50:	9102      	str	r1, [sp, #8]
 8001b52:	9301      	str	r3, [sp, #4]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	21d0      	movs	r1, #208	@ 0xd0
 8001b5c:	4803      	ldr	r0, [pc, #12]	@ (8001b6c <MPU6050_Readbytes+0x38>)
 8001b5e:	f002 f9cf 	bl	8003f00 <HAL_I2C_Mem_Read>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	2000094c 	.word	0x2000094c

08001b70 <MPU6050_Initialization>:

void MPU6050_Initialization(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8001b76:	2032      	movs	r0, #50	@ 0x32
 8001b78:	f001 fbec 	bl	8003354 <HAL_Delay>
	uint8_t who_am_i = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	707b      	strb	r3, [r7, #1]
	//printf("Checking MPU6050...\n");

	MPU6050_Readbyte(MPU6050_WHO_AM_I, &who_am_i);
 8001b80:	1c7b      	adds	r3, r7, #1
 8001b82:	4619      	mov	r1, r3
 8001b84:	2075      	movs	r0, #117	@ 0x75
 8001b86:	f7ff ffbb 	bl	8001b00 <MPU6050_Readbyte>
	if(who_am_i == 0x68)
 8001b8a:	787b      	ldrb	r3, [r7, #1]
 8001b8c:	2b68      	cmp	r3, #104	@ 0x68
 8001b8e:	d003      	beq.n	8001b98 <MPU6050_Initialization+0x28>
		//printf("ERROR!\n");
		//printf("MPU6050 who_am_i : 0x%02x should be 0x68\n", who_am_i);
		while(1)
		{
			//printf("who am i error. Can not recognize mpu6050\n");
			HAL_Delay(100);
 8001b90:	2064      	movs	r0, #100	@ 0x64
 8001b92:	f001 fbdf 	bl	8003354 <HAL_Delay>
 8001b96:	e7fb      	b.n	8001b90 <MPU6050_Initialization+0x20>
		}
	}

	//Reset the whole module before initialization
	MPU6050_Writebyte(MPU6050_PWR_MGMT_1, 0x1<<7);
 8001b98:	2180      	movs	r1, #128	@ 0x80
 8001b9a:	206b      	movs	r0, #107	@ 0x6b
 8001b9c:	f7ff ff94 	bl	8001ac8 <MPU6050_Writebyte>
	HAL_Delay(100);
 8001ba0:	2064      	movs	r0, #100	@ 0x64
 8001ba2:	f001 fbd7 	bl	8003354 <HAL_Delay>

	//Power Management setting
	/* Default is sleep mode
	 * necessary to wake up MPU6050*/
	MPU6050_Writebyte(MPU6050_PWR_MGMT_1, 0x00);
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	206b      	movs	r0, #107	@ 0x6b
 8001baa:	f7ff ff8d 	bl	8001ac8 <MPU6050_Writebyte>
	HAL_Delay(50);
 8001bae:	2032      	movs	r0, #50	@ 0x32
 8001bb0:	f001 fbd0 	bl	8003354 <HAL_Delay>

	//Sample rate divider
	/*Sample Rate = Gyroscope Output Rate / (1 + SMPRT_DIV) */
	//	MPU6050_Writebyte(MPU6050_SMPRT_DIV, 0x00); // ACC output rate is 1kHz, GYRO output rate is 8kHz
	MPU6050_Writebyte(MPU6050_SMPRT_DIV, 39); // Sample Rate = 200Hz
 8001bb4:	2127      	movs	r1, #39	@ 0x27
 8001bb6:	2019      	movs	r0, #25
 8001bb8:	f7ff ff86 	bl	8001ac8 <MPU6050_Writebyte>
	HAL_Delay(50);
 8001bbc:	2032      	movs	r0, #50	@ 0x32
 8001bbe:	f001 fbc9 	bl	8003354 <HAL_Delay>

	//FSYNC and DLPF setting
	/*DLPF is set to 0*/
	MPU6050_Writebyte(MPU6050_CONFIG, 0x00);
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	201a      	movs	r0, #26
 8001bc6:	f7ff ff7f 	bl	8001ac8 <MPU6050_Writebyte>
	HAL_Delay(50);
 8001bca:	2032      	movs	r0, #50	@ 0x32
 8001bcc:	f001 fbc2 	bl	8003354 <HAL_Delay>
	/*FS_SEL  Full Scale Range
	  0    	+-250 degree/s
	  1		+-500 degree/s
	  2		+-1000 degree/s
	  3		+-2000 degree/s	*/
	uint8_t FS_SCALE_GYRO = 0x0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	71fb      	strb	r3, [r7, #7]
	MPU6050_Writebyte(MPU6050_GYRO_CONFIG, FS_SCALE_GYRO<<3);
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	4619      	mov	r1, r3
 8001bdc:	201b      	movs	r0, #27
 8001bde:	f7ff ff73 	bl	8001ac8 <MPU6050_Writebyte>
	HAL_Delay(50);
 8001be2:	2032      	movs	r0, #50	@ 0x32
 8001be4:	f001 fbb6 	bl	8003354 <HAL_Delay>
	/*FS_SEL  Full Scale Range
	  0    	+-2g
	  1		+-4g
	  2		+-8g
	  3		+-16g	*/
	uint8_t FS_SCALE_ACC = 0x0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	71bb      	strb	r3, [r7, #6]
	MPU6050_Writebyte(MPU6050_ACCEL_CONFIG, FS_SCALE_ACC<<3);
 8001bec:	79bb      	ldrb	r3, [r7, #6]
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	201c      	movs	r0, #28
 8001bf6:	f7ff ff67 	bl	8001ac8 <MPU6050_Writebyte>
	HAL_Delay(50);
 8001bfa:	2032      	movs	r0, #50	@ 0x32
 8001bfc:	f001 fbaa 	bl	8003354 <HAL_Delay>

	MPU6050_Get_LSB_Sensitivity(FS_SCALE_GYRO, FS_SCALE_ACC);
 8001c00:	79ba      	ldrb	r2, [r7, #6]
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	4611      	mov	r1, r2
 8001c06:	4618      	mov	r0, r3
 8001c08:	f000 f882 	bl	8001d10 <MPU6050_Get_LSB_Sensitivity>
	//printf("LSB_Sensitivity_GYRO: %f, LSB_Sensitivity_ACC: %f\n",LSB_Sensitivity_GYRO, LSB_Sensitivity_ACC);

	//Interrupt PIN setting
	uint8_t INT_LEVEL = 0x0; //0 - active high, 1 - active low
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	717b      	strb	r3, [r7, #5]
	uint8_t LATCH_INT_EN = 0x0; //0 - INT 50us pulse, 1 - interrupt clear required
 8001c10:	2300      	movs	r3, #0
 8001c12:	713b      	strb	r3, [r7, #4]
	uint8_t INT_RD_CLEAR = 0x0; //0 - INT flag cleared by reading INT_STATUS, 1 - INT flag cleared by any read operation
 8001c14:	2300      	movs	r3, #0
 8001c16:	70fb      	strb	r3, [r7, #3]
	MPU6050_Writebyte(MPU6050_INT_PIN_CFG, (INT_LEVEL<<7)|(LATCH_INT_EN<<5)|(INT_RD_CLEAR<<4)); //
 8001c18:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001c1c:	01db      	lsls	r3, r3, #7
 8001c1e:	b25a      	sxtb	r2, r3
 8001c20:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001c24:	015b      	lsls	r3, r3, #5
 8001c26:	b25b      	sxtb	r3, r3
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	b25a      	sxtb	r2, r3
 8001c2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	b25b      	sxtb	r3, r3
 8001c34:	4313      	orrs	r3, r2
 8001c36:	b25b      	sxtb	r3, r3
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	2037      	movs	r0, #55	@ 0x37
 8001c3e:	f7ff ff43 	bl	8001ac8 <MPU6050_Writebyte>
	HAL_Delay(50);
 8001c42:	2032      	movs	r0, #50	@ 0x32
 8001c44:	f001 fb86 	bl	8003354 <HAL_Delay>

	//Interrupt enable setting
	uint8_t DATA_RDY_EN = 0x1; // 1 - enable, 0 - disable
 8001c48:	2301      	movs	r3, #1
 8001c4a:	70bb      	strb	r3, [r7, #2]
	MPU6050_Writebyte(MPU6050_INT_ENABLE, DATA_RDY_EN);
 8001c4c:	78bb      	ldrb	r3, [r7, #2]
 8001c4e:	4619      	mov	r1, r3
 8001c50:	2038      	movs	r0, #56	@ 0x38
 8001c52:	f7ff ff39 	bl	8001ac8 <MPU6050_Writebyte>
	HAL_Delay(50);
 8001c56:	2032      	movs	r0, #50	@ 0x32
 8001c58:	f001 fb7c 	bl	8003354 <HAL_Delay>

	//printf("MPU6050 setting is finished\n");
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <MPU6050_Get6AxisRawData>:
/*Get Raw Data from sensor*/
void MPU6050_Get6AxisRawData(Struct_MPU6050* mpu6050)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
	uint8_t data[14];
	MPU6050_Readbytes(MPU6050_ACCEL_XOUT_H, 14, data);
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	461a      	mov	r2, r3
 8001c72:	210e      	movs	r1, #14
 8001c74:	203b      	movs	r0, #59	@ 0x3b
 8001c76:	f7ff ff5d 	bl	8001b34 <MPU6050_Readbytes>

	mpu6050->acc_x_raw = (data[0] << 8) | data[1];
 8001c7a:	7a3b      	ldrb	r3, [r7, #8]
 8001c7c:	b21b      	sxth	r3, r3
 8001c7e:	021b      	lsls	r3, r3, #8
 8001c80:	b21a      	sxth	r2, r3
 8001c82:	7a7b      	ldrb	r3, [r7, #9]
 8001c84:	b21b      	sxth	r3, r3
 8001c86:	4313      	orrs	r3, r2
 8001c88:	b21a      	sxth	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	801a      	strh	r2, [r3, #0]
	mpu6050->acc_y_raw = (data[2] << 8) | data[3];
 8001c8e:	7abb      	ldrb	r3, [r7, #10]
 8001c90:	b21b      	sxth	r3, r3
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	b21a      	sxth	r2, r3
 8001c96:	7afb      	ldrb	r3, [r7, #11]
 8001c98:	b21b      	sxth	r3, r3
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	b21a      	sxth	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	805a      	strh	r2, [r3, #2]
	mpu6050->acc_z_raw = (data[4] << 8) | data[5];
 8001ca2:	7b3b      	ldrb	r3, [r7, #12]
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	b21a      	sxth	r2, r3
 8001caa:	7b7b      	ldrb	r3, [r7, #13]
 8001cac:	b21b      	sxth	r3, r3
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	b21a      	sxth	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	809a      	strh	r2, [r3, #4]

	mpu6050->temperature_raw = (data[6] << 8) | data[7];
 8001cb6:	7bbb      	ldrb	r3, [r7, #14]
 8001cb8:	b21b      	sxth	r3, r3
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	b21a      	sxth	r2, r3
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
 8001cc0:	b21b      	sxth	r3, r3
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	b21a      	sxth	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	80da      	strh	r2, [r3, #6]

	mpu6050->gyro_x_raw = ((data[8] << 8) | data[9]);
 8001cca:	7c3b      	ldrb	r3, [r7, #16]
 8001ccc:	b21b      	sxth	r3, r3
 8001cce:	021b      	lsls	r3, r3, #8
 8001cd0:	b21a      	sxth	r2, r3
 8001cd2:	7c7b      	ldrb	r3, [r7, #17]
 8001cd4:	b21b      	sxth	r3, r3
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	b21a      	sxth	r2, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	811a      	strh	r2, [r3, #8]
	mpu6050->gyro_y_raw = ((data[10] << 8) | data[11]);
 8001cde:	7cbb      	ldrb	r3, [r7, #18]
 8001ce0:	b21b      	sxth	r3, r3
 8001ce2:	021b      	lsls	r3, r3, #8
 8001ce4:	b21a      	sxth	r2, r3
 8001ce6:	7cfb      	ldrb	r3, [r7, #19]
 8001ce8:	b21b      	sxth	r3, r3
 8001cea:	4313      	orrs	r3, r2
 8001cec:	b21a      	sxth	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	815a      	strh	r2, [r3, #10]
	mpu6050->gyro_z_raw = ((data[12] << 8) | data[13]);
 8001cf2:	7d3b      	ldrb	r3, [r7, #20]
 8001cf4:	b21b      	sxth	r3, r3
 8001cf6:	021b      	lsls	r3, r3, #8
 8001cf8:	b21a      	sxth	r2, r3
 8001cfa:	7d7b      	ldrb	r3, [r7, #21]
 8001cfc:	b21b      	sxth	r3, r3
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	b21a      	sxth	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	819a      	strh	r2, [r3, #12]
}
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <MPU6050_Get_LSB_Sensitivity>:

void MPU6050_Get_LSB_Sensitivity(uint8_t FS_SCALE_GYRO, uint8_t FS_SCALE_ACC)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	460a      	mov	r2, r1
 8001d1a:	71fb      	strb	r3, [r7, #7]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	71bb      	strb	r3, [r7, #6]
	switch(FS_SCALE_GYRO)
 8001d20:	79fb      	ldrb	r3, [r7, #7]
 8001d22:	2b03      	cmp	r3, #3
 8001d24:	d81e      	bhi.n	8001d64 <MPU6050_Get_LSB_Sensitivity+0x54>
 8001d26:	a201      	add	r2, pc, #4	@ (adr r2, 8001d2c <MPU6050_Get_LSB_Sensitivity+0x1c>)
 8001d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d2c:	08001d3d 	.word	0x08001d3d
 8001d30:	08001d47 	.word	0x08001d47
 8001d34:	08001d51 	.word	0x08001d51
 8001d38:	08001d5b 	.word	0x08001d5b
	{
	case 0:
		LSB_Sensitivity_GYRO = 131*SCALE_10;
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001db4 <MPU6050_Get_LSB_Sensitivity+0xa4>)
 8001d3e:	f240 521e 	movw	r2, #1310	@ 0x51e
 8001d42:	601a      	str	r2, [r3, #0]
		break;
 8001d44:	e00e      	b.n	8001d64 <MPU6050_Get_LSB_Sensitivity+0x54>
	case 1:
		LSB_Sensitivity_GYRO = 655;//10 porque era 65.5
 8001d46:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <MPU6050_Get_LSB_Sensitivity+0xa4>)
 8001d48:	f240 228f 	movw	r2, #655	@ 0x28f
 8001d4c:	601a      	str	r2, [r3, #0]
		break;
 8001d4e:	e009      	b.n	8001d64 <MPU6050_Get_LSB_Sensitivity+0x54>
	case 2:
		LSB_Sensitivity_GYRO = 328;//10 porque era 65.5
 8001d50:	4b18      	ldr	r3, [pc, #96]	@ (8001db4 <MPU6050_Get_LSB_Sensitivity+0xa4>)
 8001d52:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8001d56:	601a      	str	r2, [r3, #0]
		break;
 8001d58:	e004      	b.n	8001d64 <MPU6050_Get_LSB_Sensitivity+0x54>
	case 3:
		LSB_Sensitivity_GYRO = 164*SCALE_10; //PENIS
 8001d5a:	4b16      	ldr	r3, [pc, #88]	@ (8001db4 <MPU6050_Get_LSB_Sensitivity+0xa4>)
 8001d5c:	f44f 62cd 	mov.w	r2, #1640	@ 0x668
 8001d60:	601a      	str	r2, [r3, #0]
		break;
 8001d62:	bf00      	nop
	}
	switch(FS_SCALE_ACC)
 8001d64:	79bb      	ldrb	r3, [r7, #6]
 8001d66:	2b03      	cmp	r3, #3
 8001d68:	d81e      	bhi.n	8001da8 <MPU6050_Get_LSB_Sensitivity+0x98>
 8001d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d70 <MPU6050_Get_LSB_Sensitivity+0x60>)
 8001d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d70:	08001d81 	.word	0x08001d81
 8001d74:	08001d8b 	.word	0x08001d8b
 8001d78:	08001d95 	.word	0x08001d95
 8001d7c:	08001d9f 	.word	0x08001d9f
	{
	case 0:
		LSB_Sensitivity_ACC = 16384;
 8001d80:	4b0d      	ldr	r3, [pc, #52]	@ (8001db8 <MPU6050_Get_LSB_Sensitivity+0xa8>)
 8001d82:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d86:	601a      	str	r2, [r3, #0]
		break;
 8001d88:	e00e      	b.n	8001da8 <MPU6050_Get_LSB_Sensitivity+0x98>
	case 1:
		LSB_Sensitivity_ACC = 8192;
 8001d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001db8 <MPU6050_Get_LSB_Sensitivity+0xa8>)
 8001d8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d90:	601a      	str	r2, [r3, #0]
		break;
 8001d92:	e009      	b.n	8001da8 <MPU6050_Get_LSB_Sensitivity+0x98>
	case 2:
		LSB_Sensitivity_ACC = 4096;
 8001d94:	4b08      	ldr	r3, [pc, #32]	@ (8001db8 <MPU6050_Get_LSB_Sensitivity+0xa8>)
 8001d96:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d9a:	601a      	str	r2, [r3, #0]
		break;
 8001d9c:	e004      	b.n	8001da8 <MPU6050_Get_LSB_Sensitivity+0x98>
	case 3:
		LSB_Sensitivity_ACC = 2048;
 8001d9e:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <MPU6050_Get_LSB_Sensitivity+0xa8>)
 8001da0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001da4:	601a      	str	r2, [r3, #0]
		break;
 8001da6:	bf00      	nop
	}
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20001a04 	.word	0x20001a04
 8001db8:	20001a00 	.word	0x20001a00

08001dbc <MPU6050_DataConvert>:

/*Convert Unit. acc_raw -> g, gyro_raw -> degree per second*/
void MPU6050_DataConvert(Struct_MPU6050* mpu6050)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
	//printf("LSB_Sensitivity_GYRO: %f, LSB_Sensitivity_ACC: %f\n",LSB_Sensitivity_GYRO,LSB_Sensitivity_ACC);
	mpu6050->acc_x = mpu6050->acc_x_raw *SCALE_1K/ LSB_Sensitivity_ACC;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dd0:	fb03 f202 	mul.w	r2, r3, r2
 8001dd4:	4b31      	ldr	r3, [pc, #196]	@ (8001e9c <MPU6050_DataConvert+0xe0>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	fb92 f2f3 	sdiv	r2, r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	611a      	str	r2, [r3, #16]
	mpu6050->acc_y = mpu6050->acc_y_raw  *SCALE_1K / LSB_Sensitivity_ACC;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001de6:	461a      	mov	r2, r3
 8001de8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dec:	fb03 f202 	mul.w	r2, r3, r2
 8001df0:	4b2a      	ldr	r3, [pc, #168]	@ (8001e9c <MPU6050_DataConvert+0xe0>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	fb92 f2f3 	sdiv	r2, r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	615a      	str	r2, [r3, #20]
	mpu6050->acc_z = mpu6050->acc_z_raw *SCALE_1K/ LSB_Sensitivity_ACC;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e02:	461a      	mov	r2, r3
 8001e04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e08:	fb03 f202 	mul.w	r2, r3, r2
 8001e0c:	4b23      	ldr	r3, [pc, #140]	@ (8001e9c <MPU6050_DataConvert+0xe0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	fb92 f2f3 	sdiv	r2, r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	619a      	str	r2, [r3, #24]

	mpu6050->temperature = ((mpu6050->temperature_raw) *SCALE_1K)/340+36530;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e24:	fb02 f303 	mul.w	r3, r2, r3
 8001e28:	4a1d      	ldr	r2, [pc, #116]	@ (8001ea0 <MPU6050_DataConvert+0xe4>)
 8001e2a:	fb82 1203 	smull	r1, r2, r2, r3
 8001e2e:	11d2      	asrs	r2, r2, #7
 8001e30:	17db      	asrs	r3, r3, #31
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	f503 430e 	add.w	r3, r3, #36352	@ 0x8e00
 8001e38:	33b2      	adds	r3, #178	@ 0xb2
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	61d3      	str	r3, [r2, #28]

	mpu6050->gyro_x = mpu6050->gyro_x_raw  *SCALE_10K/ LSB_Sensitivity_GYRO; // ACA ES * 10K PORQUE LA SENSIBILIDAD VIENE EN FACTOR x10
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001e44:	461a      	mov	r2, r3
 8001e46:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001e4a:	fb03 f202 	mul.w	r2, r3, r2
 8001e4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <MPU6050_DataConvert+0xe8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	fb92 f2f3 	sdiv	r2, r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	621a      	str	r2, [r3, #32]
	mpu6050->gyro_y = mpu6050->gyro_y_raw *SCALE_10K / LSB_Sensitivity_GYRO;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e60:	461a      	mov	r2, r3
 8001e62:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001e66:	fb03 f202 	mul.w	r2, r3, r2
 8001e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea4 <MPU6050_DataConvert+0xe8>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	fb92 f2f3 	sdiv	r2, r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	625a      	str	r2, [r3, #36]	@ 0x24
	mpu6050->gyro_z = mpu6050->gyro_z_raw  *SCALE_10K/ LSB_Sensitivity_GYRO;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001e82:	fb03 f202 	mul.w	r2, r3, r2
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <MPU6050_DataConvert+0xe8>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	fb92 f2f3 	sdiv	r2, r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr
 8001e9c:	20001a00 	.word	0x20001a00
 8001ea0:	60606061 	.word	0x60606061
 8001ea4:	20001a04 	.word	0x20001a04

08001ea8 <MPU6050_DataReady>:


int MPU6050_DataReady(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
    uint8_t status;
    MPU6050_Readbyte(MPU6050_INT_STATUS, &status);
 8001eae:	1dfb      	adds	r3, r7, #7
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	203a      	movs	r0, #58	@ 0x3a
 8001eb4:	f7ff fe24 	bl	8001b00 <MPU6050_Readbyte>
    return (status & 0x01);
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	f003 0301 	and.w	r3, r3, #1
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <MPU6050_ProcessData>:


void MPU6050_ProcessData(Struct_MPU6050* mpu6050)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
	MPU6050_Get6AxisRawData(mpu6050);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff fec8 	bl	8001c64 <MPU6050_Get6AxisRawData>
	MPU6050_DataConvert(mpu6050);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff71 	bl	8001dbc <MPU6050_DataConvert>
	StepDetector_Update(mpu6050);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f804 	bl	8001ee8 <StepDetector_Update>
}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <StepDetector_Update>:
#define STEP_THRESHOLD_DELTA  (700LL * 700LL)  // sensitivity
#define STEP_MIN_INTERVAL_MS  250               // minimum time between steps
#define GRAVITY_LPF_ALPHA     100               // baseline smoothing factor

void StepDetector_Update(const Struct_MPU6050 *mpu)
{
 8001ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001eec:	b0a7      	sub	sp, #156	@ 0x9c
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	66f8      	str	r0, [r7, #108]	@ 0x6c
    int32_t ax = mpu->acc_x;
 8001ef2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    int32_t ay = mpu->acc_y;
 8001efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    int32_t az = mpu->acc_z;
 8001f02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f04:	699b      	ldr	r3, [r3, #24]
 8001f06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    // magnitude squared (orientation-independent)
    int64_t magSq = (int64_t)ax * ax + (int64_t)ay * ay + (int64_t)az * az;
 8001f0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f0e:	17da      	asrs	r2, r3, #31
 8001f10:	469a      	mov	sl, r3
 8001f12:	4693      	mov	fp, r2
 8001f14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f18:	17da      	asrs	r2, r3, #31
 8001f1a:	4698      	mov	r8, r3
 8001f1c:	4691      	mov	r9, r2
 8001f1e:	fb08 f20b 	mul.w	r2, r8, fp
 8001f22:	fb0a f309 	mul.w	r3, sl, r9
 8001f26:	4413      	add	r3, r2
 8001f28:	fbaa 2108 	umull	r2, r1, sl, r8
 8001f2c:	6679      	str	r1, [r7, #100]	@ 0x64
 8001f2e:	663a      	str	r2, [r7, #96]	@ 0x60
 8001f30:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001f32:	4413      	add	r3, r2
 8001f34:	667b      	str	r3, [r7, #100]	@ 0x64
 8001f36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f3a:	17da      	asrs	r2, r3, #31
 8001f3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001f40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f44:	17da      	asrs	r2, r3, #31
 8001f46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f48:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001f4a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001f4e:	460b      	mov	r3, r1
 8001f50:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001f54:	4642      	mov	r2, r8
 8001f56:	fb02 f203 	mul.w	r2, r2, r3
 8001f5a:	464b      	mov	r3, r9
 8001f5c:	4606      	mov	r6, r0
 8001f5e:	fb06 f303 	mul.w	r3, r6, r3
 8001f62:	4413      	add	r3, r2
 8001f64:	4602      	mov	r2, r0
 8001f66:	4641      	mov	r1, r8
 8001f68:	fba2 2101 	umull	r2, r1, r2, r1
 8001f6c:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001f6e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001f70:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001f72:	4413      	add	r3, r2
 8001f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f76:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001f7a:	4643      	mov	r3, r8
 8001f7c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001f80:	4602      	mov	r2, r0
 8001f82:	189b      	adds	r3, r3, r2
 8001f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f86:	460b      	mov	r3, r1
 8001f88:	464a      	mov	r2, r9
 8001f8a:	eb42 0303 	adc.w	r3, r2, r3
 8001f8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f94:	17da      	asrs	r2, r3, #31
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f9e:	17da      	asrs	r2, r3, #31
 8001fa0:	623b      	str	r3, [r7, #32]
 8001fa2:	627a      	str	r2, [r7, #36]	@ 0x24
 8001fa4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001fa8:	460b      	mov	r3, r1
 8001faa:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001fae:	4642      	mov	r2, r8
 8001fb0:	fb02 f203 	mul.w	r2, r2, r3
 8001fb4:	464b      	mov	r3, r9
 8001fb6:	4606      	mov	r6, r0
 8001fb8:	fb06 f303 	mul.w	r3, r6, r3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	4641      	mov	r1, r8
 8001fc2:	fba2 2101 	umull	r2, r1, r2, r1
 8001fc6:	6579      	str	r1, [r7, #84]	@ 0x54
 8001fc8:	653a      	str	r2, [r7, #80]	@ 0x50
 8001fca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001fcc:	4413      	add	r3, r2
 8001fce:	657b      	str	r3, [r7, #84]	@ 0x54
 8001fd0:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	@ 0x30
 8001fd4:	4643      	mov	r3, r8
 8001fd6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001fda:	4602      	mov	r2, r0
 8001fdc:	189b      	adds	r3, r3, r2
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	464a      	mov	r2, r9
 8001fe4:	eb42 0303 	adc.w	r3, r2, r3
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fee:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80

    // initialize gravity baseline at first call
    if (gravitySq == 0) {
 8001ff2:	4b3e      	ldr	r3, [pc, #248]	@ (80020ec <StepDetector_Update+0x204>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	d105      	bne.n	8002008 <StepDetector_Update+0x120>
        gravitySq = magSq;
 8001ffc:	493b      	ldr	r1, [pc, #236]	@ (80020ec <StepDetector_Update+0x204>)
 8001ffe:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002002:	e9c1 2300 	strd	r2, r3, [r1]
        return;
 8002006:	e06c      	b.n	80020e2 <StepDetector_Update+0x1fa>
    }

    // compute deviation from baseline
    int64_t delta = magSq > gravitySq ? magSq - gravitySq : gravitySq - magSq;
 8002008:	4b38      	ldr	r3, [pc, #224]	@ (80020ec <StepDetector_Update+0x204>)
 800200a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800200e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002012:	4290      	cmp	r0, r2
 8002014:	eb71 0303 	sbcs.w	r3, r1, r3
 8002018:	da0a      	bge.n	8002030 <StepDetector_Update+0x148>
 800201a:	4b34      	ldr	r3, [pc, #208]	@ (80020ec <StepDetector_Update+0x204>)
 800201c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002020:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002024:	1a86      	subs	r6, r0, r2
 8002026:	64be      	str	r6, [r7, #72]	@ 0x48
 8002028:	eb61 0303 	sbc.w	r3, r1, r3
 800202c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800202e:	e009      	b.n	8002044 <StepDetector_Update+0x15c>
 8002030:	4b2e      	ldr	r3, [pc, #184]	@ (80020ec <StepDetector_Update+0x204>)
 8002032:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002036:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 800203a:	1a86      	subs	r6, r0, r2
 800203c:	64be      	str	r6, [r7, #72]	@ 0x48
 800203e:	eb61 0303 	sbc.w	r3, r1, r3
 8002042:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002044:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002048:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78

    // step detection
    uint32_t now = HAL_GetTick();
 800204c:	f001 f978 	bl	8003340 <HAL_GetTick>
 8002050:	6778      	str	r0, [r7, #116]	@ 0x74
    if (delta > STEP_THRESHOLD_DELTA && (now - lastStepTime) > STEP_MIN_INTERVAL_MS) {
 8002052:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002056:	4926      	ldr	r1, [pc, #152]	@ (80020f0 <StepDetector_Update+0x208>)
 8002058:	428a      	cmp	r2, r1
 800205a:	f173 0300 	sbcs.w	r3, r3, #0
 800205e:	db0d      	blt.n	800207c <StepDetector_Update+0x194>
 8002060:	4b24      	ldr	r3, [pc, #144]	@ (80020f4 <StepDetector_Update+0x20c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2bfa      	cmp	r3, #250	@ 0xfa
 800206a:	d907      	bls.n	800207c <StepDetector_Update+0x194>
        stepCount++;
 800206c:	4b22      	ldr	r3, [pc, #136]	@ (80020f8 <StepDetector_Update+0x210>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	3301      	adds	r3, #1
 8002072:	4a21      	ldr	r2, [pc, #132]	@ (80020f8 <StepDetector_Update+0x210>)
 8002074:	6013      	str	r3, [r2, #0]
        lastStepTime = now;
 8002076:	4a1f      	ldr	r2, [pc, #124]	@ (80020f4 <StepDetector_Update+0x20c>)
 8002078:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800207a:	6013      	str	r3, [r2, #0]
    }

    // update gravity baseline (simple low-pass filter)
    gravitySq = (gravitySq * (GRAVITY_LPF_ALPHA - 1) + magSq) / GRAVITY_LPF_ALPHA;
 800207c:	4b1b      	ldr	r3, [pc, #108]	@ (80020ec <StepDetector_Update+0x204>)
 800207e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	1896      	adds	r6, r2, r2
 8002088:	603e      	str	r6, [r7, #0]
 800208a:	415b      	adcs	r3, r3
 800208c:	607b      	str	r3, [r7, #4]
 800208e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002092:	1814      	adds	r4, r2, r0
 8002094:	eb43 0501 	adc.w	r5, r3, r1
 8002098:	f04f 0200 	mov.w	r2, #0
 800209c:	f04f 0300 	mov.w	r3, #0
 80020a0:	016b      	lsls	r3, r5, #5
 80020a2:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80020a6:	0162      	lsls	r2, r4, #5
 80020a8:	18a1      	adds	r1, r4, r2
 80020aa:	61b9      	str	r1, [r7, #24]
 80020ac:	eb45 0303 	adc.w	r3, r5, r3
 80020b0:	61fb      	str	r3, [r7, #28]
 80020b2:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80020b6:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80020ba:	4621      	mov	r1, r4
 80020bc:	1889      	adds	r1, r1, r2
 80020be:	6139      	str	r1, [r7, #16]
 80020c0:	4629      	mov	r1, r5
 80020c2:	eb43 0101 	adc.w	r1, r3, r1
 80020c6:	6179      	str	r1, [r7, #20]
 80020c8:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020d4:	f7fe f842 	bl	800015c <__aeabi_ldivmod>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	4903      	ldr	r1, [pc, #12]	@ (80020ec <StepDetector_Update+0x204>)
 80020de:	e9c1 2300 	strd	r2, r3, [r1]
}
 80020e2:	379c      	adds	r7, #156	@ 0x9c
 80020e4:	46bd      	mov	sp, r7
 80020e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020ea:	bf00      	nop
 80020ec:	20001a10 	.word	0x20001a10
 80020f0:	00077a11 	.word	0x00077a11
 80020f4:	20001a0c 	.word	0x20001a0c
 80020f8:	20001a08 	.word	0x20001a08

080020fc <StepDetector_GetCount>:

uint32_t StepDetector_GetCount(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
    return stepCount;
 8002100:	4b02      	ldr	r3, [pc, #8]	@ (800210c <StepDetector_GetCount+0x10>)
 8002102:	681b      	ldr	r3, [r3, #0]
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	20001a08 	.word	0x20001a08

08002110 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002114:	4b17      	ldr	r3, [pc, #92]	@ (8002174 <MX_SPI1_Init+0x64>)
 8002116:	4a18      	ldr	r2, [pc, #96]	@ (8002178 <MX_SPI1_Init+0x68>)
 8002118:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800211a:	4b16      	ldr	r3, [pc, #88]	@ (8002174 <MX_SPI1_Init+0x64>)
 800211c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002120:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002122:	4b14      	ldr	r3, [pc, #80]	@ (8002174 <MX_SPI1_Init+0x64>)
 8002124:	2200      	movs	r2, #0
 8002126:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002128:	4b12      	ldr	r3, [pc, #72]	@ (8002174 <MX_SPI1_Init+0x64>)
 800212a:	2200      	movs	r2, #0
 800212c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800212e:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <MX_SPI1_Init+0x64>)
 8002130:	2200      	movs	r2, #0
 8002132:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002134:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <MX_SPI1_Init+0x64>)
 8002136:	2200      	movs	r2, #0
 8002138:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800213a:	4b0e      	ldr	r3, [pc, #56]	@ (8002174 <MX_SPI1_Init+0x64>)
 800213c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002140:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002142:	4b0c      	ldr	r3, [pc, #48]	@ (8002174 <MX_SPI1_Init+0x64>)
 8002144:	2200      	movs	r2, #0
 8002146:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002148:	4b0a      	ldr	r3, [pc, #40]	@ (8002174 <MX_SPI1_Init+0x64>)
 800214a:	2200      	movs	r2, #0
 800214c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800214e:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <MX_SPI1_Init+0x64>)
 8002150:	2200      	movs	r2, #0
 8002152:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002154:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <MX_SPI1_Init+0x64>)
 8002156:	2200      	movs	r2, #0
 8002158:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800215a:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <MX_SPI1_Init+0x64>)
 800215c:	220a      	movs	r2, #10
 800215e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002160:	4804      	ldr	r0, [pc, #16]	@ (8002174 <MX_SPI1_Init+0x64>)
 8002162:	f003 f905 	bl	8005370 <HAL_SPI_Init>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800216c:	f7ff fca6 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20001a18 	.word	0x20001a18
 8002178:	40013000 	.word	0x40013000

0800217c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002180:	4b17      	ldr	r3, [pc, #92]	@ (80021e0 <MX_SPI2_Init+0x64>)
 8002182:	4a18      	ldr	r2, [pc, #96]	@ (80021e4 <MX_SPI2_Init+0x68>)
 8002184:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002186:	4b16      	ldr	r3, [pc, #88]	@ (80021e0 <MX_SPI2_Init+0x64>)
 8002188:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800218c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800218e:	4b14      	ldr	r3, [pc, #80]	@ (80021e0 <MX_SPI2_Init+0x64>)
 8002190:	2200      	movs	r2, #0
 8002192:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002194:	4b12      	ldr	r3, [pc, #72]	@ (80021e0 <MX_SPI2_Init+0x64>)
 8002196:	2200      	movs	r2, #0
 8002198:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800219a:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <MX_SPI2_Init+0x64>)
 800219c:	2200      	movs	r2, #0
 800219e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021a0:	4b0f      	ldr	r3, [pc, #60]	@ (80021e0 <MX_SPI2_Init+0x64>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80021a6:	4b0e      	ldr	r3, [pc, #56]	@ (80021e0 <MX_SPI2_Init+0x64>)
 80021a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021ac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021ae:	4b0c      	ldr	r3, [pc, #48]	@ (80021e0 <MX_SPI2_Init+0x64>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021b4:	4b0a      	ldr	r3, [pc, #40]	@ (80021e0 <MX_SPI2_Init+0x64>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80021ba:	4b09      	ldr	r3, [pc, #36]	@ (80021e0 <MX_SPI2_Init+0x64>)
 80021bc:	2200      	movs	r2, #0
 80021be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021c0:	4b07      	ldr	r3, [pc, #28]	@ (80021e0 <MX_SPI2_Init+0x64>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80021c6:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <MX_SPI2_Init+0x64>)
 80021c8:	220a      	movs	r2, #10
 80021ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021cc:	4804      	ldr	r0, [pc, #16]	@ (80021e0 <MX_SPI2_Init+0x64>)
 80021ce:	f003 f8cf 	bl	8005370 <HAL_SPI_Init>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80021d8:	f7ff fc70 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20001a70 	.word	0x20001a70
 80021e4:	40003800 	.word	0x40003800

080021e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08a      	sub	sp, #40	@ 0x28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f0:	f107 0318 	add.w	r3, r7, #24
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	605a      	str	r2, [r3, #4]
 80021fa:	609a      	str	r2, [r3, #8]
 80021fc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a37      	ldr	r2, [pc, #220]	@ (80022e0 <HAL_SPI_MspInit+0xf8>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d130      	bne.n	800226a <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002208:	4b36      	ldr	r3, [pc, #216]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	4a35      	ldr	r2, [pc, #212]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 800220e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002212:	6193      	str	r3, [r2, #24]
 8002214:	4b33      	ldr	r3, [pc, #204]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002220:	4b30      	ldr	r3, [pc, #192]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	4a2f      	ldr	r2, [pc, #188]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 8002226:	f043 0304 	orr.w	r3, r3, #4
 800222a:	6193      	str	r3, [r2, #24]
 800222c:	4b2d      	ldr	r3, [pc, #180]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002238:	23a0      	movs	r3, #160	@ 0xa0
 800223a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002240:	2303      	movs	r3, #3
 8002242:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002244:	f107 0318 	add.w	r3, r7, #24
 8002248:	4619      	mov	r1, r3
 800224a:	4827      	ldr	r0, [pc, #156]	@ (80022e8 <HAL_SPI_MspInit+0x100>)
 800224c:	f001 fa66 	bl	800371c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002250:	2340      	movs	r3, #64	@ 0x40
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225c:	f107 0318 	add.w	r3, r7, #24
 8002260:	4619      	mov	r1, r3
 8002262:	4821      	ldr	r0, [pc, #132]	@ (80022e8 <HAL_SPI_MspInit+0x100>)
 8002264:	f001 fa5a 	bl	800371c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002268:	e036      	b.n	80022d8 <HAL_SPI_MspInit+0xf0>
  else if(spiHandle->Instance==SPI2)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a1f      	ldr	r2, [pc, #124]	@ (80022ec <HAL_SPI_MspInit+0x104>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d131      	bne.n	80022d8 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002274:	4b1b      	ldr	r3, [pc, #108]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	4a1a      	ldr	r2, [pc, #104]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 800227a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800227e:	61d3      	str	r3, [r2, #28]
 8002280:	4b18      	ldr	r3, [pc, #96]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800228c:	4b15      	ldr	r3, [pc, #84]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	4a14      	ldr	r2, [pc, #80]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 8002292:	f043 0308 	orr.w	r3, r3, #8
 8002296:	6193      	str	r3, [r2, #24]
 8002298:	4b12      	ldr	r3, [pc, #72]	@ (80022e4 <HAL_SPI_MspInit+0xfc>)
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	f003 0308 	and.w	r3, r3, #8
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80022a4:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80022a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022aa:	2302      	movs	r3, #2
 80022ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ae:	2303      	movs	r3, #3
 80022b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b2:	f107 0318 	add.w	r3, r7, #24
 80022b6:	4619      	mov	r1, r3
 80022b8:	480d      	ldr	r0, [pc, #52]	@ (80022f0 <HAL_SPI_MspInit+0x108>)
 80022ba:	f001 fa2f 	bl	800371c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80022be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022cc:	f107 0318 	add.w	r3, r7, #24
 80022d0:	4619      	mov	r1, r3
 80022d2:	4807      	ldr	r0, [pc, #28]	@ (80022f0 <HAL_SPI_MspInit+0x108>)
 80022d4:	f001 fa22 	bl	800371c <HAL_GPIO_Init>
}
 80022d8:	bf00      	nop
 80022da:	3728      	adds	r7, #40	@ 0x28
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40013000 	.word	0x40013000
 80022e4:	40021000 	.word	0x40021000
 80022e8:	40010800 	.word	0x40010800
 80022ec:	40003800 	.word	0x40003800
 80022f0:	40010c00 	.word	0x40010c00

080022f4 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80022f8:	2200      	movs	r2, #0
 80022fa:	2108      	movs	r1, #8
 80022fc:	4802      	ldr	r0, [pc, #8]	@ (8002308 <ST7735_Select+0x14>)
 80022fe:	f001 fba8 	bl	8003a52 <HAL_GPIO_WritePin>
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40010c00 	.word	0x40010c00

0800230c <ST7735_Unselect>:

void ST7735_Unselect() {
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8002310:	2201      	movs	r2, #1
 8002312:	2108      	movs	r1, #8
 8002314:	4802      	ldr	r0, [pc, #8]	@ (8002320 <ST7735_Unselect+0x14>)
 8002316:	f001 fb9c 	bl	8003a52 <HAL_GPIO_WritePin>
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40010c00 	.word	0x40010c00

08002324 <ST7735_Reset>:

static void ST7735_Reset() {
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8002328:	2200      	movs	r2, #0
 800232a:	2101      	movs	r1, #1
 800232c:	4806      	ldr	r0, [pc, #24]	@ (8002348 <ST7735_Reset+0x24>)
 800232e:	f001 fb90 	bl	8003a52 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8002332:	2005      	movs	r0, #5
 8002334:	f001 f80e 	bl	8003354 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8002338:	2201      	movs	r2, #1
 800233a:	2101      	movs	r1, #1
 800233c:	4802      	ldr	r0, [pc, #8]	@ (8002348 <ST7735_Reset+0x24>)
 800233e:	f001 fb88 	bl	8003a52 <HAL_GPIO_WritePin>
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	40010c00 	.word	0x40010c00

0800234c <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8002356:	2200      	movs	r2, #0
 8002358:	2102      	movs	r1, #2
 800235a:	4807      	ldr	r0, [pc, #28]	@ (8002378 <ST7735_WriteCommand+0x2c>)
 800235c:	f001 fb79 	bl	8003a52 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8002360:	1df9      	adds	r1, r7, #7
 8002362:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002366:	2201      	movs	r2, #1
 8002368:	4804      	ldr	r0, [pc, #16]	@ (800237c <ST7735_WriteCommand+0x30>)
 800236a:	f003 f885 	bl	8005478 <HAL_SPI_Transmit>
}
 800236e:	bf00      	nop
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40010c00 	.word	0x40010c00
 800237c:	20001a70 	.word	0x20001a70

08002380 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800238a:	2201      	movs	r2, #1
 800238c:	2102      	movs	r1, #2
 800238e:	4807      	ldr	r0, [pc, #28]	@ (80023ac <ST7735_WriteData+0x2c>)
 8002390:	f001 fb5f 	bl	8003a52 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	b29a      	uxth	r2, r3
 8002398:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	4804      	ldr	r0, [pc, #16]	@ (80023b0 <ST7735_WriteData+0x30>)
 80023a0:	f003 f86a 	bl	8005478 <HAL_SPI_Transmit>
}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40010c00 	.word	0x40010c00
 80023b0:	20001a70 	.word	0x20001a70

080023b4 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	1c5a      	adds	r2, r3, #1
 80023c0:	607a      	str	r2, [r7, #4]
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80023c6:	e034      	b.n	8002432 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	1c5a      	adds	r2, r3, #1
 80023cc:	607a      	str	r2, [r7, #4]
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80023d2:	7afb      	ldrb	r3, [r7, #11]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ffb9 	bl	800234c <ST7735_WriteCommand>

        numArgs = *addr++;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	1c5a      	adds	r2, r3, #1
 80023de:	607a      	str	r2, [r7, #4]
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80023e4:	7abb      	ldrb	r3, [r7, #10]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ec:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80023ee:	7abb      	ldrb	r3, [r7, #10]
 80023f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80023f4:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 80023f6:	7abb      	ldrb	r3, [r7, #10]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d008      	beq.n	800240e <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80023fc:	7abb      	ldrb	r3, [r7, #10]
 80023fe:	4619      	mov	r1, r3
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff ffbd 	bl	8002380 <ST7735_WriteData>
            addr += numArgs;
 8002406:	7abb      	ldrb	r3, [r7, #10]
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	4413      	add	r3, r2
 800240c:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800240e:	89bb      	ldrh	r3, [r7, #12]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d00e      	beq.n	8002432 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	1c5a      	adds	r2, r3, #1
 8002418:	607a      	str	r2, [r7, #4]
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800241e:	89bb      	ldrh	r3, [r7, #12]
 8002420:	2bff      	cmp	r3, #255	@ 0xff
 8002422:	d102      	bne.n	800242a <ST7735_ExecuteCommandList+0x76>
 8002424:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002428:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800242a:	89bb      	ldrh	r3, [r7, #12]
 800242c:	4618      	mov	r0, r3
 800242e:	f000 ff91 	bl	8003354 <HAL_Delay>
    while(numCommands--) {
 8002432:	7bfb      	ldrb	r3, [r7, #15]
 8002434:	1e5a      	subs	r2, r3, #1
 8002436:	73fa      	strb	r2, [r7, #15]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d1c5      	bne.n	80023c8 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 800243c:	bf00      	nop
 800243e:	bf00      	nop
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8002446:	b590      	push	{r4, r7, lr}
 8002448:	b085      	sub	sp, #20
 800244a:	af00      	add	r7, sp, #0
 800244c:	4604      	mov	r4, r0
 800244e:	4608      	mov	r0, r1
 8002450:	4611      	mov	r1, r2
 8002452:	461a      	mov	r2, r3
 8002454:	4623      	mov	r3, r4
 8002456:	71fb      	strb	r3, [r7, #7]
 8002458:	4603      	mov	r3, r0
 800245a:	71bb      	strb	r3, [r7, #6]
 800245c:	460b      	mov	r3, r1
 800245e:	717b      	strb	r3, [r7, #5]
 8002460:	4613      	mov	r3, r2
 8002462:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8002464:	202a      	movs	r0, #42	@ 0x2a
 8002466:	f7ff ff71 	bl	800234c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 800246a:	2300      	movs	r3, #0
 800246c:	733b      	strb	r3, [r7, #12]
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	3301      	adds	r3, #1
 8002472:	b2db      	uxtb	r3, r3
 8002474:	737b      	strb	r3, [r7, #13]
 8002476:	2300      	movs	r3, #0
 8002478:	73bb      	strb	r3, [r7, #14]
 800247a:	797b      	ldrb	r3, [r7, #5]
 800247c:	3301      	adds	r3, #1
 800247e:	b2db      	uxtb	r3, r3
 8002480:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8002482:	f107 030c 	add.w	r3, r7, #12
 8002486:	2104      	movs	r1, #4
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ff79 	bl	8002380 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800248e:	202b      	movs	r0, #43	@ 0x2b
 8002490:	f7ff ff5c 	bl	800234c <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8002494:	79bb      	ldrb	r3, [r7, #6]
 8002496:	331a      	adds	r3, #26
 8002498:	b2db      	uxtb	r3, r3
 800249a:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 800249c:	793b      	ldrb	r3, [r7, #4]
 800249e:	331a      	adds	r3, #26
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80024a4:	f107 030c 	add.w	r3, r7, #12
 80024a8:	2104      	movs	r1, #4
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff ff68 	bl	8002380 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80024b0:	202c      	movs	r0, #44	@ 0x2c
 80024b2:	f7ff ff4b 	bl	800234c <ST7735_WriteCommand>
}
 80024b6:	bf00      	nop
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd90      	pop	{r4, r7, pc}
	...

080024c0 <ST7735_Init>:

void ST7735_Init() {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
    ST7735_Select();
 80024c4:	f7ff ff16 	bl	80022f4 <ST7735_Select>
    ST7735_Reset();
 80024c8:	f7ff ff2c 	bl	8002324 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 80024cc:	4806      	ldr	r0, [pc, #24]	@ (80024e8 <ST7735_Init+0x28>)
 80024ce:	f7ff ff71 	bl	80023b4 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 80024d2:	4806      	ldr	r0, [pc, #24]	@ (80024ec <ST7735_Init+0x2c>)
 80024d4:	f7ff ff6e 	bl	80023b4 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 80024d8:	4805      	ldr	r0, [pc, #20]	@ (80024f0 <ST7735_Init+0x30>)
 80024da:	f7ff ff6b 	bl	80023b4 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 80024de:	f7ff ff15 	bl	800230c <ST7735_Unselect>
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	0800d7ec 	.word	0x0800d7ec
 80024ec:	0800d828 	.word	0x0800d828
 80024f0:	0800d838 	.word	0x0800d838

080024f4 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80024f4:	b082      	sub	sp, #8
 80024f6:	b590      	push	{r4, r7, lr}
 80024f8:	b089      	sub	sp, #36	@ 0x24
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80024fe:	4603      	mov	r3, r0
 8002500:	80fb      	strh	r3, [r7, #6]
 8002502:	460b      	mov	r3, r1
 8002504:	80bb      	strh	r3, [r7, #4]
 8002506:	4613      	mov	r3, r2
 8002508:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	b2d8      	uxtb	r0, r3
 800250e:	88bb      	ldrh	r3, [r7, #4]
 8002510:	b2d9      	uxtb	r1, r3
 8002512:	88fb      	ldrh	r3, [r7, #6]
 8002514:	b2da      	uxtb	r2, r3
 8002516:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800251a:	4413      	add	r3, r2
 800251c:	b2db      	uxtb	r3, r3
 800251e:	3b01      	subs	r3, #1
 8002520:	b2dc      	uxtb	r4, r3
 8002522:	88bb      	ldrh	r3, [r7, #4]
 8002524:	b2da      	uxtb	r2, r3
 8002526:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800252a:	4413      	add	r3, r2
 800252c:	b2db      	uxtb	r3, r3
 800252e:	3b01      	subs	r3, #1
 8002530:	b2db      	uxtb	r3, r3
 8002532:	4622      	mov	r2, r4
 8002534:	f7ff ff87 	bl	8002446 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8002538:	2300      	movs	r3, #0
 800253a:	61fb      	str	r3, [r7, #28]
 800253c:	e043      	b.n	80025c6 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 800253e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	3b20      	subs	r3, #32
 8002544:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8002548:	fb01 f303 	mul.w	r3, r1, r3
 800254c:	4619      	mov	r1, r3
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	440b      	add	r3, r1
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	4413      	add	r3, r2
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800255a:	2300      	movs	r3, #0
 800255c:	61bb      	str	r3, [r7, #24]
 800255e:	e029      	b.n	80025b4 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8002560:	697a      	ldr	r2, [r7, #20]
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00e      	beq.n	800258e <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8002570:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002572:	0a1b      	lsrs	r3, r3, #8
 8002574:	b29b      	uxth	r3, r3
 8002576:	b2db      	uxtb	r3, r3
 8002578:	743b      	strb	r3, [r7, #16]
 800257a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800257c:	b2db      	uxtb	r3, r3
 800257e:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8002580:	f107 0310 	add.w	r3, r7, #16
 8002584:	2102      	movs	r1, #2
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff fefa 	bl	8002380 <ST7735_WriteData>
 800258c:	e00f      	b.n	80025ae <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800258e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002592:	0a1b      	lsrs	r3, r3, #8
 8002594:	b29b      	uxth	r3, r3
 8002596:	b2db      	uxtb	r3, r3
 8002598:	733b      	strb	r3, [r7, #12]
 800259a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80025a2:	f107 030c 	add.w	r3, r7, #12
 80025a6:	2102      	movs	r1, #2
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff fee9 	bl	8002380 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	3301      	adds	r3, #1
 80025b2:	61bb      	str	r3, [r7, #24]
 80025b4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80025b8:	461a      	mov	r2, r3
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	4293      	cmp	r3, r2
 80025be:	d3cf      	bcc.n	8002560 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	3301      	adds	r3, #1
 80025c4:	61fb      	str	r3, [r7, #28]
 80025c6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80025ca:	461a      	mov	r2, r3
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d3b5      	bcc.n	800253e <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 80025d2:	bf00      	nop
 80025d4:	bf00      	nop
 80025d6:	3724      	adds	r7, #36	@ 0x24
 80025d8:	46bd      	mov	sp, r7
 80025da:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80025de:	b002      	add	sp, #8
 80025e0:	4770      	bx	lr

080025e2 <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80025e2:	b082      	sub	sp, #8
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af04      	add	r7, sp, #16
 80025ea:	603a      	str	r2, [r7, #0]
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	4603      	mov	r3, r0
 80025f0:	80fb      	strh	r3, [r7, #6]
 80025f2:	460b      	mov	r3, r1
 80025f4:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 80025f6:	f7ff fe7d 	bl	80022f4 <ST7735_Select>

    while(*str) {
 80025fa:	e02d      	b.n	8002658 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 80025fc:	88fb      	ldrh	r3, [r7, #6]
 80025fe:	7d3a      	ldrb	r2, [r7, #20]
 8002600:	4413      	add	r3, r2
 8002602:	2b9f      	cmp	r3, #159	@ 0x9f
 8002604:	dd13      	ble.n	800262e <ST7735_WriteString+0x4c>
            x = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 800260a:	7d7b      	ldrb	r3, [r7, #21]
 800260c:	461a      	mov	r2, r3
 800260e:	88bb      	ldrh	r3, [r7, #4]
 8002610:	4413      	add	r3, r2
 8002612:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8002614:	88bb      	ldrh	r3, [r7, #4]
 8002616:	7d7a      	ldrb	r2, [r7, #21]
 8002618:	4413      	add	r3, r2
 800261a:	2b4f      	cmp	r3, #79	@ 0x4f
 800261c:	dc21      	bgt.n	8002662 <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b20      	cmp	r3, #32
 8002624:	d103      	bne.n	800262e <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	3301      	adds	r3, #1
 800262a:	603b      	str	r3, [r7, #0]
                continue;
 800262c:	e014      	b.n	8002658 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	781a      	ldrb	r2, [r3, #0]
 8002632:	88b9      	ldrh	r1, [r7, #4]
 8002634:	88f8      	ldrh	r0, [r7, #6]
 8002636:	8c3b      	ldrh	r3, [r7, #32]
 8002638:	9302      	str	r3, [sp, #8]
 800263a:	8bbb      	ldrh	r3, [r7, #28]
 800263c:	9301      	str	r3, [sp, #4]
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f7ff ff56 	bl	80024f4 <ST7735_WriteChar>
        x += font.width;
 8002648:	7d3b      	ldrb	r3, [r7, #20]
 800264a:	461a      	mov	r2, r3
 800264c:	88fb      	ldrh	r3, [r7, #6]
 800264e:	4413      	add	r3, r2
 8002650:	80fb      	strh	r3, [r7, #6]
        str++;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	3301      	adds	r3, #1
 8002656:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1cd      	bne.n	80025fc <ST7735_WriteString+0x1a>
 8002660:	e000      	b.n	8002664 <ST7735_WriteString+0x82>
                break;
 8002662:	bf00      	nop
    }

    ST7735_Unselect();
 8002664:	f7ff fe52 	bl	800230c <ST7735_Unselect>
}
 8002668:	bf00      	nop
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002672:	b002      	add	sp, #8
 8002674:	4770      	bx	lr
	...

08002678 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8002678:	b590      	push	{r4, r7, lr}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	4604      	mov	r4, r0
 8002680:	4608      	mov	r0, r1
 8002682:	4611      	mov	r1, r2
 8002684:	461a      	mov	r2, r3
 8002686:	4623      	mov	r3, r4
 8002688:	80fb      	strh	r3, [r7, #6]
 800268a:	4603      	mov	r3, r0
 800268c:	80bb      	strh	r3, [r7, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	807b      	strh	r3, [r7, #2]
 8002692:	4613      	mov	r3, r2
 8002694:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002696:	88fb      	ldrh	r3, [r7, #6]
 8002698:	2b9f      	cmp	r3, #159	@ 0x9f
 800269a:	d857      	bhi.n	800274c <ST7735_FillRectangle+0xd4>
 800269c:	88bb      	ldrh	r3, [r7, #4]
 800269e:	2b4f      	cmp	r3, #79	@ 0x4f
 80026a0:	d854      	bhi.n	800274c <ST7735_FillRectangle+0xd4>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80026a2:	88fa      	ldrh	r2, [r7, #6]
 80026a4:	887b      	ldrh	r3, [r7, #2]
 80026a6:	4413      	add	r3, r2
 80026a8:	2ba0      	cmp	r3, #160	@ 0xa0
 80026aa:	dd03      	ble.n	80026b4 <ST7735_FillRectangle+0x3c>
 80026ac:	88fb      	ldrh	r3, [r7, #6]
 80026ae:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80026b2:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80026b4:	88ba      	ldrh	r2, [r7, #4]
 80026b6:	883b      	ldrh	r3, [r7, #0]
 80026b8:	4413      	add	r3, r2
 80026ba:	2b50      	cmp	r3, #80	@ 0x50
 80026bc:	dd03      	ble.n	80026c6 <ST7735_FillRectangle+0x4e>
 80026be:	88bb      	ldrh	r3, [r7, #4]
 80026c0:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 80026c4:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80026c6:	f7ff fe15 	bl	80022f4 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80026ca:	88fb      	ldrh	r3, [r7, #6]
 80026cc:	b2d8      	uxtb	r0, r3
 80026ce:	88bb      	ldrh	r3, [r7, #4]
 80026d0:	b2d9      	uxtb	r1, r3
 80026d2:	88fb      	ldrh	r3, [r7, #6]
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	887b      	ldrh	r3, [r7, #2]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	4413      	add	r3, r2
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	3b01      	subs	r3, #1
 80026e0:	b2dc      	uxtb	r4, r3
 80026e2:	88bb      	ldrh	r3, [r7, #4]
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	883b      	ldrh	r3, [r7, #0]
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	4413      	add	r3, r2
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	3b01      	subs	r3, #1
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	4622      	mov	r2, r4
 80026f4:	f7ff fea7 	bl	8002446 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80026f8:	8c3b      	ldrh	r3, [r7, #32]
 80026fa:	0a1b      	lsrs	r3, r3, #8
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	733b      	strb	r3, [r7, #12]
 8002702:	8c3b      	ldrh	r3, [r7, #32]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8002708:	2201      	movs	r2, #1
 800270a:	2102      	movs	r1, #2
 800270c:	4811      	ldr	r0, [pc, #68]	@ (8002754 <ST7735_FillRectangle+0xdc>)
 800270e:	f001 f9a0 	bl	8003a52 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8002712:	883b      	ldrh	r3, [r7, #0]
 8002714:	80bb      	strh	r3, [r7, #4]
 8002716:	e013      	b.n	8002740 <ST7735_FillRectangle+0xc8>
        for(x = w; x > 0; x--) {
 8002718:	887b      	ldrh	r3, [r7, #2]
 800271a:	80fb      	strh	r3, [r7, #6]
 800271c:	e00a      	b.n	8002734 <ST7735_FillRectangle+0xbc>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800271e:	f107 010c 	add.w	r1, r7, #12
 8002722:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002726:	2202      	movs	r2, #2
 8002728:	480b      	ldr	r0, [pc, #44]	@ (8002758 <ST7735_FillRectangle+0xe0>)
 800272a:	f002 fea5 	bl	8005478 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800272e:	88fb      	ldrh	r3, [r7, #6]
 8002730:	3b01      	subs	r3, #1
 8002732:	80fb      	strh	r3, [r7, #6]
 8002734:	88fb      	ldrh	r3, [r7, #6]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1f1      	bne.n	800271e <ST7735_FillRectangle+0xa6>
    for(y = h; y > 0; y--) {
 800273a:	88bb      	ldrh	r3, [r7, #4]
 800273c:	3b01      	subs	r3, #1
 800273e:	80bb      	strh	r3, [r7, #4]
 8002740:	88bb      	ldrh	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1e8      	bne.n	8002718 <ST7735_FillRectangle+0xa0>
        }
    }

    ST7735_Unselect();
 8002746:	f7ff fde1 	bl	800230c <ST7735_Unselect>
 800274a:	e000      	b.n	800274e <ST7735_FillRectangle+0xd6>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800274c:	bf00      	nop
}
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	bd90      	pop	{r4, r7, pc}
 8002754:	40010c00 	.word	0x40010c00
 8002758:	20001a70 	.word	0x20001a70

0800275c <ST7735_FillRectangleFast>:

void ST7735_FillRectangleFast(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800275c:	b590      	push	{r4, r7, lr}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	4604      	mov	r4, r0
 8002764:	4608      	mov	r0, r1
 8002766:	4611      	mov	r1, r2
 8002768:	461a      	mov	r2, r3
 800276a:	4623      	mov	r3, r4
 800276c:	80fb      	strh	r3, [r7, #6]
 800276e:	4603      	mov	r3, r0
 8002770:	80bb      	strh	r3, [r7, #4]
 8002772:	460b      	mov	r3, r1
 8002774:	807b      	strh	r3, [r7, #2]
 8002776:	4613      	mov	r3, r2
 8002778:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800277a:	88fb      	ldrh	r3, [r7, #6]
 800277c:	2b9f      	cmp	r3, #159	@ 0x9f
 800277e:	d869      	bhi.n	8002854 <ST7735_FillRectangleFast+0xf8>
 8002780:	88bb      	ldrh	r3, [r7, #4]
 8002782:	2b4f      	cmp	r3, #79	@ 0x4f
 8002784:	d866      	bhi.n	8002854 <ST7735_FillRectangleFast+0xf8>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8002786:	88fa      	ldrh	r2, [r7, #6]
 8002788:	887b      	ldrh	r3, [r7, #2]
 800278a:	4413      	add	r3, r2
 800278c:	2ba0      	cmp	r3, #160	@ 0xa0
 800278e:	dd03      	ble.n	8002798 <ST7735_FillRectangleFast+0x3c>
 8002790:	88fb      	ldrh	r3, [r7, #6]
 8002792:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8002796:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8002798:	88ba      	ldrh	r2, [r7, #4]
 800279a:	883b      	ldrh	r3, [r7, #0]
 800279c:	4413      	add	r3, r2
 800279e:	2b50      	cmp	r3, #80	@ 0x50
 80027a0:	dd03      	ble.n	80027aa <ST7735_FillRectangleFast+0x4e>
 80027a2:	88bb      	ldrh	r3, [r7, #4]
 80027a4:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 80027a8:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80027aa:	f7ff fda3 	bl	80022f4 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	b2d8      	uxtb	r0, r3
 80027b2:	88bb      	ldrh	r3, [r7, #4]
 80027b4:	b2d9      	uxtb	r1, r3
 80027b6:	88fb      	ldrh	r3, [r7, #6]
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	887b      	ldrh	r3, [r7, #2]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	4413      	add	r3, r2
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	3b01      	subs	r3, #1
 80027c4:	b2dc      	uxtb	r4, r3
 80027c6:	88bb      	ldrh	r3, [r7, #4]
 80027c8:	b2da      	uxtb	r2, r3
 80027ca:	883b      	ldrh	r3, [r7, #0]
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	4413      	add	r3, r2
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	3b01      	subs	r3, #1
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	4622      	mov	r2, r4
 80027d8:	f7ff fe35 	bl	8002446 <ST7735_SetAddressWindow>

    // Prepare whole line in a single buffer
    uint8_t pixel[] = { color >> 8, color & 0xFF };
 80027dc:	8c3b      	ldrh	r3, [r7, #32]
 80027de:	0a1b      	lsrs	r3, r3, #8
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	723b      	strb	r3, [r7, #8]
 80027e6:	8c3b      	ldrh	r3, [r7, #32]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	727b      	strb	r3, [r7, #9]
    uint8_t *line = malloc(w * sizeof(pixel));
 80027ec:	887b      	ldrh	r3, [r7, #2]
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	4618      	mov	r0, r3
 80027f2:	f008 fb2b 	bl	800ae4c <malloc>
 80027f6:	4603      	mov	r3, r0
 80027f8:	60fb      	str	r3, [r7, #12]
    for(x = 0; x < w; ++x)
 80027fa:	2300      	movs	r3, #0
 80027fc:	80fb      	strh	r3, [r7, #6]
 80027fe:	e008      	b.n	8002812 <ST7735_FillRectangleFast+0xb6>
    	memcpy(line + x * sizeof(pixel), pixel, sizeof(pixel));
 8002800:	88fb      	ldrh	r3, [r7, #6]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	4413      	add	r3, r2
 8002808:	893a      	ldrh	r2, [r7, #8]
 800280a:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < w; ++x)
 800280c:	88fb      	ldrh	r3, [r7, #6]
 800280e:	3301      	adds	r3, #1
 8002810:	80fb      	strh	r3, [r7, #6]
 8002812:	88fa      	ldrh	r2, [r7, #6]
 8002814:	887b      	ldrh	r3, [r7, #2]
 8002816:	429a      	cmp	r2, r3
 8002818:	d3f2      	bcc.n	8002800 <ST7735_FillRectangleFast+0xa4>

    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800281a:	2201      	movs	r2, #1
 800281c:	2102      	movs	r1, #2
 800281e:	480f      	ldr	r0, [pc, #60]	@ (800285c <ST7735_FillRectangleFast+0x100>)
 8002820:	f001 f917 	bl	8003a52 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8002824:	883b      	ldrh	r3, [r7, #0]
 8002826:	80bb      	strh	r3, [r7, #4]
 8002828:	e00b      	b.n	8002842 <ST7735_FillRectangleFast+0xe6>
        HAL_SPI_Transmit(&ST7735_SPI_PORT, line, w * sizeof(pixel), HAL_MAX_DELAY);
 800282a:	887b      	ldrh	r3, [r7, #2]
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	b29a      	uxth	r2, r3
 8002830:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002834:	68f9      	ldr	r1, [r7, #12]
 8002836:	480a      	ldr	r0, [pc, #40]	@ (8002860 <ST7735_FillRectangleFast+0x104>)
 8002838:	f002 fe1e 	bl	8005478 <HAL_SPI_Transmit>
    for(y = h; y > 0; y--)
 800283c:	88bb      	ldrh	r3, [r7, #4]
 800283e:	3b01      	subs	r3, #1
 8002840:	80bb      	strh	r3, [r7, #4]
 8002842:	88bb      	ldrh	r3, [r7, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1f0      	bne.n	800282a <ST7735_FillRectangleFast+0xce>

    free(line);
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f008 fb07 	bl	800ae5c <free>
    ST7735_Unselect();
 800284e:	f7ff fd5d 	bl	800230c <ST7735_Unselect>
 8002852:	e000      	b.n	8002856 <ST7735_FillRectangleFast+0xfa>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002854:	bf00      	nop
}
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	bd90      	pop	{r4, r7, pc}
 800285c:	40010c00 	.word	0x40010c00
 8002860:	20001a70 	.word	0x20001a70

08002864 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af02      	add	r7, sp, #8
 800286a:	4603      	mov	r3, r0
 800286c:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 800286e:	88fb      	ldrh	r3, [r7, #6]
 8002870:	9300      	str	r3, [sp, #0]
 8002872:	2350      	movs	r3, #80	@ 0x50
 8002874:	22a0      	movs	r2, #160	@ 0xa0
 8002876:	2100      	movs	r1, #0
 8002878:	2000      	movs	r0, #0
 800287a:	f7ff fefd 	bl	8002678 <ST7735_FillRectangle>
}
 800287e:	bf00      	nop
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <ST7735_FillScreenFast>:

void ST7735_FillScreenFast(uint16_t color) {
 8002886:	b580      	push	{r7, lr}
 8002888:	b084      	sub	sp, #16
 800288a:	af02      	add	r7, sp, #8
 800288c:	4603      	mov	r3, r0
 800288e:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangleFast(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8002890:	88fb      	ldrh	r3, [r7, #6]
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	2350      	movs	r3, #80	@ 0x50
 8002896:	22a0      	movs	r2, #160	@ 0xa0
 8002898:	2100      	movs	r1, #0
 800289a:	2000      	movs	r0, #0
 800289c:	f7ff ff5e 	bl	800275c <ST7735_FillRectangleFast>
}
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80028ae:	4b15      	ldr	r3, [pc, #84]	@ (8002904 <HAL_MspInit+0x5c>)
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	4a14      	ldr	r2, [pc, #80]	@ (8002904 <HAL_MspInit+0x5c>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6193      	str	r3, [r2, #24]
 80028ba:	4b12      	ldr	r3, [pc, #72]	@ (8002904 <HAL_MspInit+0x5c>)
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	60bb      	str	r3, [r7, #8]
 80028c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002904 <HAL_MspInit+0x5c>)
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002904 <HAL_MspInit+0x5c>)
 80028cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028d0:	61d3      	str	r3, [r2, #28]
 80028d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002904 <HAL_MspInit+0x5c>)
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028da:	607b      	str	r3, [r7, #4]
 80028dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80028de:	4b0a      	ldr	r3, [pc, #40]	@ (8002908 <HAL_MspInit+0x60>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	4a04      	ldr	r2, [pc, #16]	@ (8002908 <HAL_MspInit+0x60>)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028fa:	bf00      	nop
 80028fc:	3714      	adds	r7, #20
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr
 8002904:	40021000 	.word	0x40021000
 8002908:	40010000 	.word	0x40010000

0800290c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002910:	bf00      	nop
 8002912:	e7fd      	b.n	8002910 <NMI_Handler+0x4>

08002914 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002918:	bf00      	nop
 800291a:	e7fd      	b.n	8002918 <HardFault_Handler+0x4>

0800291c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002920:	bf00      	nop
 8002922:	e7fd      	b.n	8002920 <MemManage_Handler+0x4>

08002924 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002928:	bf00      	nop
 800292a:	e7fd      	b.n	8002928 <BusFault_Handler+0x4>

0800292c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002930:	bf00      	nop
 8002932:	e7fd      	b.n	8002930 <UsageFault_Handler+0x4>

08002934 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr

08002940 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr

0800294c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr

08002958 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 800295c:	4b0b      	ldr	r3, [pc, #44]	@ (800298c <SysTick_Handler+0x34>)
 800295e:	881b      	ldrh	r3, [r3, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d005      	beq.n	8002970 <SysTick_Handler+0x18>
		Timer1--;
 8002964:	4b09      	ldr	r3, [pc, #36]	@ (800298c <SysTick_Handler+0x34>)
 8002966:	881b      	ldrh	r3, [r3, #0]
 8002968:	3b01      	subs	r3, #1
 800296a:	b29a      	uxth	r2, r3
 800296c:	4b07      	ldr	r3, [pc, #28]	@ (800298c <SysTick_Handler+0x34>)
 800296e:	801a      	strh	r2, [r3, #0]
	if(Timer2 > 0)
 8002970:	4b07      	ldr	r3, [pc, #28]	@ (8002990 <SysTick_Handler+0x38>)
 8002972:	881b      	ldrh	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d005      	beq.n	8002984 <SysTick_Handler+0x2c>
		Timer2--;
 8002978:	4b05      	ldr	r3, [pc, #20]	@ (8002990 <SysTick_Handler+0x38>)
 800297a:	881b      	ldrh	r3, [r3, #0]
 800297c:	3b01      	subs	r3, #1
 800297e:	b29a      	uxth	r2, r3
 8002980:	4b03      	ldr	r3, [pc, #12]	@ (8002990 <SysTick_Handler+0x38>)
 8002982:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002984:	f000 fcca 	bl	800331c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	bd80      	pop	{r7, pc}
 800298c:	200000ac 	.word	0x200000ac
 8002990:	200000ae 	.word	0x200000ae

08002994 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002998:	4802      	ldr	r0, [pc, #8]	@ (80029a4 <TIM4_IRQHandler+0x10>)
 800299a:	f003 f9e3 	bl	8005d64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800299e:	bf00      	nop
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20002b2c 	.word	0x20002b2c

080029a8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80029ac:	4802      	ldr	r0, [pc, #8]	@ (80029b8 <USART1_IRQHandler+0x10>)
 80029ae:	f003 fd9f 	bl	80064f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80029b2:	bf00      	nop
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	20002b74 	.word	0x20002b74

080029bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029c4:	4a14      	ldr	r2, [pc, #80]	@ (8002a18 <_sbrk+0x5c>)
 80029c6:	4b15      	ldr	r3, [pc, #84]	@ (8002a1c <_sbrk+0x60>)
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029d0:	4b13      	ldr	r3, [pc, #76]	@ (8002a20 <_sbrk+0x64>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d102      	bne.n	80029de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d8:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <_sbrk+0x64>)
 80029da:	4a12      	ldr	r2, [pc, #72]	@ (8002a24 <_sbrk+0x68>)
 80029dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029de:	4b10      	ldr	r3, [pc, #64]	@ (8002a20 <_sbrk+0x64>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4413      	add	r3, r2
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d207      	bcs.n	80029fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029ec:	f008 fc0e 	bl	800b20c <__errno>
 80029f0:	4603      	mov	r3, r0
 80029f2:	220c      	movs	r2, #12
 80029f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80029fa:	e009      	b.n	8002a10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029fc:	4b08      	ldr	r3, [pc, #32]	@ (8002a20 <_sbrk+0x64>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a02:	4b07      	ldr	r3, [pc, #28]	@ (8002a20 <_sbrk+0x64>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4413      	add	r3, r2
 8002a0a:	4a05      	ldr	r2, [pc, #20]	@ (8002a20 <_sbrk+0x64>)
 8002a0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20005000 	.word	0x20005000
 8002a1c:	00000400 	.word	0x00000400
 8002a20:	20001ac8 	.word	0x20001ac8
 8002a24:	20002f40 	.word	0x20002f40

08002a28 <HAL_TIM_PeriodElapsedCallback>:


//MPU
char stepsStr[20];
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4) {
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a06      	ldr	r2, [pc, #24]	@ (8002a50 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d104      	bne.n	8002a44 <HAL_TIM_PeriodElapsedCallback+0x1c>
        stopwatchSec++;  // increment every second
 8002a3a:	4b06      	ldr	r3, [pc, #24]	@ (8002a54 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	4a04      	ldr	r2, [pc, #16]	@ (8002a54 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002a42:	6013      	str	r3, [r2, #0]
    }
}
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	40000800 	.word	0x40000800
 8002a54:	20002b04 	.word	0x20002b04

08002a58 <checkButton>:
bool buttonPressed = false;
static uint32_t lastButtonTime = 0;
static GPIO_PinState lastButtonState = GPIO_PIN_SET;


void checkButton(void) {
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
    GPIO_PinState state = HAL_GPIO_ReadPin(BTN_PORT, BTN_PIN);
 8002a5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a62:	4811      	ldr	r0, [pc, #68]	@ (8002aa8 <checkButton+0x50>)
 8002a64:	f000 ffde 	bl	8003a24 <HAL_GPIO_ReadPin>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	71fb      	strb	r3, [r7, #7]

    if (state == GPIO_PIN_RESET && lastButtonState == GPIO_PIN_SET) { // pressed
 8002a6c:	79fb      	ldrb	r3, [r7, #7]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d113      	bne.n	8002a9a <checkButton+0x42>
 8002a72:	4b0e      	ldr	r3, [pc, #56]	@ (8002aac <checkButton+0x54>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d10f      	bne.n	8002a9a <checkButton+0x42>
        uint32_t now = HAL_GetTick();
 8002a7a:	f000 fc61 	bl	8003340 <HAL_GetTick>
 8002a7e:	6038      	str	r0, [r7, #0]
        if (now - lastButtonTime > 300) { // debounce 300ms
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <checkButton+0x58>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002a8c:	d905      	bls.n	8002a9a <checkButton+0x42>
            lastButtonTime = now;
 8002a8e:	4a08      	ldr	r2, [pc, #32]	@ (8002ab0 <checkButton+0x58>)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	6013      	str	r3, [r2, #0]
            buttonPressed = true;
 8002a94:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <checkButton+0x5c>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	701a      	strb	r2, [r3, #0]
        }
    }
    lastButtonState = state;
 8002a9a:	4a04      	ldr	r2, [pc, #16]	@ (8002aac <checkButton+0x54>)
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	7013      	strb	r3, [r2, #0]
}
 8002aa0:	bf00      	nop
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40010c00 	.word	0x40010c00
 8002aac:	20000018 	.word	0x20000018
 8002ab0:	20002b28 	.word	0x20002b28
 8002ab4:	20002b24 	.word	0x20002b24

08002ab8 <systemState_Init>:

void systemState_Init(void) {
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af04      	add	r7, sp, #16
	//Delay for SD card
	  HAL_Delay(500);
 8002abe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002ac2:	f000 fc47 	bl	8003354 <HAL_Delay>
    // Mount SD card
    if (f_mount(&fs, "", 0) != FR_OK) {
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	4955      	ldr	r1, [pc, #340]	@ (8002c20 <systemState_Init+0x168>)
 8002aca:	4856      	ldr	r0, [pc, #344]	@ (8002c24 <systemState_Init+0x16c>)
 8002acc:	f006 ff00 	bl	80098d0 <f_mount>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d003      	beq.n	8002ade <systemState_Init+0x26>
        currentState = STATE_ERROR;
 8002ad6:	4b54      	ldr	r3, [pc, #336]	@ (8002c28 <systemState_Init+0x170>)
 8002ad8:	2206      	movs	r2, #6
 8002ada:	701a      	strb	r2, [r3, #0]
        return;
 8002adc:	e09d      	b.n	8002c1a <systemState_Init+0x162>
    }
    sdOK = true;
 8002ade:	4b53      	ldr	r3, [pc, #332]	@ (8002c2c <systemState_Init+0x174>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	701a      	strb	r2, [r3, #0]

	f_open(&fil, "write.txt", FA_OPEN_ALWAYS | FA_WRITE | FA_READ);
 8002ae4:	2213      	movs	r2, #19
 8002ae6:	4952      	ldr	r1, [pc, #328]	@ (8002c30 <systemState_Init+0x178>)
 8002ae8:	4852      	ldr	r0, [pc, #328]	@ (8002c34 <systemState_Init+0x17c>)
 8002aea:	f006 ff3b 	bl	8009964 <f_open>
	f_lseek(&fil, fil.fsize);
 8002aee:	4b51      	ldr	r3, [pc, #324]	@ (8002c34 <systemState_Init+0x17c>)
 8002af0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	4619      	mov	r1, r3
 8002af8:	484e      	ldr	r0, [pc, #312]	@ (8002c34 <systemState_Init+0x17c>)
 8002afa:	f007 fd79 	bl	800a5f0 <f_lseek>
	f_puts("HOLA PROFE", &fil);
 8002afe:	494d      	ldr	r1, [pc, #308]	@ (8002c34 <systemState_Init+0x17c>)
 8002b00:	484d      	ldr	r0, [pc, #308]	@ (8002c38 <systemState_Init+0x180>)
 8002b02:	f008 f8a3 	bl	800ac4c <f_puts>
	f_close(&fil);
 8002b06:	484b      	ldr	r0, [pc, #300]	@ (8002c34 <systemState_Init+0x17c>)
 8002b08:	f007 fd47 	bl	800a59a <f_close>

	//SCREEN
	ST7735_Init();
 8002b0c:	f7ff fcd8 	bl	80024c0 <ST7735_Init>

    // Initialize sensors
    MPU6050_Initialization();
 8002b10:	f7ff f82e 	bl	8001b70 <MPU6050_Initialization>

    // Start GPS interrupt reception
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8002b14:	2201      	movs	r2, #1
 8002b16:	4949      	ldr	r1, [pc, #292]	@ (8002c3c <systemState_Init+0x184>)
 8002b18:	4849      	ldr	r0, [pc, #292]	@ (8002c40 <systemState_Init+0x188>)
 8002b1a:	f003 fcc3 	bl	80064a4 <HAL_UART_Receive_IT>

    //BOOT SCREEN
    ST7735_FillScreen(ST7735_BLACK);
 8002b1e:	2000      	movs	r0, #0
 8002b20:	f7ff fea0 	bl	8002864 <ST7735_FillScreen>
    ST7735_WriteString(0, 0, "RUNNING", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002b24:	4b47      	ldr	r3, [pc, #284]	@ (8002c44 <systemState_Init+0x18c>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	9202      	str	r2, [sp, #8]
 8002b2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b2e:	9201      	str	r2, [sp, #4]
 8002b30:	685a      	ldr	r2, [r3, #4]
 8002b32:	9200      	str	r2, [sp, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a44      	ldr	r2, [pc, #272]	@ (8002c48 <systemState_Init+0x190>)
 8002b38:	2100      	movs	r1, #0
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	f7ff fd51 	bl	80025e2 <ST7735_WriteString>
    ST7735_WriteString(0, 10 + 18 + 2, "COMPANION", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002b40:	4b40      	ldr	r3, [pc, #256]	@ (8002c44 <systemState_Init+0x18c>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	9202      	str	r2, [sp, #8]
 8002b46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b4a:	9201      	str	r2, [sp, #4]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	9200      	str	r2, [sp, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a3e      	ldr	r2, [pc, #248]	@ (8002c4c <systemState_Init+0x194>)
 8002b54:	211e      	movs	r1, #30
 8002b56:	2000      	movs	r0, #0
 8002b58:	f7ff fd43 	bl	80025e2 <ST7735_WriteString>
    ST7735_WriteString(0, 30 + 18 + 2, "by emi barg", Font_11x18, ST7735_COLOR565(110,0,0), ST7735_BLACK);
 8002b5c:	4b39      	ldr	r3, [pc, #228]	@ (8002c44 <systemState_Init+0x18c>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	9202      	str	r2, [sp, #8]
 8002b62:	f44f 42d0 	mov.w	r2, #26624	@ 0x6800
 8002b66:	9201      	str	r2, [sp, #4]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	9200      	str	r2, [sp, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a38      	ldr	r2, [pc, #224]	@ (8002c50 <systemState_Init+0x198>)
 8002b70:	2132      	movs	r1, #50	@ 0x32
 8002b72:	2000      	movs	r0, #0
 8002b74:	f7ff fd35 	bl	80025e2 <ST7735_WriteString>
    ST7735_WriteString(0, 50 + 18 + 2, "oct  2025", Font_7x10,ST7735_COLOR565(110,0,0) , ST7735_BLACK);
 8002b78:	4b36      	ldr	r3, [pc, #216]	@ (8002c54 <systemState_Init+0x19c>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	9202      	str	r2, [sp, #8]
 8002b7e:	f44f 42d0 	mov.w	r2, #26624	@ 0x6800
 8002b82:	9201      	str	r2, [sp, #4]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	9200      	str	r2, [sp, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a33      	ldr	r2, [pc, #204]	@ (8002c58 <systemState_Init+0x1a0>)
 8002b8c:	2146      	movs	r1, #70	@ 0x46
 8002b8e:	2000      	movs	r0, #0
 8002b90:	f7ff fd27 	bl	80025e2 <ST7735_WriteString>

    currentState = STATE_INIT;
 8002b94:	4b24      	ldr	r3, [pc, #144]	@ (8002c28 <systemState_Init+0x170>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	701a      	strb	r2, [r3, #0]
    lastActionTime = HAL_GetTick();
 8002b9a:	f000 fbd1 	bl	8003340 <HAL_GetTick>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	4a2e      	ldr	r2, [pc, #184]	@ (8002c5c <systemState_Init+0x1a4>)
 8002ba2:	6013      	str	r3, [r2, #0]

    //PREPARING SCREEN FOR INIT
    ST7735_FillScreenFast(ST7735_BLACK);
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	f7ff fe6e 	bl	8002886 <ST7735_FillScreenFast>
    ST7735_WriteString(0, 0, "System init:", Font_11x18,ST7735_WHITE , ST7735_BLACK);
 8002baa:	4b26      	ldr	r3, [pc, #152]	@ (8002c44 <systemState_Init+0x18c>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	9202      	str	r2, [sp, #8]
 8002bb0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bb4:	9201      	str	r2, [sp, #4]
 8002bb6:	685a      	ldr	r2, [r3, #4]
 8002bb8:	9200      	str	r2, [sp, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a28      	ldr	r2, [pc, #160]	@ (8002c60 <systemState_Init+0x1a8>)
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f7ff fd0e 	bl	80025e2 <ST7735_WriteString>
    ST7735_WriteString(0, 10 + 15, "SD: ON", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002bc6:	4b1f      	ldr	r3, [pc, #124]	@ (8002c44 <systemState_Init+0x18c>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	9202      	str	r2, [sp, #8]
 8002bcc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bd0:	9201      	str	r2, [sp, #4]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	9200      	str	r2, [sp, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a22      	ldr	r2, [pc, #136]	@ (8002c64 <systemState_Init+0x1ac>)
 8002bda:	2119      	movs	r1, #25
 8002bdc:	2000      	movs	r0, #0
 8002bde:	f7ff fd00 	bl	80025e2 <ST7735_WriteString>
    ST7735_WriteString(0, 30 + 15, "GPS: OFF", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002be2:	4b18      	ldr	r3, [pc, #96]	@ (8002c44 <systemState_Init+0x18c>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	9202      	str	r2, [sp, #8]
 8002be8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bec:	9201      	str	r2, [sp, #4]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	9200      	str	r2, [sp, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8002c68 <systemState_Init+0x1b0>)
 8002bf6:	212d      	movs	r1, #45	@ 0x2d
 8002bf8:	2000      	movs	r0, #0
 8002bfa:	f7ff fcf2 	bl	80025e2 <ST7735_WriteString>
    ST7735_WriteString(0, 50 + 15, "MPU: OFF", Font_11x18,ST7735_WHITE , ST7735_BLACK);
 8002bfe:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <systemState_Init+0x18c>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	9202      	str	r2, [sp, #8]
 8002c04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c08:	9201      	str	r2, [sp, #4]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	9200      	str	r2, [sp, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a16      	ldr	r2, [pc, #88]	@ (8002c6c <systemState_Init+0x1b4>)
 8002c12:	2141      	movs	r1, #65	@ 0x41
 8002c14:	2000      	movs	r0, #0
 8002c16:	f7ff fce4 	bl	80025e2 <ST7735_WriteString>

}
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	0800c220 	.word	0x0800c220
 8002c24:	200009a0 	.word	0x200009a0
 8002c28:	20001acc 	.word	0x20001acc
 8002c2c:	20002b01 	.word	0x20002b01
 8002c30:	0800c224 	.word	0x0800c224
 8002c34:	20001ad4 	.word	0x20001ad4
 8002c38:	0800c230 	.word	0x0800c230
 8002c3c:	200019d0 	.word	0x200019d0
 8002c40:	20002b74 	.word	0x20002b74
 8002c44:	2000000c 	.word	0x2000000c
 8002c48:	0800c23c 	.word	0x0800c23c
 8002c4c:	0800c244 	.word	0x0800c244
 8002c50:	0800c250 	.word	0x0800c250
 8002c54:	20000004 	.word	0x20000004
 8002c58:	0800c25c 	.word	0x0800c25c
 8002c5c:	20001ad0 	.word	0x20001ad0
 8002c60:	0800c268 	.word	0x0800c268
 8002c64:	0800c278 	.word	0x0800c278
 8002c68:	0800c280 	.word	0x0800c280
 8002c6c:	0800c28c 	.word	0x0800c28c

08002c70 <systemState_Run>:


void systemState_Run(void) {
 8002c70:	b580      	push	{r7, lr}
 8002c72:	f6ad 0d38 	subw	sp, sp, #2104	@ 0x838
 8002c76:	af04      	add	r7, sp, #16
    // --- BUTTON HANDLING ---
    checkButton();
 8002c78:	f7ff feee 	bl	8002a58 <checkButton>
    if (buttonPressed) {
 8002c7c:	4baf      	ldr	r3, [pc, #700]	@ (8002f3c <systemState_Run+0x2cc>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d02d      	beq.n	8002ce0 <systemState_Run+0x70>
        buttonPressed = false;
 8002c84:	4bad      	ldr	r3, [pc, #692]	@ (8002f3c <systemState_Run+0x2cc>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	701a      	strb	r2, [r3, #0]

        if (stopwatchRunning) {
 8002c8a:	4bad      	ldr	r3, [pc, #692]	@ (8002f40 <systemState_Run+0x2d0>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d01a      	beq.n	8002cc8 <systemState_Run+0x58>
            // STOP: stop timer, go to idle
            HAL_TIM_Base_Stop_IT(&htim4);
 8002c92:	48ac      	ldr	r0, [pc, #688]	@ (8002f44 <systemState_Run+0x2d4>)
 8002c94:	f003 f838 	bl	8005d08 <HAL_TIM_Base_Stop_IT>
            stopwatchRunning = false;
 8002c98:	4ba9      	ldr	r3, [pc, #676]	@ (8002f40 <systemState_Run+0x2d0>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
            currentState = STATE_IDLE;
 8002c9e:	4baa      	ldr	r3, [pc, #680]	@ (8002f48 <systemState_Run+0x2d8>)
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	701a      	strb	r2, [r3, #0]

            // show ready screen
            ST7735_FillScreenFast(ST7735_BLACK);
 8002ca4:	2000      	movs	r0, #0
 8002ca6:	f7ff fdee 	bl	8002886 <ST7735_FillScreenFast>
            ST7735_WriteString(0, 0, "Ready?", Font_11x18, ST7735_COLOR565(255, 0, 0), ST7735_BLACK);
 8002caa:	4ba8      	ldr	r3, [pc, #672]	@ (8002f4c <systemState_Run+0x2dc>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	9202      	str	r2, [sp, #8]
 8002cb0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002cb4:	9201      	str	r2, [sp, #4]
 8002cb6:	685a      	ldr	r2, [r3, #4]
 8002cb8:	9200      	str	r2, [sp, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4aa4      	ldr	r2, [pc, #656]	@ (8002f50 <systemState_Run+0x2e0>)
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	f7ff fc8e 	bl	80025e2 <ST7735_WriteString>
 8002cc6:	e00b      	b.n	8002ce0 <systemState_Run+0x70>
        } else {
            // START: reset timer and start
            stopwatchSec = 0;
 8002cc8:	4ba2      	ldr	r3, [pc, #648]	@ (8002f54 <systemState_Run+0x2e4>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	601a      	str	r2, [r3, #0]
            HAL_TIM_Base_Start_IT(&htim4);
 8002cce:	489d      	ldr	r0, [pc, #628]	@ (8002f44 <systemState_Run+0x2d4>)
 8002cd0:	f002 ffc8 	bl	8005c64 <HAL_TIM_Base_Start_IT>
            stopwatchRunning = true;
 8002cd4:	4b9a      	ldr	r3, [pc, #616]	@ (8002f40 <systemState_Run+0x2d0>)
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	701a      	strb	r2, [r3, #0]
            currentState = STATE_RUNNING;
 8002cda:	4b9b      	ldr	r3, [pc, #620]	@ (8002f48 <systemState_Run+0x2d8>)
 8002cdc:	2202      	movs	r2, #2
 8002cde:	701a      	strb	r2, [r3, #0]
        }
    }

    // --- STATE MACHINE ---
    switch (currentState) {
 8002ce0:	4b99      	ldr	r3, [pc, #612]	@ (8002f48 <systemState_Run+0x2d8>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b06      	cmp	r3, #6
 8002ce6:	f200 81a7 	bhi.w	8003038 <systemState_Run+0x3c8>
 8002cea:	a201      	add	r2, pc, #4	@ (adr r2, 8002cf0 <systemState_Run+0x80>)
 8002cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf0:	08002d0d 	.word	0x08002d0d
 8002cf4:	0800302f 	.word	0x0800302f
 8002cf8:	08002de9 	.word	0x08002de9
 8002cfc:	08002f19 	.word	0x08002f19
 8002d00:	08002f91 	.word	0x08002f91
 8002d04:	08002fa5 	.word	0x08002fa5
 8002d08:	08003025 	.word	0x08003025

    case STATE_INIT:
        if (MPU6050_DataReady() && !mpuOK) {
 8002d0c:	f7ff f8cc 	bl	8001ea8 <MPU6050_DataReady>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d01f      	beq.n	8002d56 <systemState_Run+0xe6>
 8002d16:	4b90      	ldr	r3, [pc, #576]	@ (8002f58 <systemState_Run+0x2e8>)
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	f083 0301 	eor.w	r3, r3, #1
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d018      	beq.n	8002d56 <systemState_Run+0xe6>
            mpuOK = true;
 8002d24:	4b8c      	ldr	r3, [pc, #560]	@ (8002f58 <systemState_Run+0x2e8>)
 8002d26:	2201      	movs	r2, #1
 8002d28:	701a      	strb	r2, [r3, #0]
            ST7735_FillRectangle(0, 50 + 15, 11 * 8, 18, ST7735_BLACK);
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	2312      	movs	r3, #18
 8002d30:	2258      	movs	r2, #88	@ 0x58
 8002d32:	2141      	movs	r1, #65	@ 0x41
 8002d34:	2000      	movs	r0, #0
 8002d36:	f7ff fc9f 	bl	8002678 <ST7735_FillRectangle>
            ST7735_WriteString(0, 50 + 15, "MPU: OK", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002d3a:	4b84      	ldr	r3, [pc, #528]	@ (8002f4c <systemState_Run+0x2dc>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	9202      	str	r2, [sp, #8]
 8002d40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d44:	9201      	str	r2, [sp, #4]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	9200      	str	r2, [sp, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a83      	ldr	r2, [pc, #524]	@ (8002f5c <systemState_Run+0x2ec>)
 8002d4e:	2141      	movs	r1, #65	@ 0x41
 8002d50:	2000      	movs	r0, #0
 8002d52:	f7ff fc46 	bl	80025e2 <ST7735_WriteString>
        }

        if (gpsIsReady() && !gpsOK) {
 8002d56:	f7fe fa0d 	bl	8001174 <gpsIsReady>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d01f      	beq.n	8002da0 <systemState_Run+0x130>
 8002d60:	4b7f      	ldr	r3, [pc, #508]	@ (8002f60 <systemState_Run+0x2f0>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	f083 0301 	eor.w	r3, r3, #1
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d018      	beq.n	8002da0 <systemState_Run+0x130>
            gpsOK = true;
 8002d6e:	4b7c      	ldr	r3, [pc, #496]	@ (8002f60 <systemState_Run+0x2f0>)
 8002d70:	2201      	movs	r2, #1
 8002d72:	701a      	strb	r2, [r3, #0]
            ST7735_FillRectangle(0, 30 + 15, 11 * 8, 18, ST7735_BLACK);
 8002d74:	2300      	movs	r3, #0
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	2312      	movs	r3, #18
 8002d7a:	2258      	movs	r2, #88	@ 0x58
 8002d7c:	212d      	movs	r1, #45	@ 0x2d
 8002d7e:	2000      	movs	r0, #0
 8002d80:	f7ff fc7a 	bl	8002678 <ST7735_FillRectangle>
            ST7735_WriteString(0, 30 + 15, "GPS: OK", Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002d84:	4b71      	ldr	r3, [pc, #452]	@ (8002f4c <systemState_Run+0x2dc>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	9202      	str	r2, [sp, #8]
 8002d8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d8e:	9201      	str	r2, [sp, #4]
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	9200      	str	r2, [sp, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a73      	ldr	r2, [pc, #460]	@ (8002f64 <systemState_Run+0x2f4>)
 8002d98:	212d      	movs	r1, #45	@ 0x2d
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	f7ff fc21 	bl	80025e2 <ST7735_WriteString>
        }

        if (gpsOK && sdOK && mpuOK) {
 8002da0:	4b6f      	ldr	r3, [pc, #444]	@ (8002f60 <systemState_Run+0x2f0>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 8144 	beq.w	8003032 <systemState_Run+0x3c2>
 8002daa:	4b6f      	ldr	r3, [pc, #444]	@ (8002f68 <systemState_Run+0x2f8>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 813f 	beq.w	8003032 <systemState_Run+0x3c2>
 8002db4:	4b68      	ldr	r3, [pc, #416]	@ (8002f58 <systemState_Run+0x2e8>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 813a 	beq.w	8003032 <systemState_Run+0x3c2>
            currentState = STATE_IDLE;
 8002dbe:	4b62      	ldr	r3, [pc, #392]	@ (8002f48 <systemState_Run+0x2d8>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	701a      	strb	r2, [r3, #0]
            ST7735_FillScreenFast(ST7735_BLACK);
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	f7ff fd5e 	bl	8002886 <ST7735_FillScreenFast>
            ST7735_WriteString(0, 0, "Ready?", Font_11x18, ST7735_COLOR565(255, 0, 0), ST7735_BLACK);
 8002dca:	4b60      	ldr	r3, [pc, #384]	@ (8002f4c <systemState_Run+0x2dc>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	9202      	str	r2, [sp, #8]
 8002dd0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002dd4:	9201      	str	r2, [sp, #4]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	9200      	str	r2, [sp, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a5c      	ldr	r2, [pc, #368]	@ (8002f50 <systemState_Run+0x2e0>)
 8002dde:	2100      	movs	r1, #0
 8002de0:	2000      	movs	r0, #0
 8002de2:	f7ff fbfe 	bl	80025e2 <ST7735_WriteString>
        }
        break;
 8002de6:	e124      	b.n	8003032 <systemState_Run+0x3c2>
        // nothing else to do while idle
        break;

    case STATE_RUNNING:
        // update stopwatch display
        if (stopwatchSec != lastDisplayedSec) {
 8002de8:	4b5a      	ldr	r3, [pc, #360]	@ (8002f54 <systemState_Run+0x2e4>)
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	4b5f      	ldr	r3, [pc, #380]	@ (8002f6c <systemState_Run+0x2fc>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d04f      	beq.n	8002e94 <systemState_Run+0x224>
            lastDisplayedSec = stopwatchSec;
 8002df4:	4b57      	ldr	r3, [pc, #348]	@ (8002f54 <systemState_Run+0x2e4>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a5c      	ldr	r2, [pc, #368]	@ (8002f6c <systemState_Run+0x2fc>)
 8002dfa:	6013      	str	r3, [r2, #0]
            char timeStr[16];
            uint32_t s = stopwatchSec % 60;
 8002dfc:	4b55      	ldr	r3, [pc, #340]	@ (8002f54 <systemState_Run+0x2e4>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	4b5b      	ldr	r3, [pc, #364]	@ (8002f70 <systemState_Run+0x300>)
 8002e02:	fba3 1302 	umull	r1, r3, r3, r2
 8002e06:	0959      	lsrs	r1, r3, #5
 8002e08:	460b      	mov	r3, r1
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	1a5b      	subs	r3, r3, r1
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
            uint32_t m = (stopwatchSec / 60) % 60;
 8002e16:	4b4f      	ldr	r3, [pc, #316]	@ (8002f54 <systemState_Run+0x2e4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a55      	ldr	r2, [pc, #340]	@ (8002f70 <systemState_Run+0x300>)
 8002e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e20:	095a      	lsrs	r2, r3, #5
 8002e22:	4b53      	ldr	r3, [pc, #332]	@ (8002f70 <systemState_Run+0x300>)
 8002e24:	fba3 1302 	umull	r1, r3, r3, r2
 8002e28:	0959      	lsrs	r1, r3, #5
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	1a5b      	subs	r3, r3, r1
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
            uint32_t h = stopwatchSec / 3600;
 8002e38:	4b46      	ldr	r3, [pc, #280]	@ (8002f54 <systemState_Run+0x2e4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a4d      	ldr	r2, [pc, #308]	@ (8002f74 <systemState_Run+0x304>)
 8002e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e42:	0adb      	lsrs	r3, r3, #11
 8002e44:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
            snprintf(timeStr, sizeof(timeStr), "%02lu:%02lu:%02lu", h, m, s);
 8002e48:	f607 0004 	addw	r0, r7, #2052	@ 0x804
 8002e4c:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 8002e50:	9301      	str	r3, [sp, #4]
 8002e52:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	f8d7 3814 	ldr.w	r3, [r7, #2068]	@ 0x814
 8002e5c:	4a46      	ldr	r2, [pc, #280]	@ (8002f78 <systemState_Run+0x308>)
 8002e5e:	2110      	movs	r1, #16
 8002e60:	f008 f8a6 	bl	800afb0 <sniprintf>

            ST7735_FillRectangle(0, 0, 128, 18, ST7735_BLACK);
 8002e64:	2300      	movs	r3, #0
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	2312      	movs	r3, #18
 8002e6a:	2280      	movs	r2, #128	@ 0x80
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	2000      	movs	r0, #0
 8002e70:	f7ff fc02 	bl	8002678 <ST7735_FillRectangle>
            ST7735_WriteString(0, 0, timeStr, Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8002e74:	4b35      	ldr	r3, [pc, #212]	@ (8002f4c <systemState_Run+0x2dc>)
 8002e76:	f607 0104 	addw	r1, r7, #2052	@ 0x804
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	9202      	str	r2, [sp, #8]
 8002e7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e82:	9201      	str	r2, [sp, #4]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	9200      	str	r2, [sp, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	460a      	mov	r2, r1
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	2000      	movs	r0, #0
 8002e90:	f7ff fba7 	bl	80025e2 <ST7735_WriteString>
        }

        // update steps
        snprintf(stepsStr, sizeof(stepsStr), "Steps: %lu", StepDetector_GetCount());
 8002e94:	f7ff f932 	bl	80020fc <StepDetector_GetCount>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	4a38      	ldr	r2, [pc, #224]	@ (8002f7c <systemState_Run+0x30c>)
 8002e9c:	2114      	movs	r1, #20
 8002e9e:	4838      	ldr	r0, [pc, #224]	@ (8002f80 <systemState_Run+0x310>)
 8002ea0:	f008 f886 	bl	800afb0 <sniprintf>
        ST7735_FillRectangle(0, 20, 128, 10, ST7735_BLACK);
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	9300      	str	r3, [sp, #0]
 8002ea8:	230a      	movs	r3, #10
 8002eaa:	2280      	movs	r2, #128	@ 0x80
 8002eac:	2114      	movs	r1, #20
 8002eae:	2000      	movs	r0, #0
 8002eb0:	f7ff fbe2 	bl	8002678 <ST7735_FillRectangle>
        ST7735_WriteString(0, 20, stepsStr, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002eb4:	4b33      	ldr	r3, [pc, #204]	@ (8002f84 <systemState_Run+0x314>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	9202      	str	r2, [sp, #8]
 8002eba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ebe:	9201      	str	r2, [sp, #4]
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	9200      	str	r2, [sp, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a2e      	ldr	r2, [pc, #184]	@ (8002f80 <systemState_Run+0x310>)
 8002ec8:	2114      	movs	r1, #20
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f7ff fb89 	bl	80025e2 <ST7735_WriteString>

        // sensor reads
        if (HAL_GetTick() - lastActionTime >= 10) {
 8002ed0:	f000 fa36 	bl	8003340 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	4b2c      	ldr	r3, [pc, #176]	@ (8002f88 <systemState_Run+0x318>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b09      	cmp	r3, #9
 8002ede:	f240 80aa 	bls.w	8003036 <systemState_Run+0x3c6>
            if (MPU6050_DataReady()) {
 8002ee2:	f7fe ffe1 	bl	8001ea8 <MPU6050_DataReady>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <systemState_Run+0x284>
                currentState = STATE_MPU_READ;
 8002eec:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <systemState_Run+0x2d8>)
 8002eee:	2203      	movs	r2, #3
 8002ef0:	701a      	strb	r2, [r3, #0]
 8002ef2:	e00b      	b.n	8002f0c <systemState_Run+0x29c>
            } else if (gpsHasReadyBuffer()) {
 8002ef4:	f7fe f948 	bl	8001188 <gpsHasReadyBuffer>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d003      	beq.n	8002f06 <systemState_Run+0x296>
                currentState = STATE_SD_WRITE;
 8002efe:	4b12      	ldr	r3, [pc, #72]	@ (8002f48 <systemState_Run+0x2d8>)
 8002f00:	2205      	movs	r2, #5
 8002f02:	701a      	strb	r2, [r3, #0]
 8002f04:	e002      	b.n	8002f0c <systemState_Run+0x29c>
            } else {
                currentState = STATE_GPS_PROCESS;
 8002f06:	4b10      	ldr	r3, [pc, #64]	@ (8002f48 <systemState_Run+0x2d8>)
 8002f08:	2204      	movs	r2, #4
 8002f0a:	701a      	strb	r2, [r3, #0]
            }
            lastActionTime = HAL_GetTick();
 8002f0c:	f000 fa18 	bl	8003340 <HAL_GetTick>
 8002f10:	4603      	mov	r3, r0
 8002f12:	4a1d      	ldr	r2, [pc, #116]	@ (8002f88 <systemState_Run+0x318>)
 8002f14:	6013      	str	r3, [r2, #0]
        }
        break;
 8002f16:	e08e      	b.n	8003036 <systemState_Run+0x3c6>

    case STATE_MPU_READ:
        if (stopwatchRunning) {
 8002f18:	4b09      	ldr	r3, [pc, #36]	@ (8002f40 <systemState_Run+0x2d0>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d002      	beq.n	8002f26 <systemState_Run+0x2b6>
            MPU6050_ProcessData(&MPU6050);
 8002f20:	481a      	ldr	r0, [pc, #104]	@ (8002f8c <systemState_Run+0x31c>)
 8002f22:	f7fe ffd0 	bl	8001ec6 <MPU6050_ProcessData>
        }
        currentState = stopwatchRunning ? STATE_RUNNING : STATE_IDLE;
 8002f26:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <systemState_Run+0x2d0>)
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <systemState_Run+0x2c2>
 8002f2e:	2202      	movs	r2, #2
 8002f30:	e000      	b.n	8002f34 <systemState_Run+0x2c4>
 8002f32:	2201      	movs	r2, #1
 8002f34:	4b04      	ldr	r3, [pc, #16]	@ (8002f48 <systemState_Run+0x2d8>)
 8002f36:	701a      	strb	r2, [r3, #0]
        break;
 8002f38:	e07e      	b.n	8003038 <systemState_Run+0x3c8>
 8002f3a:	bf00      	nop
 8002f3c:	20002b24 	.word	0x20002b24
 8002f40:	20002b08 	.word	0x20002b08
 8002f44:	20002b2c 	.word	0x20002b2c
 8002f48:	20001acc 	.word	0x20001acc
 8002f4c:	2000000c 	.word	0x2000000c
 8002f50:	0800c298 	.word	0x0800c298
 8002f54:	20002b04 	.word	0x20002b04
 8002f58:	20002b02 	.word	0x20002b02
 8002f5c:	0800c2a0 	.word	0x0800c2a0
 8002f60:	20002b00 	.word	0x20002b00
 8002f64:	0800c2a8 	.word	0x0800c2a8
 8002f68:	20002b01 	.word	0x20002b01
 8002f6c:	20002b0c 	.word	0x20002b0c
 8002f70:	88888889 	.word	0x88888889
 8002f74:	91a2b3c5 	.word	0x91a2b3c5
 8002f78:	0800c2b0 	.word	0x0800c2b0
 8002f7c:	0800c2c4 	.word	0x0800c2c4
 8002f80:	20002b10 	.word	0x20002b10
 8002f84:	20000004 	.word	0x20000004
 8002f88:	20001ad0 	.word	0x20001ad0
 8002f8c:	200019d4 	.word	0x200019d4

    case STATE_GPS_PROCESS:
        // non-blocking GPS processing
        currentState = stopwatchRunning ? STATE_RUNNING : STATE_IDLE;
 8002f90:	4b2c      	ldr	r3, [pc, #176]	@ (8003044 <systemState_Run+0x3d4>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <systemState_Run+0x32c>
 8002f98:	2202      	movs	r2, #2
 8002f9a:	e000      	b.n	8002f9e <systemState_Run+0x32e>
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	4b2a      	ldr	r3, [pc, #168]	@ (8003048 <systemState_Run+0x3d8>)
 8002fa0:	701a      	strb	r2, [r3, #0]
        break;
 8002fa2:	e049      	b.n	8003038 <systemState_Run+0x3c8>

    case STATE_SD_WRITE:
        if (stopwatchRunning) {
 8002fa4:	4b27      	ldr	r3, [pc, #156]	@ (8003044 <systemState_Run+0x3d4>)
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d031      	beq.n	8003010 <systemState_Run+0x3a0>
            const char *buf = gpsGetReadyBuffer();
 8002fac:	f7fe f8fc 	bl	80011a8 <gpsGetReadyBuffer>
 8002fb0:	f8c7 0824 	str.w	r0, [r7, #2084]	@ 0x824
            if (buf) {
 8002fb4:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d029      	beq.n	8003010 <systemState_Run+0x3a0>
                char formattedBuffer[2048];
                gpsFormatBuffer(formattedBuffer, sizeof(formattedBuffer), buf);
 8002fbc:	1d3b      	adds	r3, r7, #4
 8002fbe:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 8002fc2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fe fb82 	bl	80016d0 <gpsFormatBuffer>

                FRESULT res = f_open(&fil, "write.txt", FA_OPEN_ALWAYS | FA_WRITE);
 8002fcc:	2212      	movs	r2, #18
 8002fce:	491f      	ldr	r1, [pc, #124]	@ (800304c <systemState_Run+0x3dc>)
 8002fd0:	481f      	ldr	r0, [pc, #124]	@ (8003050 <systemState_Run+0x3e0>)
 8002fd2:	f006 fcc7 	bl	8009964 <f_open>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	f887 3823 	strb.w	r3, [r7, #2083]	@ 0x823
                if (res == FR_OK) {
 8002fdc:	f897 3823 	ldrb.w	r3, [r7, #2083]	@ 0x823
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d112      	bne.n	800300a <systemState_Run+0x39a>
                    f_lseek(&fil, fil.fsize);
 8002fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8003050 <systemState_Run+0x3e0>)
 8002fe6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	4619      	mov	r1, r3
 8002fee:	4818      	ldr	r0, [pc, #96]	@ (8003050 <systemState_Run+0x3e0>)
 8002ff0:	f007 fafe 	bl	800a5f0 <f_lseek>
                    f_puts(formattedBuffer, &fil);
 8002ff4:	1d3b      	adds	r3, r7, #4
 8002ff6:	4916      	ldr	r1, [pc, #88]	@ (8003050 <systemState_Run+0x3e0>)
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f007 fe27 	bl	800ac4c <f_puts>
                    f_close(&fil);
 8002ffe:	4814      	ldr	r0, [pc, #80]	@ (8003050 <systemState_Run+0x3e0>)
 8003000:	f007 facb 	bl	800a59a <f_close>
                    gpsMarkBufferWritten();
 8003004:	f7fe f8e4 	bl	80011d0 <gpsMarkBufferWritten>
 8003008:	e002      	b.n	8003010 <systemState_Run+0x3a0>
                } else {
                    currentState = STATE_ERROR;
 800300a:	4b0f      	ldr	r3, [pc, #60]	@ (8003048 <systemState_Run+0x3d8>)
 800300c:	2206      	movs	r2, #6
 800300e:	701a      	strb	r2, [r3, #0]
                }
            }
        }
        currentState = stopwatchRunning ? STATE_RUNNING : STATE_IDLE;
 8003010:	4b0c      	ldr	r3, [pc, #48]	@ (8003044 <systemState_Run+0x3d4>)
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <systemState_Run+0x3ac>
 8003018:	2202      	movs	r2, #2
 800301a:	e000      	b.n	800301e <systemState_Run+0x3ae>
 800301c:	2201      	movs	r2, #1
 800301e:	4b0a      	ldr	r3, [pc, #40]	@ (8003048 <systemState_Run+0x3d8>)
 8003020:	701a      	strb	r2, [r3, #0]
        break;
 8003022:	e009      	b.n	8003038 <systemState_Run+0x3c8>

    case STATE_ERROR:
        HAL_Delay(500);
 8003024:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003028:	f000 f994 	bl	8003354 <HAL_Delay>
        break;
 800302c:	e004      	b.n	8003038 <systemState_Run+0x3c8>
        break;
 800302e:	bf00      	nop
 8003030:	e002      	b.n	8003038 <systemState_Run+0x3c8>
        break;
 8003032:	bf00      	nop
 8003034:	e000      	b.n	8003038 <systemState_Run+0x3c8>
        break;
 8003036:	bf00      	nop
    }
}
 8003038:	bf00      	nop
 800303a:	f607 0728 	addw	r7, r7, #2088	@ 0x828
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	20002b08 	.word	0x20002b08
 8003048:	20001acc 	.word	0x20001acc
 800304c:	0800c224 	.word	0x0800c224
 8003050:	20001ad4 	.word	0x20001ad4

08003054 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003058:	bf00      	nop
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr

08003060 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003066:	f107 0308 	add.w	r3, r7, #8
 800306a:	2200      	movs	r2, #0
 800306c:	601a      	str	r2, [r3, #0]
 800306e:	605a      	str	r2, [r3, #4]
 8003070:	609a      	str	r2, [r3, #8]
 8003072:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003074:	463b      	mov	r3, r7
 8003076:	2200      	movs	r2, #0
 8003078:	601a      	str	r2, [r3, #0]
 800307a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800307c:	4b1d      	ldr	r3, [pc, #116]	@ (80030f4 <MX_TIM4_Init+0x94>)
 800307e:	4a1e      	ldr	r2, [pc, #120]	@ (80030f8 <MX_TIM4_Init+0x98>)
 8003080:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7999;
 8003082:	4b1c      	ldr	r3, [pc, #112]	@ (80030f4 <MX_TIM4_Init+0x94>)
 8003084:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8003088:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800308a:	4b1a      	ldr	r3, [pc, #104]	@ (80030f4 <MX_TIM4_Init+0x94>)
 800308c:	2200      	movs	r2, #0
 800308e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8003090:	4b18      	ldr	r3, [pc, #96]	@ (80030f4 <MX_TIM4_Init+0x94>)
 8003092:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003096:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003098:	4b16      	ldr	r3, [pc, #88]	@ (80030f4 <MX_TIM4_Init+0x94>)
 800309a:	2200      	movs	r2, #0
 800309c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800309e:	4b15      	ldr	r3, [pc, #84]	@ (80030f4 <MX_TIM4_Init+0x94>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80030a4:	4813      	ldr	r0, [pc, #76]	@ (80030f4 <MX_TIM4_Init+0x94>)
 80030a6:	f002 fd8e 	bl	8005bc6 <HAL_TIM_Base_Init>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80030b0:	f7fe fd04 	bl	8001abc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80030ba:	f107 0308 	add.w	r3, r7, #8
 80030be:	4619      	mov	r1, r3
 80030c0:	480c      	ldr	r0, [pc, #48]	@ (80030f4 <MX_TIM4_Init+0x94>)
 80030c2:	f002 ff3f 	bl	8005f44 <HAL_TIM_ConfigClockSource>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80030cc:	f7fe fcf6 	bl	8001abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030d0:	2300      	movs	r3, #0
 80030d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030d4:	2300      	movs	r3, #0
 80030d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80030d8:	463b      	mov	r3, r7
 80030da:	4619      	mov	r1, r3
 80030dc:	4805      	ldr	r0, [pc, #20]	@ (80030f4 <MX_TIM4_Init+0x94>)
 80030de:	f003 f921 	bl	8006324 <HAL_TIMEx_MasterConfigSynchronization>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80030e8:	f7fe fce8 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80030ec:	bf00      	nop
 80030ee:	3718      	adds	r7, #24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20002b2c 	.word	0x20002b2c
 80030f8:	40000800 	.word	0x40000800

080030fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a0d      	ldr	r2, [pc, #52]	@ (8003140 <HAL_TIM_Base_MspInit+0x44>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d113      	bne.n	8003136 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800310e:	4b0d      	ldr	r3, [pc, #52]	@ (8003144 <HAL_TIM_Base_MspInit+0x48>)
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	4a0c      	ldr	r2, [pc, #48]	@ (8003144 <HAL_TIM_Base_MspInit+0x48>)
 8003114:	f043 0304 	orr.w	r3, r3, #4
 8003118:	61d3      	str	r3, [r2, #28]
 800311a:	4b0a      	ldr	r3, [pc, #40]	@ (8003144 <HAL_TIM_Base_MspInit+0x48>)
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	f003 0304 	and.w	r3, r3, #4
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003126:	2200      	movs	r2, #0
 8003128:	2100      	movs	r1, #0
 800312a:	201e      	movs	r0, #30
 800312c:	f000 fa0d 	bl	800354a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003130:	201e      	movs	r0, #30
 8003132:	f000 fa26 	bl	8003582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003136:	bf00      	nop
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40000800 	.word	0x40000800
 8003144:	40021000 	.word	0x40021000

08003148 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800314c:	4b11      	ldr	r3, [pc, #68]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 800314e:	4a12      	ldr	r2, [pc, #72]	@ (8003198 <MX_USART1_UART_Init+0x50>)
 8003150:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003152:	4b10      	ldr	r3, [pc, #64]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 8003154:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003158:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800315a:	4b0e      	ldr	r3, [pc, #56]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 800315c:	2200      	movs	r2, #0
 800315e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003160:	4b0c      	ldr	r3, [pc, #48]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 8003162:	2200      	movs	r2, #0
 8003164:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003166:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 8003168:	2200      	movs	r2, #0
 800316a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800316c:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 800316e:	220c      	movs	r2, #12
 8003170:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003172:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 8003174:	2200      	movs	r2, #0
 8003176:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003178:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 800317a:	2200      	movs	r2, #0
 800317c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800317e:	4805      	ldr	r0, [pc, #20]	@ (8003194 <MX_USART1_UART_Init+0x4c>)
 8003180:	f003 f940 	bl	8006404 <HAL_UART_Init>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800318a:	f7fe fc97 	bl	8001abc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20002b74 	.word	0x20002b74
 8003198:	40013800 	.word	0x40013800

0800319c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b088      	sub	sp, #32
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a4:	f107 0310 	add.w	r3, r7, #16
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	609a      	str	r2, [r3, #8]
 80031b0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a20      	ldr	r2, [pc, #128]	@ (8003238 <HAL_UART_MspInit+0x9c>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d139      	bne.n	8003230 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031bc:	4b1f      	ldr	r3, [pc, #124]	@ (800323c <HAL_UART_MspInit+0xa0>)
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	4a1e      	ldr	r2, [pc, #120]	@ (800323c <HAL_UART_MspInit+0xa0>)
 80031c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031c6:	6193      	str	r3, [r2, #24]
 80031c8:	4b1c      	ldr	r3, [pc, #112]	@ (800323c <HAL_UART_MspInit+0xa0>)
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031d0:	60fb      	str	r3, [r7, #12]
 80031d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d4:	4b19      	ldr	r3, [pc, #100]	@ (800323c <HAL_UART_MspInit+0xa0>)
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	4a18      	ldr	r2, [pc, #96]	@ (800323c <HAL_UART_MspInit+0xa0>)
 80031da:	f043 0304 	orr.w	r3, r3, #4
 80031de:	6193      	str	r3, [r2, #24]
 80031e0:	4b16      	ldr	r3, [pc, #88]	@ (800323c <HAL_UART_MspInit+0xa0>)
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	f003 0304 	and.w	r3, r3, #4
 80031e8:	60bb      	str	r3, [r7, #8]
 80031ea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80031ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80031f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f2:	2302      	movs	r3, #2
 80031f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031f6:	2303      	movs	r3, #3
 80031f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031fa:	f107 0310 	add.w	r3, r7, #16
 80031fe:	4619      	mov	r1, r3
 8003200:	480f      	ldr	r0, [pc, #60]	@ (8003240 <HAL_UART_MspInit+0xa4>)
 8003202:	f000 fa8b 	bl	800371c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003206:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800320a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800320c:	2300      	movs	r3, #0
 800320e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003210:	2300      	movs	r3, #0
 8003212:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003214:	f107 0310 	add.w	r3, r7, #16
 8003218:	4619      	mov	r1, r3
 800321a:	4809      	ldr	r0, [pc, #36]	@ (8003240 <HAL_UART_MspInit+0xa4>)
 800321c:	f000 fa7e 	bl	800371c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003220:	2200      	movs	r2, #0
 8003222:	2100      	movs	r1, #0
 8003224:	2025      	movs	r0, #37	@ 0x25
 8003226:	f000 f990 	bl	800354a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800322a:	2025      	movs	r0, #37	@ 0x25
 800322c:	f000 f9a9 	bl	8003582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003230:	bf00      	nop
 8003232:	3720      	adds	r7, #32
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40013800 	.word	0x40013800
 800323c:	40021000 	.word	0x40021000
 8003240:	40010800 	.word	0x40010800

08003244 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003244:	f7ff ff06 	bl	8003054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003248:	480b      	ldr	r0, [pc, #44]	@ (8003278 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800324a:	490c      	ldr	r1, [pc, #48]	@ (800327c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800324c:	4a0c      	ldr	r2, [pc, #48]	@ (8003280 <LoopFillZerobss+0x16>)
  movs r3, #0
 800324e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003250:	e002      	b.n	8003258 <LoopCopyDataInit>

08003252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003256:	3304      	adds	r3, #4

08003258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800325a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800325c:	d3f9      	bcc.n	8003252 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800325e:	4a09      	ldr	r2, [pc, #36]	@ (8003284 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003260:	4c09      	ldr	r4, [pc, #36]	@ (8003288 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003264:	e001      	b.n	800326a <LoopFillZerobss>

08003266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003268:	3204      	adds	r2, #4

0800326a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800326a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800326c:	d3fb      	bcc.n	8003266 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800326e:	f007 ffd3 	bl	800b218 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003272:	f7fe fbcd 	bl	8001a10 <main>
  bx lr
 8003276:	4770      	bx	lr
  ldr r0, =_sdata
 8003278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800327c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003280:	0800df40 	.word	0x0800df40
  ldr r2, =_sbss
 8003284:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8003288:	20002f3c 	.word	0x20002f3c

0800328c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800328c:	e7fe      	b.n	800328c <ADC1_2_IRQHandler>
	...

08003290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003294:	4b08      	ldr	r3, [pc, #32]	@ (80032b8 <HAL_Init+0x28>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a07      	ldr	r2, [pc, #28]	@ (80032b8 <HAL_Init+0x28>)
 800329a:	f043 0310 	orr.w	r3, r3, #16
 800329e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032a0:	2003      	movs	r0, #3
 80032a2:	f000 f947 	bl	8003534 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032a6:	200f      	movs	r0, #15
 80032a8:	f000 f808 	bl	80032bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032ac:	f7ff fafc 	bl	80028a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40022000 	.word	0x40022000

080032bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032c4:	4b12      	ldr	r3, [pc, #72]	@ (8003310 <HAL_InitTick+0x54>)
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	4b12      	ldr	r3, [pc, #72]	@ (8003314 <HAL_InitTick+0x58>)
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	4619      	mov	r1, r3
 80032ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80032d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 f95f 	bl	800359e <HAL_SYSTICK_Config>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e00e      	b.n	8003308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2b0f      	cmp	r3, #15
 80032ee:	d80a      	bhi.n	8003306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032f0:	2200      	movs	r2, #0
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032f8:	f000 f927 	bl	800354a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032fc:	4a06      	ldr	r2, [pc, #24]	@ (8003318 <HAL_InitTick+0x5c>)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	e000      	b.n	8003308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
}
 8003308:	4618      	mov	r0, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	2000001c 	.word	0x2000001c
 8003314:	20000024 	.word	0x20000024
 8003318:	20000020 	.word	0x20000020

0800331c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003320:	4b05      	ldr	r3, [pc, #20]	@ (8003338 <HAL_IncTick+0x1c>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	4b05      	ldr	r3, [pc, #20]	@ (800333c <HAL_IncTick+0x20>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4413      	add	r3, r2
 800332c:	4a03      	ldr	r2, [pc, #12]	@ (800333c <HAL_IncTick+0x20>)
 800332e:	6013      	str	r3, [r2, #0]
}
 8003330:	bf00      	nop
 8003332:	46bd      	mov	sp, r7
 8003334:	bc80      	pop	{r7}
 8003336:	4770      	bx	lr
 8003338:	20000024 	.word	0x20000024
 800333c:	20002bbc 	.word	0x20002bbc

08003340 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  return uwTick;
 8003344:	4b02      	ldr	r3, [pc, #8]	@ (8003350 <HAL_GetTick+0x10>)
 8003346:	681b      	ldr	r3, [r3, #0]
}
 8003348:	4618      	mov	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr
 8003350:	20002bbc 	.word	0x20002bbc

08003354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800335c:	f7ff fff0 	bl	8003340 <HAL_GetTick>
 8003360:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800336c:	d005      	beq.n	800337a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800336e:	4b0a      	ldr	r3, [pc, #40]	@ (8003398 <HAL_Delay+0x44>)
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	461a      	mov	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4413      	add	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800337a:	bf00      	nop
 800337c:	f7ff ffe0 	bl	8003340 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	429a      	cmp	r2, r3
 800338a:	d8f7      	bhi.n	800337c <HAL_Delay+0x28>
  {
  }
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20000024 	.word	0x20000024

0800339c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033ac:	4b0c      	ldr	r3, [pc, #48]	@ (80033e0 <__NVIC_SetPriorityGrouping+0x44>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033b2:	68ba      	ldr	r2, [r7, #8]
 80033b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033b8:	4013      	ands	r3, r2
 80033ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033ce:	4a04      	ldr	r2, [pc, #16]	@ (80033e0 <__NVIC_SetPriorityGrouping+0x44>)
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	60d3      	str	r3, [r2, #12]
}
 80033d4:	bf00      	nop
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	e000ed00 	.word	0xe000ed00

080033e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033e8:	4b04      	ldr	r3, [pc, #16]	@ (80033fc <__NVIC_GetPriorityGrouping+0x18>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	0a1b      	lsrs	r3, r3, #8
 80033ee:	f003 0307 	and.w	r3, r3, #7
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	e000ed00 	.word	0xe000ed00

08003400 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800340a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340e:	2b00      	cmp	r3, #0
 8003410:	db0b      	blt.n	800342a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003412:	79fb      	ldrb	r3, [r7, #7]
 8003414:	f003 021f 	and.w	r2, r3, #31
 8003418:	4906      	ldr	r1, [pc, #24]	@ (8003434 <__NVIC_EnableIRQ+0x34>)
 800341a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341e:	095b      	lsrs	r3, r3, #5
 8003420:	2001      	movs	r0, #1
 8003422:	fa00 f202 	lsl.w	r2, r0, r2
 8003426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr
 8003434:	e000e100 	.word	0xe000e100

08003438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	6039      	str	r1, [r7, #0]
 8003442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003448:	2b00      	cmp	r3, #0
 800344a:	db0a      	blt.n	8003462 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	b2da      	uxtb	r2, r3
 8003450:	490c      	ldr	r1, [pc, #48]	@ (8003484 <__NVIC_SetPriority+0x4c>)
 8003452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003456:	0112      	lsls	r2, r2, #4
 8003458:	b2d2      	uxtb	r2, r2
 800345a:	440b      	add	r3, r1
 800345c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003460:	e00a      	b.n	8003478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	b2da      	uxtb	r2, r3
 8003466:	4908      	ldr	r1, [pc, #32]	@ (8003488 <__NVIC_SetPriority+0x50>)
 8003468:	79fb      	ldrb	r3, [r7, #7]
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	3b04      	subs	r3, #4
 8003470:	0112      	lsls	r2, r2, #4
 8003472:	b2d2      	uxtb	r2, r2
 8003474:	440b      	add	r3, r1
 8003476:	761a      	strb	r2, [r3, #24]
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	bc80      	pop	{r7}
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	e000e100 	.word	0xe000e100
 8003488:	e000ed00 	.word	0xe000ed00

0800348c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800348c:	b480      	push	{r7}
 800348e:	b089      	sub	sp, #36	@ 0x24
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f003 0307 	and.w	r3, r3, #7
 800349e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	f1c3 0307 	rsb	r3, r3, #7
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	bf28      	it	cs
 80034aa:	2304      	movcs	r3, #4
 80034ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	3304      	adds	r3, #4
 80034b2:	2b06      	cmp	r3, #6
 80034b4:	d902      	bls.n	80034bc <NVIC_EncodePriority+0x30>
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	3b03      	subs	r3, #3
 80034ba:	e000      	b.n	80034be <NVIC_EncodePriority+0x32>
 80034bc:	2300      	movs	r3, #0
 80034be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ca:	43da      	mvns	r2, r3
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	401a      	ands	r2, r3
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	fa01 f303 	lsl.w	r3, r1, r3
 80034de:	43d9      	mvns	r1, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034e4:	4313      	orrs	r3, r2
         );
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3724      	adds	r7, #36	@ 0x24
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr

080034f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	3b01      	subs	r3, #1
 80034fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003500:	d301      	bcc.n	8003506 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003502:	2301      	movs	r3, #1
 8003504:	e00f      	b.n	8003526 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003506:	4a0a      	ldr	r2, [pc, #40]	@ (8003530 <SysTick_Config+0x40>)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3b01      	subs	r3, #1
 800350c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800350e:	210f      	movs	r1, #15
 8003510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003514:	f7ff ff90 	bl	8003438 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003518:	4b05      	ldr	r3, [pc, #20]	@ (8003530 <SysTick_Config+0x40>)
 800351a:	2200      	movs	r2, #0
 800351c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800351e:	4b04      	ldr	r3, [pc, #16]	@ (8003530 <SysTick_Config+0x40>)
 8003520:	2207      	movs	r2, #7
 8003522:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	e000e010 	.word	0xe000e010

08003534 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f7ff ff2d 	bl	800339c <__NVIC_SetPriorityGrouping>
}
 8003542:	bf00      	nop
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800354a:	b580      	push	{r7, lr}
 800354c:	b086      	sub	sp, #24
 800354e:	af00      	add	r7, sp, #0
 8003550:	4603      	mov	r3, r0
 8003552:	60b9      	str	r1, [r7, #8]
 8003554:	607a      	str	r2, [r7, #4]
 8003556:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003558:	2300      	movs	r3, #0
 800355a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800355c:	f7ff ff42 	bl	80033e4 <__NVIC_GetPriorityGrouping>
 8003560:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	68b9      	ldr	r1, [r7, #8]
 8003566:	6978      	ldr	r0, [r7, #20]
 8003568:	f7ff ff90 	bl	800348c <NVIC_EncodePriority>
 800356c:	4602      	mov	r2, r0
 800356e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003572:	4611      	mov	r1, r2
 8003574:	4618      	mov	r0, r3
 8003576:	f7ff ff5f 	bl	8003438 <__NVIC_SetPriority>
}
 800357a:	bf00      	nop
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b082      	sub	sp, #8
 8003586:	af00      	add	r7, sp, #0
 8003588:	4603      	mov	r3, r0
 800358a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800358c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003590:	4618      	mov	r0, r3
 8003592:	f7ff ff35 	bl	8003400 <__NVIC_EnableIRQ>
}
 8003596:	bf00      	nop
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b082      	sub	sp, #8
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f7ff ffa2 	bl	80034f0 <SysTick_Config>
 80035ac:	4603      	mov	r3, r0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b085      	sub	sp, #20
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035be:	2300      	movs	r3, #0
 80035c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d008      	beq.n	80035e0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2204      	movs	r2, #4
 80035d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e020      	b.n	8003622 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 020e 	bic.w	r2, r2, #14
 80035ee:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0201 	bic.w	r2, r2, #1
 80035fe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003608:	2101      	movs	r1, #1
 800360a:	fa01 f202 	lsl.w	r2, r1, r2
 800360e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003620:	7bfb      	ldrb	r3, [r7, #15]
}
 8003622:	4618      	mov	r0, r3
 8003624:	3714      	adds	r7, #20
 8003626:	46bd      	mov	sp, r7
 8003628:	bc80      	pop	{r7}
 800362a:	4770      	bx	lr

0800362c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003634:	2300      	movs	r3, #0
 8003636:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800363e:	b2db      	uxtb	r3, r3
 8003640:	2b02      	cmp	r3, #2
 8003642:	d005      	beq.n	8003650 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2204      	movs	r2, #4
 8003648:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	73fb      	strb	r3, [r7, #15]
 800364e:	e051      	b.n	80036f4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 020e 	bic.w	r2, r2, #14
 800365e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0201 	bic.w	r2, r2, #1
 800366e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a22      	ldr	r2, [pc, #136]	@ (8003700 <HAL_DMA_Abort_IT+0xd4>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d029      	beq.n	80036ce <HAL_DMA_Abort_IT+0xa2>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a21      	ldr	r2, [pc, #132]	@ (8003704 <HAL_DMA_Abort_IT+0xd8>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d022      	beq.n	80036ca <HAL_DMA_Abort_IT+0x9e>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a1f      	ldr	r2, [pc, #124]	@ (8003708 <HAL_DMA_Abort_IT+0xdc>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d01a      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x98>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a1e      	ldr	r2, [pc, #120]	@ (800370c <HAL_DMA_Abort_IT+0xe0>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d012      	beq.n	80036be <HAL_DMA_Abort_IT+0x92>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a1c      	ldr	r2, [pc, #112]	@ (8003710 <HAL_DMA_Abort_IT+0xe4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d00a      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x8c>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003714 <HAL_DMA_Abort_IT+0xe8>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d102      	bne.n	80036b2 <HAL_DMA_Abort_IT+0x86>
 80036ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80036b0:	e00e      	b.n	80036d0 <HAL_DMA_Abort_IT+0xa4>
 80036b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036b6:	e00b      	b.n	80036d0 <HAL_DMA_Abort_IT+0xa4>
 80036b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80036bc:	e008      	b.n	80036d0 <HAL_DMA_Abort_IT+0xa4>
 80036be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036c2:	e005      	b.n	80036d0 <HAL_DMA_Abort_IT+0xa4>
 80036c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036c8:	e002      	b.n	80036d0 <HAL_DMA_Abort_IT+0xa4>
 80036ca:	2310      	movs	r3, #16
 80036cc:	e000      	b.n	80036d0 <HAL_DMA_Abort_IT+0xa4>
 80036ce:	2301      	movs	r3, #1
 80036d0:	4a11      	ldr	r2, [pc, #68]	@ (8003718 <HAL_DMA_Abort_IT+0xec>)
 80036d2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d003      	beq.n	80036f4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	4798      	blx	r3
    } 
  }
  return status;
 80036f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	40020008 	.word	0x40020008
 8003704:	4002001c 	.word	0x4002001c
 8003708:	40020030 	.word	0x40020030
 800370c:	40020044 	.word	0x40020044
 8003710:	40020058 	.word	0x40020058
 8003714:	4002006c 	.word	0x4002006c
 8003718:	40020000 	.word	0x40020000

0800371c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800371c:	b480      	push	{r7}
 800371e:	b08b      	sub	sp, #44	@ 0x2c
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003726:	2300      	movs	r3, #0
 8003728:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800372a:	2300      	movs	r3, #0
 800372c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800372e:	e169      	b.n	8003a04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003730:	2201      	movs	r2, #1
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	fa02 f303 	lsl.w	r3, r2, r3
 8003738:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69fa      	ldr	r2, [r7, #28]
 8003740:	4013      	ands	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	429a      	cmp	r2, r3
 800374a:	f040 8158 	bne.w	80039fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	4a9a      	ldr	r2, [pc, #616]	@ (80039bc <HAL_GPIO_Init+0x2a0>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d05e      	beq.n	8003816 <HAL_GPIO_Init+0xfa>
 8003758:	4a98      	ldr	r2, [pc, #608]	@ (80039bc <HAL_GPIO_Init+0x2a0>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d875      	bhi.n	800384a <HAL_GPIO_Init+0x12e>
 800375e:	4a98      	ldr	r2, [pc, #608]	@ (80039c0 <HAL_GPIO_Init+0x2a4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d058      	beq.n	8003816 <HAL_GPIO_Init+0xfa>
 8003764:	4a96      	ldr	r2, [pc, #600]	@ (80039c0 <HAL_GPIO_Init+0x2a4>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d86f      	bhi.n	800384a <HAL_GPIO_Init+0x12e>
 800376a:	4a96      	ldr	r2, [pc, #600]	@ (80039c4 <HAL_GPIO_Init+0x2a8>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d052      	beq.n	8003816 <HAL_GPIO_Init+0xfa>
 8003770:	4a94      	ldr	r2, [pc, #592]	@ (80039c4 <HAL_GPIO_Init+0x2a8>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d869      	bhi.n	800384a <HAL_GPIO_Init+0x12e>
 8003776:	4a94      	ldr	r2, [pc, #592]	@ (80039c8 <HAL_GPIO_Init+0x2ac>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d04c      	beq.n	8003816 <HAL_GPIO_Init+0xfa>
 800377c:	4a92      	ldr	r2, [pc, #584]	@ (80039c8 <HAL_GPIO_Init+0x2ac>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d863      	bhi.n	800384a <HAL_GPIO_Init+0x12e>
 8003782:	4a92      	ldr	r2, [pc, #584]	@ (80039cc <HAL_GPIO_Init+0x2b0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d046      	beq.n	8003816 <HAL_GPIO_Init+0xfa>
 8003788:	4a90      	ldr	r2, [pc, #576]	@ (80039cc <HAL_GPIO_Init+0x2b0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d85d      	bhi.n	800384a <HAL_GPIO_Init+0x12e>
 800378e:	2b12      	cmp	r3, #18
 8003790:	d82a      	bhi.n	80037e8 <HAL_GPIO_Init+0xcc>
 8003792:	2b12      	cmp	r3, #18
 8003794:	d859      	bhi.n	800384a <HAL_GPIO_Init+0x12e>
 8003796:	a201      	add	r2, pc, #4	@ (adr r2, 800379c <HAL_GPIO_Init+0x80>)
 8003798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800379c:	08003817 	.word	0x08003817
 80037a0:	080037f1 	.word	0x080037f1
 80037a4:	08003803 	.word	0x08003803
 80037a8:	08003845 	.word	0x08003845
 80037ac:	0800384b 	.word	0x0800384b
 80037b0:	0800384b 	.word	0x0800384b
 80037b4:	0800384b 	.word	0x0800384b
 80037b8:	0800384b 	.word	0x0800384b
 80037bc:	0800384b 	.word	0x0800384b
 80037c0:	0800384b 	.word	0x0800384b
 80037c4:	0800384b 	.word	0x0800384b
 80037c8:	0800384b 	.word	0x0800384b
 80037cc:	0800384b 	.word	0x0800384b
 80037d0:	0800384b 	.word	0x0800384b
 80037d4:	0800384b 	.word	0x0800384b
 80037d8:	0800384b 	.word	0x0800384b
 80037dc:	0800384b 	.word	0x0800384b
 80037e0:	080037f9 	.word	0x080037f9
 80037e4:	0800380d 	.word	0x0800380d
 80037e8:	4a79      	ldr	r2, [pc, #484]	@ (80039d0 <HAL_GPIO_Init+0x2b4>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d013      	beq.n	8003816 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80037ee:	e02c      	b.n	800384a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	623b      	str	r3, [r7, #32]
          break;
 80037f6:	e029      	b.n	800384c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	3304      	adds	r3, #4
 80037fe:	623b      	str	r3, [r7, #32]
          break;
 8003800:	e024      	b.n	800384c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	3308      	adds	r3, #8
 8003808:	623b      	str	r3, [r7, #32]
          break;
 800380a:	e01f      	b.n	800384c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	330c      	adds	r3, #12
 8003812:	623b      	str	r3, [r7, #32]
          break;
 8003814:	e01a      	b.n	800384c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d102      	bne.n	8003824 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800381e:	2304      	movs	r3, #4
 8003820:	623b      	str	r3, [r7, #32]
          break;
 8003822:	e013      	b.n	800384c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d105      	bne.n	8003838 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800382c:	2308      	movs	r3, #8
 800382e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	69fa      	ldr	r2, [r7, #28]
 8003834:	611a      	str	r2, [r3, #16]
          break;
 8003836:	e009      	b.n	800384c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003838:	2308      	movs	r3, #8
 800383a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	69fa      	ldr	r2, [r7, #28]
 8003840:	615a      	str	r2, [r3, #20]
          break;
 8003842:	e003      	b.n	800384c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003844:	2300      	movs	r3, #0
 8003846:	623b      	str	r3, [r7, #32]
          break;
 8003848:	e000      	b.n	800384c <HAL_GPIO_Init+0x130>
          break;
 800384a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	2bff      	cmp	r3, #255	@ 0xff
 8003850:	d801      	bhi.n	8003856 <HAL_GPIO_Init+0x13a>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	e001      	b.n	800385a <HAL_GPIO_Init+0x13e>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	3304      	adds	r3, #4
 800385a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	2bff      	cmp	r3, #255	@ 0xff
 8003860:	d802      	bhi.n	8003868 <HAL_GPIO_Init+0x14c>
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	e002      	b.n	800386e <HAL_GPIO_Init+0x152>
 8003868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386a:	3b08      	subs	r3, #8
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	210f      	movs	r1, #15
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	fa01 f303 	lsl.w	r3, r1, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	401a      	ands	r2, r3
 8003880:	6a39      	ldr	r1, [r7, #32]
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	fa01 f303 	lsl.w	r3, r1, r3
 8003888:	431a      	orrs	r2, r3
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 80b1 	beq.w	80039fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800389c:	4b4d      	ldr	r3, [pc, #308]	@ (80039d4 <HAL_GPIO_Init+0x2b8>)
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	4a4c      	ldr	r2, [pc, #304]	@ (80039d4 <HAL_GPIO_Init+0x2b8>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6193      	str	r3, [r2, #24]
 80038a8:	4b4a      	ldr	r3, [pc, #296]	@ (80039d4 <HAL_GPIO_Init+0x2b8>)
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	60bb      	str	r3, [r7, #8]
 80038b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80038b4:	4a48      	ldr	r2, [pc, #288]	@ (80039d8 <HAL_GPIO_Init+0x2bc>)
 80038b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b8:	089b      	lsrs	r3, r3, #2
 80038ba:	3302      	adds	r3, #2
 80038bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80038c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	220f      	movs	r2, #15
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	43db      	mvns	r3, r3
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	4013      	ands	r3, r2
 80038d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a40      	ldr	r2, [pc, #256]	@ (80039dc <HAL_GPIO_Init+0x2c0>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d013      	beq.n	8003908 <HAL_GPIO_Init+0x1ec>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a3f      	ldr	r2, [pc, #252]	@ (80039e0 <HAL_GPIO_Init+0x2c4>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d00d      	beq.n	8003904 <HAL_GPIO_Init+0x1e8>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a3e      	ldr	r2, [pc, #248]	@ (80039e4 <HAL_GPIO_Init+0x2c8>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d007      	beq.n	8003900 <HAL_GPIO_Init+0x1e4>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a3d      	ldr	r2, [pc, #244]	@ (80039e8 <HAL_GPIO_Init+0x2cc>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d101      	bne.n	80038fc <HAL_GPIO_Init+0x1e0>
 80038f8:	2303      	movs	r3, #3
 80038fa:	e006      	b.n	800390a <HAL_GPIO_Init+0x1ee>
 80038fc:	2304      	movs	r3, #4
 80038fe:	e004      	b.n	800390a <HAL_GPIO_Init+0x1ee>
 8003900:	2302      	movs	r3, #2
 8003902:	e002      	b.n	800390a <HAL_GPIO_Init+0x1ee>
 8003904:	2301      	movs	r3, #1
 8003906:	e000      	b.n	800390a <HAL_GPIO_Init+0x1ee>
 8003908:	2300      	movs	r3, #0
 800390a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800390c:	f002 0203 	and.w	r2, r2, #3
 8003910:	0092      	lsls	r2, r2, #2
 8003912:	4093      	lsls	r3, r2
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	4313      	orrs	r3, r2
 8003918:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800391a:	492f      	ldr	r1, [pc, #188]	@ (80039d8 <HAL_GPIO_Init+0x2bc>)
 800391c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391e:	089b      	lsrs	r3, r3, #2
 8003920:	3302      	adds	r3, #2
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d006      	beq.n	8003942 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003934:	4b2d      	ldr	r3, [pc, #180]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	492c      	ldr	r1, [pc, #176]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	4313      	orrs	r3, r2
 800393e:	608b      	str	r3, [r1, #8]
 8003940:	e006      	b.n	8003950 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003942:	4b2a      	ldr	r3, [pc, #168]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	43db      	mvns	r3, r3
 800394a:	4928      	ldr	r1, [pc, #160]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 800394c:	4013      	ands	r3, r2
 800394e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d006      	beq.n	800396a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800395c:	4b23      	ldr	r3, [pc, #140]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 800395e:	68da      	ldr	r2, [r3, #12]
 8003960:	4922      	ldr	r1, [pc, #136]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	4313      	orrs	r3, r2
 8003966:	60cb      	str	r3, [r1, #12]
 8003968:	e006      	b.n	8003978 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800396a:	4b20      	ldr	r3, [pc, #128]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	43db      	mvns	r3, r3
 8003972:	491e      	ldr	r1, [pc, #120]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 8003974:	4013      	ands	r3, r2
 8003976:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d006      	beq.n	8003992 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003984:	4b19      	ldr	r3, [pc, #100]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	4918      	ldr	r1, [pc, #96]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	4313      	orrs	r3, r2
 800398e:	604b      	str	r3, [r1, #4]
 8003990:	e006      	b.n	80039a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003992:	4b16      	ldr	r3, [pc, #88]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	43db      	mvns	r3, r3
 800399a:	4914      	ldr	r1, [pc, #80]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 800399c:	4013      	ands	r3, r2
 800399e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d021      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80039ac:	4b0f      	ldr	r3, [pc, #60]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	490e      	ldr	r1, [pc, #56]	@ (80039ec <HAL_GPIO_Init+0x2d0>)
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
 80039b8:	e021      	b.n	80039fe <HAL_GPIO_Init+0x2e2>
 80039ba:	bf00      	nop
 80039bc:	10320000 	.word	0x10320000
 80039c0:	10310000 	.word	0x10310000
 80039c4:	10220000 	.word	0x10220000
 80039c8:	10210000 	.word	0x10210000
 80039cc:	10120000 	.word	0x10120000
 80039d0:	10110000 	.word	0x10110000
 80039d4:	40021000 	.word	0x40021000
 80039d8:	40010000 	.word	0x40010000
 80039dc:	40010800 	.word	0x40010800
 80039e0:	40010c00 	.word	0x40010c00
 80039e4:	40011000 	.word	0x40011000
 80039e8:	40011400 	.word	0x40011400
 80039ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80039f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <HAL_GPIO_Init+0x304>)
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	43db      	mvns	r3, r3
 80039f8:	4909      	ldr	r1, [pc, #36]	@ (8003a20 <HAL_GPIO_Init+0x304>)
 80039fa:	4013      	ands	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80039fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a00:	3301      	adds	r3, #1
 8003a02:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f47f ae8e 	bne.w	8003730 <HAL_GPIO_Init+0x14>
  }
}
 8003a14:	bf00      	nop
 8003a16:	bf00      	nop
 8003a18:	372c      	adds	r7, #44	@ 0x2c
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bc80      	pop	{r7}
 8003a1e:	4770      	bx	lr
 8003a20:	40010400 	.word	0x40010400

08003a24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	887b      	ldrh	r3, [r7, #2]
 8003a36:	4013      	ands	r3, r2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d002      	beq.n	8003a42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	73fb      	strb	r3, [r7, #15]
 8003a40:	e001      	b.n	8003a46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a42:	2300      	movs	r3, #0
 8003a44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bc80      	pop	{r7}
 8003a50:	4770      	bx	lr

08003a52 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b083      	sub	sp, #12
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	807b      	strh	r3, [r7, #2]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a62:	787b      	ldrb	r3, [r7, #1]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a68:	887a      	ldrh	r2, [r7, #2]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a6e:	e003      	b.n	8003a78 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a70:	887b      	ldrh	r3, [r7, #2]
 8003a72:	041a      	lsls	r2, r3, #16
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	611a      	str	r2, [r3, #16]
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bc80      	pop	{r7}
 8003a80:	4770      	bx	lr
	...

08003a84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e12b      	b.n	8003cee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d106      	bne.n	8003ab0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f7fd ff52 	bl	8001954 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2224      	movs	r2, #36	@ 0x24
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f022 0201 	bic.w	r2, r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ad6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ae6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ae8:	f001 fbfc 	bl	80052e4 <HAL_RCC_GetPCLK1Freq>
 8003aec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	4a81      	ldr	r2, [pc, #516]	@ (8003cf8 <HAL_I2C_Init+0x274>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d807      	bhi.n	8003b08 <HAL_I2C_Init+0x84>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	4a80      	ldr	r2, [pc, #512]	@ (8003cfc <HAL_I2C_Init+0x278>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	bf94      	ite	ls
 8003b00:	2301      	movls	r3, #1
 8003b02:	2300      	movhi	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	e006      	b.n	8003b16 <HAL_I2C_Init+0x92>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4a7d      	ldr	r2, [pc, #500]	@ (8003d00 <HAL_I2C_Init+0x27c>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	bf94      	ite	ls
 8003b10:	2301      	movls	r3, #1
 8003b12:	2300      	movhi	r3, #0
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e0e7      	b.n	8003cee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	4a78      	ldr	r2, [pc, #480]	@ (8003d04 <HAL_I2C_Init+0x280>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	0c9b      	lsrs	r3, r3, #18
 8003b28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68ba      	ldr	r2, [r7, #8]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	4a6a      	ldr	r2, [pc, #424]	@ (8003cf8 <HAL_I2C_Init+0x274>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d802      	bhi.n	8003b58 <HAL_I2C_Init+0xd4>
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	3301      	adds	r3, #1
 8003b56:	e009      	b.n	8003b6c <HAL_I2C_Init+0xe8>
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003b5e:	fb02 f303 	mul.w	r3, r2, r3
 8003b62:	4a69      	ldr	r2, [pc, #420]	@ (8003d08 <HAL_I2C_Init+0x284>)
 8003b64:	fba2 2303 	umull	r2, r3, r2, r3
 8003b68:	099b      	lsrs	r3, r3, #6
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6812      	ldr	r2, [r2, #0]
 8003b70:	430b      	orrs	r3, r1
 8003b72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	69db      	ldr	r3, [r3, #28]
 8003b7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003b7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	495c      	ldr	r1, [pc, #368]	@ (8003cf8 <HAL_I2C_Init+0x274>)
 8003b88:	428b      	cmp	r3, r1
 8003b8a:	d819      	bhi.n	8003bc0 <HAL_I2C_Init+0x13c>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	1e59      	subs	r1, r3, #1
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b9a:	1c59      	adds	r1, r3, #1
 8003b9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ba0:	400b      	ands	r3, r1
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00a      	beq.n	8003bbc <HAL_I2C_Init+0x138>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1e59      	subs	r1, r3, #1
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bba:	e051      	b.n	8003c60 <HAL_I2C_Init+0x1dc>
 8003bbc:	2304      	movs	r3, #4
 8003bbe:	e04f      	b.n	8003c60 <HAL_I2C_Init+0x1dc>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d111      	bne.n	8003bec <HAL_I2C_Init+0x168>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	1e58      	subs	r0, r3, #1
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6859      	ldr	r1, [r3, #4]
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	440b      	add	r3, r1
 8003bd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bda:	3301      	adds	r3, #1
 8003bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	bf0c      	ite	eq
 8003be4:	2301      	moveq	r3, #1
 8003be6:	2300      	movne	r3, #0
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	e012      	b.n	8003c12 <HAL_I2C_Init+0x18e>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	1e58      	subs	r0, r3, #1
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6859      	ldr	r1, [r3, #4]
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	0099      	lsls	r1, r3, #2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c02:	3301      	adds	r3, #1
 8003c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	bf0c      	ite	eq
 8003c0c:	2301      	moveq	r3, #1
 8003c0e:	2300      	movne	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <HAL_I2C_Init+0x196>
 8003c16:	2301      	movs	r3, #1
 8003c18:	e022      	b.n	8003c60 <HAL_I2C_Init+0x1dc>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10e      	bne.n	8003c40 <HAL_I2C_Init+0x1bc>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	1e58      	subs	r0, r3, #1
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6859      	ldr	r1, [r3, #4]
 8003c2a:	460b      	mov	r3, r1
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	440b      	add	r3, r1
 8003c30:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c34:	3301      	adds	r3, #1
 8003c36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c3e:	e00f      	b.n	8003c60 <HAL_I2C_Init+0x1dc>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	1e58      	subs	r0, r3, #1
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6859      	ldr	r1, [r3, #4]
 8003c48:	460b      	mov	r3, r1
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	0099      	lsls	r1, r3, #2
 8003c50:	440b      	add	r3, r1
 8003c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c56:	3301      	adds	r3, #1
 8003c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	6809      	ldr	r1, [r1, #0]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	69da      	ldr	r2, [r3, #28]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a1b      	ldr	r3, [r3, #32]
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	430a      	orrs	r2, r1
 8003c82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003c8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	6911      	ldr	r1, [r2, #16]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	68d2      	ldr	r2, [r2, #12]
 8003c9a:	4311      	orrs	r1, r2
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6812      	ldr	r2, [r2, #0]
 8003ca0:	430b      	orrs	r3, r1
 8003ca2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	695a      	ldr	r2, [r3, #20]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f042 0201 	orr.w	r2, r2, #1
 8003cce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	000186a0 	.word	0x000186a0
 8003cfc:	001e847f 	.word	0x001e847f
 8003d00:	003d08ff 	.word	0x003d08ff
 8003d04:	431bde83 	.word	0x431bde83
 8003d08:	10624dd3 	.word	0x10624dd3

08003d0c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b088      	sub	sp, #32
 8003d10:	af02      	add	r7, sp, #8
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	4608      	mov	r0, r1
 8003d16:	4611      	mov	r1, r2
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	817b      	strh	r3, [r7, #10]
 8003d1e:	460b      	mov	r3, r1
 8003d20:	813b      	strh	r3, [r7, #8]
 8003d22:	4613      	mov	r3, r2
 8003d24:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d26:	f7ff fb0b 	bl	8003340 <HAL_GetTick>
 8003d2a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b20      	cmp	r3, #32
 8003d36:	f040 80d9 	bne.w	8003eec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	2319      	movs	r3, #25
 8003d40:	2201      	movs	r2, #1
 8003d42:	496d      	ldr	r1, [pc, #436]	@ (8003ef8 <HAL_I2C_Mem_Write+0x1ec>)
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 fccd 	bl	80046e4 <I2C_WaitOnFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003d50:	2302      	movs	r3, #2
 8003d52:	e0cc      	b.n	8003eee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d101      	bne.n	8003d62 <HAL_I2C_Mem_Write+0x56>
 8003d5e:	2302      	movs	r3, #2
 8003d60:	e0c5      	b.n	8003eee <HAL_I2C_Mem_Write+0x1e2>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0301 	and.w	r3, r3, #1
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d007      	beq.n	8003d88 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 0201 	orr.w	r2, r2, #1
 8003d86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2221      	movs	r2, #33	@ 0x21
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2240      	movs	r2, #64	@ 0x40
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6a3a      	ldr	r2, [r7, #32]
 8003db2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003db8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	4a4d      	ldr	r2, [pc, #308]	@ (8003efc <HAL_I2C_Mem_Write+0x1f0>)
 8003dc8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dca:	88f8      	ldrh	r0, [r7, #6]
 8003dcc:	893a      	ldrh	r2, [r7, #8]
 8003dce:	8979      	ldrh	r1, [r7, #10]
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	9301      	str	r3, [sp, #4]
 8003dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	4603      	mov	r3, r0
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 fb04 	bl	80043e8 <I2C_RequestMemoryWrite>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d052      	beq.n	8003e8c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e081      	b.n	8003eee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 fd92 	bl	8004918 <I2C_WaitOnTXEFlagUntilTimeout>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00d      	beq.n	8003e16 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d107      	bne.n	8003e12 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e06b      	b.n	8003eee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1a:	781a      	ldrb	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e26:	1c5a      	adds	r2, r3, #1
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e30:	3b01      	subs	r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	f003 0304 	and.w	r3, r3, #4
 8003e50:	2b04      	cmp	r3, #4
 8003e52:	d11b      	bne.n	8003e8c <HAL_I2C_Mem_Write+0x180>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d017      	beq.n	8003e8c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e60:	781a      	ldrb	r2, [r3, #0]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6c:	1c5a      	adds	r2, r3, #1
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e76:	3b01      	subs	r3, #1
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1aa      	bne.n	8003dea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e94:	697a      	ldr	r2, [r7, #20]
 8003e96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 fd85 	bl	80049a8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00d      	beq.n	8003ec0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea8:	2b04      	cmp	r3, #4
 8003eaa:	d107      	bne.n	8003ebc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e016      	b.n	8003eee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	e000      	b.n	8003eee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003eec:	2302      	movs	r3, #2
  }
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3718      	adds	r7, #24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	00100002 	.word	0x00100002
 8003efc:	ffff0000 	.word	0xffff0000

08003f00 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08c      	sub	sp, #48	@ 0x30
 8003f04:	af02      	add	r7, sp, #8
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	4608      	mov	r0, r1
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4603      	mov	r3, r0
 8003f10:	817b      	strh	r3, [r7, #10]
 8003f12:	460b      	mov	r3, r1
 8003f14:	813b      	strh	r3, [r7, #8]
 8003f16:	4613      	mov	r3, r2
 8003f18:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f1e:	f7ff fa0f 	bl	8003340 <HAL_GetTick>
 8003f22:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b20      	cmp	r3, #32
 8003f2e:	f040 8250 	bne.w	80043d2 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	2319      	movs	r3, #25
 8003f38:	2201      	movs	r2, #1
 8003f3a:	4982      	ldr	r1, [pc, #520]	@ (8004144 <HAL_I2C_Mem_Read+0x244>)
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f000 fbd1 	bl	80046e4 <I2C_WaitOnFlagUntilTimeout>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e243      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d101      	bne.n	8003f5a <HAL_I2C_Mem_Read+0x5a>
 8003f56:	2302      	movs	r3, #2
 8003f58:	e23c      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d007      	beq.n	8003f80 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2222      	movs	r2, #34	@ 0x22
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2240      	movs	r2, #64	@ 0x40
 8003f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003faa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003fb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4a62      	ldr	r2, [pc, #392]	@ (8004148 <HAL_I2C_Mem_Read+0x248>)
 8003fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fc2:	88f8      	ldrh	r0, [r7, #6]
 8003fc4:	893a      	ldrh	r2, [r7, #8]
 8003fc6:	8979      	ldrh	r1, [r7, #10]
 8003fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fca:	9301      	str	r3, [sp, #4]
 8003fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 fa9e 	bl	8004514 <I2C_RequestMemoryRead>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e1f8      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d113      	bne.n	8004012 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fea:	2300      	movs	r3, #0
 8003fec:	61fb      	str	r3, [r7, #28]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	61fb      	str	r3, [r7, #28]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	61fb      	str	r3, [r7, #28]
 8003ffe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	e1cc      	b.n	80043ac <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004016:	2b01      	cmp	r3, #1
 8004018:	d11e      	bne.n	8004058 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004028:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800402a:	b672      	cpsid	i
}
 800402c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800402e:	2300      	movs	r3, #0
 8004030:	61bb      	str	r3, [r7, #24]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	61bb      	str	r3, [r7, #24]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	61bb      	str	r3, [r7, #24]
 8004042:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004052:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004054:	b662      	cpsie	i
}
 8004056:	e035      	b.n	80040c4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405c:	2b02      	cmp	r3, #2
 800405e:	d11e      	bne.n	800409e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800406e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004070:	b672      	cpsid	i
}
 8004072:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004074:	2300      	movs	r3, #0
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004098:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800409a:	b662      	cpsie	i
}
 800409c:	e012      	b.n	80040c4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040ac:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ae:	2300      	movs	r3, #0
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	613b      	str	r3, [r7, #16]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	613b      	str	r3, [r7, #16]
 80040c2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80040c4:	e172      	b.n	80043ac <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ca:	2b03      	cmp	r3, #3
 80040cc:	f200 811f 	bhi.w	800430e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d123      	bne.n	8004120 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80040dc:	68f8      	ldr	r0, [r7, #12]
 80040de:	f000 fcab 	bl	8004a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e173      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f6:	b2d2      	uxtb	r2, r2
 80040f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004108:	3b01      	subs	r3, #1
 800410a:	b29a      	uxth	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004114:	b29b      	uxth	r3, r3
 8004116:	3b01      	subs	r3, #1
 8004118:	b29a      	uxth	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800411e:	e145      	b.n	80043ac <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004124:	2b02      	cmp	r3, #2
 8004126:	d152      	bne.n	80041ce <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800412e:	2200      	movs	r2, #0
 8004130:	4906      	ldr	r1, [pc, #24]	@ (800414c <HAL_I2C_Mem_Read+0x24c>)
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 fad6 	bl	80046e4 <I2C_WaitOnFlagUntilTimeout>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d008      	beq.n	8004150 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e148      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
 8004142:	bf00      	nop
 8004144:	00100002 	.word	0x00100002
 8004148:	ffff0000 	.word	0xffff0000
 800414c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004150:	b672      	cpsid	i
}
 8004152:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004162:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	691a      	ldr	r2, [r3, #16]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004176:	1c5a      	adds	r2, r3, #1
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418c:	b29b      	uxth	r3, r3
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004196:	b662      	cpsie	i
}
 8004198:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	b2d2      	uxtb	r2, r2
 80041a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b6:	3b01      	subs	r3, #1
 80041b8:	b29a      	uxth	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041cc:	e0ee      	b.n	80043ac <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041d4:	2200      	movs	r2, #0
 80041d6:	4981      	ldr	r1, [pc, #516]	@ (80043dc <HAL_I2C_Mem_Read+0x4dc>)
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f000 fa83 	bl	80046e4 <I2C_WaitOnFlagUntilTimeout>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e0f5      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80041f8:	b672      	cpsid	i
}
 80041fa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	691a      	ldr	r2, [r3, #16]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004206:	b2d2      	uxtb	r2, r2
 8004208:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420e:	1c5a      	adds	r2, r3, #1
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004224:	b29b      	uxth	r3, r3
 8004226:	3b01      	subs	r3, #1
 8004228:	b29a      	uxth	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800422e:	4b6c      	ldr	r3, [pc, #432]	@ (80043e0 <HAL_I2C_Mem_Read+0x4e0>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	08db      	lsrs	r3, r3, #3
 8004234:	4a6b      	ldr	r2, [pc, #428]	@ (80043e4 <HAL_I2C_Mem_Read+0x4e4>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	0a1a      	lsrs	r2, r3, #8
 800423c:	4613      	mov	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	00da      	lsls	r2, r3, #3
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004248:	6a3b      	ldr	r3, [r7, #32]
 800424a:	3b01      	subs	r3, #1
 800424c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800424e:	6a3b      	ldr	r3, [r7, #32]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d118      	bne.n	8004286 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2220      	movs	r2, #32
 800425e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426e:	f043 0220 	orr.w	r2, r3, #32
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004276:	b662      	cpsie	i
}
 8004278:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e0a6      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	695b      	ldr	r3, [r3, #20]
 800428c:	f003 0304 	and.w	r3, r3, #4
 8004290:	2b04      	cmp	r3, #4
 8004292:	d1d9      	bne.n	8004248 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691a      	ldr	r2, [r3, #16]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ae:	b2d2      	uxtb	r2, r2
 80042b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b6:	1c5a      	adds	r2, r3, #1
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c0:	3b01      	subs	r3, #1
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	3b01      	subs	r3, #1
 80042d0:	b29a      	uxth	r2, r3
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80042d6:	b662      	cpsie	i
}
 80042d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	691a      	ldr	r2, [r3, #16]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e4:	b2d2      	uxtb	r2, r2
 80042e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	1c5a      	adds	r2, r3, #1
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004302:	b29b      	uxth	r3, r3
 8004304:	3b01      	subs	r3, #1
 8004306:	b29a      	uxth	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800430c:	e04e      	b.n	80043ac <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800430e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004310:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f000 fb90 	bl	8004a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e058      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	691a      	ldr	r2, [r3, #16]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434a:	b29b      	uxth	r3, r3
 800434c:	3b01      	subs	r3, #1
 800434e:	b29a      	uxth	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	f003 0304 	and.w	r3, r3, #4
 800435e:	2b04      	cmp	r3, #4
 8004360:	d124      	bne.n	80043ac <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004366:	2b03      	cmp	r3, #3
 8004368:	d107      	bne.n	800437a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004378:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	691a      	ldr	r2, [r3, #16]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438c:	1c5a      	adds	r2, r3, #1
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004396:	3b01      	subs	r3, #1
 8004398:	b29a      	uxth	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	3b01      	subs	r3, #1
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f47f ae88 	bne.w	80040c6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2220      	movs	r2, #32
 80043ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043ce:	2300      	movs	r3, #0
 80043d0:	e000      	b.n	80043d4 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80043d2:	2302      	movs	r3, #2
  }
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3728      	adds	r7, #40	@ 0x28
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	00010004 	.word	0x00010004
 80043e0:	2000001c 	.word	0x2000001c
 80043e4:	14f8b589 	.word	0x14f8b589

080043e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b088      	sub	sp, #32
 80043ec:	af02      	add	r7, sp, #8
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	4608      	mov	r0, r1
 80043f2:	4611      	mov	r1, r2
 80043f4:	461a      	mov	r2, r3
 80043f6:	4603      	mov	r3, r0
 80043f8:	817b      	strh	r3, [r7, #10]
 80043fa:	460b      	mov	r3, r1
 80043fc:	813b      	strh	r3, [r7, #8]
 80043fe:	4613      	mov	r3, r2
 8004400:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004410:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	2200      	movs	r2, #0
 800441a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f000 f960 	bl	80046e4 <I2C_WaitOnFlagUntilTimeout>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00d      	beq.n	8004446 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004434:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004438:	d103      	bne.n	8004442 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004440:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e05f      	b.n	8004506 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004446:	897b      	ldrh	r3, [r7, #10]
 8004448:	b2db      	uxtb	r3, r3
 800444a:	461a      	mov	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004454:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004458:	6a3a      	ldr	r2, [r7, #32]
 800445a:	492d      	ldr	r1, [pc, #180]	@ (8004510 <I2C_RequestMemoryWrite+0x128>)
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f000 f9bb 	bl	80047d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d001      	beq.n	800446c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e04c      	b.n	8004506 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800446c:	2300      	movs	r3, #0
 800446e:	617b      	str	r3, [r7, #20]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	617b      	str	r3, [r7, #20]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	617b      	str	r3, [r7, #20]
 8004480:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004484:	6a39      	ldr	r1, [r7, #32]
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 fa46 	bl	8004918 <I2C_WaitOnTXEFlagUntilTimeout>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00d      	beq.n	80044ae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	2b04      	cmp	r3, #4
 8004498:	d107      	bne.n	80044aa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e02b      	b.n	8004506 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044ae:	88fb      	ldrh	r3, [r7, #6]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d105      	bne.n	80044c0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044b4:	893b      	ldrh	r3, [r7, #8]
 80044b6:	b2da      	uxtb	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	611a      	str	r2, [r3, #16]
 80044be:	e021      	b.n	8004504 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044c0:	893b      	ldrh	r3, [r7, #8]
 80044c2:	0a1b      	lsrs	r3, r3, #8
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044d0:	6a39      	ldr	r1, [r7, #32]
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 fa20 	bl	8004918 <I2C_WaitOnTXEFlagUntilTimeout>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00d      	beq.n	80044fa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	d107      	bne.n	80044f6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e005      	b.n	8004506 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044fa:	893b      	ldrh	r3, [r7, #8]
 80044fc:	b2da      	uxtb	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	00010002 	.word	0x00010002

08004514 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b088      	sub	sp, #32
 8004518:	af02      	add	r7, sp, #8
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	4608      	mov	r0, r1
 800451e:	4611      	mov	r1, r2
 8004520:	461a      	mov	r2, r3
 8004522:	4603      	mov	r3, r0
 8004524:	817b      	strh	r3, [r7, #10]
 8004526:	460b      	mov	r3, r1
 8004528:	813b      	strh	r3, [r7, #8]
 800452a:	4613      	mov	r3, r2
 800452c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800453c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800454c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800454e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	6a3b      	ldr	r3, [r7, #32]
 8004554:	2200      	movs	r2, #0
 8004556:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 f8c2 	bl	80046e4 <I2C_WaitOnFlagUntilTimeout>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00d      	beq.n	8004582 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004570:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004574:	d103      	bne.n	800457e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800457c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e0aa      	b.n	80046d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004582:	897b      	ldrh	r3, [r7, #10]
 8004584:	b2db      	uxtb	r3, r3
 8004586:	461a      	mov	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004590:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004594:	6a3a      	ldr	r2, [r7, #32]
 8004596:	4952      	ldr	r1, [pc, #328]	@ (80046e0 <I2C_RequestMemoryRead+0x1cc>)
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 f91d 	bl	80047d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e097      	b.n	80046d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	617b      	str	r3, [r7, #20]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	617b      	str	r3, [r7, #20]
 80045bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c0:	6a39      	ldr	r1, [r7, #32]
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 f9a8 	bl	8004918 <I2C_WaitOnTXEFlagUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00d      	beq.n	80045ea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d107      	bne.n	80045e6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e076      	b.n	80046d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045ea:	88fb      	ldrh	r3, [r7, #6]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d105      	bne.n	80045fc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045f0:	893b      	ldrh	r3, [r7, #8]
 80045f2:	b2da      	uxtb	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	611a      	str	r2, [r3, #16]
 80045fa:	e021      	b.n	8004640 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80045fc:	893b      	ldrh	r3, [r7, #8]
 80045fe:	0a1b      	lsrs	r3, r3, #8
 8004600:	b29b      	uxth	r3, r3
 8004602:	b2da      	uxtb	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800460a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800460c:	6a39      	ldr	r1, [r7, #32]
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f000 f982 	bl	8004918 <I2C_WaitOnTXEFlagUntilTimeout>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00d      	beq.n	8004636 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461e:	2b04      	cmp	r3, #4
 8004620:	d107      	bne.n	8004632 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004630:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e050      	b.n	80046d8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004636:	893b      	ldrh	r3, [r7, #8]
 8004638:	b2da      	uxtb	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004642:	6a39      	ldr	r1, [r7, #32]
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 f967 	bl	8004918 <I2C_WaitOnTXEFlagUntilTimeout>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00d      	beq.n	800466c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004654:	2b04      	cmp	r3, #4
 8004656:	d107      	bne.n	8004668 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004666:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e035      	b.n	80046d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800467a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800467c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467e:	9300      	str	r3, [sp, #0]
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	2200      	movs	r2, #0
 8004684:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	f000 f82b 	bl	80046e4 <I2C_WaitOnFlagUntilTimeout>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00d      	beq.n	80046b0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800469e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046a2:	d103      	bne.n	80046ac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e013      	b.n	80046d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80046b0:	897b      	ldrh	r3, [r7, #10]
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	f043 0301 	orr.w	r3, r3, #1
 80046b8:	b2da      	uxtb	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c2:	6a3a      	ldr	r2, [r7, #32]
 80046c4:	4906      	ldr	r1, [pc, #24]	@ (80046e0 <I2C_RequestMemoryRead+0x1cc>)
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 f886 	bl	80047d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e000      	b.n	80046d8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3718      	adds	r7, #24
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	00010002 	.word	0x00010002

080046e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	603b      	str	r3, [r7, #0]
 80046f0:	4613      	mov	r3, r2
 80046f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046f4:	e048      	b.n	8004788 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046fc:	d044      	beq.n	8004788 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046fe:	f7fe fe1f 	bl	8003340 <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d302      	bcc.n	8004714 <I2C_WaitOnFlagUntilTimeout+0x30>
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d139      	bne.n	8004788 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	0c1b      	lsrs	r3, r3, #16
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b01      	cmp	r3, #1
 800471c:	d10d      	bne.n	800473a <I2C_WaitOnFlagUntilTimeout+0x56>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	43da      	mvns	r2, r3
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	4013      	ands	r3, r2
 800472a:	b29b      	uxth	r3, r3
 800472c:	2b00      	cmp	r3, #0
 800472e:	bf0c      	ite	eq
 8004730:	2301      	moveq	r3, #1
 8004732:	2300      	movne	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	461a      	mov	r2, r3
 8004738:	e00c      	b.n	8004754 <I2C_WaitOnFlagUntilTimeout+0x70>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	43da      	mvns	r2, r3
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	4013      	ands	r3, r2
 8004746:	b29b      	uxth	r3, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	bf0c      	ite	eq
 800474c:	2301      	moveq	r3, #1
 800474e:	2300      	movne	r3, #0
 8004750:	b2db      	uxtb	r3, r3
 8004752:	461a      	mov	r2, r3
 8004754:	79fb      	ldrb	r3, [r7, #7]
 8004756:	429a      	cmp	r2, r3
 8004758:	d116      	bne.n	8004788 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2220      	movs	r2, #32
 8004764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004774:	f043 0220 	orr.w	r2, r3, #32
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e023      	b.n	80047d0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	0c1b      	lsrs	r3, r3, #16
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b01      	cmp	r3, #1
 8004790:	d10d      	bne.n	80047ae <I2C_WaitOnFlagUntilTimeout+0xca>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695b      	ldr	r3, [r3, #20]
 8004798:	43da      	mvns	r2, r3
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	4013      	ands	r3, r2
 800479e:	b29b      	uxth	r3, r3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	bf0c      	ite	eq
 80047a4:	2301      	moveq	r3, #1
 80047a6:	2300      	movne	r3, #0
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	461a      	mov	r2, r3
 80047ac:	e00c      	b.n	80047c8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	43da      	mvns	r2, r3
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	4013      	ands	r3, r2
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	bf0c      	ite	eq
 80047c0:	2301      	moveq	r3, #1
 80047c2:	2300      	movne	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	461a      	mov	r2, r3
 80047c8:	79fb      	ldrb	r3, [r7, #7]
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d093      	beq.n	80046f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
 80047e4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047e6:	e071      	b.n	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	695b      	ldr	r3, [r3, #20]
 80047ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047f6:	d123      	bne.n	8004840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004806:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004810:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2220      	movs	r2, #32
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482c:	f043 0204 	orr.w	r2, r3, #4
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e067      	b.n	8004910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004846:	d041      	beq.n	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004848:	f7fe fd7a 	bl	8003340 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	429a      	cmp	r2, r3
 8004856:	d302      	bcc.n	800485e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d136      	bne.n	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	0c1b      	lsrs	r3, r3, #16
 8004862:	b2db      	uxtb	r3, r3
 8004864:	2b01      	cmp	r3, #1
 8004866:	d10c      	bne.n	8004882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	43da      	mvns	r2, r3
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	4013      	ands	r3, r2
 8004874:	b29b      	uxth	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	bf14      	ite	ne
 800487a:	2301      	movne	r3, #1
 800487c:	2300      	moveq	r3, #0
 800487e:	b2db      	uxtb	r3, r3
 8004880:	e00b      	b.n	800489a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	43da      	mvns	r2, r3
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	4013      	ands	r3, r2
 800488e:	b29b      	uxth	r3, r3
 8004890:	2b00      	cmp	r3, #0
 8004892:	bf14      	ite	ne
 8004894:	2301      	movne	r3, #1
 8004896:	2300      	moveq	r3, #0
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d016      	beq.n	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2200      	movs	r2, #0
 80048a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b8:	f043 0220 	orr.w	r2, r3, #32
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e021      	b.n	8004910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	0c1b      	lsrs	r3, r3, #16
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d10c      	bne.n	80048f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695b      	ldr	r3, [r3, #20]
 80048dc:	43da      	mvns	r2, r3
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	4013      	ands	r3, r2
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	bf14      	ite	ne
 80048e8:	2301      	movne	r3, #1
 80048ea:	2300      	moveq	r3, #0
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	e00b      	b.n	8004908 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	43da      	mvns	r2, r3
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	4013      	ands	r3, r2
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	bf14      	ite	ne
 8004902:	2301      	movne	r3, #1
 8004904:	2300      	moveq	r3, #0
 8004906:	b2db      	uxtb	r3, r3
 8004908:	2b00      	cmp	r3, #0
 800490a:	f47f af6d 	bne.w	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004924:	e034      	b.n	8004990 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f000 f8e3 	bl	8004af2 <I2C_IsAcknowledgeFailed>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e034      	b.n	80049a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800493c:	d028      	beq.n	8004990 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493e:	f7fe fcff 	bl	8003340 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	68ba      	ldr	r2, [r7, #8]
 800494a:	429a      	cmp	r2, r3
 800494c:	d302      	bcc.n	8004954 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d11d      	bne.n	8004990 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800495e:	2b80      	cmp	r3, #128	@ 0x80
 8004960:	d016      	beq.n	8004990 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497c:	f043 0220 	orr.w	r2, r3, #32
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e007      	b.n	80049a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800499a:	2b80      	cmp	r3, #128	@ 0x80
 800499c:	d1c3      	bne.n	8004926 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049b4:	e034      	b.n	8004a20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 f89b 	bl	8004af2 <I2C_IsAcknowledgeFailed>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e034      	b.n	8004a30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049cc:	d028      	beq.n	8004a20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ce:	f7fe fcb7 	bl	8003340 <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d302      	bcc.n	80049e4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d11d      	bne.n	8004a20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	f003 0304 	and.w	r3, r3, #4
 80049ee:	2b04      	cmp	r3, #4
 80049f0:	d016      	beq.n	8004a20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0c:	f043 0220 	orr.w	r2, r3, #32
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e007      	b.n	8004a30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	f003 0304 	and.w	r3, r3, #4
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d1c3      	bne.n	80049b6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3710      	adds	r7, #16
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a44:	e049      	b.n	8004ada <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	f003 0310 	and.w	r3, r3, #16
 8004a50:	2b10      	cmp	r3, #16
 8004a52:	d119      	bne.n	8004a88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f06f 0210 	mvn.w	r2, #16
 8004a5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e030      	b.n	8004aea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a88:	f7fe fc5a 	bl	8003340 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	68ba      	ldr	r2, [r7, #8]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d302      	bcc.n	8004a9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d11d      	bne.n	8004ada <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa8:	2b40      	cmp	r3, #64	@ 0x40
 8004aaa:	d016      	beq.n	8004ada <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	f043 0220 	orr.w	r2, r3, #32
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e007      	b.n	8004aea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae4:	2b40      	cmp	r3, #64	@ 0x40
 8004ae6:	d1ae      	bne.n	8004a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b083      	sub	sp, #12
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b08:	d11b      	bne.n	8004b42 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b12:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2e:	f043 0204 	orr.w	r2, r3, #4
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e000      	b.n	8004b44 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr
	...

08004b50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e272      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0301 	and.w	r3, r3, #1
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f000 8087 	beq.w	8004c7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b70:	4b92      	ldr	r3, [pc, #584]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f003 030c 	and.w	r3, r3, #12
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	d00c      	beq.n	8004b96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b7c:	4b8f      	ldr	r3, [pc, #572]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f003 030c 	and.w	r3, r3, #12
 8004b84:	2b08      	cmp	r3, #8
 8004b86:	d112      	bne.n	8004bae <HAL_RCC_OscConfig+0x5e>
 8004b88:	4b8c      	ldr	r3, [pc, #560]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b94:	d10b      	bne.n	8004bae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b96:	4b89      	ldr	r3, [pc, #548]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d06c      	beq.n	8004c7c <HAL_RCC_OscConfig+0x12c>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d168      	bne.n	8004c7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e24c      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bb6:	d106      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x76>
 8004bb8:	4b80      	ldr	r3, [pc, #512]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a7f      	ldr	r2, [pc, #508]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004bbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bc2:	6013      	str	r3, [r2, #0]
 8004bc4:	e02e      	b.n	8004c24 <HAL_RCC_OscConfig+0xd4>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10c      	bne.n	8004be8 <HAL_RCC_OscConfig+0x98>
 8004bce:	4b7b      	ldr	r3, [pc, #492]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a7a      	ldr	r2, [pc, #488]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004bd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bd8:	6013      	str	r3, [r2, #0]
 8004bda:	4b78      	ldr	r3, [pc, #480]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a77      	ldr	r2, [pc, #476]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004be0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004be4:	6013      	str	r3, [r2, #0]
 8004be6:	e01d      	b.n	8004c24 <HAL_RCC_OscConfig+0xd4>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bf0:	d10c      	bne.n	8004c0c <HAL_RCC_OscConfig+0xbc>
 8004bf2:	4b72      	ldr	r3, [pc, #456]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a71      	ldr	r2, [pc, #452]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004bf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004bfc:	6013      	str	r3, [r2, #0]
 8004bfe:	4b6f      	ldr	r3, [pc, #444]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a6e      	ldr	r2, [pc, #440]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c08:	6013      	str	r3, [r2, #0]
 8004c0a:	e00b      	b.n	8004c24 <HAL_RCC_OscConfig+0xd4>
 8004c0c:	4b6b      	ldr	r3, [pc, #428]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a6a      	ldr	r2, [pc, #424]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c16:	6013      	str	r3, [r2, #0]
 8004c18:	4b68      	ldr	r3, [pc, #416]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a67      	ldr	r2, [pc, #412]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d013      	beq.n	8004c54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c2c:	f7fe fb88 	bl	8003340 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c34:	f7fe fb84 	bl	8003340 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b64      	cmp	r3, #100	@ 0x64
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e200      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c46:	4b5d      	ldr	r3, [pc, #372]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d0f0      	beq.n	8004c34 <HAL_RCC_OscConfig+0xe4>
 8004c52:	e014      	b.n	8004c7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c54:	f7fe fb74 	bl	8003340 <HAL_GetTick>
 8004c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c5a:	e008      	b.n	8004c6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c5c:	f7fe fb70 	bl	8003340 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b64      	cmp	r3, #100	@ 0x64
 8004c68:	d901      	bls.n	8004c6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e1ec      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c6e:	4b53      	ldr	r3, [pc, #332]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1f0      	bne.n	8004c5c <HAL_RCC_OscConfig+0x10c>
 8004c7a:	e000      	b.n	8004c7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d063      	beq.n	8004d52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c8a:	4b4c      	ldr	r3, [pc, #304]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f003 030c 	and.w	r3, r3, #12
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00b      	beq.n	8004cae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004c96:	4b49      	ldr	r3, [pc, #292]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f003 030c 	and.w	r3, r3, #12
 8004c9e:	2b08      	cmp	r3, #8
 8004ca0:	d11c      	bne.n	8004cdc <HAL_RCC_OscConfig+0x18c>
 8004ca2:	4b46      	ldr	r3, [pc, #280]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d116      	bne.n	8004cdc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cae:	4b43      	ldr	r3, [pc, #268]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d005      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x176>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d001      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e1c0      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	4939      	ldr	r1, [pc, #228]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cda:	e03a      	b.n	8004d52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d020      	beq.n	8004d26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ce4:	4b36      	ldr	r3, [pc, #216]	@ (8004dc0 <HAL_RCC_OscConfig+0x270>)
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cea:	f7fe fb29 	bl	8003340 <HAL_GetTick>
 8004cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cf0:	e008      	b.n	8004d04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cf2:	f7fe fb25 	bl	8003340 <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e1a1      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d04:	4b2d      	ldr	r3, [pc, #180]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d0f0      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d10:	4b2a      	ldr	r3, [pc, #168]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	00db      	lsls	r3, r3, #3
 8004d1e:	4927      	ldr	r1, [pc, #156]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	600b      	str	r3, [r1, #0]
 8004d24:	e015      	b.n	8004d52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d26:	4b26      	ldr	r3, [pc, #152]	@ (8004dc0 <HAL_RCC_OscConfig+0x270>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d2c:	f7fe fb08 	bl	8003340 <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d34:	f7fe fb04 	bl	8003340 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e180      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d46:	4b1d      	ldr	r3, [pc, #116]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f0      	bne.n	8004d34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0308 	and.w	r3, r3, #8
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d03a      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d019      	beq.n	8004d9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d66:	4b17      	ldr	r3, [pc, #92]	@ (8004dc4 <HAL_RCC_OscConfig+0x274>)
 8004d68:	2201      	movs	r2, #1
 8004d6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d6c:	f7fe fae8 	bl	8003340 <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d74:	f7fe fae4 	bl	8003340 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e160      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d86:	4b0d      	ldr	r3, [pc, #52]	@ (8004dbc <HAL_RCC_OscConfig+0x26c>)
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0f0      	beq.n	8004d74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004d92:	2001      	movs	r0, #1
 8004d94:	f000 face 	bl	8005334 <RCC_Delay>
 8004d98:	e01c      	b.n	8004dd4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc4 <HAL_RCC_OscConfig+0x274>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004da0:	f7fe face 	bl	8003340 <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004da6:	e00f      	b.n	8004dc8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004da8:	f7fe faca 	bl	8003340 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d908      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e146      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
 8004dba:	bf00      	nop
 8004dbc:	40021000 	.word	0x40021000
 8004dc0:	42420000 	.word	0x42420000
 8004dc4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dc8:	4b92      	ldr	r3, [pc, #584]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d1e9      	bne.n	8004da8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0304 	and.w	r3, r3, #4
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 80a6 	beq.w	8004f2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004de2:	2300      	movs	r3, #0
 8004de4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004de6:	4b8b      	ldr	r3, [pc, #556]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004de8:	69db      	ldr	r3, [r3, #28]
 8004dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10d      	bne.n	8004e0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004df2:	4b88      	ldr	r3, [pc, #544]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	4a87      	ldr	r2, [pc, #540]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004df8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dfc:	61d3      	str	r3, [r2, #28]
 8004dfe:	4b85      	ldr	r3, [pc, #532]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e06:	60bb      	str	r3, [r7, #8]
 8004e08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e0e:	4b82      	ldr	r3, [pc, #520]	@ (8005018 <HAL_RCC_OscConfig+0x4c8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d118      	bne.n	8004e4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e1a:	4b7f      	ldr	r3, [pc, #508]	@ (8005018 <HAL_RCC_OscConfig+0x4c8>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a7e      	ldr	r2, [pc, #504]	@ (8005018 <HAL_RCC_OscConfig+0x4c8>)
 8004e20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e26:	f7fe fa8b 	bl	8003340 <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e2c:	e008      	b.n	8004e40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e2e:	f7fe fa87 	bl	8003340 <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b64      	cmp	r3, #100	@ 0x64
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e103      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e40:	4b75      	ldr	r3, [pc, #468]	@ (8005018 <HAL_RCC_OscConfig+0x4c8>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0f0      	beq.n	8004e2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d106      	bne.n	8004e62 <HAL_RCC_OscConfig+0x312>
 8004e54:	4b6f      	ldr	r3, [pc, #444]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	4a6e      	ldr	r2, [pc, #440]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e5a:	f043 0301 	orr.w	r3, r3, #1
 8004e5e:	6213      	str	r3, [r2, #32]
 8004e60:	e02d      	b.n	8004ebe <HAL_RCC_OscConfig+0x36e>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d10c      	bne.n	8004e84 <HAL_RCC_OscConfig+0x334>
 8004e6a:	4b6a      	ldr	r3, [pc, #424]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
 8004e6e:	4a69      	ldr	r2, [pc, #420]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e70:	f023 0301 	bic.w	r3, r3, #1
 8004e74:	6213      	str	r3, [r2, #32]
 8004e76:	4b67      	ldr	r3, [pc, #412]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	4a66      	ldr	r2, [pc, #408]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e7c:	f023 0304 	bic.w	r3, r3, #4
 8004e80:	6213      	str	r3, [r2, #32]
 8004e82:	e01c      	b.n	8004ebe <HAL_RCC_OscConfig+0x36e>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	2b05      	cmp	r3, #5
 8004e8a:	d10c      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x356>
 8004e8c:	4b61      	ldr	r3, [pc, #388]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	4a60      	ldr	r2, [pc, #384]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e92:	f043 0304 	orr.w	r3, r3, #4
 8004e96:	6213      	str	r3, [r2, #32]
 8004e98:	4b5e      	ldr	r3, [pc, #376]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	4a5d      	ldr	r2, [pc, #372]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004e9e:	f043 0301 	orr.w	r3, r3, #1
 8004ea2:	6213      	str	r3, [r2, #32]
 8004ea4:	e00b      	b.n	8004ebe <HAL_RCC_OscConfig+0x36e>
 8004ea6:	4b5b      	ldr	r3, [pc, #364]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
 8004eaa:	4a5a      	ldr	r2, [pc, #360]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004eac:	f023 0301 	bic.w	r3, r3, #1
 8004eb0:	6213      	str	r3, [r2, #32]
 8004eb2:	4b58      	ldr	r3, [pc, #352]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	4a57      	ldr	r2, [pc, #348]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004eb8:	f023 0304 	bic.w	r3, r3, #4
 8004ebc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d015      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ec6:	f7fe fa3b 	bl	8003340 <HAL_GetTick>
 8004eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ecc:	e00a      	b.n	8004ee4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ece:	f7fe fa37 	bl	8003340 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e0b1      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ee4:	4b4b      	ldr	r3, [pc, #300]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d0ee      	beq.n	8004ece <HAL_RCC_OscConfig+0x37e>
 8004ef0:	e014      	b.n	8004f1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ef2:	f7fe fa25 	bl	8003340 <HAL_GetTick>
 8004ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ef8:	e00a      	b.n	8004f10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004efa:	f7fe fa21 	bl	8003340 <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d901      	bls.n	8004f10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e09b      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f10:	4b40      	ldr	r3, [pc, #256]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1ee      	bne.n	8004efa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f1c:	7dfb      	ldrb	r3, [r7, #23]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d105      	bne.n	8004f2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f22:	4b3c      	ldr	r3, [pc, #240]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	4a3b      	ldr	r2, [pc, #236]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004f28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	69db      	ldr	r3, [r3, #28]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 8087 	beq.w	8005046 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f38:	4b36      	ldr	r3, [pc, #216]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f003 030c 	and.w	r3, r3, #12
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d061      	beq.n	8005008 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	69db      	ldr	r3, [r3, #28]
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d146      	bne.n	8004fda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f4c:	4b33      	ldr	r3, [pc, #204]	@ (800501c <HAL_RCC_OscConfig+0x4cc>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f52:	f7fe f9f5 	bl	8003340 <HAL_GetTick>
 8004f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f58:	e008      	b.n	8004f6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f5a:	f7fe f9f1 	bl	8003340 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d901      	bls.n	8004f6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e06d      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f6c:	4b29      	ldr	r3, [pc, #164]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1f0      	bne.n	8004f5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f80:	d108      	bne.n	8004f94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004f82:	4b24      	ldr	r3, [pc, #144]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	4921      	ldr	r1, [pc, #132]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f94:	4b1f      	ldr	r3, [pc, #124]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a19      	ldr	r1, [r3, #32]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa4:	430b      	orrs	r3, r1
 8004fa6:	491b      	ldr	r1, [pc, #108]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fac:	4b1b      	ldr	r3, [pc, #108]	@ (800501c <HAL_RCC_OscConfig+0x4cc>)
 8004fae:	2201      	movs	r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb2:	f7fe f9c5 	bl	8003340 <HAL_GetTick>
 8004fb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004fb8:	e008      	b.n	8004fcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fba:	f7fe f9c1 	bl	8003340 <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d901      	bls.n	8004fcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e03d      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004fcc:	4b11      	ldr	r3, [pc, #68]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d0f0      	beq.n	8004fba <HAL_RCC_OscConfig+0x46a>
 8004fd8:	e035      	b.n	8005046 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fda:	4b10      	ldr	r3, [pc, #64]	@ (800501c <HAL_RCC_OscConfig+0x4cc>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe0:	f7fe f9ae 	bl	8003340 <HAL_GetTick>
 8004fe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fe8:	f7fe f9aa 	bl	8003340 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e026      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ffa:	4b06      	ldr	r3, [pc, #24]	@ (8005014 <HAL_RCC_OscConfig+0x4c4>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1f0      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x498>
 8005006:	e01e      	b.n	8005046 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	69db      	ldr	r3, [r3, #28]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d107      	bne.n	8005020 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e019      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
 8005014:	40021000 	.word	0x40021000
 8005018:	40007000 	.word	0x40007000
 800501c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005020:	4b0b      	ldr	r3, [pc, #44]	@ (8005050 <HAL_RCC_OscConfig+0x500>)
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	429a      	cmp	r2, r3
 8005032:	d106      	bne.n	8005042 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800503e:	429a      	cmp	r2, r3
 8005040:	d001      	beq.n	8005046 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e000      	b.n	8005048 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3718      	adds	r7, #24
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	40021000 	.word	0x40021000

08005054 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e0d0      	b.n	800520a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005068:	4b6a      	ldr	r3, [pc, #424]	@ (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0307 	and.w	r3, r3, #7
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	429a      	cmp	r2, r3
 8005074:	d910      	bls.n	8005098 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005076:	4b67      	ldr	r3, [pc, #412]	@ (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f023 0207 	bic.w	r2, r3, #7
 800507e:	4965      	ldr	r1, [pc, #404]	@ (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	4313      	orrs	r3, r2
 8005084:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005086:	4b63      	ldr	r3, [pc, #396]	@ (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0307 	and.w	r3, r3, #7
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	429a      	cmp	r2, r3
 8005092:	d001      	beq.n	8005098 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e0b8      	b.n	800520a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d020      	beq.n	80050e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0304 	and.w	r3, r3, #4
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d005      	beq.n	80050bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050b0:	4b59      	ldr	r3, [pc, #356]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	4a58      	ldr	r2, [pc, #352]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80050b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80050ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0308 	and.w	r3, r3, #8
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d005      	beq.n	80050d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050c8:	4b53      	ldr	r3, [pc, #332]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	4a52      	ldr	r2, [pc, #328]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80050ce:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80050d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050d4:	4b50      	ldr	r3, [pc, #320]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	494d      	ldr	r1, [pc, #308]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d040      	beq.n	8005174 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d107      	bne.n	800510a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050fa:	4b47      	ldr	r3, [pc, #284]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d115      	bne.n	8005132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e07f      	b.n	800520a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b02      	cmp	r3, #2
 8005110:	d107      	bne.n	8005122 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005112:	4b41      	ldr	r3, [pc, #260]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d109      	bne.n	8005132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e073      	b.n	800520a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005122:	4b3d      	ldr	r3, [pc, #244]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0302 	and.w	r3, r3, #2
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e06b      	b.n	800520a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005132:	4b39      	ldr	r3, [pc, #228]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f023 0203 	bic.w	r2, r3, #3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	4936      	ldr	r1, [pc, #216]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 8005140:	4313      	orrs	r3, r2
 8005142:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005144:	f7fe f8fc 	bl	8003340 <HAL_GetTick>
 8005148:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800514a:	e00a      	b.n	8005162 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800514c:	f7fe f8f8 	bl	8003340 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800515a:	4293      	cmp	r3, r2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e053      	b.n	800520a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005162:	4b2d      	ldr	r3, [pc, #180]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f003 020c 	and.w	r2, r3, #12
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	429a      	cmp	r2, r3
 8005172:	d1eb      	bne.n	800514c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005174:	4b27      	ldr	r3, [pc, #156]	@ (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0307 	and.w	r3, r3, #7
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	429a      	cmp	r2, r3
 8005180:	d210      	bcs.n	80051a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005182:	4b24      	ldr	r3, [pc, #144]	@ (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 0207 	bic.w	r2, r3, #7
 800518a:	4922      	ldr	r1, [pc, #136]	@ (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	4313      	orrs	r3, r2
 8005190:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005192:	4b20      	ldr	r3, [pc, #128]	@ (8005214 <HAL_RCC_ClockConfig+0x1c0>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	429a      	cmp	r2, r3
 800519e:	d001      	beq.n	80051a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e032      	b.n	800520a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0304 	and.w	r3, r3, #4
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d008      	beq.n	80051c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051b0:	4b19      	ldr	r3, [pc, #100]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	4916      	ldr	r1, [pc, #88]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d009      	beq.n	80051e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051ce:	4b12      	ldr	r3, [pc, #72]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	490e      	ldr	r1, [pc, #56]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051e2:	f000 f821 	bl	8005228 <HAL_RCC_GetSysClockFreq>
 80051e6:	4602      	mov	r2, r0
 80051e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005218 <HAL_RCC_ClockConfig+0x1c4>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	091b      	lsrs	r3, r3, #4
 80051ee:	f003 030f 	and.w	r3, r3, #15
 80051f2:	490a      	ldr	r1, [pc, #40]	@ (800521c <HAL_RCC_ClockConfig+0x1c8>)
 80051f4:	5ccb      	ldrb	r3, [r1, r3]
 80051f6:	fa22 f303 	lsr.w	r3, r2, r3
 80051fa:	4a09      	ldr	r2, [pc, #36]	@ (8005220 <HAL_RCC_ClockConfig+0x1cc>)
 80051fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80051fe:	4b09      	ldr	r3, [pc, #36]	@ (8005224 <HAL_RCC_ClockConfig+0x1d0>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4618      	mov	r0, r3
 8005204:	f7fe f85a 	bl	80032bc <HAL_InitTick>

  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	40022000 	.word	0x40022000
 8005218:	40021000 	.word	0x40021000
 800521c:	0800d864 	.word	0x0800d864
 8005220:	2000001c 	.word	0x2000001c
 8005224:	20000020 	.word	0x20000020

08005228 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005228:	b480      	push	{r7}
 800522a:	b087      	sub	sp, #28
 800522c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800522e:	2300      	movs	r3, #0
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	2300      	movs	r3, #0
 8005234:	60bb      	str	r3, [r7, #8]
 8005236:	2300      	movs	r3, #0
 8005238:	617b      	str	r3, [r7, #20]
 800523a:	2300      	movs	r3, #0
 800523c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800523e:	2300      	movs	r3, #0
 8005240:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005242:	4b1e      	ldr	r3, [pc, #120]	@ (80052bc <HAL_RCC_GetSysClockFreq+0x94>)
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f003 030c 	and.w	r3, r3, #12
 800524e:	2b04      	cmp	r3, #4
 8005250:	d002      	beq.n	8005258 <HAL_RCC_GetSysClockFreq+0x30>
 8005252:	2b08      	cmp	r3, #8
 8005254:	d003      	beq.n	800525e <HAL_RCC_GetSysClockFreq+0x36>
 8005256:	e027      	b.n	80052a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005258:	4b19      	ldr	r3, [pc, #100]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800525a:	613b      	str	r3, [r7, #16]
      break;
 800525c:	e027      	b.n	80052ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	0c9b      	lsrs	r3, r3, #18
 8005262:	f003 030f 	and.w	r3, r3, #15
 8005266:	4a17      	ldr	r2, [pc, #92]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005268:	5cd3      	ldrb	r3, [r2, r3]
 800526a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d010      	beq.n	8005298 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005276:	4b11      	ldr	r3, [pc, #68]	@ (80052bc <HAL_RCC_GetSysClockFreq+0x94>)
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	0c5b      	lsrs	r3, r3, #17
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	4a11      	ldr	r2, [pc, #68]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005282:	5cd3      	ldrb	r3, [r2, r3]
 8005284:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a0d      	ldr	r2, [pc, #52]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800528a:	fb03 f202 	mul.w	r2, r3, r2
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	fbb2 f3f3 	udiv	r3, r2, r3
 8005294:	617b      	str	r3, [r7, #20]
 8005296:	e004      	b.n	80052a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a0c      	ldr	r2, [pc, #48]	@ (80052cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800529c:	fb02 f303 	mul.w	r3, r2, r3
 80052a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	613b      	str	r3, [r7, #16]
      break;
 80052a6:	e002      	b.n	80052ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80052a8:	4b05      	ldr	r3, [pc, #20]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80052aa:	613b      	str	r3, [r7, #16]
      break;
 80052ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052ae:	693b      	ldr	r3, [r7, #16]
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	371c      	adds	r7, #28
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bc80      	pop	{r7}
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	40021000 	.word	0x40021000
 80052c0:	007a1200 	.word	0x007a1200
 80052c4:	0800d87c 	.word	0x0800d87c
 80052c8:	0800d88c 	.word	0x0800d88c
 80052cc:	003d0900 	.word	0x003d0900

080052d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052d0:	b480      	push	{r7}
 80052d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052d4:	4b02      	ldr	r3, [pc, #8]	@ (80052e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80052d6:	681b      	ldr	r3, [r3, #0]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	46bd      	mov	sp, r7
 80052dc:	bc80      	pop	{r7}
 80052de:	4770      	bx	lr
 80052e0:	2000001c 	.word	0x2000001c

080052e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052e8:	f7ff fff2 	bl	80052d0 <HAL_RCC_GetHCLKFreq>
 80052ec:	4602      	mov	r2, r0
 80052ee:	4b05      	ldr	r3, [pc, #20]	@ (8005304 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	0a1b      	lsrs	r3, r3, #8
 80052f4:	f003 0307 	and.w	r3, r3, #7
 80052f8:	4903      	ldr	r1, [pc, #12]	@ (8005308 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052fa:	5ccb      	ldrb	r3, [r1, r3]
 80052fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005300:	4618      	mov	r0, r3
 8005302:	bd80      	pop	{r7, pc}
 8005304:	40021000 	.word	0x40021000
 8005308:	0800d874 	.word	0x0800d874

0800530c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005310:	f7ff ffde 	bl	80052d0 <HAL_RCC_GetHCLKFreq>
 8005314:	4602      	mov	r2, r0
 8005316:	4b05      	ldr	r3, [pc, #20]	@ (800532c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	0adb      	lsrs	r3, r3, #11
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	4903      	ldr	r1, [pc, #12]	@ (8005330 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005322:	5ccb      	ldrb	r3, [r1, r3]
 8005324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005328:	4618      	mov	r0, r3
 800532a:	bd80      	pop	{r7, pc}
 800532c:	40021000 	.word	0x40021000
 8005330:	0800d874 	.word	0x0800d874

08005334 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800533c:	4b0a      	ldr	r3, [pc, #40]	@ (8005368 <RCC_Delay+0x34>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a0a      	ldr	r2, [pc, #40]	@ (800536c <RCC_Delay+0x38>)
 8005342:	fba2 2303 	umull	r2, r3, r2, r3
 8005346:	0a5b      	lsrs	r3, r3, #9
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	fb02 f303 	mul.w	r3, r2, r3
 800534e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005350:	bf00      	nop
  }
  while (Delay --);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	1e5a      	subs	r2, r3, #1
 8005356:	60fa      	str	r2, [r7, #12]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1f9      	bne.n	8005350 <RCC_Delay+0x1c>
}
 800535c:	bf00      	nop
 800535e:	bf00      	nop
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	bc80      	pop	{r7}
 8005366:	4770      	bx	lr
 8005368:	2000001c 	.word	0x2000001c
 800536c:	10624dd3 	.word	0x10624dd3

08005370 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e076      	b.n	8005470 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005386:	2b00      	cmp	r3, #0
 8005388:	d108      	bne.n	800539c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005392:	d009      	beq.n	80053a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	61da      	str	r2, [r3, #28]
 800539a:	e005      	b.n	80053a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d106      	bne.n	80053c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7fc ff10 	bl	80021e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2202      	movs	r2, #2
 80053cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053f0:	431a      	orrs	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053fa:	431a      	orrs	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	431a      	orrs	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005418:	431a      	orrs	r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005422:	431a      	orrs	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800542c:	ea42 0103 	orr.w	r1, r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005434:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	430a      	orrs	r2, r1
 800543e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	699b      	ldr	r3, [r3, #24]
 8005444:	0c1a      	lsrs	r2, r3, #16
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f002 0204 	and.w	r2, r2, #4
 800544e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	69da      	ldr	r2, [r3, #28]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800545e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3708      	adds	r7, #8
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b088      	sub	sp, #32
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	603b      	str	r3, [r7, #0]
 8005484:	4613      	mov	r3, r2
 8005486:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005488:	f7fd ff5a 	bl	8003340 <HAL_GetTick>
 800548c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800548e:	88fb      	ldrh	r3, [r7, #6]
 8005490:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b01      	cmp	r3, #1
 800549c:	d001      	beq.n	80054a2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800549e:	2302      	movs	r3, #2
 80054a0:	e12a      	b.n	80056f8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d002      	beq.n	80054ae <HAL_SPI_Transmit+0x36>
 80054a8:	88fb      	ldrh	r3, [r7, #6]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d101      	bne.n	80054b2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e122      	b.n	80056f8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d101      	bne.n	80054c0 <HAL_SPI_Transmit+0x48>
 80054bc:	2302      	movs	r3, #2
 80054be:	e11b      	b.n	80056f8 <HAL_SPI_Transmit+0x280>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2203      	movs	r2, #3
 80054cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	88fa      	ldrh	r2, [r7, #6]
 80054e0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	88fa      	ldrh	r2, [r7, #6]
 80054e6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2200      	movs	r2, #0
 80054ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800550e:	d10f      	bne.n	8005530 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800551e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800552e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800553a:	2b40      	cmp	r3, #64	@ 0x40
 800553c:	d007      	beq.n	800554e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800554c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005556:	d152      	bne.n	80055fe <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d002      	beq.n	8005566 <HAL_SPI_Transmit+0xee>
 8005560:	8b7b      	ldrh	r3, [r7, #26]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d145      	bne.n	80055f2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556a:	881a      	ldrh	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005576:	1c9a      	adds	r2, r3, #2
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005580:	b29b      	uxth	r3, r3
 8005582:	3b01      	subs	r3, #1
 8005584:	b29a      	uxth	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800558a:	e032      	b.n	80055f2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 0302 	and.w	r3, r3, #2
 8005596:	2b02      	cmp	r3, #2
 8005598:	d112      	bne.n	80055c0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800559e:	881a      	ldrh	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055aa:	1c9a      	adds	r2, r3, #2
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	3b01      	subs	r3, #1
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80055be:	e018      	b.n	80055f2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055c0:	f7fd febe 	bl	8003340 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	683a      	ldr	r2, [r7, #0]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d803      	bhi.n	80055d8 <HAL_SPI_Transmit+0x160>
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055d6:	d102      	bne.n	80055de <HAL_SPI_Transmit+0x166>
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d109      	bne.n	80055f2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e082      	b.n	80056f8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d1c7      	bne.n	800558c <HAL_SPI_Transmit+0x114>
 80055fc:	e053      	b.n	80056a6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d002      	beq.n	800560c <HAL_SPI_Transmit+0x194>
 8005606:	8b7b      	ldrh	r3, [r7, #26]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d147      	bne.n	800569c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	330c      	adds	r3, #12
 8005616:	7812      	ldrb	r2, [r2, #0]
 8005618:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561e:	1c5a      	adds	r2, r3, #1
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005628:	b29b      	uxth	r3, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005632:	e033      	b.n	800569c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b02      	cmp	r3, #2
 8005640:	d113      	bne.n	800566a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	330c      	adds	r3, #12
 800564c:	7812      	ldrb	r2, [r2, #0]
 800564e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800565e:	b29b      	uxth	r3, r3
 8005660:	3b01      	subs	r3, #1
 8005662:	b29a      	uxth	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005668:	e018      	b.n	800569c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800566a:	f7fd fe69 	bl	8003340 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	683a      	ldr	r2, [r7, #0]
 8005676:	429a      	cmp	r2, r3
 8005678:	d803      	bhi.n	8005682 <HAL_SPI_Transmit+0x20a>
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005680:	d102      	bne.n	8005688 <HAL_SPI_Transmit+0x210>
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d109      	bne.n	800569c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e02d      	b.n	80056f8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1c6      	bne.n	8005634 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056a6:	69fa      	ldr	r2, [r7, #28]
 80056a8:	6839      	ldr	r1, [r7, #0]
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 fa5a 	bl	8005b64 <SPI_EndRxTxTransaction>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d002      	beq.n	80056bc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2220      	movs	r2, #32
 80056ba:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10a      	bne.n	80056da <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056c4:	2300      	movs	r3, #0
 80056c6:	617b      	str	r3, [r7, #20]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	617b      	str	r3, [r7, #20]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	617b      	str	r3, [r7, #20]
 80056d8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e000      	b.n	80056f8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80056f6:	2300      	movs	r3, #0
  }
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3720      	adds	r7, #32
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b08a      	sub	sp, #40	@ 0x28
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
 800570c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800570e:	2301      	movs	r3, #1
 8005710:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005712:	f7fd fe15 	bl	8003340 <HAL_GetTick>
 8005716:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800571e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005726:	887b      	ldrh	r3, [r7, #2]
 8005728:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800572a:	7ffb      	ldrb	r3, [r7, #31]
 800572c:	2b01      	cmp	r3, #1
 800572e:	d00c      	beq.n	800574a <HAL_SPI_TransmitReceive+0x4a>
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005736:	d106      	bne.n	8005746 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d102      	bne.n	8005746 <HAL_SPI_TransmitReceive+0x46>
 8005740:	7ffb      	ldrb	r3, [r7, #31]
 8005742:	2b04      	cmp	r3, #4
 8005744:	d001      	beq.n	800574a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005746:	2302      	movs	r3, #2
 8005748:	e17f      	b.n	8005a4a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d005      	beq.n	800575c <HAL_SPI_TransmitReceive+0x5c>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d002      	beq.n	800575c <HAL_SPI_TransmitReceive+0x5c>
 8005756:	887b      	ldrh	r3, [r7, #2]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e174      	b.n	8005a4a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005766:	2b01      	cmp	r3, #1
 8005768:	d101      	bne.n	800576e <HAL_SPI_TransmitReceive+0x6e>
 800576a:	2302      	movs	r3, #2
 800576c:	e16d      	b.n	8005a4a <HAL_SPI_TransmitReceive+0x34a>
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b04      	cmp	r3, #4
 8005780:	d003      	beq.n	800578a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2205      	movs	r2, #5
 8005786:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	887a      	ldrh	r2, [r7, #2]
 800579a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	887a      	ldrh	r2, [r7, #2]
 80057a0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	887a      	ldrh	r2, [r7, #2]
 80057ac:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	887a      	ldrh	r2, [r7, #2]
 80057b2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ca:	2b40      	cmp	r3, #64	@ 0x40
 80057cc:	d007      	beq.n	80057de <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057e6:	d17e      	bne.n	80058e6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <HAL_SPI_TransmitReceive+0xf6>
 80057f0:	8afb      	ldrh	r3, [r7, #22]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d16c      	bne.n	80058d0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fa:	881a      	ldrh	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005806:	1c9a      	adds	r2, r3, #2
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005810:	b29b      	uxth	r3, r3
 8005812:	3b01      	subs	r3, #1
 8005814:	b29a      	uxth	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800581a:	e059      	b.n	80058d0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b02      	cmp	r3, #2
 8005828:	d11b      	bne.n	8005862 <HAL_SPI_TransmitReceive+0x162>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800582e:	b29b      	uxth	r3, r3
 8005830:	2b00      	cmp	r3, #0
 8005832:	d016      	beq.n	8005862 <HAL_SPI_TransmitReceive+0x162>
 8005834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005836:	2b01      	cmp	r3, #1
 8005838:	d113      	bne.n	8005862 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800583e:	881a      	ldrh	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584a:	1c9a      	adds	r2, r3, #2
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005854:	b29b      	uxth	r3, r3
 8005856:	3b01      	subs	r3, #1
 8005858:	b29a      	uxth	r2, r3
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800585e:	2300      	movs	r3, #0
 8005860:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b01      	cmp	r3, #1
 800586e:	d119      	bne.n	80058a4 <HAL_SPI_TransmitReceive+0x1a4>
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005874:	b29b      	uxth	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d014      	beq.n	80058a4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68da      	ldr	r2, [r3, #12]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005884:	b292      	uxth	r2, r2
 8005886:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588c:	1c9a      	adds	r2, r3, #2
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005896:	b29b      	uxth	r3, r3
 8005898:	3b01      	subs	r3, #1
 800589a:	b29a      	uxth	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058a0:	2301      	movs	r3, #1
 80058a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058a4:	f7fd fd4c 	bl	8003340 <HAL_GetTick>
 80058a8:	4602      	mov	r2, r0
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d80d      	bhi.n	80058d0 <HAL_SPI_TransmitReceive+0x1d0>
 80058b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058ba:	d009      	beq.n	80058d0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e0bc      	b.n	8005a4a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1a0      	bne.n	800581c <HAL_SPI_TransmitReceive+0x11c>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d19b      	bne.n	800581c <HAL_SPI_TransmitReceive+0x11c>
 80058e4:	e082      	b.n	80059ec <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d002      	beq.n	80058f4 <HAL_SPI_TransmitReceive+0x1f4>
 80058ee:	8afb      	ldrh	r3, [r7, #22]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d171      	bne.n	80059d8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	330c      	adds	r3, #12
 80058fe:	7812      	ldrb	r2, [r2, #0]
 8005900:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005906:	1c5a      	adds	r2, r3, #1
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005910:	b29b      	uxth	r3, r3
 8005912:	3b01      	subs	r3, #1
 8005914:	b29a      	uxth	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800591a:	e05d      	b.n	80059d8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b02      	cmp	r3, #2
 8005928:	d11c      	bne.n	8005964 <HAL_SPI_TransmitReceive+0x264>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800592e:	b29b      	uxth	r3, r3
 8005930:	2b00      	cmp	r3, #0
 8005932:	d017      	beq.n	8005964 <HAL_SPI_TransmitReceive+0x264>
 8005934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005936:	2b01      	cmp	r3, #1
 8005938:	d114      	bne.n	8005964 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	330c      	adds	r3, #12
 8005944:	7812      	ldrb	r2, [r2, #0]
 8005946:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594c:	1c5a      	adds	r2, r3, #1
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005956:	b29b      	uxth	r3, r3
 8005958:	3b01      	subs	r3, #1
 800595a:	b29a      	uxth	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b01      	cmp	r3, #1
 8005970:	d119      	bne.n	80059a6 <HAL_SPI_TransmitReceive+0x2a6>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005976:	b29b      	uxth	r3, r3
 8005978:	2b00      	cmp	r3, #0
 800597a:	d014      	beq.n	80059a6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68da      	ldr	r2, [r3, #12]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005986:	b2d2      	uxtb	r2, r2
 8005988:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598e:	1c5a      	adds	r2, r3, #1
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005998:	b29b      	uxth	r3, r3
 800599a:	3b01      	subs	r3, #1
 800599c:	b29a      	uxth	r2, r3
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059a2:	2301      	movs	r3, #1
 80059a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059a6:	f7fd fccb 	bl	8003340 <HAL_GetTick>
 80059aa:	4602      	mov	r2, r0
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d803      	bhi.n	80059be <HAL_SPI_TransmitReceive+0x2be>
 80059b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059bc:	d102      	bne.n	80059c4 <HAL_SPI_TransmitReceive+0x2c4>
 80059be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d109      	bne.n	80059d8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e038      	b.n	8005a4a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059dc:	b29b      	uxth	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d19c      	bne.n	800591c <HAL_SPI_TransmitReceive+0x21c>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d197      	bne.n	800591c <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059ec:	6a3a      	ldr	r2, [r7, #32]
 80059ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f000 f8b7 	bl	8005b64 <SPI_EndRxTxTransaction>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d008      	beq.n	8005a0e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2220      	movs	r2, #32
 8005a00:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e01d      	b.n	8005a4a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d10a      	bne.n	8005a2c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a16:	2300      	movs	r3, #0
 8005a18:	613b      	str	r3, [r7, #16]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	613b      	str	r3, [r7, #16]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	613b      	str	r3, [r7, #16]
 8005a2a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d001      	beq.n	8005a48 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e000      	b.n	8005a4a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005a48:	2300      	movs	r3, #0
  }
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3728      	adds	r7, #40	@ 0x28
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
	...

08005a54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b088      	sub	sp, #32
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	603b      	str	r3, [r7, #0]
 8005a60:	4613      	mov	r3, r2
 8005a62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a64:	f7fd fc6c 	bl	8003340 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a6c:	1a9b      	subs	r3, r3, r2
 8005a6e:	683a      	ldr	r2, [r7, #0]
 8005a70:	4413      	add	r3, r2
 8005a72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a74:	f7fd fc64 	bl	8003340 <HAL_GetTick>
 8005a78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a7a:	4b39      	ldr	r3, [pc, #228]	@ (8005b60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	015b      	lsls	r3, r3, #5
 8005a80:	0d1b      	lsrs	r3, r3, #20
 8005a82:	69fa      	ldr	r2, [r7, #28]
 8005a84:	fb02 f303 	mul.w	r3, r2, r3
 8005a88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a8a:	e054      	b.n	8005b36 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a92:	d050      	beq.n	8005b36 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a94:	f7fd fc54 	bl	8003340 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	69bb      	ldr	r3, [r7, #24]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	69fa      	ldr	r2, [r7, #28]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d902      	bls.n	8005aaa <SPI_WaitFlagStateUntilTimeout+0x56>
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d13d      	bne.n	8005b26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ab8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ac2:	d111      	bne.n	8005ae8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005acc:	d004      	beq.n	8005ad8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ad6:	d107      	bne.n	8005ae8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ae6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005af0:	d10f      	bne.n	8005b12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e017      	b.n	8005b56 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d101      	bne.n	8005b30 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	3b01      	subs	r3, #1
 8005b34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	689a      	ldr	r2, [r3, #8]
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	4013      	ands	r3, r2
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	bf0c      	ite	eq
 8005b46:	2301      	moveq	r3, #1
 8005b48:	2300      	movne	r3, #0
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	79fb      	ldrb	r3, [r7, #7]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d19b      	bne.n	8005a8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3720      	adds	r7, #32
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	2000001c 	.word	0x2000001c

08005b64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b086      	sub	sp, #24
 8005b68:	af02      	add	r7, sp, #8
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	9300      	str	r3, [sp, #0]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2201      	movs	r2, #1
 8005b78:	2102      	movs	r1, #2
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f7ff ff6a 	bl	8005a54 <SPI_WaitFlagStateUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d007      	beq.n	8005b96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b8a:	f043 0220 	orr.w	r2, r3, #32
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e013      	b.n	8005bbe <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	2180      	movs	r1, #128	@ 0x80
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f7ff ff57 	bl	8005a54 <SPI_WaitFlagStateUntilTimeout>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d007      	beq.n	8005bbc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb0:	f043 0220 	orr.w	r2, r3, #32
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e000      	b.n	8005bbe <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3710      	adds	r7, #16
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b082      	sub	sp, #8
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e041      	b.n	8005c5c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d106      	bne.n	8005bf2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f7fd fa85 	bl	80030fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2202      	movs	r2, #2
 8005bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	3304      	adds	r3, #4
 8005c02:	4619      	mov	r1, r3
 8005c04:	4610      	mov	r0, r2
 8005c06:	f000 fa89 	bl	800611c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2201      	movs	r2, #1
 8005c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3708      	adds	r7, #8
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d001      	beq.n	8005c7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e03a      	b.n	8005cf2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68da      	ldr	r2, [r3, #12]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f042 0201 	orr.w	r2, r2, #1
 8005c92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a18      	ldr	r2, [pc, #96]	@ (8005cfc <HAL_TIM_Base_Start_IT+0x98>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d00e      	beq.n	8005cbc <HAL_TIM_Base_Start_IT+0x58>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ca6:	d009      	beq.n	8005cbc <HAL_TIM_Base_Start_IT+0x58>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a14      	ldr	r2, [pc, #80]	@ (8005d00 <HAL_TIM_Base_Start_IT+0x9c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d004      	beq.n	8005cbc <HAL_TIM_Base_Start_IT+0x58>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a13      	ldr	r2, [pc, #76]	@ (8005d04 <HAL_TIM_Base_Start_IT+0xa0>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d111      	bne.n	8005ce0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f003 0307 	and.w	r3, r3, #7
 8005cc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2b06      	cmp	r3, #6
 8005ccc:	d010      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f042 0201 	orr.w	r2, r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cde:	e007      	b.n	8005cf0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f042 0201 	orr.w	r2, r2, #1
 8005cee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bc80      	pop	{r7}
 8005cfa:	4770      	bx	lr
 8005cfc:	40012c00 	.word	0x40012c00
 8005d00:	40000400 	.word	0x40000400
 8005d04:	40000800 	.word	0x40000800

08005d08 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f022 0201 	bic.w	r2, r2, #1
 8005d1e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	6a1a      	ldr	r2, [r3, #32]
 8005d26:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d10f      	bne.n	8005d50 <HAL_TIM_Base_Stop_IT+0x48>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6a1a      	ldr	r2, [r3, #32]
 8005d36:	f240 4344 	movw	r3, #1092	@ 0x444
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d107      	bne.n	8005d50 <HAL_TIM_Base_Stop_IT+0x48>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0201 	bic.w	r2, r2, #1
 8005d4e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bc80      	pop	{r7}
 8005d62:	4770      	bx	lr

08005d64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f003 0302 	and.w	r3, r3, #2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d020      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f003 0302 	and.w	r3, r3, #2
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d01b      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f06f 0202 	mvn.w	r2, #2
 8005d98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	f003 0303 	and.w	r3, r3, #3
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d003      	beq.n	8005db6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f998 	bl	80060e4 <HAL_TIM_IC_CaptureCallback>
 8005db4:	e005      	b.n	8005dc2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f98b 	bl	80060d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 f99a 	bl	80060f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d020      	beq.n	8005e14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f003 0304 	and.w	r3, r3, #4
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d01b      	beq.n	8005e14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f06f 0204 	mvn.w	r2, #4
 8005de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2202      	movs	r2, #2
 8005dea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 f972 	bl	80060e4 <HAL_TIM_IC_CaptureCallback>
 8005e00:	e005      	b.n	8005e0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 f965 	bl	80060d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 f974 	bl	80060f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d020      	beq.n	8005e60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 0308 	and.w	r3, r3, #8
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d01b      	beq.n	8005e60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f06f 0208 	mvn.w	r2, #8
 8005e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2204      	movs	r2, #4
 8005e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	f003 0303 	and.w	r3, r3, #3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d003      	beq.n	8005e4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 f94c 	bl	80060e4 <HAL_TIM_IC_CaptureCallback>
 8005e4c:	e005      	b.n	8005e5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 f93f 	bl	80060d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f000 f94e 	bl	80060f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0310 	and.w	r3, r3, #16
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d020      	beq.n	8005eac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f003 0310 	and.w	r3, r3, #16
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d01b      	beq.n	8005eac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f06f 0210 	mvn.w	r2, #16
 8005e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2208      	movs	r2, #8
 8005e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 f926 	bl	80060e4 <HAL_TIM_IC_CaptureCallback>
 8005e98:	e005      	b.n	8005ea6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f919 	bl	80060d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f928 	bl	80060f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00c      	beq.n	8005ed0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d007      	beq.n	8005ed0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f06f 0201 	mvn.w	r2, #1
 8005ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7fc fdac 	bl	8002a28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00c      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d007      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 fa7f 	bl	80063f2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00c      	beq.n	8005f18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d007      	beq.n	8005f18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f8f8 	bl	8006108 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 0320 	and.w	r3, r3, #32
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00c      	beq.n	8005f3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f003 0320 	and.w	r3, r3, #32
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d007      	beq.n	8005f3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f06f 0220 	mvn.w	r2, #32
 8005f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fa52 	bl	80063e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f3c:	bf00      	nop
 8005f3e:	3710      	adds	r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d101      	bne.n	8005f60 <HAL_TIM_ConfigClockSource+0x1c>
 8005f5c:	2302      	movs	r3, #2
 8005f5e:	e0b4      	b.n	80060ca <HAL_TIM_ConfigClockSource+0x186>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68ba      	ldr	r2, [r7, #8]
 8005f8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f98:	d03e      	beq.n	8006018 <HAL_TIM_ConfigClockSource+0xd4>
 8005f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f9e:	f200 8087 	bhi.w	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fa6:	f000 8086 	beq.w	80060b6 <HAL_TIM_ConfigClockSource+0x172>
 8005faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fae:	d87f      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb0:	2b70      	cmp	r3, #112	@ 0x70
 8005fb2:	d01a      	beq.n	8005fea <HAL_TIM_ConfigClockSource+0xa6>
 8005fb4:	2b70      	cmp	r3, #112	@ 0x70
 8005fb6:	d87b      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb8:	2b60      	cmp	r3, #96	@ 0x60
 8005fba:	d050      	beq.n	800605e <HAL_TIM_ConfigClockSource+0x11a>
 8005fbc:	2b60      	cmp	r3, #96	@ 0x60
 8005fbe:	d877      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fc0:	2b50      	cmp	r3, #80	@ 0x50
 8005fc2:	d03c      	beq.n	800603e <HAL_TIM_ConfigClockSource+0xfa>
 8005fc4:	2b50      	cmp	r3, #80	@ 0x50
 8005fc6:	d873      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fc8:	2b40      	cmp	r3, #64	@ 0x40
 8005fca:	d058      	beq.n	800607e <HAL_TIM_ConfigClockSource+0x13a>
 8005fcc:	2b40      	cmp	r3, #64	@ 0x40
 8005fce:	d86f      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fd0:	2b30      	cmp	r3, #48	@ 0x30
 8005fd2:	d064      	beq.n	800609e <HAL_TIM_ConfigClockSource+0x15a>
 8005fd4:	2b30      	cmp	r3, #48	@ 0x30
 8005fd6:	d86b      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fd8:	2b20      	cmp	r3, #32
 8005fda:	d060      	beq.n	800609e <HAL_TIM_ConfigClockSource+0x15a>
 8005fdc:	2b20      	cmp	r3, #32
 8005fde:	d867      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d05c      	beq.n	800609e <HAL_TIM_ConfigClockSource+0x15a>
 8005fe4:	2b10      	cmp	r3, #16
 8005fe6:	d05a      	beq.n	800609e <HAL_TIM_ConfigClockSource+0x15a>
 8005fe8:	e062      	b.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ffa:	f000 f974 	bl	80062e6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800600c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	609a      	str	r2, [r3, #8]
      break;
 8006016:	e04f      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006028:	f000 f95d 	bl	80062e6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689a      	ldr	r2, [r3, #8]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800603a:	609a      	str	r2, [r3, #8]
      break;
 800603c:	e03c      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800604a:	461a      	mov	r2, r3
 800604c:	f000 f8d4 	bl	80061f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2150      	movs	r1, #80	@ 0x50
 8006056:	4618      	mov	r0, r3
 8006058:	f000 f92b 	bl	80062b2 <TIM_ITRx_SetConfig>
      break;
 800605c:	e02c      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800606a:	461a      	mov	r2, r3
 800606c:	f000 f8f2 	bl	8006254 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2160      	movs	r1, #96	@ 0x60
 8006076:	4618      	mov	r0, r3
 8006078:	f000 f91b 	bl	80062b2 <TIM_ITRx_SetConfig>
      break;
 800607c:	e01c      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800608a:	461a      	mov	r2, r3
 800608c:	f000 f8b4 	bl	80061f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2140      	movs	r1, #64	@ 0x40
 8006096:	4618      	mov	r0, r3
 8006098:	f000 f90b 	bl	80062b2 <TIM_ITRx_SetConfig>
      break;
 800609c:	e00c      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4619      	mov	r1, r3
 80060a8:	4610      	mov	r0, r2
 80060aa:	f000 f902 	bl	80062b2 <TIM_ITRx_SetConfig>
      break;
 80060ae:	e003      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	73fb      	strb	r3, [r7, #15]
      break;
 80060b4:	e000      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060da:	bf00      	nop
 80060dc:	370c      	adds	r7, #12
 80060de:	46bd      	mov	sp, r7
 80060e0:	bc80      	pop	{r7}
 80060e2:	4770      	bx	lr

080060e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060ec:	bf00      	nop
 80060ee:	370c      	adds	r7, #12
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bc80      	pop	{r7}
 80060f4:	4770      	bx	lr

080060f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b083      	sub	sp, #12
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060fe:	bf00      	nop
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	bc80      	pop	{r7}
 8006106:	4770      	bx	lr

08006108 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	bc80      	pop	{r7}
 8006118:	4770      	bx	lr
	...

0800611c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a2f      	ldr	r2, [pc, #188]	@ (80061ec <TIM_Base_SetConfig+0xd0>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d00b      	beq.n	800614c <TIM_Base_SetConfig+0x30>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800613a:	d007      	beq.n	800614c <TIM_Base_SetConfig+0x30>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a2c      	ldr	r2, [pc, #176]	@ (80061f0 <TIM_Base_SetConfig+0xd4>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d003      	beq.n	800614c <TIM_Base_SetConfig+0x30>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a2b      	ldr	r2, [pc, #172]	@ (80061f4 <TIM_Base_SetConfig+0xd8>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d108      	bne.n	800615e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006152:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a22      	ldr	r2, [pc, #136]	@ (80061ec <TIM_Base_SetConfig+0xd0>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d00b      	beq.n	800617e <TIM_Base_SetConfig+0x62>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800616c:	d007      	beq.n	800617e <TIM_Base_SetConfig+0x62>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a1f      	ldr	r2, [pc, #124]	@ (80061f0 <TIM_Base_SetConfig+0xd4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d003      	beq.n	800617e <TIM_Base_SetConfig+0x62>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a1e      	ldr	r2, [pc, #120]	@ (80061f4 <TIM_Base_SetConfig+0xd8>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d108      	bne.n	8006190 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	4313      	orrs	r3, r2
 800618e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	4313      	orrs	r3, r2
 800619c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a0d      	ldr	r2, [pc, #52]	@ (80061ec <TIM_Base_SetConfig+0xd0>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d103      	bne.n	80061c4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	691a      	ldr	r2, [r3, #16]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d005      	beq.n	80061e2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	f023 0201 	bic.w	r2, r3, #1
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	611a      	str	r2, [r3, #16]
  }
}
 80061e2:	bf00      	nop
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bc80      	pop	{r7}
 80061ea:	4770      	bx	lr
 80061ec:	40012c00 	.word	0x40012c00
 80061f0:	40000400 	.word	0x40000400
 80061f4:	40000800 	.word	0x40000800

080061f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b087      	sub	sp, #28
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6a1b      	ldr	r3, [r3, #32]
 8006208:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	f023 0201 	bic.w	r2, r3, #1
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006222:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	011b      	lsls	r3, r3, #4
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	4313      	orrs	r3, r2
 800622c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f023 030a 	bic.w	r3, r3, #10
 8006234:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	4313      	orrs	r3, r2
 800623c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	697a      	ldr	r2, [r7, #20]
 8006248:	621a      	str	r2, [r3, #32]
}
 800624a:	bf00      	nop
 800624c:	371c      	adds	r7, #28
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr

08006254 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006254:	b480      	push	{r7}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6a1b      	ldr	r3, [r3, #32]
 8006264:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6a1b      	ldr	r3, [r3, #32]
 800626a:	f023 0210 	bic.w	r2, r3, #16
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	699b      	ldr	r3, [r3, #24]
 8006276:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800627e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	031b      	lsls	r3, r3, #12
 8006284:	693a      	ldr	r2, [r7, #16]
 8006286:	4313      	orrs	r3, r2
 8006288:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006290:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	011b      	lsls	r3, r3, #4
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	4313      	orrs	r3, r2
 800629a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	697a      	ldr	r2, [r7, #20]
 80062a6:	621a      	str	r2, [r3, #32]
}
 80062a8:	bf00      	nop
 80062aa:	371c      	adds	r7, #28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bc80      	pop	{r7}
 80062b0:	4770      	bx	lr

080062b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062b2:	b480      	push	{r7}
 80062b4:	b085      	sub	sp, #20
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
 80062ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f043 0307 	orr.w	r3, r3, #7
 80062d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	609a      	str	r2, [r3, #8]
}
 80062dc:	bf00      	nop
 80062de:	3714      	adds	r7, #20
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bc80      	pop	{r7}
 80062e4:	4770      	bx	lr

080062e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062e6:	b480      	push	{r7}
 80062e8:	b087      	sub	sp, #28
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	60f8      	str	r0, [r7, #12]
 80062ee:	60b9      	str	r1, [r7, #8]
 80062f0:	607a      	str	r2, [r7, #4]
 80062f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006300:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	021a      	lsls	r2, r3, #8
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	431a      	orrs	r2, r3
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	4313      	orrs	r3, r2
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	4313      	orrs	r3, r2
 8006312:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	609a      	str	r2, [r3, #8]
}
 800631a:	bf00      	nop
 800631c:	371c      	adds	r7, #28
 800631e:	46bd      	mov	sp, r7
 8006320:	bc80      	pop	{r7}
 8006322:	4770      	bx	lr

08006324 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006334:	2b01      	cmp	r3, #1
 8006336:	d101      	bne.n	800633c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006338:	2302      	movs	r3, #2
 800633a:	e046      	b.n	80063ca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2202      	movs	r2, #2
 8006348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006362:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a16      	ldr	r2, [pc, #88]	@ (80063d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d00e      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006388:	d009      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a12      	ldr	r2, [pc, #72]	@ (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d004      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a10      	ldr	r2, [pc, #64]	@ (80063dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d10c      	bne.n	80063b8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68ba      	ldr	r2, [r7, #8]
 80063b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bc80      	pop	{r7}
 80063d2:	4770      	bx	lr
 80063d4:	40012c00 	.word	0x40012c00
 80063d8:	40000400 	.word	0x40000400
 80063dc:	40000800 	.word	0x40000800

080063e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063e8:	bf00      	nop
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bc80      	pop	{r7}
 80063f0:	4770      	bx	lr

080063f2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063fa:	bf00      	nop
 80063fc:	370c      	adds	r7, #12
 80063fe:	46bd      	mov	sp, r7
 8006400:	bc80      	pop	{r7}
 8006402:	4770      	bx	lr

08006404 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e042      	b.n	800649c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d106      	bne.n	8006430 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f7fc feb6 	bl	800319c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2224      	movs	r2, #36	@ 0x24
 8006434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006446:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fcd5 	bl	8006df8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	691a      	ldr	r2, [r3, #16]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800645c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	695a      	ldr	r2, [r3, #20]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800646c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68da      	ldr	r2, [r3, #12]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800647c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2220      	movs	r2, #32
 8006488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2220      	movs	r2, #32
 8006490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3708      	adds	r7, #8
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	4613      	mov	r3, r2
 80064b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b20      	cmp	r3, #32
 80064bc:	d112      	bne.n	80064e4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d002      	beq.n	80064ca <HAL_UART_Receive_IT+0x26>
 80064c4:	88fb      	ldrh	r3, [r7, #6]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e00b      	b.n	80064e6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80064d4:	88fb      	ldrh	r3, [r7, #6]
 80064d6:	461a      	mov	r2, r3
 80064d8:	68b9      	ldr	r1, [r7, #8]
 80064da:	68f8      	ldr	r0, [r7, #12]
 80064dc:	f000 fab7 	bl	8006a4e <UART_Start_Receive_IT>
 80064e0:	4603      	mov	r3, r0
 80064e2:	e000      	b.n	80064e6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80064e4:	2302      	movs	r3, #2
  }
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3710      	adds	r7, #16
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
	...

080064f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b0ba      	sub	sp, #232	@ 0xe8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68db      	ldr	r3, [r3, #12]
 8006508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	695b      	ldr	r3, [r3, #20]
 8006512:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006516:	2300      	movs	r3, #0
 8006518:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800651c:	2300      	movs	r3, #0
 800651e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006526:	f003 030f 	and.w	r3, r3, #15
 800652a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800652e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006532:	2b00      	cmp	r3, #0
 8006534:	d10f      	bne.n	8006556 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800653a:	f003 0320 	and.w	r3, r3, #32
 800653e:	2b00      	cmp	r3, #0
 8006540:	d009      	beq.n	8006556 <HAL_UART_IRQHandler+0x66>
 8006542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006546:	f003 0320 	and.w	r3, r3, #32
 800654a:	2b00      	cmp	r3, #0
 800654c:	d003      	beq.n	8006556 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 fb93 	bl	8006c7a <UART_Receive_IT>
      return;
 8006554:	e25b      	b.n	8006a0e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006556:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800655a:	2b00      	cmp	r3, #0
 800655c:	f000 80de 	beq.w	800671c <HAL_UART_IRQHandler+0x22c>
 8006560:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006564:	f003 0301 	and.w	r3, r3, #1
 8006568:	2b00      	cmp	r3, #0
 800656a:	d106      	bne.n	800657a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800656c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006570:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006574:	2b00      	cmp	r3, #0
 8006576:	f000 80d1 	beq.w	800671c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800657a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800657e:	f003 0301 	and.w	r3, r3, #1
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00b      	beq.n	800659e <HAL_UART_IRQHandler+0xae>
 8006586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800658a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658e:	2b00      	cmp	r3, #0
 8006590:	d005      	beq.n	800659e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006596:	f043 0201 	orr.w	r2, r3, #1
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800659e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065a2:	f003 0304 	and.w	r3, r3, #4
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00b      	beq.n	80065c2 <HAL_UART_IRQHandler+0xd2>
 80065aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065ae:	f003 0301 	and.w	r3, r3, #1
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d005      	beq.n	80065c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ba:	f043 0202 	orr.w	r2, r3, #2
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065c6:	f003 0302 	and.w	r3, r3, #2
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00b      	beq.n	80065e6 <HAL_UART_IRQHandler+0xf6>
 80065ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d005      	beq.n	80065e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065de:	f043 0204 	orr.w	r2, r3, #4
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80065e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ea:	f003 0308 	and.w	r3, r3, #8
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d011      	beq.n	8006616 <HAL_UART_IRQHandler+0x126>
 80065f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065f6:	f003 0320 	and.w	r3, r3, #32
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d105      	bne.n	800660a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80065fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b00      	cmp	r3, #0
 8006608:	d005      	beq.n	8006616 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660e:	f043 0208 	orr.w	r2, r3, #8
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800661a:	2b00      	cmp	r3, #0
 800661c:	f000 81f2 	beq.w	8006a04 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006624:	f003 0320 	and.w	r3, r3, #32
 8006628:	2b00      	cmp	r3, #0
 800662a:	d008      	beq.n	800663e <HAL_UART_IRQHandler+0x14e>
 800662c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006630:	f003 0320 	and.w	r3, r3, #32
 8006634:	2b00      	cmp	r3, #0
 8006636:	d002      	beq.n	800663e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 fb1e 	bl	8006c7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006648:	2b00      	cmp	r3, #0
 800664a:	bf14      	ite	ne
 800664c:	2301      	movne	r3, #1
 800664e:	2300      	moveq	r3, #0
 8006650:	b2db      	uxtb	r3, r3
 8006652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800665a:	f003 0308 	and.w	r3, r3, #8
 800665e:	2b00      	cmp	r3, #0
 8006660:	d103      	bne.n	800666a <HAL_UART_IRQHandler+0x17a>
 8006662:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006666:	2b00      	cmp	r3, #0
 8006668:	d04f      	beq.n	800670a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 fa28 	bl	8006ac0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667a:	2b00      	cmp	r3, #0
 800667c:	d041      	beq.n	8006702 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	3314      	adds	r3, #20
 8006684:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006688:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800668c:	e853 3f00 	ldrex	r3, [r3]
 8006690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006694:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006698:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800669c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3314      	adds	r3, #20
 80066a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066ba:	e841 2300 	strex	r3, r2, [r1]
 80066be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1d9      	bne.n	800667e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d013      	beq.n	80066fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d6:	4a7e      	ldr	r2, [pc, #504]	@ (80068d0 <HAL_UART_IRQHandler+0x3e0>)
 80066d8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066de:	4618      	mov	r0, r3
 80066e0:	f7fc ffa4 	bl	800362c <HAL_DMA_Abort_IT>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d016      	beq.n	8006718 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80066f4:	4610      	mov	r0, r2
 80066f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066f8:	e00e      	b.n	8006718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f993 	bl	8006a26 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006700:	e00a      	b.n	8006718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f98f 	bl	8006a26 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006708:	e006      	b.n	8006718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f98b 	bl	8006a26 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006716:	e175      	b.n	8006a04 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006718:	bf00      	nop
    return;
 800671a:	e173      	b.n	8006a04 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006720:	2b01      	cmp	r3, #1
 8006722:	f040 814f 	bne.w	80069c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800672a:	f003 0310 	and.w	r3, r3, #16
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 8148 	beq.w	80069c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006738:	f003 0310 	and.w	r3, r3, #16
 800673c:	2b00      	cmp	r3, #0
 800673e:	f000 8141 	beq.w	80069c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006742:	2300      	movs	r3, #0
 8006744:	60bb      	str	r3, [r7, #8]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	60bb      	str	r3, [r7, #8]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	60bb      	str	r3, [r7, #8]
 8006756:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006762:	2b00      	cmp	r3, #0
 8006764:	f000 80b6 	beq.w	80068d4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006774:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 8145 	beq.w	8006a08 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006782:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006786:	429a      	cmp	r2, r3
 8006788:	f080 813e 	bcs.w	8006a08 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006792:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	2b20      	cmp	r3, #32
 800679c:	f000 8088 	beq.w	80068b0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	330c      	adds	r3, #12
 80067a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067ae:	e853 3f00 	ldrex	r3, [r3]
 80067b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80067ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	330c      	adds	r3, #12
 80067c8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80067cc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80067d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80067d8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80067dc:	e841 2300 	strex	r3, r2, [r1]
 80067e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80067e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1d9      	bne.n	80067a0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3314      	adds	r3, #20
 80067f2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067f6:	e853 3f00 	ldrex	r3, [r3]
 80067fa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80067fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067fe:	f023 0301 	bic.w	r3, r3, #1
 8006802:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	3314      	adds	r3, #20
 800680c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006810:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006814:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006816:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006818:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800681c:	e841 2300 	strex	r3, r2, [r1]
 8006820:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006822:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1e1      	bne.n	80067ec <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	3314      	adds	r3, #20
 800682e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006830:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006832:	e853 3f00 	ldrex	r3, [r3]
 8006836:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006838:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800683a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800683e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	3314      	adds	r3, #20
 8006848:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800684c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800684e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006850:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006852:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006854:	e841 2300 	strex	r3, r2, [r1]
 8006858:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800685a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1e3      	bne.n	8006828 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	330c      	adds	r3, #12
 8006874:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006876:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800687e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006880:	f023 0310 	bic.w	r3, r3, #16
 8006884:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	330c      	adds	r3, #12
 800688e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006892:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006894:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006898:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e3      	bne.n	800686e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fc fe83 	bl	80035b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068be:	b29b      	uxth	r3, r3
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	4619      	mov	r1, r3
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f8b6 	bl	8006a38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068cc:	e09c      	b.n	8006a08 <HAL_UART_IRQHandler+0x518>
 80068ce:	bf00      	nop
 80068d0:	08006b85 	.word	0x08006b85
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068dc:	b29b      	uxth	r3, r3
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f000 808e 	beq.w	8006a0c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80068f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	f000 8089 	beq.w	8006a0c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	330c      	adds	r3, #12
 8006900:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006904:	e853 3f00 	ldrex	r3, [r3]
 8006908:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800690a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800690c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006910:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	330c      	adds	r3, #12
 800691a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800691e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006920:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006922:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006924:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006926:	e841 2300 	strex	r3, r2, [r1]
 800692a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800692c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1e3      	bne.n	80068fa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	3314      	adds	r3, #20
 8006938:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693c:	e853 3f00 	ldrex	r3, [r3]
 8006940:	623b      	str	r3, [r7, #32]
   return(result);
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	f023 0301 	bic.w	r3, r3, #1
 8006948:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	3314      	adds	r3, #20
 8006952:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006956:	633a      	str	r2, [r7, #48]	@ 0x30
 8006958:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800695c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800695e:	e841 2300 	strex	r3, r2, [r1]
 8006962:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1e3      	bne.n	8006932 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2220      	movs	r2, #32
 800696e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	330c      	adds	r3, #12
 800697e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	e853 3f00 	ldrex	r3, [r3]
 8006986:	60fb      	str	r3, [r7, #12]
   return(result);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f023 0310 	bic.w	r3, r3, #16
 800698e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	330c      	adds	r3, #12
 8006998:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800699c:	61fa      	str	r2, [r7, #28]
 800699e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	69b9      	ldr	r1, [r7, #24]
 80069a2:	69fa      	ldr	r2, [r7, #28]
 80069a4:	e841 2300 	strex	r3, r2, [r1]
 80069a8:	617b      	str	r3, [r7, #20]
   return(result);
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1e3      	bne.n	8006978 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069ba:	4619      	mov	r1, r3
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f83b 	bl	8006a38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80069c2:	e023      	b.n	8006a0c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80069c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d009      	beq.n	80069e4 <HAL_UART_IRQHandler+0x4f4>
 80069d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 f8e5 	bl	8006bac <UART_Transmit_IT>
    return;
 80069e2:	e014      	b.n	8006a0e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80069e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00e      	beq.n	8006a0e <HAL_UART_IRQHandler+0x51e>
 80069f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d008      	beq.n	8006a0e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 f924 	bl	8006c4a <UART_EndTransmit_IT>
    return;
 8006a02:	e004      	b.n	8006a0e <HAL_UART_IRQHandler+0x51e>
    return;
 8006a04:	bf00      	nop
 8006a06:	e002      	b.n	8006a0e <HAL_UART_IRQHandler+0x51e>
      return;
 8006a08:	bf00      	nop
 8006a0a:	e000      	b.n	8006a0e <HAL_UART_IRQHandler+0x51e>
      return;
 8006a0c:	bf00      	nop
  }
}
 8006a0e:	37e8      	adds	r7, #232	@ 0xe8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bc80      	pop	{r7}
 8006a24:	4770      	bx	lr

08006a26 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b083      	sub	sp, #12
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006a2e:	bf00      	nop
 8006a30:	370c      	adds	r7, #12
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bc80      	pop	{r7}
 8006a36:	4770      	bx	lr

08006a38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	460b      	mov	r3, r1
 8006a42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bc80      	pop	{r7}
 8006a4c:	4770      	bx	lr

08006a4e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a4e:	b480      	push	{r7}
 8006a50:	b085      	sub	sp, #20
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	60f8      	str	r0, [r7, #12]
 8006a56:	60b9      	str	r1, [r7, #8]
 8006a58:	4613      	mov	r3, r2
 8006a5a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	88fa      	ldrh	r2, [r7, #6]
 8006a66:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	88fa      	ldrh	r2, [r7, #6]
 8006a6c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2200      	movs	r2, #0
 8006a72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2222      	movs	r2, #34	@ 0x22
 8006a78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d007      	beq.n	8006a94 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68da      	ldr	r2, [r3, #12]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a92:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695a      	ldr	r2, [r3, #20]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f042 0201 	orr.w	r2, r2, #1
 8006aa2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68da      	ldr	r2, [r3, #12]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f042 0220 	orr.w	r2, r2, #32
 8006ab2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bc80      	pop	{r7}
 8006abe:	4770      	bx	lr

08006ac0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b095      	sub	sp, #84	@ 0x54
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	330c      	adds	r3, #12
 8006ace:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad2:	e853 3f00 	ldrex	r3, [r3]
 8006ad6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ada:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	330c      	adds	r3, #12
 8006ae6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ae8:	643a      	str	r2, [r7, #64]	@ 0x40
 8006aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006aee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006af0:	e841 2300 	strex	r3, r2, [r1]
 8006af4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1e5      	bne.n	8006ac8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	3314      	adds	r3, #20
 8006b02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b04:	6a3b      	ldr	r3, [r7, #32]
 8006b06:	e853 3f00 	ldrex	r3, [r3]
 8006b0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	f023 0301 	bic.w	r3, r3, #1
 8006b12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3314      	adds	r3, #20
 8006b1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b24:	e841 2300 	strex	r3, r2, [r1]
 8006b28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1e5      	bne.n	8006afc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d119      	bne.n	8006b6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	330c      	adds	r3, #12
 8006b3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	e853 3f00 	ldrex	r3, [r3]
 8006b46:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	f023 0310 	bic.w	r3, r3, #16
 8006b4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	330c      	adds	r3, #12
 8006b56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b58:	61ba      	str	r2, [r7, #24]
 8006b5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5c:	6979      	ldr	r1, [r7, #20]
 8006b5e:	69ba      	ldr	r2, [r7, #24]
 8006b60:	e841 2300 	strex	r3, r2, [r1]
 8006b64:	613b      	str	r3, [r7, #16]
   return(result);
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e5      	bne.n	8006b38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006b7a:	bf00      	nop
 8006b7c:	3754      	adds	r7, #84	@ 0x54
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bc80      	pop	{r7}
 8006b82:	4770      	bx	lr

08006b84 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f7ff ff41 	bl	8006a26 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ba4:	bf00      	nop
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b21      	cmp	r3, #33	@ 0x21
 8006bbe:	d13e      	bne.n	8006c3e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bc8:	d114      	bne.n	8006bf4 <UART_Transmit_IT+0x48>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d110      	bne.n	8006bf4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a1b      	ldr	r3, [r3, #32]
 8006bd6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	881b      	ldrh	r3, [r3, #0]
 8006bdc:	461a      	mov	r2, r3
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006be6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a1b      	ldr	r3, [r3, #32]
 8006bec:	1c9a      	adds	r2, r3, #2
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	621a      	str	r2, [r3, #32]
 8006bf2:	e008      	b.n	8006c06 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a1b      	ldr	r3, [r3, #32]
 8006bf8:	1c59      	adds	r1, r3, #1
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6211      	str	r1, [r2, #32]
 8006bfe:	781a      	ldrb	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	4619      	mov	r1, r3
 8006c14:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d10f      	bne.n	8006c3a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68da      	ldr	r2, [r3, #12]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c28:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68da      	ldr	r2, [r3, #12]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c38:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	e000      	b.n	8006c40 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c3e:	2302      	movs	r3, #2
  }
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3714      	adds	r7, #20
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bc80      	pop	{r7}
 8006c48:	4770      	bx	lr

08006c4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b082      	sub	sp, #8
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68da      	ldr	r2, [r3, #12]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f7ff fed2 	bl	8006a14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3708      	adds	r7, #8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}

08006c7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b08c      	sub	sp, #48	@ 0x30
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b22      	cmp	r3, #34	@ 0x22
 8006c8c:	f040 80ae 	bne.w	8006dec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c98:	d117      	bne.n	8006cca <UART_Receive_IT+0x50>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d113      	bne.n	8006cca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006caa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cbc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc2:	1c9a      	adds	r2, r3, #2
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8006cc8:	e026      	b.n	8006d18 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cdc:	d007      	beq.n	8006cee <UART_Receive_IT+0x74>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10a      	bne.n	8006cfc <UART_Receive_IT+0x82>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d106      	bne.n	8006cfc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cf8:	701a      	strb	r2, [r3, #0]
 8006cfa:	e008      	b.n	8006d0e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d12:	1c5a      	adds	r2, r3, #1
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	4619      	mov	r1, r3
 8006d26:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d15d      	bne.n	8006de8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68da      	ldr	r2, [r3, #12]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f022 0220 	bic.w	r2, r2, #32
 8006d3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68da      	ldr	r2, [r3, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	695a      	ldr	r2, [r3, #20]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f022 0201 	bic.w	r2, r2, #1
 8006d5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d135      	bne.n	8006dde <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	330c      	adds	r3, #12
 8006d7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	e853 3f00 	ldrex	r3, [r3]
 8006d86:	613b      	str	r3, [r7, #16]
   return(result);
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	f023 0310 	bic.w	r3, r3, #16
 8006d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	330c      	adds	r3, #12
 8006d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d98:	623a      	str	r2, [r7, #32]
 8006d9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9c:	69f9      	ldr	r1, [r7, #28]
 8006d9e:	6a3a      	ldr	r2, [r7, #32]
 8006da0:	e841 2300 	strex	r3, r2, [r1]
 8006da4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d1e5      	bne.n	8006d78 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0310 	and.w	r3, r3, #16
 8006db6:	2b10      	cmp	r3, #16
 8006db8:	d10a      	bne.n	8006dd0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dba:	2300      	movs	r3, #0
 8006dbc:	60fb      	str	r3, [r7, #12]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	60fb      	str	r3, [r7, #12]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	60fb      	str	r3, [r7, #12]
 8006dce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f7ff fe2e 	bl	8006a38 <HAL_UARTEx_RxEventCallback>
 8006ddc:	e002      	b.n	8006de4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f7fa fdf8 	bl	80019d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006de4:	2300      	movs	r3, #0
 8006de6:	e002      	b.n	8006dee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006de8:	2300      	movs	r3, #0
 8006dea:	e000      	b.n	8006dee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006dec:	2302      	movs	r3, #2
  }
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3730      	adds	r7, #48	@ 0x30
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
	...

08006df8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	68da      	ldr	r2, [r3, #12]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	689a      	ldr	r2, [r3, #8]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006e32:	f023 030c 	bic.w	r3, r3, #12
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	6812      	ldr	r2, [r2, #0]
 8006e3a:	68b9      	ldr	r1, [r7, #8]
 8006e3c:	430b      	orrs	r3, r1
 8006e3e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	695b      	ldr	r3, [r3, #20]
 8006e46:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	699a      	ldr	r2, [r3, #24]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	430a      	orrs	r2, r1
 8006e54:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a2c      	ldr	r2, [pc, #176]	@ (8006f0c <UART_SetConfig+0x114>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d103      	bne.n	8006e68 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006e60:	f7fe fa54 	bl	800530c <HAL_RCC_GetPCLK2Freq>
 8006e64:	60f8      	str	r0, [r7, #12]
 8006e66:	e002      	b.n	8006e6e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006e68:	f7fe fa3c 	bl	80052e4 <HAL_RCC_GetPCLK1Freq>
 8006e6c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	4613      	mov	r3, r2
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4413      	add	r3, r2
 8006e76:	009a      	lsls	r2, r3, #2
 8006e78:	441a      	add	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e84:	4a22      	ldr	r2, [pc, #136]	@ (8006f10 <UART_SetConfig+0x118>)
 8006e86:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8a:	095b      	lsrs	r3, r3, #5
 8006e8c:	0119      	lsls	r1, r3, #4
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	4613      	mov	r3, r2
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	4413      	add	r3, r2
 8006e96:	009a      	lsls	r2, r3, #2
 8006e98:	441a      	add	r2, r3
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8006f10 <UART_SetConfig+0x118>)
 8006ea6:	fba3 0302 	umull	r0, r3, r3, r2
 8006eaa:	095b      	lsrs	r3, r3, #5
 8006eac:	2064      	movs	r0, #100	@ 0x64
 8006eae:	fb00 f303 	mul.w	r3, r0, r3
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	011b      	lsls	r3, r3, #4
 8006eb6:	3332      	adds	r3, #50	@ 0x32
 8006eb8:	4a15      	ldr	r2, [pc, #84]	@ (8006f10 <UART_SetConfig+0x118>)
 8006eba:	fba2 2303 	umull	r2, r3, r2, r3
 8006ebe:	095b      	lsrs	r3, r3, #5
 8006ec0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ec4:	4419      	add	r1, r3
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	4613      	mov	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	009a      	lsls	r2, r3, #2
 8006ed0:	441a      	add	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006edc:	4b0c      	ldr	r3, [pc, #48]	@ (8006f10 <UART_SetConfig+0x118>)
 8006ede:	fba3 0302 	umull	r0, r3, r3, r2
 8006ee2:	095b      	lsrs	r3, r3, #5
 8006ee4:	2064      	movs	r0, #100	@ 0x64
 8006ee6:	fb00 f303 	mul.w	r3, r0, r3
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	011b      	lsls	r3, r3, #4
 8006eee:	3332      	adds	r3, #50	@ 0x32
 8006ef0:	4a07      	ldr	r2, [pc, #28]	@ (8006f10 <UART_SetConfig+0x118>)
 8006ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef6:	095b      	lsrs	r3, r3, #5
 8006ef8:	f003 020f 	and.w	r2, r3, #15
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	440a      	add	r2, r1
 8006f02:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006f04:	bf00      	nop
 8006f06:	3710      	adds	r7, #16
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	40013800 	.word	0x40013800
 8006f10:	51eb851f 	.word	0x51eb851f

08006f14 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006f18:	4904      	ldr	r1, [pc, #16]	@ (8006f2c <MX_FATFS_Init+0x18>)
 8006f1a:	4805      	ldr	r0, [pc, #20]	@ (8006f30 <MX_FATFS_Init+0x1c>)
 8006f1c:	f003 ff1a 	bl	800ad54 <FATFS_LinkDriver>
 8006f20:	4603      	mov	r3, r0
 8006f22:	461a      	mov	r2, r3
 8006f24:	4b03      	ldr	r3, [pc, #12]	@ (8006f34 <MX_FATFS_Init+0x20>)
 8006f26:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006f28:	bf00      	nop
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	20002bc4 	.word	0x20002bc4
 8006f30:	20000028 	.word	0x20000028
 8006f34:	20002bc0 	.word	0x20002bc0

08006f38 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006f3c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bc80      	pop	{r7}
 8006f44:	4770      	bx	lr

08006f46 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b082      	sub	sp, #8
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
	return SD_disk_initialize(pdrv);
 8006f50:	79fb      	ldrb	r3, [r7, #7]
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7f9 fc86 	bl	8000864 <SD_disk_initialize>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	b2db      	uxtb	r3, r3

  /* USER CODE END INIT */
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3708      	adds	r7, #8
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	return SD_disk_status(pdrv);
 8006f6e:	79fb      	ldrb	r3, [r7, #7]
 8006f70:	4618      	mov	r0, r3
 8006f72:	f7f9 fd5d 	bl	8000a30 <SD_disk_status>
 8006f76:	4603      	mov	r3, r0
 8006f78:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3708      	adds	r7, #8
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}

08006f82 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b084      	sub	sp, #16
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	603b      	str	r3, [r7, #0]
 8006f8e:	4603      	mov	r3, r0
 8006f90:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	return SD_disk_read(pdrv, buff, sector, count);
 8006f92:	7bf8      	ldrb	r0, [r7, #15]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	68b9      	ldr	r1, [r7, #8]
 8006f9a:	f7f9 fd5d 	bl	8000a58 <SD_disk_read>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	b2db      	uxtb	r3, r3

  /* USER CODE END READ */
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3710      	adds	r7, #16
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}

08006faa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b084      	sub	sp, #16
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]
 8006fb4:	603b      	str	r3, [r7, #0]
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
   // return RES_OK;
	return SD_disk_write(pdrv, buff, sector, count);
 8006fba:	7bf8      	ldrb	r0, [r7, #15]
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	68b9      	ldr	r1, [r7, #8]
 8006fc2:	f7f9 fdb3 	bl	8000b2c <SD_disk_write>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	b2db      	uxtb	r3, r3

  /* USER CODE END WRITE */
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b082      	sub	sp, #8
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	4603      	mov	r3, r0
 8006fda:	603a      	str	r2, [r7, #0]
 8006fdc:	71fb      	strb	r3, [r7, #7]
 8006fde:	460b      	mov	r3, r1
 8006fe0:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
    return SD_disk_ioctl(pdrv, cmd, buff);
 8006fe2:	79fb      	ldrb	r3, [r7, #7]
 8006fe4:	79b9      	ldrb	r1, [r7, #6]
 8006fe6:	683a      	ldr	r2, [r7, #0]
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f7f9 fe23 	bl	8000c34 <SD_disk_ioctl>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	b2db      	uxtb	r3, r3

  /* USER CODE END IOCTL */
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3708      	adds	r7, #8
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}
	...

08006ffc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	4603      	mov	r3, r0
 8007004:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007006:	79fb      	ldrb	r3, [r7, #7]
 8007008:	4a08      	ldr	r2, [pc, #32]	@ (800702c <disk_status+0x30>)
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	79fa      	ldrb	r2, [r7, #7]
 8007014:	4905      	ldr	r1, [pc, #20]	@ (800702c <disk_status+0x30>)
 8007016:	440a      	add	r2, r1
 8007018:	7a12      	ldrb	r2, [r2, #8]
 800701a:	4610      	mov	r0, r2
 800701c:	4798      	blx	r3
 800701e:	4603      	mov	r3, r0
 8007020:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007022:	7bfb      	ldrb	r3, [r7, #15]
}
 8007024:	4618      	mov	r0, r3
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	20002de8 	.word	0x20002de8

08007030 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	4603      	mov	r3, r0
 8007038:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800703a:	2300      	movs	r3, #0
 800703c:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800703e:	79fb      	ldrb	r3, [r7, #7]
 8007040:	4a0d      	ldr	r2, [pc, #52]	@ (8007078 <disk_initialize+0x48>)
 8007042:	5cd3      	ldrb	r3, [r2, r3]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d111      	bne.n	800706c <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8007048:	79fb      	ldrb	r3, [r7, #7]
 800704a:	4a0b      	ldr	r2, [pc, #44]	@ (8007078 <disk_initialize+0x48>)
 800704c:	2101      	movs	r1, #1
 800704e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007050:	79fb      	ldrb	r3, [r7, #7]
 8007052:	4a09      	ldr	r2, [pc, #36]	@ (8007078 <disk_initialize+0x48>)
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	4413      	add	r3, r2
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	79fa      	ldrb	r2, [r7, #7]
 800705e:	4906      	ldr	r1, [pc, #24]	@ (8007078 <disk_initialize+0x48>)
 8007060:	440a      	add	r2, r1
 8007062:	7a12      	ldrb	r2, [r2, #8]
 8007064:	4610      	mov	r0, r2
 8007066:	4798      	blx	r3
 8007068:	4603      	mov	r3, r0
 800706a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800706c:	7bfb      	ldrb	r3, [r7, #15]
}
 800706e:	4618      	mov	r0, r3
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
 8007076:	bf00      	nop
 8007078:	20002de8 	.word	0x20002de8

0800707c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800707c:	b590      	push	{r4, r7, lr}
 800707e:	b087      	sub	sp, #28
 8007080:	af00      	add	r7, sp, #0
 8007082:	60b9      	str	r1, [r7, #8]
 8007084:	607a      	str	r2, [r7, #4]
 8007086:	603b      	str	r3, [r7, #0]
 8007088:	4603      	mov	r3, r0
 800708a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800708c:	7bfb      	ldrb	r3, [r7, #15]
 800708e:	4a0a      	ldr	r2, [pc, #40]	@ (80070b8 <disk_read+0x3c>)
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	4413      	add	r3, r2
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	689c      	ldr	r4, [r3, #8]
 8007098:	7bfb      	ldrb	r3, [r7, #15]
 800709a:	4a07      	ldr	r2, [pc, #28]	@ (80070b8 <disk_read+0x3c>)
 800709c:	4413      	add	r3, r2
 800709e:	7a18      	ldrb	r0, [r3, #8]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	68b9      	ldr	r1, [r7, #8]
 80070a6:	47a0      	blx	r4
 80070a8:	4603      	mov	r3, r0
 80070aa:	75fb      	strb	r3, [r7, #23]
  return res;
 80070ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	371c      	adds	r7, #28
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd90      	pop	{r4, r7, pc}
 80070b6:	bf00      	nop
 80070b8:	20002de8 	.word	0x20002de8

080070bc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80070bc:	b590      	push	{r4, r7, lr}
 80070be:	b087      	sub	sp, #28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	60b9      	str	r1, [r7, #8]
 80070c4:	607a      	str	r2, [r7, #4]
 80070c6:	603b      	str	r3, [r7, #0]
 80070c8:	4603      	mov	r3, r0
 80070ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
 80070ce:	4a0a      	ldr	r2, [pc, #40]	@ (80070f8 <disk_write+0x3c>)
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	4413      	add	r3, r2
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	68dc      	ldr	r4, [r3, #12]
 80070d8:	7bfb      	ldrb	r3, [r7, #15]
 80070da:	4a07      	ldr	r2, [pc, #28]	@ (80070f8 <disk_write+0x3c>)
 80070dc:	4413      	add	r3, r2
 80070de:	7a18      	ldrb	r0, [r3, #8]
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	68b9      	ldr	r1, [r7, #8]
 80070e6:	47a0      	blx	r4
 80070e8:	4603      	mov	r3, r0
 80070ea:	75fb      	strb	r3, [r7, #23]
  return res;
 80070ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	371c      	adds	r7, #28
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd90      	pop	{r4, r7, pc}
 80070f6:	bf00      	nop
 80070f8:	20002de8 	.word	0x20002de8

080070fc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	4603      	mov	r3, r0
 8007104:	603a      	str	r2, [r7, #0]
 8007106:	71fb      	strb	r3, [r7, #7]
 8007108:	460b      	mov	r3, r1
 800710a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800710c:	79fb      	ldrb	r3, [r7, #7]
 800710e:	4a09      	ldr	r2, [pc, #36]	@ (8007134 <disk_ioctl+0x38>)
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4413      	add	r3, r2
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	79fa      	ldrb	r2, [r7, #7]
 800711a:	4906      	ldr	r1, [pc, #24]	@ (8007134 <disk_ioctl+0x38>)
 800711c:	440a      	add	r2, r1
 800711e:	7a10      	ldrb	r0, [r2, #8]
 8007120:	79b9      	ldrb	r1, [r7, #6]
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	4798      	blx	r3
 8007126:	4603      	mov	r3, r0
 8007128:	73fb      	strb	r3, [r7, #15]
  return res;
 800712a:	7bfb      	ldrb	r3, [r7, #15]
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	20002de8 	.word	0x20002de8

08007138 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007138:	b480      	push	{r7}
 800713a:	b087      	sub	sp, #28
 800713c:	af00      	add	r7, sp, #0
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800714c:	e007      	b.n	800715e <mem_cpy+0x26>
		*d++ = *s++;
 800714e:	693a      	ldr	r2, [r7, #16]
 8007150:	1c53      	adds	r3, r2, #1
 8007152:	613b      	str	r3, [r7, #16]
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	1c59      	adds	r1, r3, #1
 8007158:	6179      	str	r1, [r7, #20]
 800715a:	7812      	ldrb	r2, [r2, #0]
 800715c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	1e5a      	subs	r2, r3, #1
 8007162:	607a      	str	r2, [r7, #4]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1f2      	bne.n	800714e <mem_cpy+0x16>
}
 8007168:	bf00      	nop
 800716a:	bf00      	nop
 800716c:	371c      	adds	r7, #28
 800716e:	46bd      	mov	sp, r7
 8007170:	bc80      	pop	{r7}
 8007172:	4770      	bx	lr

08007174 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007174:	b480      	push	{r7}
 8007176:	b087      	sub	sp, #28
 8007178:	af00      	add	r7, sp, #0
 800717a:	60f8      	str	r0, [r7, #12]
 800717c:	60b9      	str	r1, [r7, #8]
 800717e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8007184:	e005      	b.n	8007192 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	1c5a      	adds	r2, r3, #1
 800718a:	617a      	str	r2, [r7, #20]
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	b2d2      	uxtb	r2, r2
 8007190:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	1e5a      	subs	r2, r3, #1
 8007196:	607a      	str	r2, [r7, #4]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d1f4      	bne.n	8007186 <mem_set+0x12>
}
 800719c:	bf00      	nop
 800719e:	bf00      	nop
 80071a0:	371c      	adds	r7, #28
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bc80      	pop	{r7}
 80071a6:	4770      	bx	lr

080071a8 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 80071a8:	b480      	push	{r7}
 80071aa:	b089      	sub	sp, #36	@ 0x24
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	61fb      	str	r3, [r7, #28]
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80071bc:	2300      	movs	r3, #0
 80071be:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80071c0:	bf00      	nop
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	1e5a      	subs	r2, r3, #1
 80071c6:	607a      	str	r2, [r7, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00d      	beq.n	80071e8 <mem_cmp+0x40>
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	1c5a      	adds	r2, r3, #1
 80071d0:	61fa      	str	r2, [r7, #28]
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	4619      	mov	r1, r3
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	1c5a      	adds	r2, r3, #1
 80071da:	61ba      	str	r2, [r7, #24]
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	1acb      	subs	r3, r1, r3
 80071e0:	617b      	str	r3, [r7, #20]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d0ec      	beq.n	80071c2 <mem_cmp+0x1a>
	return r;
 80071e8:	697b      	ldr	r3, [r7, #20]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3724      	adds	r7, #36	@ 0x24
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bc80      	pop	{r7}
 80071f2:	4770      	bx	lr

080071f4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80071fe:	e002      	b.n	8007206 <chk_chr+0x12>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	3301      	adds	r3, #1
 8007204:	607b      	str	r3, [r7, #4]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d005      	beq.n	800721a <chk_chr+0x26>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	461a      	mov	r2, r3
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	4293      	cmp	r3, r2
 8007218:	d1f2      	bne.n	8007200 <chk_chr+0xc>
	return *str;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	781b      	ldrb	r3, [r3, #0]
}
 800721e:	4618      	mov	r0, r3
 8007220:	370c      	adds	r7, #12
 8007222:	46bd      	mov	sp, r7
 8007224:	bc80      	pop	{r7}
 8007226:	4770      	bx	lr

08007228 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007232:	2300      	movs	r3, #0
 8007234:	60bb      	str	r3, [r7, #8]
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	60fb      	str	r3, [r7, #12]
 800723a:	e03b      	b.n	80072b4 <chk_lock+0x8c>
		if (Files[i].fs) {	/* Existing entry */
 800723c:	4931      	ldr	r1, [pc, #196]	@ (8007304 <chk_lock+0xdc>)
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	4613      	mov	r3, r2
 8007242:	005b      	lsls	r3, r3, #1
 8007244:	4413      	add	r3, r2
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	440b      	add	r3, r1
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d02c      	beq.n	80072aa <chk_lock+0x82>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8007250:	492c      	ldr	r1, [pc, #176]	@ (8007304 <chk_lock+0xdc>)
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	4613      	mov	r3, r2
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	4413      	add	r3, r2
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	440b      	add	r3, r1
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	429a      	cmp	r2, r3
 800726a:	d120      	bne.n	80072ae <chk_lock+0x86>
				Files[i].clu == dp->sclust &&
 800726c:	4925      	ldr	r1, [pc, #148]	@ (8007304 <chk_lock+0xdc>)
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	4613      	mov	r3, r2
 8007272:	005b      	lsls	r3, r3, #1
 8007274:	4413      	add	r3, r2
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	440b      	add	r3, r1
 800727a:	3304      	adds	r3, #4
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007284:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8007286:	429a      	cmp	r2, r3
 8007288:	d111      	bne.n	80072ae <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 800728a:	491e      	ldr	r1, [pc, #120]	@ (8007304 <chk_lock+0xdc>)
 800728c:	68fa      	ldr	r2, [r7, #12]
 800728e:	4613      	mov	r3, r2
 8007290:	005b      	lsls	r3, r3, #1
 8007292:	4413      	add	r3, r2
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	440b      	add	r3, r1
 8007298:	3308      	adds	r3, #8
 800729a:	881a      	ldrh	r2, [r3, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072a2:	88db      	ldrh	r3, [r3, #6]
				Files[i].clu == dp->sclust &&
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d102      	bne.n	80072ae <chk_lock+0x86>
				Files[i].idx == dp->index) break;
 80072a8:	e007      	b.n	80072ba <chk_lock+0x92>
		} else {			/* Blank entry */
			be = 1;
 80072aa:	2301      	movs	r3, #1
 80072ac:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	3301      	adds	r3, #1
 80072b2:	60fb      	str	r3, [r7, #12]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d9c0      	bls.n	800723c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d109      	bne.n	80072d4 <chk_lock+0xac>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d102      	bne.n	80072cc <chk_lock+0xa4>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2b02      	cmp	r3, #2
 80072ca:	d101      	bne.n	80072d0 <chk_lock+0xa8>
 80072cc:	2300      	movs	r3, #0
 80072ce:	e013      	b.n	80072f8 <chk_lock+0xd0>
 80072d0:	2312      	movs	r3, #18
 80072d2:	e011      	b.n	80072f8 <chk_lock+0xd0>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d10b      	bne.n	80072f2 <chk_lock+0xca>
 80072da:	490a      	ldr	r1, [pc, #40]	@ (8007304 <chk_lock+0xdc>)
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	4613      	mov	r3, r2
 80072e0:	005b      	lsls	r3, r3, #1
 80072e2:	4413      	add	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	440b      	add	r3, r1
 80072e8:	330a      	adds	r3, #10
 80072ea:	881b      	ldrh	r3, [r3, #0]
 80072ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072f0:	d101      	bne.n	80072f6 <chk_lock+0xce>
 80072f2:	2310      	movs	r3, #16
 80072f4:	e000      	b.n	80072f8 <chk_lock+0xd0>
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3714      	adds	r7, #20
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bc80      	pop	{r7}
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	20002bd0 	.word	0x20002bd0

08007308 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800730e:	2300      	movs	r3, #0
 8007310:	607b      	str	r3, [r7, #4]
 8007312:	e002      	b.n	800731a <enq_lock+0x12>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	3301      	adds	r3, #1
 8007318:	607b      	str	r3, [r7, #4]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d809      	bhi.n	8007334 <enq_lock+0x2c>
 8007320:	490a      	ldr	r1, [pc, #40]	@ (800734c <enq_lock+0x44>)
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	4613      	mov	r3, r2
 8007326:	005b      	lsls	r3, r3, #1
 8007328:	4413      	add	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	440b      	add	r3, r1
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1ef      	bne.n	8007314 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b02      	cmp	r3, #2
 8007338:	bf14      	ite	ne
 800733a:	2301      	movne	r3, #1
 800733c:	2300      	moveq	r3, #0
 800733e:	b2db      	uxtb	r3, r3
}
 8007340:	4618      	mov	r0, r3
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	bc80      	pop	{r7}
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	20002bd0 	.word	0x20002bd0

08007350 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800735a:	2300      	movs	r3, #0
 800735c:	60fb      	str	r3, [r7, #12]
 800735e:	e02e      	b.n	80073be <inc_lock+0x6e>
		if (Files[i].fs == dp->fs &&
 8007360:	4958      	ldr	r1, [pc, #352]	@ (80074c4 <inc_lock+0x174>)
 8007362:	68fa      	ldr	r2, [r7, #12]
 8007364:	4613      	mov	r3, r2
 8007366:	005b      	lsls	r3, r3, #1
 8007368:	4413      	add	r3, r2
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	440b      	add	r3, r1
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	429a      	cmp	r2, r3
 800737a:	d11d      	bne.n	80073b8 <inc_lock+0x68>
			Files[i].clu == dp->sclust &&
 800737c:	4951      	ldr	r1, [pc, #324]	@ (80074c4 <inc_lock+0x174>)
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	4613      	mov	r3, r2
 8007382:	005b      	lsls	r3, r3, #1
 8007384:	4413      	add	r3, r2
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	440b      	add	r3, r1
 800738a:	3304      	adds	r3, #4
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007394:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->fs &&
 8007396:	429a      	cmp	r2, r3
 8007398:	d10e      	bne.n	80073b8 <inc_lock+0x68>
			Files[i].idx == dp->index) break;
 800739a:	494a      	ldr	r1, [pc, #296]	@ (80074c4 <inc_lock+0x174>)
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	4613      	mov	r3, r2
 80073a0:	005b      	lsls	r3, r3, #1
 80073a2:	4413      	add	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	440b      	add	r3, r1
 80073a8:	3308      	adds	r3, #8
 80073aa:	881a      	ldrh	r2, [r3, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073b2:	88db      	ldrh	r3, [r3, #6]
			Files[i].clu == dp->sclust &&
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d006      	beq.n	80073c6 <inc_lock+0x76>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	3301      	adds	r3, #1
 80073bc:	60fb      	str	r3, [r7, #12]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d9cd      	bls.n	8007360 <inc_lock+0x10>
 80073c4:	e000      	b.n	80073c8 <inc_lock+0x78>
			Files[i].idx == dp->index) break;
 80073c6:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	d148      	bne.n	8007460 <inc_lock+0x110>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80073ce:	2300      	movs	r3, #0
 80073d0:	60fb      	str	r3, [r7, #12]
 80073d2:	e002      	b.n	80073da <inc_lock+0x8a>
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	3301      	adds	r3, #1
 80073d8:	60fb      	str	r3, [r7, #12]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d809      	bhi.n	80073f4 <inc_lock+0xa4>
 80073e0:	4938      	ldr	r1, [pc, #224]	@ (80074c4 <inc_lock+0x174>)
 80073e2:	68fa      	ldr	r2, [r7, #12]
 80073e4:	4613      	mov	r3, r2
 80073e6:	005b      	lsls	r3, r3, #1
 80073e8:	4413      	add	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	440b      	add	r3, r1
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1ef      	bne.n	80073d4 <inc_lock+0x84>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2b02      	cmp	r3, #2
 80073f8:	d101      	bne.n	80073fe <inc_lock+0xae>
 80073fa:	2300      	movs	r3, #0
 80073fc:	e05d      	b.n	80074ba <inc_lock+0x16a>
		Files[i].fs = dp->fs;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007404:	6819      	ldr	r1, [r3, #0]
 8007406:	482f      	ldr	r0, [pc, #188]	@ (80074c4 <inc_lock+0x174>)
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	4613      	mov	r3, r2
 800740c:	005b      	lsls	r3, r3, #1
 800740e:	4413      	add	r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	4403      	add	r3, r0
 8007414:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800741c:	6899      	ldr	r1, [r3, #8]
 800741e:	4829      	ldr	r0, [pc, #164]	@ (80074c4 <inc_lock+0x174>)
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	4613      	mov	r3, r2
 8007424:	005b      	lsls	r3, r3, #1
 8007426:	4413      	add	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	4403      	add	r3, r0
 800742c:	3304      	adds	r3, #4
 800742e:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007436:	88d8      	ldrh	r0, [r3, #6]
 8007438:	4922      	ldr	r1, [pc, #136]	@ (80074c4 <inc_lock+0x174>)
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	4613      	mov	r3, r2
 800743e:	005b      	lsls	r3, r3, #1
 8007440:	4413      	add	r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	440b      	add	r3, r1
 8007446:	3308      	adds	r3, #8
 8007448:	4602      	mov	r2, r0
 800744a:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800744c:	491d      	ldr	r1, [pc, #116]	@ (80074c4 <inc_lock+0x174>)
 800744e:	68fa      	ldr	r2, [r7, #12]
 8007450:	4613      	mov	r3, r2
 8007452:	005b      	lsls	r3, r3, #1
 8007454:	4413      	add	r3, r2
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	440b      	add	r3, r1
 800745a:	330a      	adds	r3, #10
 800745c:	2200      	movs	r2, #0
 800745e:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00c      	beq.n	8007480 <inc_lock+0x130>
 8007466:	4917      	ldr	r1, [pc, #92]	@ (80074c4 <inc_lock+0x174>)
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	4613      	mov	r3, r2
 800746c:	005b      	lsls	r3, r3, #1
 800746e:	4413      	add	r3, r2
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	440b      	add	r3, r1
 8007474:	330a      	adds	r3, #10
 8007476:	881b      	ldrh	r3, [r3, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d001      	beq.n	8007480 <inc_lock+0x130>
 800747c:	2300      	movs	r3, #0
 800747e:	e01c      	b.n	80074ba <inc_lock+0x16a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d10b      	bne.n	800749e <inc_lock+0x14e>
 8007486:	490f      	ldr	r1, [pc, #60]	@ (80074c4 <inc_lock+0x174>)
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	4613      	mov	r3, r2
 800748c:	005b      	lsls	r3, r3, #1
 800748e:	4413      	add	r3, r2
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	440b      	add	r3, r1
 8007494:	330a      	adds	r3, #10
 8007496:	881b      	ldrh	r3, [r3, #0]
 8007498:	3301      	adds	r3, #1
 800749a:	b299      	uxth	r1, r3
 800749c:	e001      	b.n	80074a2 <inc_lock+0x152>
 800749e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80074a2:	4808      	ldr	r0, [pc, #32]	@ (80074c4 <inc_lock+0x174>)
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	4613      	mov	r3, r2
 80074a8:	005b      	lsls	r3, r3, #1
 80074aa:	4413      	add	r3, r2
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	4403      	add	r3, r0
 80074b0:	330a      	adds	r3, #10
 80074b2:	460a      	mov	r2, r1
 80074b4:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	3301      	adds	r3, #1
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3714      	adds	r7, #20
 80074be:	46bd      	mov	sp, r7
 80074c0:	bc80      	pop	{r7}
 80074c2:	4770      	bx	lr
 80074c4:	20002bd0 	.word	0x20002bd0

080074c8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	3b01      	subs	r3, #1
 80074d4:	607b      	str	r3, [r7, #4]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d82e      	bhi.n	800753a <dec_lock+0x72>
		n = Files[i].ctr;
 80074dc:	491b      	ldr	r1, [pc, #108]	@ (800754c <dec_lock+0x84>)
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	4613      	mov	r3, r2
 80074e2:	005b      	lsls	r3, r3, #1
 80074e4:	4413      	add	r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	440b      	add	r3, r1
 80074ea:	330a      	adds	r3, #10
 80074ec:	881b      	ldrh	r3, [r3, #0]
 80074ee:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80074f0:	89fb      	ldrh	r3, [r7, #14]
 80074f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074f6:	d101      	bne.n	80074fc <dec_lock+0x34>
 80074f8:	2300      	movs	r3, #0
 80074fa:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 80074fc:	89fb      	ldrh	r3, [r7, #14]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d002      	beq.n	8007508 <dec_lock+0x40>
 8007502:	89fb      	ldrh	r3, [r7, #14]
 8007504:	3b01      	subs	r3, #1
 8007506:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007508:	4910      	ldr	r1, [pc, #64]	@ (800754c <dec_lock+0x84>)
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	4613      	mov	r3, r2
 800750e:	005b      	lsls	r3, r3, #1
 8007510:	4413      	add	r3, r2
 8007512:	009b      	lsls	r3, r3, #2
 8007514:	440b      	add	r3, r1
 8007516:	330a      	adds	r3, #10
 8007518:	89fa      	ldrh	r2, [r7, #14]
 800751a:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800751c:	89fb      	ldrh	r3, [r7, #14]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d108      	bne.n	8007534 <dec_lock+0x6c>
 8007522:	490a      	ldr	r1, [pc, #40]	@ (800754c <dec_lock+0x84>)
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	4613      	mov	r3, r2
 8007528:	005b      	lsls	r3, r3, #1
 800752a:	4413      	add	r3, r2
 800752c:	009b      	lsls	r3, r3, #2
 800752e:	440b      	add	r3, r1
 8007530:	2200      	movs	r2, #0
 8007532:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007534:	2300      	movs	r3, #0
 8007536:	737b      	strb	r3, [r7, #13]
 8007538:	e001      	b.n	800753e <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800753a:	2302      	movs	r3, #2
 800753c:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800753e:	7b7b      	ldrb	r3, [r7, #13]
}
 8007540:	4618      	mov	r0, r3
 8007542:	3714      	adds	r7, #20
 8007544:	46bd      	mov	sp, r7
 8007546:	bc80      	pop	{r7}
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	20002bd0 	.word	0x20002bd0

08007550 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007558:	2300      	movs	r3, #0
 800755a:	60fb      	str	r3, [r7, #12]
 800755c:	e016      	b.n	800758c <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800755e:	4910      	ldr	r1, [pc, #64]	@ (80075a0 <clear_lock+0x50>)
 8007560:	68fa      	ldr	r2, [r7, #12]
 8007562:	4613      	mov	r3, r2
 8007564:	005b      	lsls	r3, r3, #1
 8007566:	4413      	add	r3, r2
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	440b      	add	r3, r1
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	429a      	cmp	r2, r3
 8007572:	d108      	bne.n	8007586 <clear_lock+0x36>
 8007574:	490a      	ldr	r1, [pc, #40]	@ (80075a0 <clear_lock+0x50>)
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	4613      	mov	r3, r2
 800757a:	005b      	lsls	r3, r3, #1
 800757c:	4413      	add	r3, r2
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	440b      	add	r3, r1
 8007582:	2200      	movs	r2, #0
 8007584:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	3301      	adds	r3, #1
 800758a:	60fb      	str	r3, [r7, #12]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d9e5      	bls.n	800755e <clear_lock+0xe>
	}
}
 8007592:	bf00      	nop
 8007594:	bf00      	nop
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	20002bd0 	.word	0x20002bd0

080075a4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b086      	sub	sp, #24
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80075ac:	2300      	movs	r3, #0
 80075ae:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075b6:	791b      	ldrb	r3, [r3, #4]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d040      	beq.n	800763e <sync_window+0x9a>
		wsect = fs->winsect;	/* Current sector number */
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075cc:	7858      	ldrb	r0, [r3, #1]
 80075ce:	6879      	ldr	r1, [r7, #4]
 80075d0:	2301      	movs	r3, #1
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	f7ff fd72 	bl	80070bc <disk_write>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d002      	beq.n	80075e4 <sync_window+0x40>
			res = FR_DISK_ERR;
 80075de:	2301      	movs	r3, #1
 80075e0:	73fb      	strb	r3, [r7, #15]
 80075e2:	e02c      	b.n	800763e <sync_window+0x9a>
		} else {
			fs->wflag = 0;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075ea:	2200      	movs	r2, #0
 80075ec:	711a      	strb	r2, [r3, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075f4:	6a1b      	ldr	r3, [r3, #32]
 80075f6:	697a      	ldr	r2, [r7, #20]
 80075f8:	1ad2      	subs	r2, r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007600:	699b      	ldr	r3, [r3, #24]
 8007602:	429a      	cmp	r2, r3
 8007604:	d21b      	bcs.n	800763e <sync_window+0x9a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800760c:	78db      	ldrb	r3, [r3, #3]
 800760e:	613b      	str	r3, [r7, #16]
 8007610:	e012      	b.n	8007638 <sync_window+0x94>
					wsect += fs->fsize;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007618:	699b      	ldr	r3, [r3, #24]
 800761a:	697a      	ldr	r2, [r7, #20]
 800761c:	4413      	add	r3, r2
 800761e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007626:	7858      	ldrb	r0, [r3, #1]
 8007628:	6879      	ldr	r1, [r7, #4]
 800762a:	2301      	movs	r3, #1
 800762c:	697a      	ldr	r2, [r7, #20]
 800762e:	f7ff fd45 	bl	80070bc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	3b01      	subs	r3, #1
 8007636:	613b      	str	r3, [r7, #16]
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	2b01      	cmp	r3, #1
 800763c:	d8e9      	bhi.n	8007612 <sync_window+0x6e>
				}
			}
		}
	}
	return res;
 800763e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007640:	4618      	mov	r0, r3
 8007642:	3718      	adds	r7, #24
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007652:	2300      	movs	r3, #0
 8007654:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800765c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800765e:	683a      	ldr	r2, [r7, #0]
 8007660:	429a      	cmp	r2, r3
 8007662:	d01e      	beq.n	80076a2 <move_window+0x5a>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7ff ff9d 	bl	80075a4 <sync_window>
 800766a:	4603      	mov	r3, r0
 800766c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800766e:	7bfb      	ldrb	r3, [r7, #15]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d116      	bne.n	80076a2 <move_window+0x5a>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800767a:	7858      	ldrb	r0, [r3, #1]
 800767c:	6879      	ldr	r1, [r7, #4]
 800767e:	2301      	movs	r3, #1
 8007680:	683a      	ldr	r2, [r7, #0]
 8007682:	f7ff fcfb 	bl	800707c <disk_read>
 8007686:	4603      	mov	r3, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	d004      	beq.n	8007696 <move_window+0x4e>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800768c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007690:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007692:	2301      	movs	r3, #1
 8007694:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800769c:	461a      	mov	r2, r3
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
		}
	}
	return res;
 80076a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f7ff ff75 	bl	80075a4 <sync_window>
 80076ba:	4603      	mov	r3, r0
 80076bc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80076be:	7bfb      	ldrb	r3, [r7, #15]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	f040 80ad 	bne.w	8007820 <sync_fs+0x174>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	2b03      	cmp	r3, #3
 80076d0:	f040 8098 	bne.w	8007804 <sync_fs+0x158>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076da:	795b      	ldrb	r3, [r3, #5]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	f040 8091 	bne.w	8007804 <sync_fs+0x158>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076ea:	895b      	ldrh	r3, [r3, #10]
 80076ec:	461a      	mov	r2, r3
 80076ee:	2100      	movs	r1, #0
 80076f0:	f7ff fd40 	bl	8007174 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2255      	movs	r2, #85	@ 0x55
 80076f8:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	22aa      	movs	r2, #170	@ 0xaa
 8007700:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2252      	movs	r2, #82	@ 0x52
 8007708:	701a      	strb	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2252      	movs	r2, #82	@ 0x52
 800770e:	705a      	strb	r2, [r3, #1]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2261      	movs	r2, #97	@ 0x61
 8007714:	709a      	strb	r2, [r3, #2]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2241      	movs	r2, #65	@ 0x41
 800771a:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2272      	movs	r2, #114	@ 0x72
 8007720:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2272      	movs	r2, #114	@ 0x72
 8007728:	f883 21e5 	strb.w	r2, [r3, #485]	@ 0x1e5
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2241      	movs	r2, #65	@ 0x41
 8007730:	f883 21e6 	strb.w	r2, [r3, #486]	@ 0x1e6
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2261      	movs	r2, #97	@ 0x61
 8007738:	f883 21e7 	strb.w	r2, [r3, #487]	@ 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	b2da      	uxtb	r2, r3
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f883 21e8 	strb.w	r2, [r3, #488]	@ 0x1e8
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007752:	691b      	ldr	r3, [r3, #16]
 8007754:	b29b      	uxth	r3, r3
 8007756:	0a1b      	lsrs	r3, r3, #8
 8007758:	b29b      	uxth	r3, r3
 800775a:	b2da      	uxtb	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f883 21e9 	strb.w	r2, [r3, #489]	@ 0x1e9
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	0c1b      	lsrs	r3, r3, #16
 800776c:	b2da      	uxtb	r2, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f883 21ea 	strb.w	r2, [r3, #490]	@ 0x1ea
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800777a:	691b      	ldr	r3, [r3, #16]
 800777c:	0e1b      	lsrs	r3, r3, #24
 800777e:	b2da      	uxtb	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f883 21eb 	strb.w	r2, [r3, #491]	@ 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	b2da      	uxtb	r2, r3
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f883 21ec 	strb.w	r2, [r3, #492]	@ 0x1ec
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	b29b      	uxth	r3, r3
 80077a0:	0a1b      	lsrs	r3, r3, #8
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	b2da      	uxtb	r2, r3
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f883 21ed 	strb.w	r2, [r3, #493]	@ 0x1ed
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	0c1b      	lsrs	r3, r3, #16
 80077b6:	b2da      	uxtb	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f883 21ee 	strb.w	r2, [r3, #494]	@ 0x1ee
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	0e1b      	lsrs	r3, r3, #24
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f883 21ef 	strb.w	r2, [r3, #495]	@ 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80077d6:	69db      	ldr	r3, [r3, #28]
 80077d8:	3301      	adds	r3, #1
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80077e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80077e8:	7858      	ldrb	r0, [r3, #1]
 80077ea:	6879      	ldr	r1, [r7, #4]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80077f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077f4:	2301      	movs	r3, #1
 80077f6:	f7ff fc61 	bl	80070bc <disk_write>
			fs->fsi_flag = 0;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007800:	2200      	movs	r2, #0
 8007802:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800780a:	785b      	ldrb	r3, [r3, #1]
 800780c:	2200      	movs	r2, #0
 800780e:	2100      	movs	r1, #0
 8007810:	4618      	mov	r0, r3
 8007812:	f7ff fc73 	bl	80070fc <disk_ioctl>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d001      	beq.n	8007820 <sync_fs+0x174>
			res = FR_DISK_ERR;
 800781c:	2301      	movs	r3, #1
 800781e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007820:	7bfb      	ldrb	r3, [r7, #15]
}
 8007822:	4618      	mov	r0, r3
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800782a:	b480      	push	{r7}
 800782c:	b083      	sub	sp, #12
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
 8007832:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	3b02      	subs	r3, #2
 8007838:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007840:	695b      	ldr	r3, [r3, #20]
 8007842:	3b02      	subs	r3, #2
 8007844:	683a      	ldr	r2, [r7, #0]
 8007846:	429a      	cmp	r2, r3
 8007848:	d301      	bcc.n	800784e <clust2sect+0x24>
 800784a:	2300      	movs	r3, #0
 800784c:	e00c      	b.n	8007868 <clust2sect+0x3e>
	return clst * fs->csize + fs->database;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007854:	789b      	ldrb	r3, [r3, #2]
 8007856:	461a      	mov	r2, r3
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	fb03 f202 	mul.w	r2, r3, r2
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007866:	4413      	add	r3, r2
}
 8007868:	4618      	mov	r0, r3
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	bc80      	pop	{r7}
 8007870:	4770      	bx	lr

08007872 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b086      	sub	sp, #24
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
 800787a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d906      	bls.n	8007890 <get_fat+0x1e>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007888:	695b      	ldr	r3, [r3, #20]
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	429a      	cmp	r2, r3
 800788e:	d302      	bcc.n	8007896 <get_fat+0x24>
		val = 1;	/* Internal error */
 8007890:	2301      	movs	r3, #1
 8007892:	617b      	str	r3, [r7, #20]
 8007894:	e0e4      	b.n	8007a60 <get_fat+0x1ee>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007896:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800789a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	2b03      	cmp	r3, #3
 80078a6:	f000 8098 	beq.w	80079da <get_fat+0x168>
 80078aa:	2b03      	cmp	r3, #3
 80078ac:	f300 80ce 	bgt.w	8007a4c <get_fat+0x1da>
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d002      	beq.n	80078ba <get_fat+0x48>
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	d05e      	beq.n	8007976 <get_fat+0x104>
 80078b8:	e0c8      	b.n	8007a4c <get_fat+0x1da>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	60fb      	str	r3, [r7, #12]
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	085b      	lsrs	r3, r3, #1
 80078c2:	68fa      	ldr	r2, [r7, #12]
 80078c4:	4413      	add	r3, r2
 80078c6:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078ce:	6a1a      	ldr	r2, [r3, #32]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078d6:	895b      	ldrh	r3, [r3, #10]
 80078d8:	4619      	mov	r1, r3
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80078e0:	4413      	add	r3, r2
 80078e2:	4619      	mov	r1, r3
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7ff feaf 	bl	8007648 <move_window>
 80078ea:	4603      	mov	r3, r0
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f040 80b0 	bne.w	8007a52 <get_fat+0x1e0>
			wc = fs->win.d8[bc++ % SS(fs)];
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	1c5a      	adds	r2, r3, #1
 80078f6:	60fa      	str	r2, [r7, #12]
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80078fe:	8952      	ldrh	r2, [r2, #10]
 8007900:	fbb3 f1f2 	udiv	r1, r3, r2
 8007904:	fb01 f202 	mul.w	r2, r1, r2
 8007908:	1a9b      	subs	r3, r3, r2
 800790a:	687a      	ldr	r2, [r7, #4]
 800790c:	5cd3      	ldrb	r3, [r2, r3]
 800790e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007916:	6a1a      	ldr	r2, [r3, #32]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800791e:	895b      	ldrh	r3, [r3, #10]
 8007920:	4619      	mov	r1, r3
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	fbb3 f3f1 	udiv	r3, r3, r1
 8007928:	4413      	add	r3, r2
 800792a:	4619      	mov	r1, r3
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f7ff fe8b 	bl	8007648 <move_window>
 8007932:	4603      	mov	r3, r0
 8007934:	2b00      	cmp	r3, #0
 8007936:	f040 808e 	bne.w	8007a56 <get_fat+0x1e4>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007940:	895b      	ldrh	r3, [r3, #10]
 8007942:	461a      	mov	r2, r3
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	fbb3 f1f2 	udiv	r1, r3, r2
 800794a:	fb01 f202 	mul.w	r2, r1, r2
 800794e:	1a9b      	subs	r3, r3, r2
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	5cd3      	ldrb	r3, [r2, r3]
 8007954:	021b      	lsls	r3, r3, #8
 8007956:	68ba      	ldr	r2, [r7, #8]
 8007958:	4313      	orrs	r3, r2
 800795a:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	f003 0301 	and.w	r3, r3, #1
 8007962:	2b00      	cmp	r3, #0
 8007964:	d002      	beq.n	800796c <get_fat+0xfa>
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	091b      	lsrs	r3, r3, #4
 800796a:	e002      	b.n	8007972 <get_fat+0x100>
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007972:	617b      	str	r3, [r7, #20]
			break;
 8007974:	e074      	b.n	8007a60 <get_fat+0x1ee>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800797c:	6a1a      	ldr	r2, [r3, #32]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007984:	895b      	ldrh	r3, [r3, #10]
 8007986:	085b      	lsrs	r3, r3, #1
 8007988:	b29b      	uxth	r3, r3
 800798a:	4619      	mov	r1, r3
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007992:	4413      	add	r3, r2
 8007994:	4619      	mov	r1, r3
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7ff fe56 	bl	8007648 <move_window>
 800799c:	4603      	mov	r3, r0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d15b      	bne.n	8007a5a <get_fat+0x1e8>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	005b      	lsls	r3, r3, #1
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80079ac:	8952      	ldrh	r2, [r2, #10]
 80079ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80079b2:	fb01 f202 	mul.w	r2, r1, r2
 80079b6:	1a9b      	subs	r3, r3, r2
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	4413      	add	r3, r2
 80079bc:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	3301      	adds	r3, #1
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	b21b      	sxth	r3, r3
 80079c6:	021b      	lsls	r3, r3, #8
 80079c8:	b21a      	sxth	r2, r3
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	b21b      	sxth	r3, r3
 80079d0:	4313      	orrs	r3, r2
 80079d2:	b21b      	sxth	r3, r3
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	617b      	str	r3, [r7, #20]
			break;
 80079d8:	e042      	b.n	8007a60 <get_fat+0x1ee>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079e0:	6a1a      	ldr	r2, [r3, #32]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80079e8:	895b      	ldrh	r3, [r3, #10]
 80079ea:	089b      	lsrs	r3, r3, #2
 80079ec:	b29b      	uxth	r3, r3
 80079ee:	4619      	mov	r1, r3
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80079f6:	4413      	add	r3, r2
 80079f8:	4619      	mov	r1, r3
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f7ff fe24 	bl	8007648 <move_window>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d12b      	bne.n	8007a5e <get_fat+0x1ec>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007a10:	8952      	ldrh	r2, [r2, #10]
 8007a12:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a16:	fb01 f202 	mul.w	r2, r1, r2
 8007a1a:	1a9b      	subs	r3, r3, r2
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	4413      	add	r3, r2
 8007a20:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	3303      	adds	r3, #3
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	061a      	lsls	r2, r3, #24
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	3302      	adds	r3, #2
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	041b      	lsls	r3, r3, #16
 8007a32:	431a      	orrs	r2, r3
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	3301      	adds	r3, #1
 8007a38:	781b      	ldrb	r3, [r3, #0]
 8007a3a:	021b      	lsls	r3, r3, #8
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	7812      	ldrb	r2, [r2, #0]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007a48:	617b      	str	r3, [r7, #20]
			break;
 8007a4a:	e009      	b.n	8007a60 <get_fat+0x1ee>

		default:
			val = 1;	/* Internal error */
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	617b      	str	r3, [r7, #20]
 8007a50:	e006      	b.n	8007a60 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007a52:	bf00      	nop
 8007a54:	e004      	b.n	8007a60 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007a56:	bf00      	nop
 8007a58:	e002      	b.n	8007a60 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007a5a:	bf00      	nop
 8007a5c:	e000      	b.n	8007a60 <get_fat+0x1ee>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007a5e:	bf00      	nop
		}
	}

	return val;
 8007a60:	697b      	ldr	r3, [r7, #20]
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3718      	adds	r7, #24
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b088      	sub	sp, #32
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	60f8      	str	r0, [r7, #12]
 8007a72:	60b9      	str	r1, [r7, #8]
 8007a74:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d906      	bls.n	8007a8a <put_fat+0x20>
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a82:	695b      	ldr	r3, [r3, #20]
 8007a84:	68ba      	ldr	r2, [r7, #8]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d302      	bcc.n	8007a90 <put_fat+0x26>
		res = FR_INT_ERR;
 8007a8a:	2302      	movs	r3, #2
 8007a8c:	77fb      	strb	r3, [r7, #31]
 8007a8e:	e13a      	b.n	8007d06 <put_fat+0x29c>

	} else {
		switch (fs->fs_type) {
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	2b03      	cmp	r3, #3
 8007a9a:	f000 80d0 	beq.w	8007c3e <put_fat+0x1d4>
 8007a9e:	2b03      	cmp	r3, #3
 8007aa0:	f300 8127 	bgt.w	8007cf2 <put_fat+0x288>
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d003      	beq.n	8007ab0 <put_fat+0x46>
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	f000 808f 	beq.w	8007bcc <put_fat+0x162>
 8007aae:	e120      	b.n	8007cf2 <put_fat+0x288>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	617b      	str	r3, [r7, #20]
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	085b      	lsrs	r3, r3, #1
 8007ab8:	697a      	ldr	r2, [r7, #20]
 8007aba:	4413      	add	r3, r2
 8007abc:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ac4:	6a1a      	ldr	r2, [r3, #32]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007acc:	895b      	ldrh	r3, [r3, #10]
 8007ace:	4619      	mov	r1, r3
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ad6:	4413      	add	r3, r2
 8007ad8:	4619      	mov	r1, r3
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f7ff fdb4 	bl	8007648 <move_window>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ae4:	7ffb      	ldrb	r3, [r7, #31]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f040 8106 	bne.w	8007cf8 <put_fat+0x28e>
			p = &fs->win.d8[bc++ % SS(fs)];
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	1c5a      	adds	r2, r3, #1
 8007af0:	617a      	str	r2, [r7, #20]
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007af8:	8952      	ldrh	r2, [r2, #10]
 8007afa:	fbb3 f1f2 	udiv	r1, r3, r2
 8007afe:	fb01 f202 	mul.w	r2, r1, r2
 8007b02:	1a9b      	subs	r3, r3, r2
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	4413      	add	r3, r2
 8007b08:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	f003 0301 	and.w	r3, r3, #1
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d00d      	beq.n	8007b30 <put_fat+0xc6>
 8007b14:	69bb      	ldr	r3, [r7, #24]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	b25b      	sxtb	r3, r3
 8007b1a:	f003 030f 	and.w	r3, r3, #15
 8007b1e:	b25a      	sxtb	r2, r3
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	b25b      	sxtb	r3, r3
 8007b24:	011b      	lsls	r3, r3, #4
 8007b26:	b25b      	sxtb	r3, r3
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	b25b      	sxtb	r3, r3
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	e001      	b.n	8007b34 <put_fat+0xca>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	69ba      	ldr	r2, [r7, #24]
 8007b36:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b3e:	2201      	movs	r2, #1
 8007b40:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b48:	6a1a      	ldr	r2, [r3, #32]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b50:	895b      	ldrh	r3, [r3, #10]
 8007b52:	4619      	mov	r1, r3
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b5a:	4413      	add	r3, r2
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	68f8      	ldr	r0, [r7, #12]
 8007b60:	f7ff fd72 	bl	8007648 <move_window>
 8007b64:	4603      	mov	r3, r0
 8007b66:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007b68:	7ffb      	ldrb	r3, [r7, #31]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	f040 80c6 	bne.w	8007cfc <put_fat+0x292>
			p = &fs->win.d8[bc % SS(fs)];
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b76:	895b      	ldrh	r3, [r3, #10]
 8007b78:	461a      	mov	r2, r3
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b80:	fb01 f202 	mul.w	r2, r1, r2
 8007b84:	1a9b      	subs	r3, r3, r2
 8007b86:	68fa      	ldr	r2, [r7, #12]
 8007b88:	4413      	add	r3, r2
 8007b8a:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	f003 0301 	and.w	r3, r3, #1
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d003      	beq.n	8007b9e <put_fat+0x134>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	091b      	lsrs	r3, r3, #4
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	e00e      	b.n	8007bbc <put_fat+0x152>
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	781b      	ldrb	r3, [r3, #0]
 8007ba2:	b25b      	sxtb	r3, r3
 8007ba4:	f023 030f 	bic.w	r3, r3, #15
 8007ba8:	b25a      	sxtb	r2, r3
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	0a1b      	lsrs	r3, r3, #8
 8007bae:	b25b      	sxtb	r3, r3
 8007bb0:	f003 030f 	and.w	r3, r3, #15
 8007bb4:	b25b      	sxtb	r3, r3
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	b25b      	sxtb	r3, r3
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	69ba      	ldr	r2, [r7, #24]
 8007bbe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	711a      	strb	r2, [r3, #4]
			break;
 8007bca:	e09c      	b.n	8007d06 <put_fat+0x29c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bd2:	6a1a      	ldr	r2, [r3, #32]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bda:	895b      	ldrh	r3, [r3, #10]
 8007bdc:	085b      	lsrs	r3, r3, #1
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	4619      	mov	r1, r3
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	fbb3 f3f1 	udiv	r3, r3, r1
 8007be8:	4413      	add	r3, r2
 8007bea:	4619      	mov	r1, r3
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f7ff fd2b 	bl	8007648 <move_window>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007bf6:	7ffb      	ldrb	r3, [r7, #31]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f040 8081 	bne.w	8007d00 <put_fat+0x296>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	005b      	lsls	r3, r3, #1
 8007c02:	68fa      	ldr	r2, [r7, #12]
 8007c04:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007c08:	8952      	ldrh	r2, [r2, #10]
 8007c0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c0e:	fb01 f202 	mul.w	r2, r1, r2
 8007c12:	1a9b      	subs	r3, r3, r2
 8007c14:	68fa      	ldr	r2, [r7, #12]
 8007c16:	4413      	add	r3, r2
 8007c18:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	b2da      	uxtb	r2, r3
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	701a      	strb	r2, [r3, #0]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	0a1b      	lsrs	r3, r3, #8
 8007c28:	b29a      	uxth	r2, r3
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	b2d2      	uxtb	r2, r2
 8007c30:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c38:	2201      	movs	r2, #1
 8007c3a:	711a      	strb	r2, [r3, #4]
			break;
 8007c3c:	e063      	b.n	8007d06 <put_fat+0x29c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c44:	6a1a      	ldr	r2, [r3, #32]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c4c:	895b      	ldrh	r3, [r3, #10]
 8007c4e:	089b      	lsrs	r3, r3, #2
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	4619      	mov	r1, r3
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c5a:	4413      	add	r3, r2
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f7ff fcf2 	bl	8007648 <move_window>
 8007c64:	4603      	mov	r3, r0
 8007c66:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007c68:	7ffb      	ldrb	r3, [r7, #31]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d14a      	bne.n	8007d04 <put_fat+0x29a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	68fa      	ldr	r2, [r7, #12]
 8007c74:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007c78:	8952      	ldrh	r2, [r2, #10]
 8007c7a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c7e:	fb01 f202 	mul.w	r2, r1, r2
 8007c82:	1a9b      	subs	r3, r3, r2
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	4413      	add	r3, r2
 8007c88:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8007c8a:	69bb      	ldr	r3, [r7, #24]
 8007c8c:	3303      	adds	r3, #3
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	061a      	lsls	r2, r3, #24
 8007c92:	69bb      	ldr	r3, [r7, #24]
 8007c94:	3302      	adds	r3, #2
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	041b      	lsls	r3, r3, #16
 8007c9a:	431a      	orrs	r2, r3
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	021b      	lsls	r3, r3, #8
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	69ba      	ldr	r2, [r7, #24]
 8007ca8:	7812      	ldrb	r2, [r2, #0]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	b2da      	uxtb	r2, r3
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	701a      	strb	r2, [r3, #0]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	0a1b      	lsrs	r3, r3, #8
 8007cc4:	b29a      	uxth	r2, r3
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	b2d2      	uxtb	r2, r2
 8007ccc:	701a      	strb	r2, [r3, #0]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	0c1a      	lsrs	r2, r3, #16
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	3302      	adds	r3, #2
 8007cd6:	b2d2      	uxtb	r2, r2
 8007cd8:	701a      	strb	r2, [r3, #0]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	0e1a      	lsrs	r2, r3, #24
 8007cde:	69bb      	ldr	r3, [r7, #24]
 8007ce0:	3303      	adds	r3, #3
 8007ce2:	b2d2      	uxtb	r2, r2
 8007ce4:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007cec:	2201      	movs	r2, #1
 8007cee:	711a      	strb	r2, [r3, #4]
			break;
 8007cf0:	e009      	b.n	8007d06 <put_fat+0x29c>

		default :
			res = FR_INT_ERR;
 8007cf2:	2302      	movs	r3, #2
 8007cf4:	77fb      	strb	r3, [r7, #31]
 8007cf6:	e006      	b.n	8007d06 <put_fat+0x29c>
			if (res != FR_OK) break;
 8007cf8:	bf00      	nop
 8007cfa:	e004      	b.n	8007d06 <put_fat+0x29c>
			if (res != FR_OK) break;
 8007cfc:	bf00      	nop
 8007cfe:	e002      	b.n	8007d06 <put_fat+0x29c>
			if (res != FR_OK) break;
 8007d00:	bf00      	nop
 8007d02:	e000      	b.n	8007d06 <put_fat+0x29c>
			if (res != FR_OK) break;
 8007d04:	bf00      	nop
		}
	}

	return res;
 8007d06:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3720      	adds	r7, #32
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b084      	sub	sp, #16
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d906      	bls.n	8007d2e <remove_chain+0x1e>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d26:	695b      	ldr	r3, [r3, #20]
 8007d28:	683a      	ldr	r2, [r7, #0]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d302      	bcc.n	8007d34 <remove_chain+0x24>
		res = FR_INT_ERR;
 8007d2e:	2302      	movs	r3, #2
 8007d30:	73fb      	strb	r3, [r7, #15]
 8007d32:	e049      	b.n	8007dc8 <remove_chain+0xb8>

	} else {
		res = FR_OK;
 8007d34:	2300      	movs	r3, #0
 8007d36:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8007d38:	e03b      	b.n	8007db2 <remove_chain+0xa2>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8007d3a:	6839      	ldr	r1, [r7, #0]
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f7ff fd98 	bl	8007872 <get_fat>
 8007d42:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d03b      	beq.n	8007dc2 <remove_chain+0xb2>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d102      	bne.n	8007d56 <remove_chain+0x46>
 8007d50:	2302      	movs	r3, #2
 8007d52:	73fb      	strb	r3, [r7, #15]
 8007d54:	e038      	b.n	8007dc8 <remove_chain+0xb8>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d5c:	d102      	bne.n	8007d64 <remove_chain+0x54>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	73fb      	strb	r3, [r7, #15]
 8007d62:	e031      	b.n	8007dc8 <remove_chain+0xb8>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8007d64:	2200      	movs	r2, #0
 8007d66:	6839      	ldr	r1, [r7, #0]
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7ff fe7e 	bl	8007a6a <put_fat>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007d72:	7bfb      	ldrb	r3, [r7, #15]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d126      	bne.n	8007dc6 <remove_chain+0xb6>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d84:	d013      	beq.n	8007dae <remove_chain+0x9e>
				fs->free_clust++;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007d96:	6113      	str	r3, [r2, #16]
				fs->fsi_flag |= 1;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d9e:	795b      	ldrb	r3, [r3, #5]
 8007da0:	f043 0301 	orr.w	r3, r3, #1
 8007da4:	b2da      	uxtb	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007dac:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007db8:	695b      	ldr	r3, [r3, #20]
 8007dba:	683a      	ldr	r2, [r7, #0]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d3bc      	bcc.n	8007d3a <remove_chain+0x2a>
 8007dc0:	e002      	b.n	8007dc8 <remove_chain+0xb8>
			if (nxt == 0) break;				/* Empty cluster? */
 8007dc2:	bf00      	nop
 8007dc4:	e000      	b.n	8007dc8 <remove_chain+0xb8>
			if (res != FR_OK) break;
 8007dc6:	bf00      	nop
		}
	}

	return res;
 8007dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3710      	adds	r7, #16
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}

08007dd2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b086      	sub	sp, #24
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
 8007dda:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d111      	bne.n	8007e06 <create_chain+0x34>
		scl = fs->last_clust;			/* Get suggested start point */
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d006      	beq.n	8007e00 <create_chain+0x2e>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007df8:	695b      	ldr	r3, [r3, #20]
 8007dfa:	693a      	ldr	r2, [r7, #16]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d31d      	bcc.n	8007e3c <create_chain+0x6a>
 8007e00:	2301      	movs	r3, #1
 8007e02:	613b      	str	r3, [r7, #16]
 8007e04:	e01a      	b.n	8007e3c <create_chain+0x6a>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8007e06:	6839      	ldr	r1, [r7, #0]
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f7ff fd32 	bl	8007872 <get_fat>
 8007e0e:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d801      	bhi.n	8007e1a <create_chain+0x48>
 8007e16:	2301      	movs	r3, #1
 8007e18:	e07f      	b.n	8007f1a <create_chain+0x148>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e20:	d101      	bne.n	8007e26 <create_chain+0x54>
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	e079      	b.n	8007f1a <create_chain+0x148>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e2c:	695b      	ldr	r3, [r3, #20]
 8007e2e:	68ba      	ldr	r2, [r7, #8]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d201      	bcs.n	8007e38 <create_chain+0x66>
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	e070      	b.n	8007f1a <create_chain+0x148>
		scl = clst;
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	3301      	adds	r3, #1
 8007e44:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d307      	bcc.n	8007e64 <create_chain+0x92>
			ncl = 2;
 8007e54:	2302      	movs	r3, #2
 8007e56:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8007e58:	697a      	ldr	r2, [r7, #20]
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d901      	bls.n	8007e64 <create_chain+0x92>
 8007e60:	2300      	movs	r3, #0
 8007e62:	e05a      	b.n	8007f1a <create_chain+0x148>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8007e64:	6979      	ldr	r1, [r7, #20]
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f7ff fd03 	bl	8007872 <get_fat>
 8007e6c:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d00e      	beq.n	8007e92 <create_chain+0xc0>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e7a:	d002      	beq.n	8007e82 <create_chain+0xb0>
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d101      	bne.n	8007e86 <create_chain+0xb4>
			return cs;
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	e049      	b.n	8007f1a <create_chain+0x148>
		if (ncl == scl) return 0;		/* No free cluster */
 8007e86:	697a      	ldr	r2, [r7, #20]
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d1d8      	bne.n	8007e40 <create_chain+0x6e>
 8007e8e:	2300      	movs	r3, #0
 8007e90:	e043      	b.n	8007f1a <create_chain+0x148>
		if (cs == 0) break;				/* Found a free cluster */
 8007e92:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8007e94:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 8007e98:	6979      	ldr	r1, [r7, #20]
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f7ff fde5 	bl	8007a6a <put_fat>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8007ea4:	7bfb      	ldrb	r3, [r7, #15]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d109      	bne.n	8007ebe <create_chain+0xec>
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d006      	beq.n	8007ebe <create_chain+0xec>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	6839      	ldr	r1, [r7, #0]
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f7ff fdd8 	bl	8007a6a <put_fat>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8007ebe:	7bfb      	ldrb	r3, [r7, #15]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d121      	bne.n	8007f08 <create_chain+0x136>
		fs->last_clust = ncl;			/* Update FSINFO */
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007eca:	461a      	mov	r2, r3
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	60d3      	str	r3, [r2, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007edc:	d01c      	beq.n	8007f18 <create_chain+0x146>
			fs->free_clust--;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007eee:	6113      	str	r3, [r2, #16]
			fs->fsi_flag |= 1;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ef6:	795b      	ldrb	r3, [r3, #5]
 8007ef8:	f043 0301 	orr.w	r3, r3, #1
 8007efc:	b2da      	uxtb	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f04:	715a      	strb	r2, [r3, #5]
 8007f06:	e007      	b.n	8007f18 <create_chain+0x146>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8007f08:	7bfb      	ldrb	r3, [r7, #15]
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d102      	bne.n	8007f14 <create_chain+0x142>
 8007f0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f12:	e000      	b.n	8007f16 <create_chain+0x144>
 8007f14:	2301      	movs	r3, #1
 8007f16:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8007f18:	697b      	ldr	r3, [r7, #20]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3718      	adds	r7, #24
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}

08007f22 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8007f22:	b480      	push	{r7}
 8007f24:	b087      	sub	sp, #28
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]
 8007f2a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f34:	3304      	adds	r3, #4
 8007f36:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f44:	895b      	ldrh	r3, [r3, #10]
 8007f46:	461a      	mov	r2, r3
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f4e:	687a      	ldr	r2, [r7, #4]
 8007f50:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007f54:	6812      	ldr	r2, [r2, #0]
 8007f56:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007f5a:	7892      	ldrb	r2, [r2, #2]
 8007f5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f60:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	1d1a      	adds	r2, r3, #4
 8007f66:	613a      	str	r2, [r7, #16]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <clmt_clust+0x54>
 8007f72:	2300      	movs	r3, #0
 8007f74:	e010      	b.n	8007f98 <clmt_clust+0x76>
		if (cl < ncl) break;	/* In this fragment? */
 8007f76:	697a      	ldr	r2, [r7, #20]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d307      	bcc.n	8007f8e <clmt_clust+0x6c>
		cl -= ncl; tbl++;		/* Next fragment */
 8007f7e:	697a      	ldr	r2, [r7, #20]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	1ad3      	subs	r3, r2, r3
 8007f84:	617b      	str	r3, [r7, #20]
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	3304      	adds	r3, #4
 8007f8a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007f8c:	e7e9      	b.n	8007f62 <clmt_clust+0x40>
		if (cl < ncl) break;	/* In this fragment? */
 8007f8e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	4413      	add	r3, r2
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	371c      	adds	r7, #28
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bc80      	pop	{r7}
 8007fa0:	4770      	bx	lr

08007fa2 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8007fa2:	b580      	push	{r7, lr}
 8007fa4:	b086      	sub	sp, #24
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
 8007faa:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fb6:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d009      	beq.n	8007fdc <dir_sdi+0x3a>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fd4:	695b      	ldr	r3, [r3, #20]
 8007fd6:	697a      	ldr	r2, [r7, #20]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d301      	bcc.n	8007fe0 <dir_sdi+0x3e>
		return FR_INT_ERR;
 8007fdc:	2302      	movs	r3, #2
 8007fde:	e0aa      	b.n	8008136 <dir_sdi+0x194>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d110      	bne.n	8008008 <dir_sdi+0x66>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	2b03      	cmp	r3, #3
 8007ff6:	d107      	bne.n	8008008 <dir_sdi+0x66>
		clst = dp->fs->dirbase;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008006:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d115      	bne.n	800803a <dir_sdi+0x98>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800801a:	891b      	ldrh	r3, [r3, #8]
 800801c:	461a      	mov	r2, r3
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	4293      	cmp	r3, r2
 8008022:	d301      	bcc.n	8008028 <dir_sdi+0x86>
			return FR_INT_ERR;
 8008024:	2302      	movs	r3, #2
 8008026:	e086      	b.n	8008136 <dir_sdi+0x194>
		sect = dp->fs->dirbase;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008036:	613b      	str	r3, [r7, #16]
 8008038:	e043      	b.n	80080c2 <dir_sdi+0x120>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008046:	895b      	ldrh	r3, [r3, #10]
 8008048:	095b      	lsrs	r3, r3, #5
 800804a:	b29b      	uxth	r3, r3
 800804c:	461a      	mov	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800805a:	789b      	ldrb	r3, [r3, #2]
 800805c:	fb02 f303 	mul.w	r3, r2, r3
 8008060:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8008062:	e021      	b.n	80080a8 <dir_sdi+0x106>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	6979      	ldr	r1, [r7, #20]
 800806e:	4618      	mov	r0, r3
 8008070:	f7ff fbff 	bl	8007872 <get_fat>
 8008074:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800807c:	d101      	bne.n	8008082 <dir_sdi+0xe0>
 800807e:	2301      	movs	r3, #1
 8008080:	e059      	b.n	8008136 <dir_sdi+0x194>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d909      	bls.n	800809c <dir_sdi+0xfa>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008094:	695b      	ldr	r3, [r3, #20]
 8008096:	697a      	ldr	r2, [r7, #20]
 8008098:	429a      	cmp	r2, r3
 800809a:	d301      	bcc.n	80080a0 <dir_sdi+0xfe>
				return FR_INT_ERR;
 800809c:	2302      	movs	r3, #2
 800809e:	e04a      	b.n	8008136 <dir_sdi+0x194>
			idx -= ic;
 80080a0:	683a      	ldr	r2, [r7, #0]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d2d9      	bcs.n	8008064 <dir_sdi+0xc2>
		}
		sect = clust2sect(dp->fs, clst);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	6979      	ldr	r1, [r7, #20]
 80080ba:	4618      	mov	r0, r3
 80080bc:	f7ff fbb5 	bl	800782a <clust2sect>
 80080c0:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080c8:	461a      	mov	r2, r3
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	60d3      	str	r3, [r2, #12]
	if (!sect) return FR_INT_ERR;
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d101      	bne.n	80080d8 <dir_sdi+0x136>
 80080d4:	2302      	movs	r3, #2
 80080d6:	e02e      	b.n	8008136 <dir_sdi+0x194>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080e4:	895b      	ldrh	r3, [r3, #10]
 80080e6:	095b      	lsrs	r3, r3, #5
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	461a      	mov	r2, r3
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	4413      	add	r3, r2
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80080fc:	6113      	str	r3, [r2, #16]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4618      	mov	r0, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008114:	895b      	ldrh	r3, [r3, #10]
 8008116:	095b      	lsrs	r3, r3, #5
 8008118:	b29b      	uxth	r3, r3
 800811a:	461a      	mov	r2, r3
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008122:	fb01 f202 	mul.w	r2, r1, r2
 8008126:	1a9b      	subs	r3, r3, r2
 8008128:	015b      	lsls	r3, r3, #5
 800812a:	4403      	add	r3, r0
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008132:	6153      	str	r3, [r2, #20]

	return FR_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3718      	adds	r7, #24
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800813e:	b590      	push	{r4, r7, lr}
 8008140:	b087      	sub	sp, #28
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
 8008146:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800814e:	88db      	ldrh	r3, [r3, #6]
 8008150:	3301      	adds	r3, #1
 8008152:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	b29b      	uxth	r3, r3
 8008158:	2b00      	cmp	r3, #0
 800815a:	d005      	beq.n	8008168 <dir_next+0x2a>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d101      	bne.n	800816c <dir_next+0x2e>
		return FR_NO_FILE;
 8008168:	2304      	movs	r3, #4
 800816a:	e12e      	b.n	80083ca <dir_next+0x28c>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008178:	895b      	ldrh	r3, [r3, #10]
 800817a:	095b      	lsrs	r3, r3, #5
 800817c:	b29b      	uxth	r3, r3
 800817e:	461a      	mov	r2, r3
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	fbb3 f1f2 	udiv	r1, r3, r2
 8008186:	fb01 f202 	mul.w	r2, r1, r2
 800818a:	1a9b      	subs	r3, r3, r2
 800818c:	2b00      	cmp	r3, #0
 800818e:	f040 80fa 	bne.w	8008386 <dir_next+0x248>
		dp->sect++;					/* Next sector */
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008198:	691b      	ldr	r3, [r3, #16]
 800819a:	3301      	adds	r3, #1
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80081a2:	6113      	str	r3, [r2, #16]

		if (!dp->clust) {		/* Static table */
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081aa:	68db      	ldr	r3, [r3, #12]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10d      	bne.n	80081cc <dir_next+0x8e>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081bc:	891b      	ldrh	r3, [r3, #8]
 80081be:	461a      	mov	r2, r3
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	4293      	cmp	r3, r2
 80081c4:	f0c0 80df 	bcc.w	8008386 <dir_next+0x248>
				return FR_NO_FILE;
 80081c8:	2304      	movs	r3, #4
 80081ca:	e0fe      	b.n	80083ca <dir_next+0x28c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081d8:	895b      	ldrh	r3, [r3, #10]
 80081da:	095b      	lsrs	r3, r3, #5
 80081dc:	b29b      	uxth	r3, r3
 80081de:	461a      	mov	r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80081ec:	6812      	ldr	r2, [r2, #0]
 80081ee:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80081f2:	7892      	ldrb	r2, [r2, #2]
 80081f4:	3a01      	subs	r2, #1
 80081f6:	4013      	ands	r3, r2
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f040 80c4 	bne.w	8008386 <dir_next+0x248>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	4619      	mov	r1, r3
 8008210:	4610      	mov	r0, r2
 8008212:	f7ff fb2e 	bl	8007872 <get_fat>
 8008216:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	2b01      	cmp	r3, #1
 800821c:	d801      	bhi.n	8008222 <dir_next+0xe4>
 800821e:	2302      	movs	r3, #2
 8008220:	e0d3      	b.n	80083ca <dir_next+0x28c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008228:	d101      	bne.n	800822e <dir_next+0xf0>
 800822a:	2301      	movs	r3, #1
 800822c:	e0cd      	b.n	80083ca <dir_next+0x28c>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800823a:	695b      	ldr	r3, [r3, #20]
 800823c:	697a      	ldr	r2, [r7, #20]
 800823e:	429a      	cmp	r2, r3
 8008240:	f0c0 808e 	bcc.w	8008360 <dir_next+0x222>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d101      	bne.n	800824e <dir_next+0x110>
 800824a:	2304      	movs	r3, #4
 800824c:	e0bd      	b.n	80083ca <dir_next+0x28c>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800825c:	68db      	ldr	r3, [r3, #12]
 800825e:	4619      	mov	r1, r3
 8008260:	4610      	mov	r0, r2
 8008262:	f7ff fdb6 	bl	8007dd2 <create_chain>
 8008266:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d101      	bne.n	8008272 <dir_next+0x134>
 800826e:	2307      	movs	r3, #7
 8008270:	e0ab      	b.n	80083ca <dir_next+0x28c>
					if (clst == 1) return FR_INT_ERR;
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d101      	bne.n	800827c <dir_next+0x13e>
 8008278:	2302      	movs	r3, #2
 800827a:	e0a6      	b.n	80083ca <dir_next+0x28c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008282:	d101      	bne.n	8008288 <dir_next+0x14a>
 8008284:	2301      	movs	r3, #1
 8008286:	e0a0      	b.n	80083ca <dir_next+0x28c>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4618      	mov	r0, r3
 8008292:	f7ff f987 	bl	80075a4 <sync_window>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d001      	beq.n	80082a0 <dir_next+0x162>
 800829c:	2301      	movs	r3, #1
 800829e:	e094      	b.n	80083ca <dir_next+0x28c>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4618      	mov	r0, r3
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082b6:	895b      	ldrh	r3, [r3, #10]
 80082b8:	461a      	mov	r2, r3
 80082ba:	2100      	movs	r1, #0
 80082bc:	f7fe ff5a 	bl	8007174 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082ce:	681c      	ldr	r4, [r3, #0]
 80082d0:	6979      	ldr	r1, [r7, #20]
 80082d2:	4610      	mov	r0, r2
 80082d4:	f7ff faa9 	bl	800782a <clust2sect>
 80082d8:	4603      	mov	r3, r0
 80082da:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
 80082de:	62d3      	str	r3, [r2, #44]	@ 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80082e0:	2300      	movs	r3, #0
 80082e2:	613b      	str	r3, [r7, #16]
 80082e4:	e021      	b.n	800832a <dir_next+0x1ec>
						dp->fs->wflag = 1;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082f2:	2201      	movs	r2, #1
 80082f4:	711a      	strb	r2, [r3, #4]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4618      	mov	r0, r3
 8008300:	f7ff f950 	bl	80075a4 <sync_window>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d001      	beq.n	800830e <dir_next+0x1d0>
 800830a:	2301      	movs	r3, #1
 800830c:	e05d      	b.n	80083ca <dir_next+0x28c>
						dp->fs->winsect++;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 800831a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800831c:	3201      	adds	r2, #1
 800831e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008322:	62da      	str	r2, [r3, #44]	@ 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	3301      	adds	r3, #1
 8008328:	613b      	str	r3, [r7, #16]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008336:	789b      	ldrb	r3, [r3, #2]
 8008338:	461a      	mov	r2, r3
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	4293      	cmp	r3, r2
 800833e:	d3d2      	bcc.n	80082e6 <dir_next+0x1a8>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800834c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	1acb      	subs	r3, r1, r3
 800835a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800835e:	62d3      	str	r3, [r2, #44]	@ 0x2c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008366:	461a      	mov	r2, r3
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	60d3      	str	r3, [r2, #12]
				dp->sect = clust2sect(dp->fs, clst);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6979      	ldr	r1, [r7, #20]
 8008376:	4618      	mov	r0, r3
 8008378:	f7ff fa57 	bl	800782a <clust2sect>
 800837c:	4602      	mov	r2, r0
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008384:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	b29a      	uxth	r2, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008390:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4618      	mov	r0, r3
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083a8:	895b      	ldrh	r3, [r3, #10]
 80083aa:	095b      	lsrs	r3, r3, #5
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	461a      	mov	r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	fbb3 f1f2 	udiv	r1, r3, r2
 80083b6:	fb01 f202 	mul.w	r2, r1, r2
 80083ba:	1a9b      	subs	r3, r3, r2
 80083bc:	015b      	lsls	r3, r3, #5
 80083be:	4403      	add	r3, r0
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80083c6:	6153      	str	r3, [r2, #20]

	return FR_OK;
 80083c8:	2300      	movs	r3, #0
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	371c      	adds	r7, #28
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd90      	pop	{r4, r7, pc}

080083d2 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 80083d2:	b580      	push	{r7, lr}
 80083d4:	b084      	sub	sp, #16
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
 80083da:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80083dc:	2100      	movs	r1, #0
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f7ff fddf 	bl	8007fa2 <dir_sdi>
 80083e4:	4603      	mov	r3, r0
 80083e6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80083e8:	7bfb      	ldrb	r3, [r7, #15]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d135      	bne.n	800845a <dir_alloc+0x88>
		n = 0;
 80083ee:	2300      	movs	r3, #0
 80083f0:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008400:	691b      	ldr	r3, [r3, #16]
 8008402:	4619      	mov	r1, r3
 8008404:	4610      	mov	r0, r2
 8008406:	f7ff f91f 	bl	8007648 <move_window>
 800840a:	4603      	mov	r3, r0
 800840c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800840e:	7bfb      	ldrb	r3, [r7, #15]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d121      	bne.n	8008458 <dir_alloc+0x86>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800841a:	695b      	ldr	r3, [r3, #20]
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	2be5      	cmp	r3, #229	@ 0xe5
 8008420:	d006      	beq.n	8008430 <dir_alloc+0x5e>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008428:	695b      	ldr	r3, [r3, #20]
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d107      	bne.n	8008440 <dir_alloc+0x6e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	3301      	adds	r3, #1
 8008434:	60bb      	str	r3, [r7, #8]
 8008436:	68ba      	ldr	r2, [r7, #8]
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	429a      	cmp	r2, r3
 800843c:	d102      	bne.n	8008444 <dir_alloc+0x72>
 800843e:	e00c      	b.n	800845a <dir_alloc+0x88>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008440:	2300      	movs	r3, #0
 8008442:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8008444:	2101      	movs	r1, #1
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f7ff fe79 	bl	800813e <dir_next>
 800844c:	4603      	mov	r3, r0
 800844e:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8008450:	7bfb      	ldrb	r3, [r7, #15]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d0cd      	beq.n	80083f2 <dir_alloc+0x20>
 8008456:	e000      	b.n	800845a <dir_alloc+0x88>
			if (res != FR_OK) break;
 8008458:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800845a:	7bfb      	ldrb	r3, [r7, #15]
 800845c:	2b04      	cmp	r3, #4
 800845e:	d101      	bne.n	8008464 <dir_alloc+0x92>
 8008460:	2307      	movs	r3, #7
 8008462:	73fb      	strb	r3, [r7, #15]
	return res;
 8008464:	7bfb      	ldrb	r3, [r7, #15]
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800846e:	b480      	push	{r7}
 8008470:	b085      	sub	sp, #20
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
 8008476:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	331b      	adds	r3, #27
 800847c:	781b      	ldrb	r3, [r3, #0]
 800847e:	b21b      	sxth	r3, r3
 8008480:	021b      	lsls	r3, r3, #8
 8008482:	b21a      	sxth	r2, r3
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	331a      	adds	r3, #26
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	b21b      	sxth	r3, r3
 800848c:	4313      	orrs	r3, r2
 800848e:	b21b      	sxth	r3, r3
 8008490:	b29b      	uxth	r3, r3
 8008492:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	2b03      	cmp	r3, #3
 800849e:	d110      	bne.n	80084c2 <ld_clust+0x54>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	3315      	adds	r3, #21
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	b21b      	sxth	r3, r3
 80084a8:	021b      	lsls	r3, r3, #8
 80084aa:	b21a      	sxth	r2, r3
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	3314      	adds	r3, #20
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	b21b      	sxth	r3, r3
 80084b4:	4313      	orrs	r3, r2
 80084b6:	b21b      	sxth	r3, r3
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	041b      	lsls	r3, r3, #16
 80084bc:	68fa      	ldr	r2, [r7, #12]
 80084be:	4313      	orrs	r3, r2
 80084c0:	60fb      	str	r3, [r7, #12]

	return cl;
 80084c2:	68fb      	ldr	r3, [r7, #12]
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3714      	adds	r7, #20
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bc80      	pop	{r7}
 80084cc:	4770      	bx	lr

080084ce <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b083      	sub	sp, #12
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
 80084d6:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	331a      	adds	r3, #26
 80084dc:	683a      	ldr	r2, [r7, #0]
 80084de:	b2d2      	uxtb	r2, r2
 80084e0:	701a      	strb	r2, [r3, #0]
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	0a1b      	lsrs	r3, r3, #8
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	331b      	adds	r3, #27
 80084ee:	b2d2      	uxtb	r2, r2
 80084f0:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	0c1a      	lsrs	r2, r3, #16
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	3314      	adds	r3, #20
 80084fa:	b2d2      	uxtb	r2, r2
 80084fc:	701a      	strb	r2, [r3, #0]
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	0c1b      	lsrs	r3, r3, #16
 8008502:	b29b      	uxth	r3, r3
 8008504:	0a1b      	lsrs	r3, r3, #8
 8008506:	b29a      	uxth	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	3315      	adds	r3, #21
 800850c:	b2d2      	uxtb	r2, r2
 800850e:	701a      	strb	r2, [r3, #0]
}
 8008510:	bf00      	nop
 8008512:	370c      	adds	r7, #12
 8008514:	46bd      	mov	sp, r7
 8008516:	bc80      	pop	{r7}
 8008518:	4770      	bx	lr
	...

0800851c <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b086      	sub	sp, #24
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800852e:	1e5a      	subs	r2, r3, #1
 8008530:	4613      	mov	r3, r2
 8008532:	005b      	lsls	r3, r3, #1
 8008534:	4413      	add	r3, r2
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	4413      	add	r3, r2
 800853a:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 800853c:	2300      	movs	r3, #0
 800853e:	613b      	str	r3, [r7, #16]
 8008540:	2301      	movs	r3, #1
 8008542:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 8008544:	4a2b      	ldr	r2, [pc, #172]	@ (80085f4 <cmp_lfn+0xd8>)
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	4413      	add	r3, r2
 800854a:	781b      	ldrb	r3, [r3, #0]
 800854c:	3301      	adds	r3, #1
 800854e:	683a      	ldr	r2, [r7, #0]
 8008550:	4413      	add	r3, r2
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	b21b      	sxth	r3, r3
 8008556:	021b      	lsls	r3, r3, #8
 8008558:	b21a      	sxth	r2, r3
 800855a:	4926      	ldr	r1, [pc, #152]	@ (80085f4 <cmp_lfn+0xd8>)
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	440b      	add	r3, r1
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	4619      	mov	r1, r3
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	440b      	add	r3, r1
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	b21b      	sxth	r3, r3
 800856c:	4313      	orrs	r3, r2
 800856e:	b21b      	sxth	r3, r3
 8008570:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 8008572:	89fb      	ldrh	r3, [r7, #14]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d019      	beq.n	80085ac <cmp_lfn+0x90>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8008578:	89bb      	ldrh	r3, [r7, #12]
 800857a:	4618      	mov	r0, r3
 800857c:	f002 fc34 	bl	800ade8 <ff_wtoupper>
 8008580:	4603      	mov	r3, r0
 8008582:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	2bfe      	cmp	r3, #254	@ 0xfe
 8008588:	d80e      	bhi.n	80085a8 <cmp_lfn+0x8c>
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	1c5a      	adds	r2, r3, #1
 800858e:	617a      	str	r2, [r7, #20]
 8008590:	005b      	lsls	r3, r3, #1
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	4413      	add	r3, r2
 8008596:	881b      	ldrh	r3, [r3, #0]
 8008598:	4618      	mov	r0, r3
 800859a:	f002 fc25 	bl	800ade8 <ff_wtoupper>
 800859e:	4603      	mov	r3, r0
 80085a0:	461a      	mov	r2, r3
 80085a2:	89fb      	ldrh	r3, [r7, #14]
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d008      	beq.n	80085ba <cmp_lfn+0x9e>
				return 0;				/* Not matched */
 80085a8:	2300      	movs	r3, #0
 80085aa:	e01f      	b.n	80085ec <cmp_lfn+0xd0>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 80085ac:	89bb      	ldrh	r3, [r7, #12]
 80085ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d001      	beq.n	80085ba <cmp_lfn+0x9e>
 80085b6:	2300      	movs	r3, #0
 80085b8:	e018      	b.n	80085ec <cmp_lfn+0xd0>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	3301      	adds	r3, #1
 80085be:	613b      	str	r3, [r7, #16]
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	2b0c      	cmp	r3, #12
 80085c4:	d9be      	bls.n	8008544 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d00b      	beq.n	80085ea <cmp_lfn+0xce>
 80085d2:	89fb      	ldrh	r3, [r7, #14]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d008      	beq.n	80085ea <cmp_lfn+0xce>
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	005b      	lsls	r3, r3, #1
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	4413      	add	r3, r2
 80085e0:	881b      	ldrh	r3, [r3, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d001      	beq.n	80085ea <cmp_lfn+0xce>
		return 0;
 80085e6:	2300      	movs	r3, #0
 80085e8:	e000      	b.n	80085ec <cmp_lfn+0xd0>

	return 1;						/* The part of LFN matched */
 80085ea:	2301      	movs	r3, #1
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3718      	adds	r7, #24
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	0800d910 	.word	0x0800d910

080085f8 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b089      	sub	sp, #36	@ 0x24
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	4611      	mov	r1, r2
 8008604:	461a      	mov	r2, r3
 8008606:	460b      	mov	r3, r1
 8008608:	71fb      	strb	r3, [r7, #7]
 800860a:	4613      	mov	r3, r2
 800860c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	330d      	adds	r3, #13
 8008612:	79ba      	ldrb	r2, [r7, #6]
 8008614:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	330b      	adds	r3, #11
 800861a:	220f      	movs	r2, #15
 800861c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	330c      	adds	r3, #12
 8008622:	2200      	movs	r2, #0
 8008624:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	331a      	adds	r3, #26
 800862a:	2200      	movs	r2, #0
 800862c:	701a      	strb	r2, [r3, #0]
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	331b      	adds	r3, #27
 8008632:	2200      	movs	r2, #0
 8008634:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8008636:	79fb      	ldrb	r3, [r7, #7]
 8008638:	1e5a      	subs	r2, r3, #1
 800863a:	4613      	mov	r3, r2
 800863c:	005b      	lsls	r3, r3, #1
 800863e:	4413      	add	r3, r2
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	4413      	add	r3, r2
 8008644:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8008646:	2300      	movs	r3, #0
 8008648:	82fb      	strh	r3, [r7, #22]
 800864a:	2300      	movs	r3, #0
 800864c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 800864e:	8afb      	ldrh	r3, [r7, #22]
 8008650:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008654:	4293      	cmp	r3, r2
 8008656:	d007      	beq.n	8008668 <fit_lfn+0x70>
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	1c5a      	adds	r2, r3, #1
 800865c:	61fa      	str	r2, [r7, #28]
 800865e:	005b      	lsls	r3, r3, #1
 8008660:	68fa      	ldr	r2, [r7, #12]
 8008662:	4413      	add	r3, r2
 8008664:	881b      	ldrh	r3, [r3, #0]
 8008666:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8008668:	4a1c      	ldr	r2, [pc, #112]	@ (80086dc <fit_lfn+0xe4>)
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	4413      	add	r3, r2
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	461a      	mov	r2, r3
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	4413      	add	r3, r2
 8008676:	8afa      	ldrh	r2, [r7, #22]
 8008678:	b2d2      	uxtb	r2, r2
 800867a:	701a      	strb	r2, [r3, #0]
 800867c:	8afb      	ldrh	r3, [r7, #22]
 800867e:	0a1b      	lsrs	r3, r3, #8
 8008680:	b299      	uxth	r1, r3
 8008682:	4a16      	ldr	r2, [pc, #88]	@ (80086dc <fit_lfn+0xe4>)
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	4413      	add	r3, r2
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	3301      	adds	r3, #1
 800868c:	68ba      	ldr	r2, [r7, #8]
 800868e:	4413      	add	r3, r2
 8008690:	b2ca      	uxtb	r2, r1
 8008692:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 8008694:	8afb      	ldrh	r3, [r7, #22]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d102      	bne.n	80086a0 <fit_lfn+0xa8>
 800869a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800869e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80086a0:	69bb      	ldr	r3, [r7, #24]
 80086a2:	3301      	adds	r3, #1
 80086a4:	61bb      	str	r3, [r7, #24]
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	2b0c      	cmp	r3, #12
 80086aa:	d9d0      	bls.n	800864e <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 80086ac:	8afb      	ldrh	r3, [r7, #22]
 80086ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d006      	beq.n	80086c4 <fit_lfn+0xcc>
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	005b      	lsls	r3, r3, #1
 80086ba:	68fa      	ldr	r2, [r7, #12]
 80086bc:	4413      	add	r3, r2
 80086be:	881b      	ldrh	r3, [r3, #0]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d103      	bne.n	80086cc <fit_lfn+0xd4>
 80086c4:	79fb      	ldrb	r3, [r7, #7]
 80086c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086ca:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	79fa      	ldrb	r2, [r7, #7]
 80086d0:	701a      	strb	r2, [r3, #0]
}
 80086d2:	bf00      	nop
 80086d4:	3724      	adds	r7, #36	@ 0x24
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bc80      	pop	{r7}
 80086da:	4770      	bx	lr
 80086dc:	0800d910 	.word	0x0800d910

080086e0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b08c      	sub	sp, #48	@ 0x30
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	607a      	str	r2, [r7, #4]
 80086ec:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80086ee:	220b      	movs	r2, #11
 80086f0:	68b9      	ldr	r1, [r7, #8]
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f7fe fd20 	bl	8007138 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	2b05      	cmp	r3, #5
 80086fc:	d92b      	bls.n	8008756 <gen_numname+0x76>
		sr = seq;
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008702:	e022      	b.n	800874a <gen_numname+0x6a>
			wc = *lfn++;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	1c9a      	adds	r2, r3, #2
 8008708:	607a      	str	r2, [r7, #4]
 800870a:	881b      	ldrh	r3, [r3, #0]
 800870c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800870e:	2300      	movs	r3, #0
 8008710:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008712:	e017      	b.n	8008744 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	005a      	lsls	r2, r3, #1
 8008718:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800871a:	f003 0301 	and.w	r3, r3, #1
 800871e:	4413      	add	r3, r2
 8008720:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008722:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800872e:	2b00      	cmp	r3, #0
 8008730:	d005      	beq.n	800873e <gen_numname+0x5e>
 8008732:	69fb      	ldr	r3, [r7, #28]
 8008734:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8008738:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800873c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800873e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008740:	3301      	adds	r3, #1
 8008742:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008746:	2b0f      	cmp	r3, #15
 8008748:	d9e4      	bls.n	8008714 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	881b      	ldrh	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1d8      	bne.n	8008704 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008756:	2307      	movs	r3, #7
 8008758:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (seq % 16) + '0';
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	b2db      	uxtb	r3, r3
 800875e:	f003 030f 	and.w	r3, r3, #15
 8008762:	b2db      	uxtb	r3, r3
 8008764:	3330      	adds	r3, #48	@ 0x30
 8008766:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800876a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800876e:	2b39      	cmp	r3, #57	@ 0x39
 8008770:	d904      	bls.n	800877c <gen_numname+0x9c>
 8008772:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008776:	3307      	adds	r3, #7
 8008778:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800877c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800877e:	1e5a      	subs	r2, r3, #1
 8008780:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008782:	3330      	adds	r3, #48	@ 0x30
 8008784:	443b      	add	r3, r7
 8008786:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800878a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	091b      	lsrs	r3, r3, #4
 8008792:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1df      	bne.n	800875a <gen_numname+0x7a>
	ns[i] = '~';
 800879a:	f107 0214 	add.w	r2, r7, #20
 800879e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a0:	4413      	add	r3, r2
 80087a2:	227e      	movs	r2, #126	@ 0x7e
 80087a4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80087a6:	2300      	movs	r3, #0
 80087a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80087aa:	e002      	b.n	80087b2 <gen_numname+0xd2>
 80087ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ae:	3301      	adds	r3, #1
 80087b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80087b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d205      	bcs.n	80087c6 <gen_numname+0xe6>
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087be:	4413      	add	r3, r2
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	2b20      	cmp	r3, #32
 80087c4:	d1f2      	bne.n	80087ac <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80087c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c8:	2b07      	cmp	r3, #7
 80087ca:	d807      	bhi.n	80087dc <gen_numname+0xfc>
 80087cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ce:	1c5a      	adds	r2, r3, #1
 80087d0:	62ba      	str	r2, [r7, #40]	@ 0x28
 80087d2:	3330      	adds	r3, #48	@ 0x30
 80087d4:	443b      	add	r3, r7
 80087d6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80087da:	e000      	b.n	80087de <gen_numname+0xfe>
 80087dc:	2120      	movs	r1, #32
 80087de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e0:	1c5a      	adds	r2, r3, #1
 80087e2:	627a      	str	r2, [r7, #36]	@ 0x24
 80087e4:	68fa      	ldr	r2, [r7, #12]
 80087e6:	4413      	add	r3, r2
 80087e8:	460a      	mov	r2, r1
 80087ea:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80087ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ee:	2b07      	cmp	r3, #7
 80087f0:	d9e9      	bls.n	80087c6 <gen_numname+0xe6>
}
 80087f2:	bf00      	nop
 80087f4:	bf00      	nop
 80087f6:	3730      	adds	r7, #48	@ 0x30
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008804:	2300      	movs	r3, #0
 8008806:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008808:	230b      	movs	r3, #11
 800880a:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800880c:	7bfb      	ldrb	r3, [r7, #15]
 800880e:	b2da      	uxtb	r2, r3
 8008810:	0852      	lsrs	r2, r2, #1
 8008812:	01db      	lsls	r3, r3, #7
 8008814:	4313      	orrs	r3, r2
 8008816:	b2da      	uxtb	r2, r3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	1c59      	adds	r1, r3, #1
 800881c:	6079      	str	r1, [r7, #4]
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	4413      	add	r3, r2
 8008822:	73fb      	strb	r3, [r7, #15]
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	3b01      	subs	r3, #1
 8008828:	60bb      	str	r3, [r7, #8]
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d1ed      	bne.n	800880c <sum_sfn+0x10>
	return sum;
 8008830:	7bfb      	ldrb	r3, [r7, #15]
}
 8008832:	4618      	mov	r0, r3
 8008834:	3714      	adds	r7, #20
 8008836:	46bd      	mov	sp, r7
 8008838:	bc80      	pop	{r7}
 800883a:	4770      	bx	lr

0800883c <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b086      	sub	sp, #24
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008844:	2100      	movs	r1, #0
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7ff fbab 	bl	8007fa2 <dir_sdi>
 800884c:	4603      	mov	r3, r0
 800884e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008850:	7dfb      	ldrb	r3, [r7, #23]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d001      	beq.n	800885a <dir_find+0x1e>
 8008856:	7dfb      	ldrb	r3, [r7, #23]
 8008858:	e0b8      	b.n	80089cc <dir_find+0x190>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800885a:	23ff      	movs	r3, #255	@ 0xff
 800885c:	753b      	strb	r3, [r7, #20]
 800885e:	7d3b      	ldrb	r3, [r7, #20]
 8008860:	757b      	strb	r3, [r7, #21]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008868:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800886c:	849a      	strh	r2, [r3, #36]	@ 0x24
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008874:	681a      	ldr	r2, [r3, #0]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800887c:	691b      	ldr	r3, [r3, #16]
 800887e:	4619      	mov	r1, r3
 8008880:	4610      	mov	r0, r2
 8008882:	f7fe fee1 	bl	8007648 <move_window>
 8008886:	4603      	mov	r3, r0
 8008888:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800888a:	7dfb      	ldrb	r3, [r7, #23]
 800888c:	2b00      	cmp	r3, #0
 800888e:	f040 8097 	bne.w	80089c0 <dir_find+0x184>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80088a2:	7dbb      	ldrb	r3, [r7, #22]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d102      	bne.n	80088ae <dir_find+0x72>
 80088a8:	2304      	movs	r3, #4
 80088aa:	75fb      	strb	r3, [r7, #23]
 80088ac:	e08d      	b.n	80089ca <dir_find+0x18e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	330b      	adds	r3, #11
 80088b2:	781b      	ldrb	r3, [r3, #0]
 80088b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088b8:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80088ba:	7dbb      	ldrb	r3, [r7, #22]
 80088bc:	2be5      	cmp	r3, #229	@ 0xe5
 80088be:	d007      	beq.n	80088d0 <dir_find+0x94>
 80088c0:	7bfb      	ldrb	r3, [r7, #15]
 80088c2:	f003 0308 	and.w	r3, r3, #8
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00b      	beq.n	80088e2 <dir_find+0xa6>
 80088ca:	7bfb      	ldrb	r3, [r7, #15]
 80088cc:	2b0f      	cmp	r3, #15
 80088ce:	d008      	beq.n	80088e2 <dir_find+0xa6>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 80088d0:	23ff      	movs	r3, #255	@ 0xff
 80088d2:	757b      	strb	r3, [r7, #21]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80088de:	849a      	strh	r2, [r3, #36]	@ 0x24
 80088e0:	e063      	b.n	80089aa <dir_find+0x16e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80088e2:	7bfb      	ldrb	r3, [r7, #15]
 80088e4:	2b0f      	cmp	r3, #15
 80088e6:	d137      	bne.n	8008958 <dir_find+0x11c>
				if (dp->lfn) {
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80088ee:	6a1b      	ldr	r3, [r3, #32]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d05a      	beq.n	80089aa <dir_find+0x16e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80088f4:	7dbb      	ldrb	r3, [r7, #22]
 80088f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d010      	beq.n	8008920 <dir_find+0xe4>
						sum = dir[LDIR_Chksum];
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	7b5b      	ldrb	r3, [r3, #13]
 8008902:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8008904:	7dbb      	ldrb	r3, [r7, #22]
 8008906:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800890a:	75bb      	strb	r3, [r7, #22]
 800890c:	7dbb      	ldrb	r3, [r7, #22]
 800890e:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008916:	88da      	ldrh	r2, [r3, #6]
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800891e:	849a      	strh	r2, [r3, #36]	@ 0x24
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8008920:	7dba      	ldrb	r2, [r7, #22]
 8008922:	7d7b      	ldrb	r3, [r7, #21]
 8008924:	429a      	cmp	r2, r3
 8008926:	d114      	bne.n	8008952 <dir_find+0x116>
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	330d      	adds	r3, #13
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	7d3a      	ldrb	r2, [r7, #20]
 8008930:	429a      	cmp	r2, r3
 8008932:	d10e      	bne.n	8008952 <dir_find+0x116>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800893a:	6a1b      	ldr	r3, [r3, #32]
 800893c:	6939      	ldr	r1, [r7, #16]
 800893e:	4618      	mov	r0, r3
 8008940:	f7ff fdec 	bl	800851c <cmp_lfn>
 8008944:	4603      	mov	r3, r0
 8008946:	2b00      	cmp	r3, #0
 8008948:	d003      	beq.n	8008952 <dir_find+0x116>
 800894a:	7d7b      	ldrb	r3, [r7, #21]
 800894c:	3b01      	subs	r3, #1
 800894e:	b2db      	uxtb	r3, r3
 8008950:	e000      	b.n	8008954 <dir_find+0x118>
 8008952:	23ff      	movs	r3, #255	@ 0xff
 8008954:	757b      	strb	r3, [r7, #21]
 8008956:	e028      	b.n	80089aa <dir_find+0x16e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8008958:	7d7b      	ldrb	r3, [r7, #21]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d107      	bne.n	800896e <dir_find+0x132>
 800895e:	6938      	ldr	r0, [r7, #16]
 8008960:	f7ff ff4c 	bl	80087fc <sum_sfn>
 8008964:	4603      	mov	r3, r0
 8008966:	461a      	mov	r2, r3
 8008968:	7d3b      	ldrb	r3, [r7, #20]
 800896a:	4293      	cmp	r3, r2
 800896c:	d02a      	beq.n	80089c4 <dir_find+0x188>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008974:	699b      	ldr	r3, [r3, #24]
 8008976:	330b      	adds	r3, #11
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	f003 0301 	and.w	r3, r3, #1
 800897e:	2b00      	cmp	r3, #0
 8008980:	d10b      	bne.n	800899a <dir_find+0x15e>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008988:	699b      	ldr	r3, [r3, #24]
 800898a:	220b      	movs	r2, #11
 800898c:	4619      	mov	r1, r3
 800898e:	6938      	ldr	r0, [r7, #16]
 8008990:	f7fe fc0a 	bl	80071a8 <mem_cmp>
 8008994:	4603      	mov	r3, r0
 8008996:	2b00      	cmp	r3, #0
 8008998:	d016      	beq.n	80089c8 <dir_find+0x18c>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800899a:	23ff      	movs	r3, #255	@ 0xff
 800899c:	757b      	strb	r3, [r7, #21]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80089a8:	849a      	strh	r2, [r3, #36]	@ 0x24
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 80089aa:	2100      	movs	r1, #0
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f7ff fbc6 	bl	800813e <dir_next>
 80089b2:	4603      	mov	r3, r0
 80089b4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80089b6:	7dfb      	ldrb	r3, [r7, #23]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f43f af58 	beq.w	800886e <dir_find+0x32>
 80089be:	e004      	b.n	80089ca <dir_find+0x18e>
		if (res != FR_OK) break;
 80089c0:	bf00      	nop
 80089c2:	e002      	b.n	80089ca <dir_find+0x18e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 80089c4:	bf00      	nop
 80089c6:	e000      	b.n	80089ca <dir_find+0x18e>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 80089c8:	bf00      	nop

	return res;
 80089ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3718      	adds	r7, #24
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b08c      	sub	sp, #48	@ 0x30
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089e2:	699b      	ldr	r3, [r3, #24]
 80089e4:	623b      	str	r3, [r7, #32]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80089ec:	6a1b      	ldr	r3, [r3, #32]
 80089ee:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 80089f0:	f107 030c 	add.w	r3, r7, #12
 80089f4:	220c      	movs	r2, #12
 80089f6:	6a39      	ldr	r1, [r7, #32]
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7fe fb9d 	bl	8007138 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80089fe:	7dfb      	ldrb	r3, [r7, #23]
 8008a00:	f003 0301 	and.w	r3, r3, #1
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d03b      	beq.n	8008a80 <dir_register+0xac>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 8008a08:	6a3b      	ldr	r3, [r7, #32]
 8008a0a:	330b      	adds	r3, #11
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	701a      	strb	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a16:	461a      	mov	r2, r3
 8008a18:	2300      	movs	r3, #0
 8008a1a:	6213      	str	r3, [r2, #32]
		for (n = 1; n < 100; n++) {
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a20:	e013      	b.n	8008a4a <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8008a22:	f107 010c 	add.w	r1, r7, #12
 8008a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a28:	69fa      	ldr	r2, [r7, #28]
 8008a2a:	6a38      	ldr	r0, [r7, #32]
 8008a2c:	f7ff fe58 	bl	80086e0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f7ff ff03 	bl	800883c <dir_find>
 8008a36:	4603      	mov	r3, r0
 8008a38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8008a3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d106      	bne.n	8008a52 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 8008a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a46:	3301      	adds	r3, #1
 8008a48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a4c:	2b63      	cmp	r3, #99	@ 0x63
 8008a4e:	d9e8      	bls.n	8008a22 <dir_register+0x4e>
 8008a50:	e000      	b.n	8008a54 <dir_register+0x80>
			if (res != FR_OK) break;
 8008a52:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a56:	2b64      	cmp	r3, #100	@ 0x64
 8008a58:	d101      	bne.n	8008a5e <dir_register+0x8a>
 8008a5a:	2307      	movs	r3, #7
 8008a5c:	e0d8      	b.n	8008c10 <dir_register+0x23c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008a5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008a62:	2b04      	cmp	r3, #4
 8008a64:	d002      	beq.n	8008a6c <dir_register+0x98>
 8008a66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008a6a:	e0d1      	b.n	8008c10 <dir_register+0x23c>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 8008a6c:	6a3b      	ldr	r3, [r7, #32]
 8008a6e:	330b      	adds	r3, #11
 8008a70:	7dfa      	ldrb	r2, [r7, #23]
 8008a72:	701a      	strb	r2, [r3, #0]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	6213      	str	r3, [r2, #32]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8008a80:	7dfb      	ldrb	r3, [r7, #23]
 8008a82:	f003 0302 	and.w	r3, r3, #2
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d014      	beq.n	8008ab4 <dir_register+0xe0>
		for (n = 0; lfn[n]; n++) ;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a8e:	e002      	b.n	8008a96 <dir_register+0xc2>
 8008a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a92:	3301      	adds	r3, #1
 8008a94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a98:	005b      	lsls	r3, r3, #1
 8008a9a:	69fa      	ldr	r2, [r7, #28]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	881b      	ldrh	r3, [r3, #0]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d1f5      	bne.n	8008a90 <dir_register+0xbc>
		nent = (n + 25) / 13;
 8008aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aa6:	3319      	adds	r3, #25
 8008aa8:	4a5b      	ldr	r2, [pc, #364]	@ (8008c18 <dir_register+0x244>)
 8008aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8008aae:	089b      	lsrs	r3, r3, #2
 8008ab0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ab2:	e001      	b.n	8008ab8 <dir_register+0xe4>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008ab8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f7ff fc89 	bl	80083d2 <dir_alloc>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008ac6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d15b      	bne.n	8008b86 <dir_register+0x1b2>
 8008ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d055      	beq.n	8008b86 <dir_register+0x1b2>
		res = dir_sdi(dp, dp->index - nent);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ae0:	88db      	ldrh	r3, [r3, #6]
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae6:	1ad3      	subs	r3, r2, r3
 8008ae8:	4619      	mov	r1, r3
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f7ff fa59 	bl	8007fa2 <dir_sdi>
 8008af0:	4603      	mov	r3, r0
 8008af2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8008af6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d143      	bne.n	8008b86 <dir_register+0x1b2>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	4618      	mov	r0, r3
 8008b08:	f7ff fe78 	bl	80087fc <sum_sfn>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	4619      	mov	r1, r3
 8008b22:	4610      	mov	r0, r2
 8008b24:	f7fe fd90 	bl	8007648 <move_window>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8008b2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d126      	bne.n	8008b84 <dir_register+0x1b0>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b3c:	6a18      	ldr	r0, [r3, #32]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b44:	6959      	ldr	r1, [r3, #20]
 8008b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b48:	b2da      	uxtb	r2, r3
 8008b4a:	7efb      	ldrb	r3, [r7, #27]
 8008b4c:	f7ff fd54 	bl	80085f8 <fit_lfn>
				dp->fs->wflag = 1;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 8008b60:	2100      	movs	r1, #0
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f7ff faeb 	bl	800813e <dir_next>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8008b6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d107      	bne.n	8008b86 <dir_register+0x1b2>
 8008b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d1c6      	bne.n	8008b10 <dir_register+0x13c>
 8008b82:	e000      	b.n	8008b86 <dir_register+0x1b2>
				if (res != FR_OK) break;
 8008b84:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8008b86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d13e      	bne.n	8008c0c <dir_register+0x238>
		res = move_window(dp->fs, dp->sect);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	4619      	mov	r1, r3
 8008ba0:	4610      	mov	r0, r2
 8008ba2:	f7fe fd51 	bl	8007648 <move_window>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8008bac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d12b      	bne.n	8008c0c <dir_register+0x238>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bba:	695b      	ldr	r3, [r3, #20]
 8008bbc:	2220      	movs	r2, #32
 8008bbe:	2100      	movs	r1, #0
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f7fe fad7 	bl	8007174 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bcc:	6958      	ldr	r0, [r3, #20]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bd4:	699b      	ldr	r3, [r3, #24]
 8008bd6:	220b      	movs	r2, #11
 8008bd8:	4619      	mov	r1, r3
 8008bda:	f7fe faad 	bl	8007138 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008be4:	699b      	ldr	r3, [r3, #24]
 8008be6:	330b      	adds	r3, #11
 8008be8:	781a      	ldrb	r2, [r3, #0]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bf0:	695b      	ldr	r3, [r3, #20]
 8008bf2:	330c      	adds	r3, #12
 8008bf4:	f002 0218 	and.w	r2, r2, #24
 8008bf8:	b2d2      	uxtb	r2, r2
 8008bfa:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c08:	2201      	movs	r2, #1
 8008c0a:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8008c0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3730      	adds	r7, #48	@ 0x30
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}
 8008c18:	4ec4ec4f 	.word	0x4ec4ec4f

08008c1c <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b08a      	sub	sp, #40	@ 0x28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	613b      	str	r3, [r7, #16]
 8008c2c:	e002      	b.n	8008c34 <create_name+0x18>
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	3301      	adds	r3, #1
 8008c32:	613b      	str	r3, [r7, #16]
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	2b2f      	cmp	r3, #47	@ 0x2f
 8008c3a:	d0f8      	beq.n	8008c2e <create_name+0x12>
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	2b5c      	cmp	r3, #92	@ 0x5c
 8008c42:	d0f4      	beq.n	8008c2e <create_name+0x12>
	lfn = dp->lfn;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c4a:	6a1b      	ldr	r3, [r3, #32]
 8008c4c:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	617b      	str	r3, [r7, #20]
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	1c5a      	adds	r2, r3, #1
 8008c5a:	61ba      	str	r2, [r7, #24]
 8008c5c:	693a      	ldr	r2, [r7, #16]
 8008c5e:	4413      	add	r3, r2
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8008c64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c66:	2b1f      	cmp	r3, #31
 8008c68:	d92f      	bls.n	8008cca <create_name+0xae>
 8008c6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c6c:	2b2f      	cmp	r3, #47	@ 0x2f
 8008c6e:	d02c      	beq.n	8008cca <create_name+0xae>
 8008c70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c72:	2b5c      	cmp	r3, #92	@ 0x5c
 8008c74:	d029      	beq.n	8008cca <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	2bfe      	cmp	r3, #254	@ 0xfe
 8008c7a:	d901      	bls.n	8008c80 <create_name+0x64>
			return FR_INVALID_NAME;
 8008c7c:	2306      	movs	r3, #6
 8008c7e:	e186      	b.n	8008f8e <create_name+0x372>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008c80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	84bb      	strh	r3, [r7, #36]	@ 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008c86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c88:	2101      	movs	r1, #1
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f002 f872 	bl	800ad74 <ff_convert>
 8008c90:	4603      	mov	r3, r0
 8008c92:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008c94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d101      	bne.n	8008c9e <create_name+0x82>
 8008c9a:	2306      	movs	r3, #6
 8008c9c:	e177      	b.n	8008f8e <create_name+0x372>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8008c9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008ca0:	2b7f      	cmp	r3, #127	@ 0x7f
 8008ca2:	d809      	bhi.n	8008cb8 <create_name+0x9c>
 8008ca4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	488e      	ldr	r0, [pc, #568]	@ (8008ee4 <create_name+0x2c8>)
 8008caa:	f7fe faa3 	bl	80071f4 <chk_chr>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d001      	beq.n	8008cb8 <create_name+0x9c>
			return FR_INVALID_NAME;
 8008cb4:	2306      	movs	r3, #6
 8008cb6:	e16a      	b.n	8008f8e <create_name+0x372>
		lfn[di++] = w;					/* Store the Unicode character */
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	1c5a      	adds	r2, r3, #1
 8008cbc:	617a      	str	r2, [r7, #20]
 8008cbe:	005b      	lsls	r3, r3, #1
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008cc6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008cc8:	e7c5      	b.n	8008c56 <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008cca:	693a      	ldr	r2, [r7, #16]
 8008ccc:	69bb      	ldr	r3, [r7, #24]
 8008cce:	441a      	add	r2, r3
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8008cd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008cd6:	2b1f      	cmp	r3, #31
 8008cd8:	d801      	bhi.n	8008cde <create_name+0xc2>
 8008cda:	2304      	movs	r3, #4
 8008cdc:	e000      	b.n	8008ce0 <create_name+0xc4>
 8008cde:	2300      	movs	r3, #0
 8008ce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 8008ce4:	e011      	b.n	8008d0a <create_name+0xee>
		w = lfn[di - 1];
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008cec:	3b01      	subs	r3, #1
 8008cee:	005b      	lsls	r3, r3, #1
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	881b      	ldrh	r3, [r3, #0]
 8008cf6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8008cf8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008cfa:	2b20      	cmp	r3, #32
 8008cfc:	d002      	beq.n	8008d04 <create_name+0xe8>
 8008cfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008d00:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d02:	d106      	bne.n	8008d12 <create_name+0xf6>
		di--;
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	3b01      	subs	r3, #1
 8008d08:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d1ea      	bne.n	8008ce6 <create_name+0xca>
 8008d10:	e000      	b.n	8008d14 <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 8008d12:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d101      	bne.n	8008d1e <create_name+0x102>
 8008d1a:	2306      	movs	r3, #6
 8008d1c:	e137      	b.n	8008f8e <create_name+0x372>

	lfn[di] = 0;						/* LFN is created */
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	005b      	lsls	r3, r3, #1
 8008d22:	68fa      	ldr	r2, [r7, #12]
 8008d24:	4413      	add	r3, r2
 8008d26:	2200      	movs	r2, #0
 8008d28:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d30:	699b      	ldr	r3, [r3, #24]
 8008d32:	220b      	movs	r2, #11
 8008d34:	2120      	movs	r1, #32
 8008d36:	4618      	mov	r0, r3
 8008d38:	f7fe fa1c 	bl	8007174 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	61bb      	str	r3, [r7, #24]
 8008d40:	e002      	b.n	8008d48 <create_name+0x12c>
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	3301      	adds	r3, #1
 8008d46:	61bb      	str	r3, [r7, #24]
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	005b      	lsls	r3, r3, #1
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	4413      	add	r3, r2
 8008d50:	881b      	ldrh	r3, [r3, #0]
 8008d52:	2b20      	cmp	r3, #32
 8008d54:	d0f5      	beq.n	8008d42 <create_name+0x126>
 8008d56:	69bb      	ldr	r3, [r7, #24]
 8008d58:	005b      	lsls	r3, r3, #1
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	4413      	add	r3, r2
 8008d5e:	881b      	ldrh	r3, [r3, #0]
 8008d60:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d62:	d0ee      	beq.n	8008d42 <create_name+0x126>
	if (si) cf |= NS_LOSS | NS_LFN;
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d009      	beq.n	8008d7e <create_name+0x162>
 8008d6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d6e:	f043 0303 	orr.w	r3, r3, #3
 8008d72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8008d76:	e002      	b.n	8008d7e <create_name+0x162>
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	617b      	str	r3, [r7, #20]
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d009      	beq.n	8008d98 <create_name+0x17c>
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	68fa      	ldr	r2, [r7, #12]
 8008d90:	4413      	add	r3, r2
 8008d92:	881b      	ldrh	r3, [r3, #0]
 8008d94:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d96:	d1ef      	bne.n	8008d78 <create_name+0x15c>

	b = i = 0; ni = 8;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	623b      	str	r3, [r7, #32]
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008da2:	2308      	movs	r3, #8
 8008da4:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8008da6:	69bb      	ldr	r3, [r7, #24]
 8008da8:	1c5a      	adds	r2, r3, #1
 8008daa:	61ba      	str	r2, [r7, #24]
 8008dac:	005b      	lsls	r3, r3, #1
 8008dae:	68fa      	ldr	r2, [r7, #12]
 8008db0:	4413      	add	r3, r2
 8008db2:	881b      	ldrh	r3, [r3, #0]
 8008db4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8008db6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	f000 8091 	beq.w	8008ee0 <create_name+0x2c4>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8008dbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008dc0:	2b20      	cmp	r3, #32
 8008dc2:	d006      	beq.n	8008dd2 <create_name+0x1b6>
 8008dc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008dc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8008dc8:	d10a      	bne.n	8008de0 <create_name+0x1c4>
 8008dca:	69ba      	ldr	r2, [r7, #24]
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d006      	beq.n	8008de0 <create_name+0x1c4>
			cf |= NS_LOSS | NS_LFN; continue;
 8008dd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008dd6:	f043 0303 	orr.w	r3, r3, #3
 8008dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008dde:	e07e      	b.n	8008ede <create_name+0x2c2>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8008de0:	6a3a      	ldr	r2, [r7, #32]
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d203      	bcs.n	8008df0 <create_name+0x1d4>
 8008de8:	69ba      	ldr	r2, [r7, #24]
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	429a      	cmp	r2, r3
 8008dee:	d123      	bne.n	8008e38 <create_name+0x21c>
			if (ni == 11) {				/* Long extension */
 8008df0:	69fb      	ldr	r3, [r7, #28]
 8008df2:	2b0b      	cmp	r3, #11
 8008df4:	d106      	bne.n	8008e04 <create_name+0x1e8>
				cf |= NS_LOSS | NS_LFN; break;
 8008df6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008dfa:	f043 0303 	orr.w	r3, r3, #3
 8008dfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008e02:	e076      	b.n	8008ef2 <create_name+0x2d6>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d005      	beq.n	8008e18 <create_name+0x1fc>
 8008e0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e10:	f043 0303 	orr.w	r3, r3, #3
 8008e14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d867      	bhi.n	8008ef0 <create_name+0x2d4>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	61bb      	str	r3, [r7, #24]
 8008e24:	2308      	movs	r3, #8
 8008e26:	623b      	str	r3, [r7, #32]
 8008e28:	230b      	movs	r3, #11
 8008e2a:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008e2c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008e30:	009b      	lsls	r3, r3, #2
 8008e32:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008e36:	e052      	b.n	8008ede <create_name+0x2c2>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008e38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008e3c:	d914      	bls.n	8008e68 <create_name+0x24c>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008e3e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e40:	2100      	movs	r1, #0
 8008e42:	4618      	mov	r0, r3
 8008e44:	f001 ff96 	bl	800ad74 <ff_convert>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008e4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d004      	beq.n	8008e5c <create_name+0x240>
 8008e52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e54:	3b80      	subs	r3, #128	@ 0x80
 8008e56:	4a24      	ldr	r2, [pc, #144]	@ (8008ee8 <create_name+0x2cc>)
 8008e58:	5cd3      	ldrb	r3, [r2, r3]
 8008e5a:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008e5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e60:	f043 0302 	orr.w	r3, r3, #2
 8008e64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8008e68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d007      	beq.n	8008e7e <create_name+0x262>
 8008e6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e70:	4619      	mov	r1, r3
 8008e72:	481e      	ldr	r0, [pc, #120]	@ (8008eec <create_name+0x2d0>)
 8008e74:	f7fe f9be 	bl	80071f4 <chk_chr>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d008      	beq.n	8008e90 <create_name+0x274>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008e7e:	235f      	movs	r3, #95	@ 0x5f
 8008e80:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008e82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e86:	f043 0303 	orr.w	r3, r3, #3
 8008e8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008e8e:	e01b      	b.n	8008ec8 <create_name+0x2ac>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8008e90:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e92:	2b40      	cmp	r3, #64	@ 0x40
 8008e94:	d909      	bls.n	8008eaa <create_name+0x28e>
 8008e96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008e98:	2b5a      	cmp	r3, #90	@ 0x5a
 8008e9a:	d806      	bhi.n	8008eaa <create_name+0x28e>
					b |= 2;
 8008e9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008ea0:	f043 0302 	orr.w	r3, r3, #2
 8008ea4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008ea8:	e00e      	b.n	8008ec8 <create_name+0x2ac>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008eaa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008eac:	2b60      	cmp	r3, #96	@ 0x60
 8008eae:	d90b      	bls.n	8008ec8 <create_name+0x2ac>
 8008eb0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008eb2:	2b7a      	cmp	r3, #122	@ 0x7a
 8008eb4:	d808      	bhi.n	8008ec8 <create_name+0x2ac>
						b |= 1; w -= 0x20;
 8008eb6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008eba:	f043 0301 	orr.w	r3, r3, #1
 8008ebe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008ec2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008ec4:	3b20      	subs	r3, #32
 8008ec6:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ece:	699a      	ldr	r2, [r3, #24]
 8008ed0:	6a3b      	ldr	r3, [r7, #32]
 8008ed2:	1c59      	adds	r1, r3, #1
 8008ed4:	6239      	str	r1, [r7, #32]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008eda:	b2d2      	uxtb	r2, r2
 8008edc:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 8008ede:	e762      	b.n	8008da6 <create_name+0x18a>
		if (!w) break;					/* Break on end of the LFN */
 8008ee0:	bf00      	nop
 8008ee2:	e006      	b.n	8008ef2 <create_name+0x2d6>
 8008ee4:	0800c2d0 	.word	0x0800c2d0
 8008ee8:	0800d890 	.word	0x0800d890
 8008eec:	0800c2dc 	.word	0x0800c2dc
			if (si > di) break;			/* No extension */
 8008ef0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ef8:	699b      	ldr	r3, [r3, #24]
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	2be5      	cmp	r3, #229	@ 0xe5
 8008efe:	d105      	bne.n	8008f0c <create_name+0x2f0>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f06:	699b      	ldr	r3, [r3, #24]
 8008f08:	2205      	movs	r2, #5
 8008f0a:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8008f0c:	69fb      	ldr	r3, [r7, #28]
 8008f0e:	2b08      	cmp	r3, #8
 8008f10:	d104      	bne.n	8008f1c <create_name+0x300>
 8008f12:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 8008f1c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008f20:	f003 030c 	and.w	r3, r3, #12
 8008f24:	2b0c      	cmp	r3, #12
 8008f26:	d005      	beq.n	8008f34 <create_name+0x318>
 8008f28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008f2c:	f003 0303 	and.w	r3, r3, #3
 8008f30:	2b03      	cmp	r3, #3
 8008f32:	d105      	bne.n	8008f40 <create_name+0x324>
		cf |= NS_LFN;
 8008f34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f38:	f043 0302 	orr.w	r3, r3, #2
 8008f3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008f40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f44:	f003 0302 	and.w	r3, r3, #2
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d117      	bne.n	8008f7c <create_name+0x360>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008f4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008f50:	f003 0303 	and.w	r3, r3, #3
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d105      	bne.n	8008f64 <create_name+0x348>
 8008f58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f5c:	f043 0310 	orr.w	r3, r3, #16
 8008f60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008f64:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008f68:	f003 030c 	and.w	r3, r3, #12
 8008f6c:	2b04      	cmp	r3, #4
 8008f6e:	d105      	bne.n	8008f7c <create_name+0x360>
 8008f70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f74:	f043 0308 	orr.w	r3, r3, #8
 8008f78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f82:	699b      	ldr	r3, [r3, #24]
 8008f84:	330b      	adds	r3, #11
 8008f86:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008f8a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008f8c:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3728      	adds	r7, #40	@ 0x28
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop

08008f98 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	781b      	ldrb	r3, [r3, #0]
 8008fa6:	2b2f      	cmp	r3, #47	@ 0x2f
 8008fa8:	d003      	beq.n	8008fb2 <follow_path+0x1a>
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	781b      	ldrb	r3, [r3, #0]
 8008fae:	2b5c      	cmp	r3, #92	@ 0x5c
 8008fb0:	d102      	bne.n	8008fb8 <follow_path+0x20>
		path++;
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	6093      	str	r3, [r2, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	2b1f      	cmp	r3, #31
 8008fca:	d80c      	bhi.n	8008fe6 <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 8008fcc:	2100      	movs	r1, #0
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f7fe ffe7 	bl	8007fa2 <dir_sdi>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fde:	461a      	mov	r2, r3
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	6153      	str	r3, [r2, #20]
 8008fe4:	e049      	b.n	800907a <follow_path+0xe2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008fe6:	463b      	mov	r3, r7
 8008fe8:	4619      	mov	r1, r3
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f7ff fe16 	bl	8008c1c <create_name>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8008ff4:	7bfb      	ldrb	r3, [r7, #15]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d13a      	bne.n	8009070 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f7ff fc1e 	bl	800883c <dir_find>
 8009000:	4603      	mov	r3, r0
 8009002:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800900a:	699b      	ldr	r3, [r3, #24]
 800900c:	7adb      	ldrb	r3, [r3, #11]
 800900e:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8009010:	7bfb      	ldrb	r3, [r7, #15]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d00a      	beq.n	800902c <follow_path+0x94>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009016:	7bfb      	ldrb	r3, [r7, #15]
 8009018:	2b04      	cmp	r3, #4
 800901a:	d12b      	bne.n	8009074 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800901c:	7bbb      	ldrb	r3, [r7, #14]
 800901e:	f003 0304 	and.w	r3, r3, #4
 8009022:	2b00      	cmp	r3, #0
 8009024:	d126      	bne.n	8009074 <follow_path+0xdc>
 8009026:	2305      	movs	r3, #5
 8009028:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800902a:	e023      	b.n	8009074 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800902c:	7bbb      	ldrb	r3, [r7, #14]
 800902e:	f003 0304 	and.w	r3, r3, #4
 8009032:	2b00      	cmp	r3, #0
 8009034:	d120      	bne.n	8009078 <follow_path+0xe0>
			dir = dp->dir;						/* Follow the sub-directory */
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800903c:	695b      	ldr	r3, [r3, #20]
 800903e:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	330b      	adds	r3, #11
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	f003 0310 	and.w	r3, r3, #16
 800904a:	2b00      	cmp	r3, #0
 800904c:	d102      	bne.n	8009054 <follow_path+0xbc>
				res = FR_NO_PATH; break;
 800904e:	2305      	movs	r3, #5
 8009050:	73fb      	strb	r3, [r7, #15]
 8009052:	e012      	b.n	800907a <follow_path+0xe2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	68b9      	ldr	r1, [r7, #8]
 800905e:	4618      	mov	r0, r3
 8009060:	f7ff fa05 	bl	800846e <ld_clust>
 8009064:	4602      	mov	r2, r0
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800906c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800906e:	e7ba      	b.n	8008fe6 <follow_path+0x4e>
			if (res != FR_OK) break;
 8009070:	bf00      	nop
 8009072:	e002      	b.n	800907a <follow_path+0xe2>
				break;
 8009074:	bf00      	nop
 8009076:	e000      	b.n	800907a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009078:	bf00      	nop
		}
	}

	return res;
 800907a:	7bfb      	ldrb	r3, [r7, #15]
}
 800907c:	4618      	mov	r0, r3
 800907e:	3710      	adds	r7, #16
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009084:	b480      	push	{r7}
 8009086:	b087      	sub	sp, #28
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800908c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009090:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d031      	beq.n	80090fe <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	617b      	str	r3, [r7, #20]
 80090a0:	e002      	b.n	80090a8 <get_ldnumber+0x24>
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	3301      	adds	r3, #1
 80090a6:	617b      	str	r3, [r7, #20]
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	2b1f      	cmp	r3, #31
 80090ae:	d903      	bls.n	80090b8 <get_ldnumber+0x34>
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	2b3a      	cmp	r3, #58	@ 0x3a
 80090b6:	d1f4      	bne.n	80090a2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	2b3a      	cmp	r3, #58	@ 0x3a
 80090be:	d11c      	bne.n	80090fa <get_ldnumber+0x76>
			tp = *path;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	1c5a      	adds	r2, r3, #1
 80090ca:	60fa      	str	r2, [r7, #12]
 80090cc:	781b      	ldrb	r3, [r3, #0]
 80090ce:	3b30      	subs	r3, #48	@ 0x30
 80090d0:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	2b09      	cmp	r3, #9
 80090d6:	d80e      	bhi.n	80090f6 <get_ldnumber+0x72>
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	429a      	cmp	r2, r3
 80090de:	d10a      	bne.n	80090f6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d107      	bne.n	80090f6 <get_ldnumber+0x72>
					vol = (int)i;
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	3301      	adds	r3, #1
 80090ee:	617b      	str	r3, [r7, #20]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	697a      	ldr	r2, [r7, #20]
 80090f4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	e002      	b.n	8009100 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80090fa:	2300      	movs	r3, #0
 80090fc:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80090fe:	693b      	ldr	r3, [r7, #16]
}
 8009100:	4618      	mov	r0, r3
 8009102:	371c      	adds	r7, #28
 8009104:	46bd      	mov	sp, r7
 8009106:	bc80      	pop	{r7}
 8009108:	4770      	bx	lr
	...

0800910c <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
 8009114:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800911c:	2200      	movs	r2, #0
 800911e:	711a      	strb	r2, [r3, #4]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009126:	461a      	mov	r2, r3
 8009128:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800912c:	62d3      	str	r3, [r2, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800912e:	6839      	ldr	r1, [r7, #0]
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f7fe fa89 	bl	8007648 <move_window>
 8009136:	4603      	mov	r3, r0
 8009138:	2b00      	cmp	r3, #0
 800913a:	d001      	beq.n	8009140 <check_fs+0x34>
		return 3;
 800913c:	2303      	movs	r3, #3
 800913e:	e04b      	b.n	80091d8 <check_fs+0xcc>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009146:	3301      	adds	r3, #1
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	b21b      	sxth	r3, r3
 800914c:	021b      	lsls	r3, r3, #8
 800914e:	b21a      	sxth	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8009156:	b21b      	sxth	r3, r3
 8009158:	4313      	orrs	r3, r2
 800915a:	b21b      	sxth	r3, r3
 800915c:	4a20      	ldr	r2, [pc, #128]	@ (80091e0 <check_fs+0xd4>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d001      	beq.n	8009166 <check_fs+0x5a>
		return 2;
 8009162:	2302      	movs	r3, #2
 8009164:	e038      	b.n	80091d8 <check_fs+0xcc>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	3336      	adds	r3, #54	@ 0x36
 800916a:	3303      	adds	r3, #3
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	061a      	lsls	r2, r3, #24
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	3336      	adds	r3, #54	@ 0x36
 8009174:	3302      	adds	r3, #2
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	041b      	lsls	r3, r3, #16
 800917a:	431a      	orrs	r2, r3
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	3336      	adds	r3, #54	@ 0x36
 8009180:	3301      	adds	r3, #1
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	021b      	lsls	r3, r3, #8
 8009186:	4313      	orrs	r3, r2
 8009188:	687a      	ldr	r2, [r7, #4]
 800918a:	f892 2036 	ldrb.w	r2, [r2, #54]	@ 0x36
 800918e:	4313      	orrs	r3, r2
 8009190:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009194:	4a13      	ldr	r2, [pc, #76]	@ (80091e4 <check_fs+0xd8>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d101      	bne.n	800919e <check_fs+0x92>
		return 0;
 800919a:	2300      	movs	r3, #0
 800919c:	e01c      	b.n	80091d8 <check_fs+0xcc>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	3352      	adds	r3, #82	@ 0x52
 80091a2:	3303      	adds	r3, #3
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	061a      	lsls	r2, r3, #24
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	3352      	adds	r3, #82	@ 0x52
 80091ac:	3302      	adds	r3, #2
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	041b      	lsls	r3, r3, #16
 80091b2:	431a      	orrs	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	3352      	adds	r3, #82	@ 0x52
 80091b8:	3301      	adds	r3, #1
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	021b      	lsls	r3, r3, #8
 80091be:	4313      	orrs	r3, r2
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	f892 2052 	ldrb.w	r2, [r2, #82]	@ 0x52
 80091c6:	4313      	orrs	r3, r2
 80091c8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80091cc:	4a05      	ldr	r2, [pc, #20]	@ (80091e4 <check_fs+0xd8>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d101      	bne.n	80091d6 <check_fs+0xca>
		return 0;
 80091d2:	2300      	movs	r3, #0
 80091d4:	e000      	b.n	80091d8 <check_fs+0xcc>

	return 1;
 80091d6:	2301      	movs	r3, #1
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3708      	adds	r7, #8
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	ffffaa55 	.word	0xffffaa55
 80091e4:	00544146 	.word	0x00544146

080091e8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b096      	sub	sp, #88	@ 0x58
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	4613      	mov	r3, r2
 80091f4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2200      	movs	r2, #0
 80091fa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80091fc:	68b8      	ldr	r0, [r7, #8]
 80091fe:	f7ff ff41 	bl	8009084 <get_ldnumber>
 8009202:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009206:	2b00      	cmp	r3, #0
 8009208:	da01      	bge.n	800920e <find_volume+0x26>
 800920a:	230b      	movs	r3, #11
 800920c:	e318      	b.n	8009840 <find_volume+0x658>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800920e:	4a99      	ldr	r2, [pc, #612]	@ (8009474 <find_volume+0x28c>)
 8009210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009216:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800921a:	2b00      	cmp	r3, #0
 800921c:	d101      	bne.n	8009222 <find_volume+0x3a>
 800921e:	230c      	movs	r3, #12
 8009220:	e30e      	b.n	8009840 <find_volume+0x658>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009226:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8009228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800922a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d01c      	beq.n	800926e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009236:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800923a:	785b      	ldrb	r3, [r3, #1]
 800923c:	4618      	mov	r0, r3
 800923e:	f7fd fedd 	bl	8006ffc <disk_status>
 8009242:	4603      	mov	r3, r0
 8009244:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009248:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800924c:	f003 0301 	and.w	r3, r3, #1
 8009250:	2b00      	cmp	r3, #0
 8009252:	d10c      	bne.n	800926e <find_volume+0x86>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8009254:	79fb      	ldrb	r3, [r7, #7]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d007      	beq.n	800926a <find_volume+0x82>
 800925a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800925e:	f003 0304 	and.w	r3, r3, #4
 8009262:	2b00      	cmp	r3, #0
 8009264:	d001      	beq.n	800926a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009266:	230a      	movs	r3, #10
 8009268:	e2ea      	b.n	8009840 <find_volume+0x658>
			return FR_OK;				/* The file system object is valid */
 800926a:	2300      	movs	r3, #0
 800926c:	e2e8      	b.n	8009840 <find_volume+0x658>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800926e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009270:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009274:	2200      	movs	r2, #0
 8009276:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800927a:	b2da      	uxtb	r2, r3
 800927c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800927e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009282:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009286:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800928a:	785b      	ldrb	r3, [r3, #1]
 800928c:	4618      	mov	r0, r3
 800928e:	f7fd fecf 	bl	8007030 <disk_initialize>
 8009292:	4603      	mov	r3, r0
 8009294:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8009298:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800929c:	f003 0301 	and.w	r3, r3, #1
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d001      	beq.n	80092a8 <find_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80092a4:	2303      	movs	r3, #3
 80092a6:	e2cb      	b.n	8009840 <find_volume+0x658>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80092a8:	79fb      	ldrb	r3, [r7, #7]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d007      	beq.n	80092be <find_volume+0xd6>
 80092ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80092b2:	f003 0304 	and.w	r3, r3, #4
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d001      	beq.n	80092be <find_volume+0xd6>
		return FR_WRITE_PROTECTED;
 80092ba:	230a      	movs	r3, #10
 80092bc:	e2c0      	b.n	8009840 <find_volume+0x658>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 80092be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092c4:	7858      	ldrb	r0, [r3, #1]
 80092c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092cc:	330a      	adds	r3, #10
 80092ce:	461a      	mov	r2, r3
 80092d0:	2102      	movs	r1, #2
 80092d2:	f7fd ff13 	bl	80070fc <disk_ioctl>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d10d      	bne.n	80092f8 <find_volume+0x110>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 80092dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092e2:	895b      	ldrh	r3, [r3, #10]
 80092e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092e8:	d306      	bcc.n	80092f8 <find_volume+0x110>
 80092ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092f0:	895b      	ldrh	r3, [r3, #10]
 80092f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092f6:	d901      	bls.n	80092fc <find_volume+0x114>
 80092f8:	2301      	movs	r3, #1
 80092fa:	e2a1      	b.n	8009840 <find_volume+0x658>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80092fc:	2300      	movs	r3, #0
 80092fe:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8009300:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009302:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009304:	f7ff ff02 	bl	800910c <check_fs>
 8009308:	4603      	mov	r3, r0
 800930a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800930e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009312:	2b01      	cmp	r3, #1
 8009314:	d153      	bne.n	80093be <find_volume+0x1d6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8009316:	2300      	movs	r3, #0
 8009318:	643b      	str	r3, [r7, #64]	@ 0x40
 800931a:	e028      	b.n	800936e <find_volume+0x186>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800931c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800931e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009320:	011b      	lsls	r3, r3, #4
 8009322:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8009326:	4413      	add	r3, r2
 8009328:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800932a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932c:	3304      	adds	r3, #4
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d012      	beq.n	800935a <find_volume+0x172>
 8009334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009336:	330b      	adds	r3, #11
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	061a      	lsls	r2, r3, #24
 800933c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800933e:	330a      	adds	r3, #10
 8009340:	781b      	ldrb	r3, [r3, #0]
 8009342:	041b      	lsls	r3, r3, #16
 8009344:	431a      	orrs	r2, r3
 8009346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009348:	3309      	adds	r3, #9
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	021b      	lsls	r3, r3, #8
 800934e:	4313      	orrs	r3, r2
 8009350:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009352:	3208      	adds	r2, #8
 8009354:	7812      	ldrb	r2, [r2, #0]
 8009356:	431a      	orrs	r2, r3
 8009358:	e000      	b.n	800935c <find_volume+0x174>
 800935a:	2200      	movs	r2, #0
 800935c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	3358      	adds	r3, #88	@ 0x58
 8009362:	443b      	add	r3, r7
 8009364:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8009368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800936a:	3301      	adds	r3, #1
 800936c:	643b      	str	r3, [r7, #64]	@ 0x40
 800936e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009370:	2b03      	cmp	r3, #3
 8009372:	d9d3      	bls.n	800931c <find_volume+0x134>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8009374:	2300      	movs	r3, #0
 8009376:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8009378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800937a:	2b00      	cmp	r3, #0
 800937c:	d002      	beq.n	8009384 <find_volume+0x19c>
 800937e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009380:	3b01      	subs	r3, #1
 8009382:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8009384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009386:	009b      	lsls	r3, r3, #2
 8009388:	3358      	adds	r3, #88	@ 0x58
 800938a:	443b      	add	r3, r7
 800938c:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009390:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8009392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009394:	2b00      	cmp	r3, #0
 8009396:	d005      	beq.n	80093a4 <find_volume+0x1bc>
 8009398:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800939a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800939c:	f7ff feb6 	bl	800910c <check_fs>
 80093a0:	4603      	mov	r3, r0
 80093a2:	e000      	b.n	80093a6 <find_volume+0x1be>
 80093a4:	2302      	movs	r3, #2
 80093a6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80093aa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d005      	beq.n	80093be <find_volume+0x1d6>
 80093b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093b4:	3301      	adds	r3, #1
 80093b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80093b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093ba:	2b03      	cmp	r3, #3
 80093bc:	d9e2      	bls.n	8009384 <find_volume+0x19c>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80093be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80093c2:	2b03      	cmp	r3, #3
 80093c4:	d101      	bne.n	80093ca <find_volume+0x1e2>
 80093c6:	2301      	movs	r3, #1
 80093c8:	e23a      	b.n	8009840 <find_volume+0x658>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80093ca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d001      	beq.n	80093d6 <find_volume+0x1ee>
 80093d2:	230d      	movs	r3, #13
 80093d4:	e234      	b.n	8009840 <find_volume+0x658>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80093d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093d8:	7b1b      	ldrb	r3, [r3, #12]
 80093da:	b21b      	sxth	r3, r3
 80093dc:	021b      	lsls	r3, r3, #8
 80093de:	b21a      	sxth	r2, r3
 80093e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e2:	7adb      	ldrb	r3, [r3, #11]
 80093e4:	b21b      	sxth	r3, r3
 80093e6:	4313      	orrs	r3, r2
 80093e8:	b21a      	sxth	r2, r3
 80093ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093f0:	895b      	ldrh	r3, [r3, #10]
 80093f2:	b21b      	sxth	r3, r3
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d001      	beq.n	80093fc <find_volume+0x214>
		return FR_NO_FILESYSTEM;
 80093f8:	230d      	movs	r3, #13
 80093fa:	e221      	b.n	8009840 <find_volume+0x658>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80093fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093fe:	7ddb      	ldrb	r3, [r3, #23]
 8009400:	b21b      	sxth	r3, r3
 8009402:	021b      	lsls	r3, r3, #8
 8009404:	b21a      	sxth	r2, r3
 8009406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009408:	7d9b      	ldrb	r3, [r3, #22]
 800940a:	b21b      	sxth	r3, r3
 800940c:	4313      	orrs	r3, r2
 800940e:	b21b      	sxth	r3, r3
 8009410:	b29b      	uxth	r3, r3
 8009412:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8009414:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009416:	2b00      	cmp	r3, #0
 8009418:	d112      	bne.n	8009440 <find_volume+0x258>
 800941a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800941c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8009420:	061a      	lsls	r2, r3, #24
 8009422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009424:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009428:	041b      	lsls	r3, r3, #16
 800942a:	431a      	orrs	r2, r3
 800942c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009432:	021b      	lsls	r3, r3, #8
 8009434:	4313      	orrs	r3, r2
 8009436:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009438:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800943c:	4313      	orrs	r3, r2
 800943e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 8009440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009442:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009446:	461a      	mov	r2, r3
 8009448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800944a:	6193      	str	r3, [r2, #24]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800944c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800944e:	7c1a      	ldrb	r2, [r3, #16]
 8009450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009452:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009456:	70da      	strb	r2, [r3, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8009458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800945a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800945e:	78db      	ldrb	r3, [r3, #3]
 8009460:	2b01      	cmp	r3, #1
 8009462:	d009      	beq.n	8009478 <find_volume+0x290>
 8009464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009466:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800946a:	78db      	ldrb	r3, [r3, #3]
 800946c:	2b02      	cmp	r3, #2
 800946e:	d003      	beq.n	8009478 <find_volume+0x290>
		return FR_NO_FILESYSTEM;
 8009470:	230d      	movs	r3, #13
 8009472:	e1e5      	b.n	8009840 <find_volume+0x658>
 8009474:	20002bc8 	.word	0x20002bc8
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8009478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800947a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800947e:	78db      	ldrb	r3, [r3, #3]
 8009480:	461a      	mov	r2, r3
 8009482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009484:	fb02 f303 	mul.w	r3, r2, r3
 8009488:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800948a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800948c:	7b5a      	ldrb	r2, [r3, #13]
 800948e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009490:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009494:	709a      	strb	r2, [r3, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8009496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009498:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800949c:	789b      	ldrb	r3, [r3, #2]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00c      	beq.n	80094bc <find_volume+0x2d4>
 80094a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80094a8:	789b      	ldrb	r3, [r3, #2]
 80094aa:	461a      	mov	r2, r3
 80094ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80094b2:	789b      	ldrb	r3, [r3, #2]
 80094b4:	3b01      	subs	r3, #1
 80094b6:	4013      	ands	r3, r2
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d001      	beq.n	80094c0 <find_volume+0x2d8>
		return FR_NO_FILESYSTEM;
 80094bc:	230d      	movs	r3, #13
 80094be:	e1bf      	b.n	8009840 <find_volume+0x658>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 80094c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094c2:	7c9b      	ldrb	r3, [r3, #18]
 80094c4:	b21b      	sxth	r3, r3
 80094c6:	021b      	lsls	r3, r3, #8
 80094c8:	b21a      	sxth	r2, r3
 80094ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094cc:	7c5b      	ldrb	r3, [r3, #17]
 80094ce:	b21b      	sxth	r3, r3
 80094d0:	4313      	orrs	r3, r2
 80094d2:	b21b      	sxth	r3, r3
 80094d4:	b29a      	uxth	r2, r3
 80094d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80094dc:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 80094de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80094e4:	891b      	ldrh	r3, [r3, #8]
 80094e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80094e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80094ec:	8952      	ldrh	r2, [r2, #10]
 80094ee:	0952      	lsrs	r2, r2, #5
 80094f0:	b292      	uxth	r2, r2
 80094f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80094f6:	fb01 f202 	mul.w	r2, r1, r2
 80094fa:	1a9b      	subs	r3, r3, r2
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d001      	beq.n	8009506 <find_volume+0x31e>
		return FR_NO_FILESYSTEM;
 8009502:	230d      	movs	r3, #13
 8009504:	e19c      	b.n	8009840 <find_volume+0x658>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8009506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009508:	7d1b      	ldrb	r3, [r3, #20]
 800950a:	b21b      	sxth	r3, r3
 800950c:	021b      	lsls	r3, r3, #8
 800950e:	b21a      	sxth	r2, r3
 8009510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009512:	7cdb      	ldrb	r3, [r3, #19]
 8009514:	b21b      	sxth	r3, r3
 8009516:	4313      	orrs	r3, r2
 8009518:	b21b      	sxth	r3, r3
 800951a:	b29b      	uxth	r3, r3
 800951c:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800951e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009520:	2b00      	cmp	r3, #0
 8009522:	d112      	bne.n	800954a <find_volume+0x362>
 8009524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009526:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800952a:	061a      	lsls	r2, r3, #24
 800952c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009532:	041b      	lsls	r3, r3, #16
 8009534:	431a      	orrs	r2, r3
 8009536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009538:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800953c:	021b      	lsls	r3, r3, #8
 800953e:	4313      	orrs	r3, r2
 8009540:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009542:	f892 2020 	ldrb.w	r2, [r2, #32]
 8009546:	4313      	orrs	r3, r2
 8009548:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800954a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800954c:	7bdb      	ldrb	r3, [r3, #15]
 800954e:	b21b      	sxth	r3, r3
 8009550:	021b      	lsls	r3, r3, #8
 8009552:	b21a      	sxth	r2, r3
 8009554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009556:	7b9b      	ldrb	r3, [r3, #14]
 8009558:	b21b      	sxth	r3, r3
 800955a:	4313      	orrs	r3, r2
 800955c:	b21b      	sxth	r3, r3
 800955e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8009560:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009562:	2b00      	cmp	r3, #0
 8009564:	d101      	bne.n	800956a <find_volume+0x382>
 8009566:	230d      	movs	r3, #13
 8009568:	e16a      	b.n	8009840 <find_volume+0x658>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800956a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800956c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800956e:	4413      	add	r3, r2
 8009570:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009572:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009576:	8911      	ldrh	r1, [r2, #8]
 8009578:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800957a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800957e:	8952      	ldrh	r2, [r2, #10]
 8009580:	0952      	lsrs	r2, r2, #5
 8009582:	b292      	uxth	r2, r2
 8009584:	fbb1 f2f2 	udiv	r2, r1, r2
 8009588:	b292      	uxth	r2, r2
 800958a:	4413      	add	r3, r2
 800958c:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800958e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009592:	429a      	cmp	r2, r3
 8009594:	d201      	bcs.n	800959a <find_volume+0x3b2>
 8009596:	230d      	movs	r3, #13
 8009598:	e152      	b.n	8009840 <find_volume+0x658>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800959a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800959c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959e:	1ad3      	subs	r3, r2, r3
 80095a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80095a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80095a6:	7892      	ldrb	r2, [r2, #2]
 80095a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80095ac:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80095ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d101      	bne.n	80095b8 <find_volume+0x3d0>
 80095b4:	230d      	movs	r3, #13
 80095b6:	e143      	b.n	8009840 <find_volume+0x658>
	fmt = FS_FAT12;
 80095b8:	2301      	movs	r3, #1
 80095ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80095be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c0:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d902      	bls.n	80095ce <find_volume+0x3e6>
 80095c8:	2302      	movs	r3, #2
 80095ca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80095ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d0:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d902      	bls.n	80095de <find_volume+0x3f6>
 80095d8:	2303      	movs	r3, #3
 80095da:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80095de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e0:	3302      	adds	r3, #2
 80095e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80095e4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80095e8:	6153      	str	r3, [r2, #20]
	fs->volbase = bsect;								/* Volume start sector */
 80095ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095f0:	461a      	mov	r2, r3
 80095f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095f4:	61d3      	str	r3, [r2, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80095f6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80095f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095fa:	4413      	add	r3, r2
 80095fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80095fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009602:	6213      	str	r3, [r2, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 8009604:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009608:	4413      	add	r3, r2
 800960a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800960c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009610:	6293      	str	r3, [r2, #40]	@ 0x28
	if (fmt == FS_FAT32) {
 8009612:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009616:	2b03      	cmp	r3, #3
 8009618:	d124      	bne.n	8009664 <find_volume+0x47c>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800961a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800961c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009620:	891b      	ldrh	r3, [r3, #8]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d001      	beq.n	800962a <find_volume+0x442>
 8009626:	230d      	movs	r3, #13
 8009628:	e10a      	b.n	8009840 <find_volume+0x658>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800962a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009630:	061a      	lsls	r2, r3, #24
 8009632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009634:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8009638:	041b      	lsls	r3, r3, #16
 800963a:	431a      	orrs	r2, r3
 800963c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800963e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009642:	021b      	lsls	r3, r3, #8
 8009644:	4313      	orrs	r3, r2
 8009646:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009648:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 800964c:	4313      	orrs	r3, r2
 800964e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009650:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009654:	6253      	str	r3, [r2, #36]	@ 0x24
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8009656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009658:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800965c:	695b      	ldr	r3, [r3, #20]
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	647b      	str	r3, [r7, #68]	@ 0x44
 8009662:	e02b      	b.n	80096bc <find_volume+0x4d4>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8009664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009666:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800966a:	891b      	ldrh	r3, [r3, #8]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d101      	bne.n	8009674 <find_volume+0x48c>
 8009670:	230d      	movs	r3, #13
 8009672:	e0e5      	b.n	8009840 <find_volume+0x658>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8009674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009676:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800967a:	6a1a      	ldr	r2, [r3, #32]
 800967c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800967e:	4413      	add	r3, r2
 8009680:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009682:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009686:	6253      	str	r3, [r2, #36]	@ 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009688:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800968c:	2b02      	cmp	r3, #2
 800968e:	d105      	bne.n	800969c <find_volume+0x4b4>
 8009690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009692:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009696:	695b      	ldr	r3, [r3, #20]
 8009698:	005b      	lsls	r3, r3, #1
 800969a:	e00e      	b.n	80096ba <find_volume+0x4d2>
 800969c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096a2:	695a      	ldr	r2, [r3, #20]
 80096a4:	4613      	mov	r3, r2
 80096a6:	005b      	lsls	r3, r3, #1
 80096a8:	4413      	add	r3, r2
 80096aa:	085a      	lsrs	r2, r3, #1
 80096ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096b2:	695b      	ldr	r3, [r3, #20]
 80096b4:	f003 0301 	and.w	r3, r3, #1
 80096b8:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 80096ba:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80096bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096c2:	699a      	ldr	r2, [r3, #24]
 80096c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096ca:	895b      	ldrh	r3, [r3, #10]
 80096cc:	4619      	mov	r1, r3
 80096ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096d0:	440b      	add	r3, r1
 80096d2:	3b01      	subs	r3, #1
 80096d4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80096d6:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80096da:	8949      	ldrh	r1, [r1, #10]
 80096dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d201      	bcs.n	80096e8 <find_volume+0x500>
		return FR_NO_FILESYSTEM;
 80096e4:	230d      	movs	r3, #13
 80096e6:	e0ab      	b.n	8009840 <find_volume+0x658>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80096e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096ee:	461a      	mov	r2, r3
 80096f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80096f4:	6113      	str	r3, [r2, #16]
 80096f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80096fc:	691b      	ldr	r3, [r3, #16]
 80096fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009700:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009704:	60d3      	str	r3, [r2, #12]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8009706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009708:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800970c:	2280      	movs	r2, #128	@ 0x80
 800970e:	715a      	strb	r2, [r3, #5]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8009710:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009714:	2b03      	cmp	r3, #3
 8009716:	d17c      	bne.n	8009812 <find_volume+0x62a>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8009718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800971a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800971e:	b21b      	sxth	r3, r3
 8009720:	021b      	lsls	r3, r3, #8
 8009722:	b21a      	sxth	r2, r3
 8009724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009726:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800972a:	b21b      	sxth	r3, r3
 800972c:	4313      	orrs	r3, r2
 800972e:	b21b      	sxth	r3, r3
 8009730:	2b01      	cmp	r3, #1
 8009732:	d16e      	bne.n	8009812 <find_volume+0x62a>
		&& move_window(fs, bsect + 1) == FR_OK)
 8009734:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009736:	3301      	adds	r3, #1
 8009738:	4619      	mov	r1, r3
 800973a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800973c:	f7fd ff84 	bl	8007648 <move_window>
 8009740:	4603      	mov	r3, r0
 8009742:	2b00      	cmp	r3, #0
 8009744:	d165      	bne.n	8009812 <find_volume+0x62a>
	{
		fs->fsi_flag = 0;
 8009746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009748:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800974c:	2200      	movs	r2, #0
 800974e:	715a      	strb	r2, [r3, #5]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009752:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 8009756:	b21b      	sxth	r3, r3
 8009758:	021b      	lsls	r3, r3, #8
 800975a:	b21a      	sxth	r2, r3
 800975c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800975e:	f893 31fe 	ldrb.w	r3, [r3, #510]	@ 0x1fe
 8009762:	b21b      	sxth	r3, r3
 8009764:	4313      	orrs	r3, r2
 8009766:	b21b      	sxth	r3, r3
 8009768:	4a37      	ldr	r2, [pc, #220]	@ (8009848 <find_volume+0x660>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d151      	bne.n	8009812 <find_volume+0x62a>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800976e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009770:	78db      	ldrb	r3, [r3, #3]
 8009772:	061a      	lsls	r2, r3, #24
 8009774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009776:	789b      	ldrb	r3, [r3, #2]
 8009778:	041b      	lsls	r3, r3, #16
 800977a:	431a      	orrs	r2, r3
 800977c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800977e:	785b      	ldrb	r3, [r3, #1]
 8009780:	021b      	lsls	r3, r3, #8
 8009782:	4313      	orrs	r3, r2
 8009784:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009786:	7812      	ldrb	r2, [r2, #0]
 8009788:	4313      	orrs	r3, r2
 800978a:	4a30      	ldr	r2, [pc, #192]	@ (800984c <find_volume+0x664>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d140      	bne.n	8009812 <find_volume+0x62a>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8009790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009792:	f893 31e7 	ldrb.w	r3, [r3, #487]	@ 0x1e7
 8009796:	061a      	lsls	r2, r3, #24
 8009798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979a:	f893 31e6 	ldrb.w	r3, [r3, #486]	@ 0x1e6
 800979e:	041b      	lsls	r3, r3, #16
 80097a0:	431a      	orrs	r2, r3
 80097a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a4:	f893 31e5 	ldrb.w	r3, [r3, #485]	@ 0x1e5
 80097a8:	021b      	lsls	r3, r3, #8
 80097aa:	4313      	orrs	r3, r2
 80097ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80097ae:	f892 21e4 	ldrb.w	r2, [r2, #484]	@ 0x1e4
 80097b2:	4313      	orrs	r3, r2
 80097b4:	4a26      	ldr	r2, [pc, #152]	@ (8009850 <find_volume+0x668>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d12b      	bne.n	8009812 <find_volume+0x62a>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80097ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097bc:	f893 31eb 	ldrb.w	r3, [r3, #491]	@ 0x1eb
 80097c0:	061a      	lsls	r2, r3, #24
 80097c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c4:	f893 31ea 	ldrb.w	r3, [r3, #490]	@ 0x1ea
 80097c8:	041b      	lsls	r3, r3, #16
 80097ca:	431a      	orrs	r2, r3
 80097cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ce:	f893 31e9 	ldrb.w	r3, [r3, #489]	@ 0x1e9
 80097d2:	021b      	lsls	r3, r3, #8
 80097d4:	4313      	orrs	r3, r2
 80097d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80097d8:	f892 21e8 	ldrb.w	r2, [r2, #488]	@ 0x1e8
 80097dc:	4313      	orrs	r3, r2
 80097de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80097e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80097e4:	6113      	str	r3, [r2, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80097e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097e8:	f893 31ef 	ldrb.w	r3, [r3, #495]	@ 0x1ef
 80097ec:	061a      	lsls	r2, r3, #24
 80097ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097f0:	f893 31ee 	ldrb.w	r3, [r3, #494]	@ 0x1ee
 80097f4:	041b      	lsls	r3, r3, #16
 80097f6:	431a      	orrs	r2, r3
 80097f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097fa:	f893 31ed 	ldrb.w	r3, [r3, #493]	@ 0x1ed
 80097fe:	021b      	lsls	r3, r3, #8
 8009800:	4313      	orrs	r3, r2
 8009802:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009804:	f892 21ec 	ldrb.w	r2, [r2, #492]	@ 0x1ec
 8009808:	4313      	orrs	r3, r2
 800980a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800980c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009810:	60d3      	str	r3, [r2, #12]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8009812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009814:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009818:	461a      	mov	r2, r3
 800981a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800981e:	7013      	strb	r3, [r2, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8009820:	4b0c      	ldr	r3, [pc, #48]	@ (8009854 <find_volume+0x66c>)
 8009822:	881b      	ldrh	r3, [r3, #0]
 8009824:	3301      	adds	r3, #1
 8009826:	b29a      	uxth	r2, r3
 8009828:	4b0a      	ldr	r3, [pc, #40]	@ (8009854 <find_volume+0x66c>)
 800982a:	801a      	strh	r2, [r3, #0]
 800982c:	4b09      	ldr	r3, [pc, #36]	@ (8009854 <find_volume+0x66c>)
 800982e:	881a      	ldrh	r2, [r3, #0]
 8009830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009832:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009836:	80da      	strh	r2, [r3, #6]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8009838:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800983a:	f7fd fe89 	bl	8007550 <clear_lock>
#endif

	return FR_OK;
 800983e:	2300      	movs	r3, #0
}
 8009840:	4618      	mov	r0, r3
 8009842:	3758      	adds	r7, #88	@ 0x58
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}
 8009848:	ffffaa55 	.word	0xffffaa55
 800984c:	41615252 	.word	0x41615252
 8009850:	61417272 	.word	0x61417272
 8009854:	20002bcc 	.word	0x20002bcc

08009858 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d02a      	beq.n	80098c0 <validate+0x68>
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d024      	beq.n	80098c0 <validate+0x68>
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009882:	781b      	ldrb	r3, [r3, #0]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d01b      	beq.n	80098c0 <validate+0x68>
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009894:	88da      	ldrh	r2, [r3, #6]
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800989c:	889b      	ldrh	r3, [r3, #4]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d10e      	bne.n	80098c0 <validate+0x68>
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098ae:	785b      	ldrb	r3, [r3, #1]
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7fd fba3 	bl	8006ffc <disk_status>
 80098b6:	4603      	mov	r3, r0
 80098b8:	f003 0301 	and.w	r3, r3, #1
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d001      	beq.n	80098c4 <validate+0x6c>
		return FR_INVALID_OBJECT;
 80098c0:	2309      	movs	r3, #9
 80098c2:	e000      	b.n	80098c6 <validate+0x6e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 80098c4:	2300      	movs	r3, #0
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3710      	adds	r7, #16
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
	...

080098d0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b088      	sub	sp, #32
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	4613      	mov	r3, r2
 80098dc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80098e2:	f107 0310 	add.w	r3, r7, #16
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7ff fbcc 	bl	8009084 <get_ldnumber>
 80098ec:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80098ee:	69fb      	ldr	r3, [r7, #28]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	da01      	bge.n	80098f8 <f_mount+0x28>
 80098f4:	230b      	movs	r3, #11
 80098f6:	e02f      	b.n	8009958 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80098f8:	4a19      	ldr	r2, [pc, #100]	@ (8009960 <f_mount+0x90>)
 80098fa:	69fb      	ldr	r3, [r7, #28]
 80098fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009900:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009902:	69bb      	ldr	r3, [r7, #24]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d007      	beq.n	8009918 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 8009908:	69b8      	ldr	r0, [r7, #24]
 800990a:	f7fd fe21 	bl	8007550 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009914:	2200      	movs	r2, #0
 8009916:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d004      	beq.n	8009928 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009924:	2200      	movs	r2, #0
 8009926:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	490d      	ldr	r1, [pc, #52]	@ (8009960 <f_mount+0x90>)
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d002      	beq.n	800993e <f_mount+0x6e>
 8009938:	79fb      	ldrb	r3, [r7, #7]
 800993a:	2b01      	cmp	r3, #1
 800993c:	d001      	beq.n	8009942 <f_mount+0x72>
 800993e:	2300      	movs	r3, #0
 8009940:	e00a      	b.n	8009958 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8009942:	f107 0108 	add.w	r1, r7, #8
 8009946:	f107 030c 	add.w	r3, r7, #12
 800994a:	2200      	movs	r2, #0
 800994c:	4618      	mov	r0, r3
 800994e:	f7ff fc4b 	bl	80091e8 <find_volume>
 8009952:	4603      	mov	r3, r0
 8009954:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009956:	7dfb      	ldrb	r3, [r7, #23]
}
 8009958:	4618      	mov	r0, r3
 800995a:	3720      	adds	r7, #32
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}
 8009960:	20002bc8 	.word	0x20002bc8

08009964 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 800996a:	b086      	sub	sp, #24
 800996c:	af00      	add	r7, sp, #0
 800996e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009972:	f843 0c4c 	str.w	r0, [r3, #-76]
 8009976:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800997a:	f843 1c50 	str.w	r1, [r3, #-80]
 800997e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009982:	f803 2c51 	strb.w	r2, [r3, #-81]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8009986:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800998a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d101      	bne.n	8009996 <f_open+0x32>
 8009992:	2309      	movs	r3, #9
 8009994:	e2f3      	b.n	8009f7e <f_open+0x61a>
	fp->fs = 0;			/* Clear file object */
 8009996:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800999a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 800999e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099a2:	461a      	mov	r2, r3
 80099a4:	2300      	movs	r3, #0
 80099a6:	6013      	str	r3, [r2, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80099a8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80099ac:	461a      	mov	r2, r3
 80099ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80099b2:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 80099b6:	f003 031f 	and.w	r3, r3, #31
 80099ba:	f802 3c51 	strb.w	r3, [r2, #-81]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 80099be:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80099c2:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 80099c6:	f023 0301 	bic.w	r3, r3, #1
 80099ca:	b2da      	uxtb	r2, r3
 80099cc:	f107 0118 	add.w	r1, r7, #24
 80099d0:	3910      	subs	r1, #16
 80099d2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80099d6:	3b18      	subs	r3, #24
 80099d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099dc:	4618      	mov	r0, r3
 80099de:	f7ff fc03 	bl	80091e8 <find_volume>
 80099e2:	4603      	mov	r3, r0
 80099e4:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80099e8:	f102 0217 	add.w	r2, r2, #23
 80099ec:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80099ee:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 80099f2:	f103 0317 	add.w	r3, r3, #23
 80099f6:	781b      	ldrb	r3, [r3, #0]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	f040 82bb 	bne.w	8009f74 <f_open+0x610>
		INIT_BUF(dj);
 80099fe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009a02:	461a      	mov	r2, r3
 8009a04:	f107 0318 	add.w	r3, r7, #24
 8009a08:	3b04      	subs	r3, #4
 8009a0a:	f8c2 3fe0 	str.w	r3, [r2, #4064]	@ 0xfe0
 8009a0e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009a12:	461a      	mov	r2, r3
 8009a14:	4bd3      	ldr	r3, [pc, #844]	@ (8009d64 <f_open+0x400>)
 8009a16:	f8c2 3fe8 	str.w	r3, [r2, #4072]	@ 0xfe8
		res = follow_path(&dj, path);	/* Follow the file path */
 8009a1a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009a1e:	f853 2c50 	ldr.w	r2, [r3, #-80]
 8009a22:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009a26:	3b18      	subs	r3, #24
 8009a28:	4611      	mov	r1, r2
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f7ff fab4 	bl	8008f98 <follow_path>
 8009a30:	4603      	mov	r3, r0
 8009a32:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009a36:	f102 0217 	add.w	r2, r2, #23
 8009a3a:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 8009a3c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009a40:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	@ 0xfdc
 8009a44:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009a48:	f102 0210 	add.w	r2, r2, #16
 8009a4c:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009a4e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009a52:	f103 0317 	add.w	r3, r3, #23
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d124      	bne.n	8009aa6 <f_open+0x142>
			if (!dir)	/* Default directory itself */
 8009a5c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009a60:	f103 0310 	add.w	r3, r3, #16
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d106      	bne.n	8009a78 <f_open+0x114>
				res = FR_INVALID_NAME;
 8009a6a:	2306      	movs	r3, #6
 8009a6c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009a70:	f102 0217 	add.w	r2, r2, #23
 8009a74:	7013      	strb	r3, [r2, #0]
 8009a76:	e016      	b.n	8009aa6 <f_open+0x142>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009a78:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009a7c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	bf8c      	ite	hi
 8009a84:	2301      	movhi	r3, #1
 8009a86:	2300      	movls	r3, #0
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009a90:	3b18      	subs	r3, #24
 8009a92:	4611      	mov	r1, r2
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7fd fbc7 	bl	8007228 <chk_lock>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009aa0:	f102 0217 	add.w	r2, r2, #23
 8009aa4:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009aa6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009aaa:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009aae:	f003 031c 	and.w	r3, r3, #28
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f000 813c 	beq.w	8009d30 <f_open+0x3cc>
			if (res != FR_OK) {					/* No file, create new */
 8009ab8:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009abc:	f103 0317 	add.w	r3, r3, #23
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d02e      	beq.n	8009b24 <f_open+0x1c0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8009ac6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009aca:	f103 0317 	add.w	r3, r3, #23
 8009ace:	781b      	ldrb	r3, [r3, #0]
 8009ad0:	2b04      	cmp	r3, #4
 8009ad2:	d112      	bne.n	8009afa <f_open+0x196>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009ad4:	f7fd fc18 	bl	8007308 <enq_lock>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d007      	beq.n	8009aee <f_open+0x18a>
 8009ade:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009ae2:	3b18      	subs	r3, #24
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7fe ff75 	bl	80089d4 <dir_register>
 8009aea:	4603      	mov	r3, r0
 8009aec:	e000      	b.n	8009af0 <f_open+0x18c>
 8009aee:	2312      	movs	r3, #18
 8009af0:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009af4:	f102 0217 	add.w	r2, r2, #23
 8009af8:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009afa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009afe:	461a      	mov	r2, r3
 8009b00:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009b04:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009b08:	f043 0308 	orr.w	r3, r3, #8
 8009b0c:	f802 3c51 	strb.w	r3, [r2, #-81]
				dir = dj.dir;					/* New entry */
 8009b10:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009b14:	f8d3 3fdc 	ldr.w	r3, [r3, #4060]	@ 0xfdc
 8009b18:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009b1c:	f102 0210 	add.w	r2, r2, #16
 8009b20:	6013      	str	r3, [r2, #0]
 8009b22:	e01f      	b.n	8009b64 <f_open+0x200>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009b24:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009b28:	f103 0310 	add.w	r3, r3, #16
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	330b      	adds	r3, #11
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	f003 0311 	and.w	r3, r3, #17
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d006      	beq.n	8009b48 <f_open+0x1e4>
					res = FR_DENIED;
 8009b3a:	2307      	movs	r3, #7
 8009b3c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009b40:	f102 0217 	add.w	r2, r2, #23
 8009b44:	7013      	strb	r3, [r2, #0]
 8009b46:	e00d      	b.n	8009b64 <f_open+0x200>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8009b48:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009b4c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009b50:	f003 0304 	and.w	r3, r3, #4
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d005      	beq.n	8009b64 <f_open+0x200>
						res = FR_EXIST;
 8009b58:	2308      	movs	r3, #8
 8009b5a:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009b5e:	f102 0217 	add.w	r2, r2, #23
 8009b62:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009b64:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009b68:	f103 0317 	add.w	r3, r3, #23
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	f040 8113 	bne.w	8009d9a <f_open+0x436>
 8009b74:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009b78:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009b7c:	f003 0308 	and.w	r3, r3, #8
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	f000 810a 	beq.w	8009d9a <f_open+0x436>
				dw = GET_FATTIME();				/* Created time */
 8009b86:	f7fd f9d7 	bl	8006f38 <get_fattime>
 8009b8a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009b8e:	f103 030c 	add.w	r3, r3, #12
 8009b92:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8009b94:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009b98:	f103 0310 	add.w	r3, r3, #16
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	330e      	adds	r3, #14
 8009ba0:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009ba4:	f102 020c 	add.w	r2, r2, #12
 8009ba8:	6812      	ldr	r2, [r2, #0]
 8009baa:	b2d2      	uxtb	r2, r2
 8009bac:	701a      	strb	r2, [r3, #0]
 8009bae:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009bb2:	f103 030c 	add.w	r3, r3, #12
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	b29b      	uxth	r3, r3
 8009bba:	0a1b      	lsrs	r3, r3, #8
 8009bbc:	b29a      	uxth	r2, r3
 8009bbe:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009bc2:	f103 0310 	add.w	r3, r3, #16
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	330f      	adds	r3, #15
 8009bca:	b2d2      	uxtb	r2, r2
 8009bcc:	701a      	strb	r2, [r3, #0]
 8009bce:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009bd2:	f103 030c 	add.w	r3, r3, #12
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	0c1a      	lsrs	r2, r3, #16
 8009bda:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009bde:	f103 0310 	add.w	r3, r3, #16
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	3310      	adds	r3, #16
 8009be6:	b2d2      	uxtb	r2, r2
 8009be8:	701a      	strb	r2, [r3, #0]
 8009bea:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009bee:	f103 030c 	add.w	r3, r3, #12
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	0e1a      	lsrs	r2, r3, #24
 8009bf6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009bfa:	f103 0310 	add.w	r3, r3, #16
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	3311      	adds	r3, #17
 8009c02:	b2d2      	uxtb	r2, r2
 8009c04:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8009c06:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009c0a:	f103 0310 	add.w	r3, r3, #16
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	330b      	adds	r3, #11
 8009c12:	2200      	movs	r2, #0
 8009c14:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8009c16:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009c1a:	f103 0310 	add.w	r3, r3, #16
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	331c      	adds	r3, #28
 8009c22:	2200      	movs	r2, #0
 8009c24:	701a      	strb	r2, [r3, #0]
 8009c26:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009c2a:	f103 0310 	add.w	r3, r3, #16
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	331d      	adds	r3, #29
 8009c32:	2200      	movs	r2, #0
 8009c34:	701a      	strb	r2, [r3, #0]
 8009c36:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009c3a:	f103 0310 	add.w	r3, r3, #16
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	331e      	adds	r3, #30
 8009c42:	2200      	movs	r2, #0
 8009c44:	701a      	strb	r2, [r3, #0]
 8009c46:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009c4a:	f103 0310 	add.w	r3, r3, #16
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	331f      	adds	r3, #31
 8009c52:	2200      	movs	r2, #0
 8009c54:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8009c56:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009c5a:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8009c5e:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009c62:	f102 0210 	add.w	r2, r2, #16
 8009c66:	6811      	ldr	r1, [r2, #0]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f7fe fc00 	bl	800846e <ld_clust>
 8009c6e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009c72:	f103 0308 	add.w	r3, r3, #8
 8009c76:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 8009c78:	2100      	movs	r1, #0
 8009c7a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009c7e:	f103 0310 	add.w	r3, r3, #16
 8009c82:	6818      	ldr	r0, [r3, #0]
 8009c84:	f7fe fc23 	bl	80084ce <st_clust>
				dj.fs->wflag = 1;
 8009c88:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009c8c:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8009c90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c94:	2201      	movs	r2, #1
 8009c96:	711a      	strb	r2, [r3, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 8009c98:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009c9c:	f103 0308 	add.w	r3, r3, #8
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d079      	beq.n	8009d9a <f_open+0x436>
					dw = dj.fs->winsect;
 8009ca6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009caa:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8009cae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb4:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009cb8:	f102 020c 	add.w	r2, r2, #12
 8009cbc:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 8009cbe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009cc2:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8009cc6:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009cca:	f102 0208 	add.w	r2, r2, #8
 8009cce:	6811      	ldr	r1, [r2, #0]
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f7fe f81d 	bl	8007d10 <remove_chain>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009cdc:	f102 0217 	add.w	r2, r2, #23
 8009ce0:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 8009ce2:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009ce6:	f103 0317 	add.w	r3, r3, #23
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d154      	bne.n	8009d9a <f_open+0x436>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8009cf0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009cf4:	f8d3 2fc8 	ldr.w	r2, [r3, #4040]	@ 0xfc8
 8009cf8:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009cfc:	f103 0308 	add.w	r3, r3, #8
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009d08:	60d3      	str	r3, [r2, #12]
						res = move_window(dj.fs, dw);
 8009d0a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009d0e:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8009d12:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009d16:	f102 020c 	add.w	r2, r2, #12
 8009d1a:	6811      	ldr	r1, [r2, #0]
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f7fd fc93 	bl	8007648 <move_window>
 8009d22:	4603      	mov	r3, r0
 8009d24:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009d28:	f102 0217 	add.w	r2, r2, #23
 8009d2c:	7013      	strb	r3, [r2, #0]
 8009d2e:	e034      	b.n	8009d9a <f_open+0x436>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8009d30:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009d34:	f103 0317 	add.w	r3, r3, #23
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d12d      	bne.n	8009d9a <f_open+0x436>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8009d3e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009d42:	f103 0310 	add.w	r3, r3, #16
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	330b      	adds	r3, #11
 8009d4a:	781b      	ldrb	r3, [r3, #0]
 8009d4c:	f003 0310 	and.w	r3, r3, #16
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d009      	beq.n	8009d68 <f_open+0x404>
					res = FR_NO_FILE;
 8009d54:	2304      	movs	r3, #4
 8009d56:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009d5a:	f102 0217 	add.w	r2, r2, #23
 8009d5e:	7013      	strb	r3, [r2, #0]
 8009d60:	e01b      	b.n	8009d9a <f_open+0x436>
 8009d62:	bf00      	nop
 8009d64:	20002be8 	.word	0x20002be8
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8009d68:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009d6c:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009d70:	f003 0302 	and.w	r3, r3, #2
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d010      	beq.n	8009d9a <f_open+0x436>
 8009d78:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009d7c:	f103 0310 	add.w	r3, r3, #16
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	330b      	adds	r3, #11
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	f003 0301 	and.w	r3, r3, #1
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d005      	beq.n	8009d9a <f_open+0x436>
						res = FR_DENIED;
 8009d8e:	2307      	movs	r3, #7
 8009d90:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009d94:	f102 0217 	add.w	r2, r2, #23
 8009d98:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 8009d9a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009d9e:	f103 0317 	add.w	r3, r3, #23
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d155      	bne.n	8009e54 <f_open+0x4f0>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009da8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009dac:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009db0:	f003 0308 	and.w	r3, r3, #8
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d00a      	beq.n	8009dce <f_open+0x46a>
				mode |= FA__WRITTEN;
 8009db8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009dc2:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009dc6:	f043 0320 	orr.w	r3, r3, #32
 8009dca:	f802 3c51 	strb.w	r3, [r2, #-81]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8009dce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009dd2:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8009dd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ddc:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8009de0:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8009de4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009de8:	61d3      	str	r3, [r2, #28]
			fp->dir_ptr = dir;
 8009dea:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009dee:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009df2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009df6:	461a      	mov	r2, r3
 8009df8:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009dfc:	f103 0310 	add.w	r3, r3, #16
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	6213      	str	r3, [r2, #32]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009e04:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009e08:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	bf8c      	ite	hi
 8009e10:	2301      	movhi	r3, #1
 8009e12:	2300      	movls	r3, #0
 8009e14:	b2db      	uxtb	r3, r3
 8009e16:	461a      	mov	r2, r3
 8009e18:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009e1c:	3b18      	subs	r3, #24
 8009e1e:	4611      	mov	r1, r2
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7fd fa95 	bl	8007350 <inc_lock>
 8009e26:	4602      	mov	r2, r0
 8009e28:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009e2c:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009e30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e34:	629a      	str	r2, [r3, #40]	@ 0x28
			if (!fp->lockid) res = FR_INT_ERR;
 8009e36:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009e3a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009e3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d105      	bne.n	8009e54 <f_open+0x4f0>
 8009e48:	2302      	movs	r3, #2
 8009e4a:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009e4e:	f102 0217 	add.w	r2, r2, #23
 8009e52:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8009e54:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009e58:	f103 0317 	add.w	r3, r3, #23
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	f040 8088 	bne.w	8009f74 <f_open+0x610>
			fp->flag = mode;					/* File access mode */
 8009e64:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009e68:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009e6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e70:	461a      	mov	r2, r3
 8009e72:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009e76:	f813 3c51 	ldrb.w	r3, [r3, #-81]
 8009e7a:	7193      	strb	r3, [r2, #6]
			fp->err = 0;						/* Clear error flag */
 8009e7c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009e80:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009e84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e88:	2200      	movs	r2, #0
 8009e8a:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8009e8c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009e90:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8009e94:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009e98:	f102 0210 	add.w	r2, r2, #16
 8009e9c:	6811      	ldr	r1, [r2, #0]
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f7fe fae5 	bl	800846e <ld_clust>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009eaa:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009eae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009eb2:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8009eb4:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009eb8:	f103 0310 	add.w	r3, r3, #16
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	331f      	adds	r3, #31
 8009ec0:	781b      	ldrb	r3, [r3, #0]
 8009ec2:	061a      	lsls	r2, r3, #24
 8009ec4:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009ec8:	f103 0310 	add.w	r3, r3, #16
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	331e      	adds	r3, #30
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	041b      	lsls	r3, r3, #16
 8009ed4:	431a      	orrs	r2, r3
 8009ed6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009eda:	f103 0310 	add.w	r3, r3, #16
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	331d      	adds	r3, #29
 8009ee2:	781b      	ldrb	r3, [r3, #0]
 8009ee4:	021b      	lsls	r3, r3, #8
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8009eec:	f102 0210 	add.w	r2, r2, #16
 8009ef0:	6812      	ldr	r2, [r2, #0]
 8009ef2:	321c      	adds	r2, #28
 8009ef4:	7812      	ldrb	r2, [r2, #0]
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8009efc:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8009f00:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009f04:	60d3      	str	r3, [r2, #12]
			fp->fptr = 0;						/* File pointer */
 8009f06:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009f0a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009f0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f12:	461a      	mov	r2, r3
 8009f14:	2300      	movs	r3, #0
 8009f16:	6093      	str	r3, [r2, #8]
			fp->dsect = 0;
 8009f18:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009f1c:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009f20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f24:	461a      	mov	r2, r3
 8009f26:	2300      	movs	r3, #0
 8009f28:	6193      	str	r3, [r2, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8009f2a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009f2e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009f32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f36:	461a      	mov	r2, r3
 8009f38:	2300      	movs	r3, #0
 8009f3a:	6253      	str	r3, [r2, #36]	@ 0x24
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8009f3c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009f40:	f8d3 3fc8 	ldr.w	r3, [r3, #4040]	@ 0xfc8
 8009f44:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8009f48:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8009f4c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009f50:	6013      	str	r3, [r2, #0]
			fp->id = fp->fs->id;
 8009f52:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009f56:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009f5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f64:	88da      	ldrh	r2, [r3, #6]
 8009f66:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009f6a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8009f6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009f72:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 8009f74:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8009f78:	f103 0317 	add.w	r3, r3, #23
 8009f7c:	781b      	ldrb	r3, [r3, #0]
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 8009f84:	3718      	adds	r7, #24
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop

08009f8c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b08a      	sub	sp, #40	@ 0x28
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	60f8      	str	r0, [r7, #12]
 8009f94:	60b9      	str	r1, [r7, #8]
 8009f96:	607a      	str	r2, [r7, #4]
 8009f98:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f7ff fc57 	bl	8009858 <validate>
 8009faa:	4603      	mov	r3, r0
 8009fac:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8009fae:	7dfb      	ldrb	r3, [r7, #23]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d001      	beq.n	8009fb8 <f_write+0x2c>
 8009fb4:	7dfb      	ldrb	r3, [r7, #23]
 8009fb6:	e21e      	b.n	800a3f6 <f_write+0x46a>
	if (fp->err)							/* Check error */
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fbe:	79db      	ldrb	r3, [r3, #7]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d004      	beq.n	8009fce <f_write+0x42>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fca:	79db      	ldrb	r3, [r3, #7]
 8009fcc:	e213      	b.n	800a3f6 <f_write+0x46a>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fd4:	799b      	ldrb	r3, [r3, #6]
 8009fd6:	f003 0302 	and.w	r3, r3, #2
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d101      	bne.n	8009fe2 <f_write+0x56>
		LEAVE_FF(fp->fs, FR_DENIED);
 8009fde:	2307      	movs	r3, #7
 8009fe0:	e209      	b.n	800a3f6 <f_write+0x46a>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009fe8:	689a      	ldr	r2, [r3, #8]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	441a      	add	r2, r3
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	f080 81d9 	bcs.w	800a3ae <f_write+0x422>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800a000:	e1d5      	b.n	800a3ae <f_write+0x422>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	68fa      	ldr	r2, [r7, #12]
 800a00c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a010:	6812      	ldr	r2, [r2, #0]
 800a012:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a016:	8952      	ldrh	r2, [r2, #10]
 800a018:	fbb3 f1f2 	udiv	r1, r3, r2
 800a01c:	fb01 f202 	mul.w	r2, r1, r2
 800a020:	1a9b      	subs	r3, r3, r2
 800a022:	2b00      	cmp	r3, #0
 800a024:	f040 8169 	bne.w	800a2fa <f_write+0x36e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	68fa      	ldr	r2, [r7, #12]
 800a032:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a036:	6812      	ldr	r2, [r2, #0]
 800a038:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a03c:	8952      	ldrh	r2, [r2, #10]
 800a03e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a042:	b2da      	uxtb	r2, r3
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a050:	789b      	ldrb	r3, [r3, #2]
 800a052:	3b01      	subs	r3, #1
 800a054:	b2db      	uxtb	r3, r3
 800a056:	4013      	ands	r3, r2
 800a058:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800a05a:	7dbb      	ldrb	r3, [r7, #22]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d15f      	bne.n	800a120 <f_write+0x194>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d111      	bne.n	800a090 <f_write+0x104>
					clst = fp->sclust;		/* Follow from the origin */
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a072:	691b      	ldr	r3, [r3, #16]
 800a074:	627b      	str	r3, [r7, #36]	@ 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800a076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d126      	bne.n	800a0ca <f_write+0x13e>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2100      	movs	r1, #0
 800a086:	4618      	mov	r0, r3
 800a088:	f7fd fea3 	bl	8007dd2 <create_chain>
 800a08c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a08e:	e01c      	b.n	800a0ca <f_write+0x13e>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d009      	beq.n	800a0b0 <f_write+0x124>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0a2:	689b      	ldr	r3, [r3, #8]
 800a0a4:	4619      	mov	r1, r3
 800a0a6:	68f8      	ldr	r0, [r7, #12]
 800a0a8:	f7fd ff3b 	bl	8007f22 <clmt_clust>
 800a0ac:	6278      	str	r0, [r7, #36]	@ 0x24
 800a0ae:	e00c      	b.n	800a0ca <f_write+0x13e>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0b6:	681a      	ldr	r2, [r3, #0]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0be:	695b      	ldr	r3, [r3, #20]
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	4610      	mov	r0, r2
 800a0c4:	f7fd fe85 	bl	8007dd2 <create_chain>
 800a0c8:	6278      	str	r0, [r7, #36]	@ 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a0ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	f000 8173 	beq.w	800a3b8 <f_write+0x42c>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800a0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d106      	bne.n	800a0e6 <f_write+0x15a>
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0de:	2202      	movs	r2, #2
 800a0e0:	71da      	strb	r2, [r3, #7]
 800a0e2:	2302      	movs	r3, #2
 800a0e4:	e187      	b.n	800a3f6 <f_write+0x46a>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800a0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a0ec:	d106      	bne.n	800a0fc <f_write+0x170>
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0f4:	2201      	movs	r2, #1
 800a0f6:	71da      	strb	r2, [r3, #7]
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	e17c      	b.n	800a3f6 <f_write+0x46a>
				fp->clust = clst;			/* Update current cluster */
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a102:	461a      	mov	r2, r3
 800a104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a106:	6153      	str	r3, [r2, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a10e:	691b      	ldr	r3, [r3, #16]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d105      	bne.n	800a120 <f_write+0x194>
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a11a:	461a      	mov	r2, r3
 800a11c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a11e:	6113      	str	r3, [r2, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a126:	799b      	ldrb	r3, [r3, #6]
 800a128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d023      	beq.n	800a178 <f_write+0x1ec>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a13c:	7858      	ldrb	r0, [r3, #1]
 800a13e:	68f9      	ldr	r1, [r7, #12]
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a146:	699a      	ldr	r2, [r3, #24]
 800a148:	2301      	movs	r3, #1
 800a14a:	f7fc ffb7 	bl	80070bc <disk_write>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d006      	beq.n	800a162 <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a15a:	2201      	movs	r2, #1
 800a15c:	71da      	strb	r2, [r3, #7]
 800a15e:	2301      	movs	r3, #1
 800a160:	e149      	b.n	800a3f6 <f_write+0x46a>
				fp->flag &= ~FA__DIRTY;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a168:	799b      	ldrb	r3, [r3, #6]
 800a16a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a16e:	b2da      	uxtb	r2, r3
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a176:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a17e:	681a      	ldr	r2, [r3, #0]
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a186:	695b      	ldr	r3, [r3, #20]
 800a188:	4619      	mov	r1, r3
 800a18a:	4610      	mov	r0, r2
 800a18c:	f7fd fb4d 	bl	800782a <clust2sect>
 800a190:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d106      	bne.n	800a1a6 <f_write+0x21a>
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a19e:	2202      	movs	r2, #2
 800a1a0:	71da      	strb	r2, [r3, #7]
 800a1a2:	2302      	movs	r3, #2
 800a1a4:	e127      	b.n	800a3f6 <f_write+0x46a>
			sect += csect;
 800a1a6:	7dbb      	ldrb	r3, [r7, #22]
 800a1a8:	693a      	ldr	r2, [r7, #16]
 800a1aa:	4413      	add	r3, r2
 800a1ac:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a1ba:	895b      	ldrh	r3, [r3, #10]
 800a1bc:	461a      	mov	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a1c4:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a1c6:	69fb      	ldr	r3, [r7, #28]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d069      	beq.n	800a2a0 <f_write+0x314>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800a1cc:	7dba      	ldrb	r2, [r7, #22]
 800a1ce:	69fb      	ldr	r3, [r7, #28]
 800a1d0:	4413      	add	r3, r2
 800a1d2:	68fa      	ldr	r2, [r7, #12]
 800a1d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a1d8:	6812      	ldr	r2, [r2, #0]
 800a1da:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a1de:	7892      	ldrb	r2, [r2, #2]
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d90a      	bls.n	800a1fa <f_write+0x26e>
					cc = fp->fs->csize - csect;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a1f0:	789b      	ldrb	r3, [r3, #2]
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	7dbb      	ldrb	r3, [r7, #22]
 800a1f6:	1ad3      	subs	r3, r2, r3
 800a1f8:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a206:	7858      	ldrb	r0, [r3, #1]
 800a208:	69fb      	ldr	r3, [r7, #28]
 800a20a:	693a      	ldr	r2, [r7, #16]
 800a20c:	69b9      	ldr	r1, [r7, #24]
 800a20e:	f7fc ff55 	bl	80070bc <disk_write>
 800a212:	4603      	mov	r3, r0
 800a214:	2b00      	cmp	r3, #0
 800a216:	d006      	beq.n	800a226 <f_write+0x29a>
					ABORT(fp->fs, FR_DISK_ERR);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a21e:	2201      	movs	r2, #1
 800a220:	71da      	strb	r2, [r3, #7]
 800a222:	2301      	movs	r3, #1
 800a224:	e0e7      	b.n	800a3f6 <f_write+0x46a>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a22c:	699a      	ldr	r2, [r3, #24]
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	1ad3      	subs	r3, r2, r3
 800a232:	69fa      	ldr	r2, [r7, #28]
 800a234:	429a      	cmp	r2, r3
 800a236:	d926      	bls.n	800a286 <f_write+0x2fa>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800a238:	68f8      	ldr	r0, [r7, #12]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a240:	699a      	ldr	r2, [r3, #24]
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	1ad3      	subs	r3, r2, r3
 800a246:	68fa      	ldr	r2, [r7, #12]
 800a248:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a24c:	6812      	ldr	r2, [r2, #0]
 800a24e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a252:	8952      	ldrh	r2, [r2, #10]
 800a254:	fb02 f303 	mul.w	r3, r2, r3
 800a258:	69ba      	ldr	r2, [r7, #24]
 800a25a:	18d1      	adds	r1, r2, r3
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a268:	895b      	ldrh	r3, [r3, #10]
 800a26a:	461a      	mov	r2, r3
 800a26c:	f7fc ff64 	bl	8007138 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a276:	799b      	ldrb	r3, [r3, #6]
 800a278:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a27c:	b2da      	uxtb	r2, r3
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a284:	719a      	strb	r2, [r3, #6]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a292:	895b      	ldrh	r3, [r3, #10]
 800a294:	461a      	mov	r2, r3
 800a296:	69fb      	ldr	r3, [r7, #28]
 800a298:	fb02 f303 	mul.w	r3, r2, r3
 800a29c:	623b      	str	r3, [r7, #32]
				continue;
 800a29e:	e06e      	b.n	800a37e <f_write+0x3f2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2a6:	699b      	ldr	r3, [r3, #24]
 800a2a8:	693a      	ldr	r2, [r7, #16]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d01f      	beq.n	800a2ee <f_write+0x362>
				if (fp->fptr < fp->fsize &&
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2b4:	689a      	ldr	r2, [r3, #8]
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2bc:	68db      	ldr	r3, [r3, #12]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d215      	bcs.n	800a2ee <f_write+0x362>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2ce:	7858      	ldrb	r0, [r3, #1]
 800a2d0:	68f9      	ldr	r1, [r7, #12]
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	693a      	ldr	r2, [r7, #16]
 800a2d6:	f7fc fed1 	bl	800707c <disk_read>
 800a2da:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d006      	beq.n	800a2ee <f_write+0x362>
						ABORT(fp->fs, FR_DISK_ERR);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	71da      	strb	r2, [r3, #7]
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e083      	b.n	800a3f6 <f_write+0x46a>
			}
#endif
			fp->dsect = sect;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	6193      	str	r3, [r2, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a306:	895b      	ldrh	r3, [r3, #10]
 800a308:	4618      	mov	r0, r3
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a310:	689b      	ldr	r3, [r3, #8]
 800a312:	68fa      	ldr	r2, [r7, #12]
 800a314:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a318:	6812      	ldr	r2, [r2, #0]
 800a31a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a31e:	8952      	ldrh	r2, [r2, #10]
 800a320:	fbb3 f1f2 	udiv	r1, r3, r2
 800a324:	fb01 f202 	mul.w	r2, r1, r2
 800a328:	1a9b      	subs	r3, r3, r2
 800a32a:	1ac3      	subs	r3, r0, r3
 800a32c:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800a32e:	6a3a      	ldr	r2, [r7, #32]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	429a      	cmp	r2, r3
 800a334:	d901      	bls.n	800a33a <f_write+0x3ae>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a340:	689b      	ldr	r3, [r3, #8]
 800a342:	68fa      	ldr	r2, [r7, #12]
 800a344:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a348:	6812      	ldr	r2, [r2, #0]
 800a34a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a34e:	8952      	ldrh	r2, [r2, #10]
 800a350:	fbb3 f1f2 	udiv	r1, r3, r2
 800a354:	fb01 f202 	mul.w	r2, r1, r2
 800a358:	1a9b      	subs	r3, r3, r2
 800a35a:	68fa      	ldr	r2, [r7, #12]
 800a35c:	4413      	add	r3, r2
 800a35e:	6a3a      	ldr	r2, [r7, #32]
 800a360:	69b9      	ldr	r1, [r7, #24]
 800a362:	4618      	mov	r0, r3
 800a364:	f7fc fee8 	bl	8007138 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a36e:	799b      	ldrb	r3, [r3, #6]
 800a370:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a374:	b2da      	uxtb	r2, r3
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a37c:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800a37e:	69ba      	ldr	r2, [r7, #24]
 800a380:	6a3b      	ldr	r3, [r7, #32]
 800a382:	4413      	add	r3, r2
 800a384:	61bb      	str	r3, [r7, #24]
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a38c:	689a      	ldr	r2, [r3, #8]
 800a38e:	6a3b      	ldr	r3, [r7, #32]
 800a390:	4413      	add	r3, r2
 800a392:	68fa      	ldr	r2, [r7, #12]
 800a394:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a398:	6093      	str	r3, [r2, #8]
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	6a3b      	ldr	r3, [r7, #32]
 800a3a0:	441a      	add	r2, r3
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	601a      	str	r2, [r3, #0]
 800a3a6:	687a      	ldr	r2, [r7, #4]
 800a3a8:	6a3b      	ldr	r3, [r7, #32]
 800a3aa:	1ad3      	subs	r3, r2, r3
 800a3ac:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	f47f ae26 	bne.w	800a002 <f_write+0x76>
 800a3b6:	e000      	b.n	800a3ba <f_write+0x42e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a3b8:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3c0:	689a      	ldr	r2, [r3, #8]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3c8:	68db      	ldr	r3, [r3, #12]
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d907      	bls.n	800a3de <f_write+0x452>
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3d4:	689b      	ldr	r3, [r3, #8]
 800a3d6:	68fa      	ldr	r2, [r7, #12]
 800a3d8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a3dc:	60d3      	str	r3, [r2, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3e4:	799b      	ldrb	r3, [r3, #6]
 800a3e6:	f043 0320 	orr.w	r3, r3, #32
 800a3ea:	b2da      	uxtb	r2, r3
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3f2:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 800a3f4:	2300      	movs	r3, #0
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3728      	adds	r7, #40	@ 0x28
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}

0800a3fe <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a3fe:	b580      	push	{r7, lr}
 800a400:	b086      	sub	sp, #24
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f7ff fa26 	bl	8009858 <validate>
 800a40c:	4603      	mov	r3, r0
 800a40e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a410:	7dfb      	ldrb	r3, [r7, #23]
 800a412:	2b00      	cmp	r3, #0
 800a414:	f040 80bc 	bne.w	800a590 <f_sync+0x192>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a41e:	799b      	ldrb	r3, [r3, #6]
 800a420:	f003 0320 	and.w	r3, r3, #32
 800a424:	2b00      	cmp	r3, #0
 800a426:	f000 80b3 	beq.w	800a590 <f_sync+0x192>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a430:	799b      	ldrb	r3, [r3, #6]
 800a432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a436:	2b00      	cmp	r3, #0
 800a438:	d01e      	beq.n	800a478 <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a446:	7858      	ldrb	r0, [r3, #1]
 800a448:	6879      	ldr	r1, [r7, #4]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a450:	699a      	ldr	r2, [r3, #24]
 800a452:	2301      	movs	r3, #1
 800a454:	f7fc fe32 	bl	80070bc <disk_write>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d001      	beq.n	800a462 <f_sync+0x64>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800a45e:	2301      	movs	r3, #1
 800a460:	e097      	b.n	800a592 <f_sync+0x194>
				fp->flag &= ~FA__DIRTY;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a468:	799b      	ldrb	r3, [r3, #6]
 800a46a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a46e:	b2da      	uxtb	r2, r3
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a476:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a47e:	681a      	ldr	r2, [r3, #0]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a486:	69db      	ldr	r3, [r3, #28]
 800a488:	4619      	mov	r1, r3
 800a48a:	4610      	mov	r0, r2
 800a48c:	f7fd f8dc 	bl	8007648 <move_window>
 800a490:	4603      	mov	r3, r0
 800a492:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800a494:	7dfb      	ldrb	r3, [r7, #23]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d17a      	bne.n	800a590 <f_sync+0x192>
				dir = fp->dir_ptr;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a4a0:	6a1b      	ldr	r3, [r3, #32]
 800a4a2:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800a4a4:	693b      	ldr	r3, [r7, #16]
 800a4a6:	330b      	adds	r3, #11
 800a4a8:	781a      	ldrb	r2, [r3, #0]
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	330b      	adds	r3, #11
 800a4ae:	f042 0220 	orr.w	r2, r2, #32
 800a4b2:	b2d2      	uxtb	r2, r2
 800a4b4:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a4bc:	68da      	ldr	r2, [r3, #12]
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	331c      	adds	r3, #28
 800a4c2:	b2d2      	uxtb	r2, r2
 800a4c4:	701a      	strb	r2, [r3, #0]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	b29b      	uxth	r3, r3
 800a4d0:	0a1b      	lsrs	r3, r3, #8
 800a4d2:	b29a      	uxth	r2, r3
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	331d      	adds	r3, #29
 800a4d8:	b2d2      	uxtb	r2, r2
 800a4da:	701a      	strb	r2, [r3, #0]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a4e2:	68db      	ldr	r3, [r3, #12]
 800a4e4:	0c1a      	lsrs	r2, r3, #16
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	331e      	adds	r3, #30
 800a4ea:	b2d2      	uxtb	r2, r2
 800a4ec:	701a      	strb	r2, [r3, #0]
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a4f4:	68db      	ldr	r3, [r3, #12]
 800a4f6:	0e1a      	lsrs	r2, r3, #24
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	331f      	adds	r3, #31
 800a4fc:	b2d2      	uxtb	r2, r2
 800a4fe:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a506:	691b      	ldr	r3, [r3, #16]
 800a508:	4619      	mov	r1, r3
 800a50a:	6938      	ldr	r0, [r7, #16]
 800a50c:	f7fd ffdf 	bl	80084ce <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800a510:	f7fc fd12 	bl	8006f38 <get_fattime>
 800a514:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	3316      	adds	r3, #22
 800a51a:	68fa      	ldr	r2, [r7, #12]
 800a51c:	b2d2      	uxtb	r2, r2
 800a51e:	701a      	strb	r2, [r3, #0]
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	b29b      	uxth	r3, r3
 800a524:	0a1b      	lsrs	r3, r3, #8
 800a526:	b29a      	uxth	r2, r3
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	3317      	adds	r3, #23
 800a52c:	b2d2      	uxtb	r2, r2
 800a52e:	701a      	strb	r2, [r3, #0]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	0c1a      	lsrs	r2, r3, #16
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	3318      	adds	r3, #24
 800a538:	b2d2      	uxtb	r2, r2
 800a53a:	701a      	strb	r2, [r3, #0]
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	0e1a      	lsrs	r2, r3, #24
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	3319      	adds	r3, #25
 800a544:	b2d2      	uxtb	r2, r2
 800a546:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	3312      	adds	r3, #18
 800a54c:	2200      	movs	r2, #0
 800a54e:	701a      	strb	r2, [r3, #0]
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	3313      	adds	r3, #19
 800a554:	2200      	movs	r2, #0
 800a556:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a55e:	799b      	ldrb	r3, [r3, #6]
 800a560:	f023 0320 	bic.w	r3, r3, #32
 800a564:	b2da      	uxtb	r2, r3
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a56c:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a57a:	2201      	movs	r2, #1
 800a57c:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4618      	mov	r0, r3
 800a588:	f7fd f890 	bl	80076ac <sync_fs>
 800a58c:	4603      	mov	r3, r0
 800a58e:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800a590:	7dfb      	ldrb	r3, [r7, #23]
}
 800a592:	4618      	mov	r0, r3
 800a594:	3718      	adds	r7, #24
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}

0800a59a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800a59a:	b580      	push	{r7, lr}
 800a59c:	b084      	sub	sp, #16
 800a59e:	af00      	add	r7, sp, #0
 800a5a0:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f7ff ff2b 	bl	800a3fe <f_sync>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a5ac:	7bfb      	ldrb	r3, [r7, #15]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d119      	bne.n	800a5e6 <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f7ff f950 	bl	8009858 <validate>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a5bc:	7bfb      	ldrb	r3, [r7, #15]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d111      	bne.n	800a5e6 <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a5c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f7fc ff7c 	bl	80074c8 <dec_lock>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a5d4:	7bfb      	ldrb	r3, [r7, #15]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d105      	bne.n	800a5e6 <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	6013      	str	r3, [r2, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a5e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3710      	adds	r7, #16
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b090      	sub	sp, #64	@ 0x40
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f7ff f92c 	bl	8009858 <validate>
 800a600:	4603      	mov	r3, r0
 800a602:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800a606:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d002      	beq.n	800a614 <f_lseek+0x24>
 800a60e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a612:	e2da      	b.n	800abca <f_lseek+0x5da>
	if (fp->err)						/* Check error */
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a61a:	79db      	ldrb	r3, [r3, #7]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d004      	beq.n	800a62a <f_lseek+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a626:	79db      	ldrb	r3, [r3, #7]
 800a628:	e2cf      	b.n	800abca <f_lseek+0x5da>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a632:	2b00      	cmp	r3, #0
 800a634:	f000 8124 	beq.w	800a880 <f_lseek+0x290>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a63e:	d16c      	bne.n	800a71a <f_lseek+0x12a>
			tbl = fp->cltbl;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a648:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64c:	1d1a      	adds	r2, r3, #4
 800a64e:	627a      	str	r2, [r7, #36]	@ 0x24
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	617b      	str	r3, [r7, #20]
 800a654:	2302      	movs	r3, #2
 800a656:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->sclust;			/* Top of the chain */
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800a662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a664:	2b00      	cmp	r3, #0
 800a666:	d046      	beq.n	800a6f6 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800a668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a66a:	613b      	str	r3, [r7, #16]
 800a66c:	2300      	movs	r3, #0
 800a66e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a672:	3302      	adds	r3, #2
 800a674:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800a676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a678:	60fb      	str	r3, [r7, #12]
 800a67a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a67c:	3301      	adds	r3, #1
 800a67e:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(fp->fs, cl);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a68a:	4618      	mov	r0, r3
 800a68c:	f7fd f8f1 	bl	8007872 <get_fat>
 800a690:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800a692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a694:	2b01      	cmp	r3, #1
 800a696:	d806      	bhi.n	800a6a6 <f_lseek+0xb6>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a69e:	2202      	movs	r2, #2
 800a6a0:	71da      	strb	r2, [r3, #7]
 800a6a2:	2302      	movs	r3, #2
 800a6a4:	e291      	b.n	800abca <f_lseek+0x5da>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800a6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a6ac:	d106      	bne.n	800a6bc <f_lseek+0xcc>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	71da      	strb	r2, [r3, #7]
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e286      	b.n	800abca <f_lseek+0x5da>
					} while (cl == pcl + 1);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	3301      	adds	r3, #1
 800a6c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d0d7      	beq.n	800a676 <f_lseek+0x86>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800a6c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d809      	bhi.n	800a6e2 <f_lseek+0xf2>
						*tbl++ = ncl; *tbl++ = tcl;
 800a6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d0:	1d1a      	adds	r2, r3, #4
 800a6d2:	627a      	str	r2, [r7, #36]	@ 0x24
 800a6d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6d6:	601a      	str	r2, [r3, #0]
 800a6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6da:	1d1a      	adds	r2, r3, #4
 800a6dc:	627a      	str	r2, [r7, #36]	@ 0x24
 800a6de:	693a      	ldr	r2, [r7, #16]
 800a6e0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6ee:	695b      	ldr	r3, [r3, #20]
 800a6f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d3b8      	bcc.n	800a668 <f_lseek+0x78>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a6fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a700:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800a702:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	429a      	cmp	r2, r3
 800a708:	d803      	bhi.n	800a712 <f_lseek+0x122>
				*tbl = 0;		/* Terminate table */
 800a70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70c:	2200      	movs	r2, #0
 800a70e:	601a      	str	r2, [r3, #0]
 800a710:	e259      	b.n	800abc6 <f_lseek+0x5d6>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800a712:	2311      	movs	r3, #17
 800a714:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a718:	e255      	b.n	800abc6 <f_lseek+0x5d6>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a720:	68db      	ldr	r3, [r3, #12]
 800a722:	683a      	ldr	r2, [r7, #0]
 800a724:	429a      	cmp	r2, r3
 800a726:	d904      	bls.n	800a732 <f_lseek+0x142>
				ofs = fp->fsize;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a72e:	68db      	ldr	r3, [r3, #12]
 800a730:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a738:	461a      	mov	r2, r3
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	6093      	str	r3, [r2, #8]
			if (ofs) {
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	2b00      	cmp	r3, #0
 800a742:	f000 8240 	beq.w	800abc6 <f_lseek+0x5d6>
				fp->clust = clmt_clust(fp, ofs - 1);
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	3b01      	subs	r3, #1
 800a74a:	4619      	mov	r1, r3
 800a74c:	6878      	ldr	r0, [r7, #4]
 800a74e:	f7fd fbe8 	bl	8007f22 <clmt_clust>
 800a752:	4602      	mov	r2, r0
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a75a:	615a      	str	r2, [r3, #20]
				dsc = clust2sect(fp->fs, fp->clust);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a762:	681a      	ldr	r2, [r3, #0]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a76a:	695b      	ldr	r3, [r3, #20]
 800a76c:	4619      	mov	r1, r3
 800a76e:	4610      	mov	r0, r2
 800a770:	f7fd f85b 	bl	800782a <clust2sect>
 800a774:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800a776:	69bb      	ldr	r3, [r7, #24]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d106      	bne.n	800a78a <f_lseek+0x19a>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a782:	2202      	movs	r2, #2
 800a784:	71da      	strb	r2, [r3, #7]
 800a786:	2302      	movs	r3, #2
 800a788:	e21f      	b.n	800abca <f_lseek+0x5da>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	3b01      	subs	r3, #1
 800a78e:	687a      	ldr	r2, [r7, #4]
 800a790:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a794:	6812      	ldr	r2, [r2, #0]
 800a796:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a79a:	8952      	ldrh	r2, [r2, #10]
 800a79c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7a6:	6812      	ldr	r2, [r2, #0]
 800a7a8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7ac:	7892      	ldrb	r2, [r2, #2]
 800a7ae:	3a01      	subs	r2, #1
 800a7b0:	4013      	ands	r3, r2
 800a7b2:	69ba      	ldr	r2, [r7, #24]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7be:	689b      	ldr	r3, [r3, #8]
 800a7c0:	687a      	ldr	r2, [r7, #4]
 800a7c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7c6:	6812      	ldr	r2, [r2, #0]
 800a7c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7cc:	8952      	ldrh	r2, [r2, #10]
 800a7ce:	fbb3 f1f2 	udiv	r1, r3, r2
 800a7d2:	fb01 f202 	mul.w	r2, r1, r2
 800a7d6:	1a9b      	subs	r3, r3, r2
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	f000 81f4 	beq.w	800abc6 <f_lseek+0x5d6>
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7e4:	699b      	ldr	r3, [r3, #24]
 800a7e6:	69ba      	ldr	r2, [r7, #24]
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	f000 81ec 	beq.w	800abc6 <f_lseek+0x5d6>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7f4:	799b      	ldrb	r3, [r3, #6]
 800a7f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d023      	beq.n	800a846 <f_lseek+0x256>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a80a:	7858      	ldrb	r0, [r3, #1]
 800a80c:	6879      	ldr	r1, [r7, #4]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a814:	699a      	ldr	r2, [r3, #24]
 800a816:	2301      	movs	r3, #1
 800a818:	f7fc fc50 	bl	80070bc <disk_write>
 800a81c:	4603      	mov	r3, r0
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d006      	beq.n	800a830 <f_lseek+0x240>
							ABORT(fp->fs, FR_DISK_ERR);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a828:	2201      	movs	r2, #1
 800a82a:	71da      	strb	r2, [r3, #7]
 800a82c:	2301      	movs	r3, #1
 800a82e:	e1cc      	b.n	800abca <f_lseek+0x5da>
						fp->flag &= ~FA__DIRTY;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a836:	799b      	ldrb	r3, [r3, #6]
 800a838:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a83c:	b2da      	uxtb	r2, r3
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a844:	719a      	strb	r2, [r3, #6]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a852:	7858      	ldrb	r0, [r3, #1]
 800a854:	6879      	ldr	r1, [r7, #4]
 800a856:	2301      	movs	r3, #1
 800a858:	69ba      	ldr	r2, [r7, #24]
 800a85a:	f7fc fc0f 	bl	800707c <disk_read>
 800a85e:	4603      	mov	r3, r0
 800a860:	2b00      	cmp	r3, #0
 800a862:	d006      	beq.n	800a872 <f_lseek+0x282>
						ABORT(fp->fs, FR_DISK_ERR);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a86a:	2201      	movs	r2, #1
 800a86c:	71da      	strb	r2, [r3, #7]
 800a86e:	2301      	movs	r3, #1
 800a870:	e1ab      	b.n	800abca <f_lseek+0x5da>
#endif
					fp->dsect = dsc;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a878:	461a      	mov	r2, r3
 800a87a:	69bb      	ldr	r3, [r7, #24]
 800a87c:	6193      	str	r3, [r2, #24]
 800a87e:	e1a2      	b.n	800abc6 <f_lseek+0x5d6>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a886:	68db      	ldr	r3, [r3, #12]
 800a888:	683a      	ldr	r2, [r7, #0]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d90c      	bls.n	800a8a8 <f_lseek+0x2b8>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a894:	799b      	ldrb	r3, [r3, #6]
 800a896:	f003 0302 	and.w	r3, r3, #2
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d104      	bne.n	800a8a8 <f_lseek+0x2b8>
#endif
			) ofs = fp->fsize;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8a4:	68db      	ldr	r3, [r3, #12]
 800a8a6:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8ae:	689b      	ldr	r3, [r3, #8]
 800a8b0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8bc:	461a      	mov	r2, r3
 800a8be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8c0:	6093      	str	r3, [r2, #8]
		if (ofs) {
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	f000 8100 	beq.w	800aaca <f_lseek+0x4da>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8d6:	789b      	ldrb	r3, [r3, #2]
 800a8d8:	461a      	mov	r2, r3
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a8e6:	895b      	ldrh	r3, [r3, #10]
 800a8e8:	fb02 f303 	mul.w	r3, r2, r3
 800a8ec:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800a8ee:	6a3b      	ldr	r3, [r7, #32]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d021      	beq.n	800a938 <f_lseek+0x348>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	1e5a      	subs	r2, r3, #1
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	fbb2 f2f3 	udiv	r2, r2, r3
 800a8fe:	6a3b      	ldr	r3, [r7, #32]
 800a900:	1e59      	subs	r1, r3, #1
 800a902:	69fb      	ldr	r3, [r7, #28]
 800a904:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800a908:	429a      	cmp	r2, r3
 800a90a:	d315      	bcc.n	800a938 <f_lseek+0x348>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800a90c:	6a3b      	ldr	r3, [r7, #32]
 800a90e:	1e5a      	subs	r2, r3, #1
 800a910:	69fb      	ldr	r3, [r7, #28]
 800a912:	425b      	negs	r3, r3
 800a914:	4013      	ands	r3, r2
 800a916:	687a      	ldr	r2, [r7, #4]
 800a918:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a91c:	6093      	str	r3, [r2, #8]
				ofs -= fp->fptr;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a924:	689b      	ldr	r3, [r3, #8]
 800a926:	683a      	ldr	r2, [r7, #0]
 800a928:	1ad3      	subs	r3, r2, r3
 800a92a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a932:	695b      	ldr	r3, [r3, #20]
 800a934:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a936:	e031      	b.n	800a99c <f_lseek+0x3ac>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a944:	2b00      	cmp	r3, #0
 800a946:	d123      	bne.n	800a990 <f_lseek+0x3a0>
					clst = create_chain(fp->fs, 0);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	2100      	movs	r1, #0
 800a952:	4618      	mov	r0, r3
 800a954:	f7fd fa3d 	bl	8007dd2 <create_chain>
 800a958:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800a95a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a95c:	2b01      	cmp	r3, #1
 800a95e:	d106      	bne.n	800a96e <f_lseek+0x37e>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a966:	2202      	movs	r2, #2
 800a968:	71da      	strb	r2, [r3, #7]
 800a96a:	2302      	movs	r3, #2
 800a96c:	e12d      	b.n	800abca <f_lseek+0x5da>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800a96e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a970:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a974:	d106      	bne.n	800a984 <f_lseek+0x394>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a97c:	2201      	movs	r2, #1
 800a97e:	71da      	strb	r2, [r3, #7]
 800a980:	2301      	movs	r3, #1
 800a982:	e122      	b.n	800abca <f_lseek+0x5da>
					fp->sclust = clst;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a98a:	461a      	mov	r2, r3
 800a98c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a98e:	6113      	str	r3, [r2, #16]
				}
#endif
				fp->clust = clst;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a996:	461a      	mov	r2, r3
 800a998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99a:	6153      	str	r3, [r2, #20]
			}
			if (clst != 0) {
 800a99c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	f000 8093 	beq.w	800aaca <f_lseek+0x4da>
				while (ofs > bcs) {						/* Cluster following loop */
 800a9a4:	e052      	b.n	800aa4c <f_lseek+0x45c>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9ac:	799b      	ldrb	r3, [r3, #6]
 800a9ae:	f003 0302 	and.w	r3, r3, #2
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d00e      	beq.n	800a9d4 <f_lseek+0x3e4>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7fd fa06 	bl	8007dd2 <create_chain>
 800a9c6:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 800a9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d10b      	bne.n	800a9e6 <f_lseek+0x3f6>
							ofs = bcs; break;
 800a9ce:	69fb      	ldr	r3, [r7, #28]
 800a9d0:	603b      	str	r3, [r7, #0]
 800a9d2:	e03f      	b.n	800aa54 <f_lseek+0x464>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f7fc ff47 	bl	8007872 <get_fat>
 800a9e4:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800a9e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9ec:	d106      	bne.n	800a9fc <f_lseek+0x40c>
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	71da      	strb	r2, [r3, #7]
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	e0e6      	b.n	800abca <f_lseek+0x5da>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 800a9fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d909      	bls.n	800aa16 <f_lseek+0x426>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa0e:	695b      	ldr	r3, [r3, #20]
 800aa10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d306      	bcc.n	800aa24 <f_lseek+0x434>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa1c:	2202      	movs	r2, #2
 800aa1e:	71da      	strb	r2, [r3, #7]
 800aa20:	2302      	movs	r3, #2
 800aa22:	e0d2      	b.n	800abca <f_lseek+0x5da>
					fp->clust = clst;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2e:	6153      	str	r3, [r2, #20]
					fp->fptr += bcs;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa36:	689a      	ldr	r2, [r3, #8]
 800aa38:	69fb      	ldr	r3, [r7, #28]
 800aa3a:	4413      	add	r3, r2
 800aa3c:	687a      	ldr	r2, [r7, #4]
 800aa3e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800aa42:	6093      	str	r3, [r2, #8]
					ofs -= bcs;
 800aa44:	683a      	ldr	r2, [r7, #0]
 800aa46:	69fb      	ldr	r3, [r7, #28]
 800aa48:	1ad3      	subs	r3, r2, r3
 800aa4a:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 800aa4c:	683a      	ldr	r2, [r7, #0]
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	429a      	cmp	r2, r3
 800aa52:	d8a8      	bhi.n	800a9a6 <f_lseek+0x3b6>
				}
				fp->fptr += ofs;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa5a:	689a      	ldr	r2, [r3, #8]
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	4413      	add	r3, r2
 800aa60:	687a      	ldr	r2, [r7, #4]
 800aa62:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800aa66:	6093      	str	r3, [r2, #8]
				if (ofs % SS(fp->fs)) {
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa74:	895b      	ldrh	r3, [r3, #10]
 800aa76:	461a      	mov	r2, r3
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	fbb3 f1f2 	udiv	r1, r3, r2
 800aa7e:	fb01 f202 	mul.w	r2, r1, r2
 800aa82:	1a9b      	subs	r3, r3, r2
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d020      	beq.n	800aaca <f_lseek+0x4da>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7fc fec9 	bl	800782a <clust2sect>
 800aa98:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 800aa9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d106      	bne.n	800aaae <f_lseek+0x4be>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aaa6:	2202      	movs	r2, #2
 800aaa8:	71da      	strb	r2, [r3, #7]
 800aaaa:	2302      	movs	r3, #2
 800aaac:	e08d      	b.n	800abca <f_lseek+0x5da>
					nsect += ofs / SS(fp->fs);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aaba:	895b      	ldrh	r3, [r3, #10]
 800aabc:	461a      	mov	r2, r3
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	fbb3 f3f2 	udiv	r3, r3, r2
 800aac4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aac6:	4413      	add	r3, r2
 800aac8:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aad0:	689b      	ldr	r3, [r3, #8]
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800aad8:	6812      	ldr	r2, [r2, #0]
 800aada:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800aade:	8952      	ldrh	r2, [r2, #10]
 800aae0:	fbb3 f1f2 	udiv	r1, r3, r2
 800aae4:	fb01 f202 	mul.w	r2, r1, r2
 800aae8:	1a9b      	subs	r3, r3, r2
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d04e      	beq.n	800ab8c <f_lseek+0x59c>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aaf4:	699b      	ldr	r3, [r3, #24]
 800aaf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d047      	beq.n	800ab8c <f_lseek+0x59c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab02:	799b      	ldrb	r3, [r3, #6]
 800ab04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d023      	beq.n	800ab54 <f_lseek+0x564>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab18:	7858      	ldrb	r0, [r3, #1]
 800ab1a:	6879      	ldr	r1, [r7, #4]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab22:	699a      	ldr	r2, [r3, #24]
 800ab24:	2301      	movs	r3, #1
 800ab26:	f7fc fac9 	bl	80070bc <disk_write>
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d006      	beq.n	800ab3e <f_lseek+0x54e>
					ABORT(fp->fs, FR_DISK_ERR);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab36:	2201      	movs	r2, #1
 800ab38:	71da      	strb	r2, [r3, #7]
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	e045      	b.n	800abca <f_lseek+0x5da>
				fp->flag &= ~FA__DIRTY;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab44:	799b      	ldrb	r3, [r3, #6]
 800ab46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab52:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab60:	7858      	ldrb	r0, [r3, #1]
 800ab62:	6879      	ldr	r1, [r7, #4]
 800ab64:	2301      	movs	r3, #1
 800ab66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab68:	f7fc fa88 	bl	800707c <disk_read>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d006      	beq.n	800ab80 <f_lseek+0x590>
				ABORT(fp->fs, FR_DISK_ERR);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab78:	2201      	movs	r2, #1
 800ab7a:	71da      	strb	r2, [r3, #7]
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	e024      	b.n	800abca <f_lseek+0x5da>
#endif
			fp->dsect = nsect;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab86:	461a      	mov	r2, r3
 800ab88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab8a:	6193      	str	r3, [r2, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab92:	689a      	ldr	r2, [r3, #8]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab9a:	68db      	ldr	r3, [r3, #12]
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d912      	bls.n	800abc6 <f_lseek+0x5d6>
			fp->fsize = fp->fptr;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aba6:	689b      	ldr	r3, [r3, #8]
 800aba8:	687a      	ldr	r2, [r7, #4]
 800abaa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800abae:	60d3      	str	r3, [r2, #12]
			fp->flag |= FA__WRITTEN;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800abb6:	799b      	ldrb	r3, [r3, #6]
 800abb8:	f043 0320 	orr.w	r3, r3, #32
 800abbc:	b2da      	uxtb	r2, r3
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800abc4:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 800abc6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3740      	adds	r7, #64	@ 0x40
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}

0800abd2 <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b084      	sub	sp, #16
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	6078      	str	r0, [r7, #4]
 800abda:	460b      	mov	r3, r1
 800abdc:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800abde:	78fb      	ldrb	r3, [r7, #3]
 800abe0:	2b0a      	cmp	r3, #10
 800abe2:	d103      	bne.n	800abec <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800abe4:	210d      	movs	r1, #13
 800abe6:	6878      	ldr	r0, [r7, #4]
 800abe8:	f7ff fff3 	bl	800abd2 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	db25      	blt.n	800ac44 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	1c5a      	adds	r2, r3, #1
 800abfc:	60fa      	str	r2, [r7, #12]
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	4413      	add	r3, r2
 800ac02:	78fa      	ldrb	r2, [r7, #3]
 800ac04:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	2b3c      	cmp	r3, #60	@ 0x3c
 800ac0a:	dd12      	ble.n	800ac32 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	6818      	ldr	r0, [r3, #0]
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f103 010c 	add.w	r1, r3, #12
 800ac16:	68fa      	ldr	r2, [r7, #12]
 800ac18:	f107 0308 	add.w	r3, r7, #8
 800ac1c:	f7ff f9b6 	bl	8009f8c <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800ac20:	68ba      	ldr	r2, [r7, #8]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	429a      	cmp	r2, r3
 800ac26:	d101      	bne.n	800ac2c <putc_bfd+0x5a>
 800ac28:	2300      	movs	r3, #0
 800ac2a:	e001      	b.n	800ac30 <putc_bfd+0x5e>
 800ac2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac30:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	68fa      	ldr	r2, [r7, #12]
 800ac36:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	1c5a      	adds	r2, r3, #1
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	609a      	str	r2, [r3, #8]
 800ac42:	e000      	b.n	800ac46 <putc_bfd+0x74>
	if (i < 0) return;
 800ac44:	bf00      	nop
}
 800ac46:	3710      	adds	r7, #16
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800ac4c:	b590      	push	{r4, r7, lr}
 800ac4e:	b097      	sub	sp, #92	@ 0x5c
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	613b      	str	r3, [r7, #16]
 800ac5e:	693b      	ldr	r3, [r7, #16]
 800ac60:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 800ac62:	e009      	b.n	800ac78 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	1c5a      	adds	r2, r3, #1
 800ac68:	607a      	str	r2, [r7, #4]
 800ac6a:	781a      	ldrb	r2, [r3, #0]
 800ac6c:	f107 030c 	add.w	r3, r7, #12
 800ac70:	4611      	mov	r1, r2
 800ac72:	4618      	mov	r0, r3
 800ac74:	f7ff ffad 	bl	800abd2 <putc_bfd>
	while (*str)			/* Put the string */
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d1f1      	bne.n	800ac64 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	db15      	blt.n	800acb2 <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800ac86:	68f8      	ldr	r0, [r7, #12]
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	461c      	mov	r4, r3
 800ac8c:	f107 0208 	add.w	r2, r7, #8
 800ac90:	f107 030c 	add.w	r3, r7, #12
 800ac94:	f103 010c 	add.w	r1, r3, #12
 800ac98:	4613      	mov	r3, r2
 800ac9a:	4622      	mov	r2, r4
 800ac9c:	f7ff f976 	bl	8009f8c <f_write>
 800aca0:	4603      	mov	r3, r0
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d105      	bne.n	800acb2 <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800aca6:	693b      	ldr	r3, [r7, #16]
 800aca8:	68ba      	ldr	r2, [r7, #8]
 800acaa:	4293      	cmp	r3, r2
 800acac:	d101      	bne.n	800acb2 <f_puts+0x66>
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	e001      	b.n	800acb6 <f_puts+0x6a>
	return EOF;
 800acb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	375c      	adds	r7, #92	@ 0x5c
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd90      	pop	{r4, r7, pc}
	...

0800acc0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b087      	sub	sp, #28
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	4613      	mov	r3, r2
 800accc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800acce:	2301      	movs	r3, #1
 800acd0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800acd2:	2300      	movs	r3, #0
 800acd4:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800acd6:	4b1e      	ldr	r3, [pc, #120]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800acd8:	7a5b      	ldrb	r3, [r3, #9]
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	2b01      	cmp	r3, #1
 800acde:	d831      	bhi.n	800ad44 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ace0:	4b1b      	ldr	r3, [pc, #108]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800ace2:	7a5b      	ldrb	r3, [r3, #9]
 800ace4:	b2db      	uxtb	r3, r3
 800ace6:	461a      	mov	r2, r3
 800ace8:	4b19      	ldr	r3, [pc, #100]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800acea:	2100      	movs	r1, #0
 800acec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800acee:	4b18      	ldr	r3, [pc, #96]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800acf0:	7a5b      	ldrb	r3, [r3, #9]
 800acf2:	b2db      	uxtb	r3, r3
 800acf4:	4a16      	ldr	r2, [pc, #88]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800acf6:	009b      	lsls	r3, r3, #2
 800acf8:	4413      	add	r3, r2
 800acfa:	68fa      	ldr	r2, [r7, #12]
 800acfc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800acfe:	4b14      	ldr	r3, [pc, #80]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800ad00:	7a5b      	ldrb	r3, [r3, #9]
 800ad02:	b2db      	uxtb	r3, r3
 800ad04:	461a      	mov	r2, r3
 800ad06:	4b12      	ldr	r3, [pc, #72]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800ad08:	4413      	add	r3, r2
 800ad0a:	79fa      	ldrb	r2, [r7, #7]
 800ad0c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ad0e:	4b10      	ldr	r3, [pc, #64]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800ad10:	7a5b      	ldrb	r3, [r3, #9]
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	1c5a      	adds	r2, r3, #1
 800ad16:	b2d1      	uxtb	r1, r2
 800ad18:	4a0d      	ldr	r2, [pc, #52]	@ (800ad50 <FATFS_LinkDriverEx+0x90>)
 800ad1a:	7251      	strb	r1, [r2, #9]
 800ad1c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ad1e:	7dbb      	ldrb	r3, [r7, #22]
 800ad20:	3330      	adds	r3, #48	@ 0x30
 800ad22:	b2da      	uxtb	r2, r3
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	3301      	adds	r3, #1
 800ad2c:	223a      	movs	r2, #58	@ 0x3a
 800ad2e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	3302      	adds	r3, #2
 800ad34:	222f      	movs	r2, #47	@ 0x2f
 800ad36:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	3303      	adds	r3, #3
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ad40:	2300      	movs	r3, #0
 800ad42:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800ad44:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	371c      	adds	r7, #28
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bc80      	pop	{r7}
 800ad4e:	4770      	bx	lr
 800ad50:	20002de8 	.word	0x20002de8

0800ad54 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b082      	sub	sp, #8
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
 800ad5c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ad5e:	2200      	movs	r2, #0
 800ad60:	6839      	ldr	r1, [r7, #0]
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f7ff ffac 	bl	800acc0 <FATFS_LinkDriverEx>
 800ad68:	4603      	mov	r3, r0
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
	...

0800ad74 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 800ad74:	b480      	push	{r7}
 800ad76:	b085      	sub	sp, #20
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	6039      	str	r1, [r7, #0]
 800ad7e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800ad80:	88fb      	ldrh	r3, [r7, #6]
 800ad82:	2b7f      	cmp	r3, #127	@ 0x7f
 800ad84:	d802      	bhi.n	800ad8c <ff_convert+0x18>
		c = chr;
 800ad86:	88fb      	ldrh	r3, [r7, #6]
 800ad88:	81fb      	strh	r3, [r7, #14]
 800ad8a:	e025      	b.n	800add8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d00b      	beq.n	800adaa <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800ad92:	88fb      	ldrh	r3, [r7, #6]
 800ad94:	2bff      	cmp	r3, #255	@ 0xff
 800ad96:	d805      	bhi.n	800ada4 <ff_convert+0x30>
 800ad98:	88fb      	ldrh	r3, [r7, #6]
 800ad9a:	3b80      	subs	r3, #128	@ 0x80
 800ad9c:	4a11      	ldr	r2, [pc, #68]	@ (800ade4 <ff_convert+0x70>)
 800ad9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ada2:	e000      	b.n	800ada6 <ff_convert+0x32>
 800ada4:	2300      	movs	r3, #0
 800ada6:	81fb      	strh	r3, [r7, #14]
 800ada8:	e016      	b.n	800add8 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 800adaa:	2300      	movs	r3, #0
 800adac:	81fb      	strh	r3, [r7, #14]
 800adae:	e009      	b.n	800adc4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800adb0:	89fb      	ldrh	r3, [r7, #14]
 800adb2:	4a0c      	ldr	r2, [pc, #48]	@ (800ade4 <ff_convert+0x70>)
 800adb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adb8:	88fa      	ldrh	r2, [r7, #6]
 800adba:	429a      	cmp	r2, r3
 800adbc:	d006      	beq.n	800adcc <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800adbe:	89fb      	ldrh	r3, [r7, #14]
 800adc0:	3301      	adds	r3, #1
 800adc2:	81fb      	strh	r3, [r7, #14]
 800adc4:	89fb      	ldrh	r3, [r7, #14]
 800adc6:	2b7f      	cmp	r3, #127	@ 0x7f
 800adc8:	d9f2      	bls.n	800adb0 <ff_convert+0x3c>
 800adca:	e000      	b.n	800adce <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800adcc:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800adce:	89fb      	ldrh	r3, [r7, #14]
 800add0:	3380      	adds	r3, #128	@ 0x80
 800add2:	b29b      	uxth	r3, r3
 800add4:	b2db      	uxtb	r3, r3
 800add6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800add8:	89fb      	ldrh	r3, [r7, #14]
}
 800adda:	4618      	mov	r0, r3
 800addc:	3714      	adds	r7, #20
 800adde:	46bd      	mov	sp, r7
 800ade0:	bc80      	pop	{r7}
 800ade2:	4770      	bx	lr
 800ade4:	0800d920 	.word	0x0800d920

0800ade8 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 800ade8:	b480      	push	{r7}
 800adea:	b085      	sub	sp, #20
 800adec:	af00      	add	r7, sp, #0
 800adee:	4603      	mov	r3, r0
 800adf0:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 800adf2:	2300      	movs	r3, #0
 800adf4:	60fb      	str	r3, [r7, #12]
 800adf6:	e002      	b.n	800adfe <ff_wtoupper+0x16>
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	3301      	adds	r3, #1
 800adfc:	60fb      	str	r3, [r7, #12]
 800adfe:	4a0f      	ldr	r2, [pc, #60]	@ (800ae3c <ff_wtoupper+0x54>)
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d006      	beq.n	800ae18 <ff_wtoupper+0x30>
 800ae0a:	4a0c      	ldr	r2, [pc, #48]	@ (800ae3c <ff_wtoupper+0x54>)
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae12:	88fa      	ldrh	r2, [r7, #6]
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d1ef      	bne.n	800adf8 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 800ae18:	4a08      	ldr	r2, [pc, #32]	@ (800ae3c <ff_wtoupper+0x54>)
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d004      	beq.n	800ae2e <ff_wtoupper+0x46>
 800ae24:	4a06      	ldr	r2, [pc, #24]	@ (800ae40 <ff_wtoupper+0x58>)
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae2c:	e000      	b.n	800ae30 <ff_wtoupper+0x48>
 800ae2e:	88fb      	ldrh	r3, [r7, #6]
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3714      	adds	r7, #20
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bc80      	pop	{r7}
 800ae38:	4770      	bx	lr
 800ae3a:	bf00      	nop
 800ae3c:	0800da20 	.word	0x0800da20
 800ae40:	0800dc00 	.word	0x0800dc00

0800ae44 <atoi>:
 800ae44:	220a      	movs	r2, #10
 800ae46:	2100      	movs	r1, #0
 800ae48:	f000 b99e 	b.w	800b188 <strtol>

0800ae4c <malloc>:
 800ae4c:	4b02      	ldr	r3, [pc, #8]	@ (800ae58 <malloc+0xc>)
 800ae4e:	4601      	mov	r1, r0
 800ae50:	6818      	ldr	r0, [r3, #0]
 800ae52:	f000 b82d 	b.w	800aeb0 <_malloc_r>
 800ae56:	bf00      	nop
 800ae58:	2000003c 	.word	0x2000003c

0800ae5c <free>:
 800ae5c:	4b02      	ldr	r3, [pc, #8]	@ (800ae68 <free+0xc>)
 800ae5e:	4601      	mov	r1, r0
 800ae60:	6818      	ldr	r0, [r3, #0]
 800ae62:	f000 ba15 	b.w	800b290 <_free_r>
 800ae66:	bf00      	nop
 800ae68:	2000003c 	.word	0x2000003c

0800ae6c <sbrk_aligned>:
 800ae6c:	b570      	push	{r4, r5, r6, lr}
 800ae6e:	4e0f      	ldr	r6, [pc, #60]	@ (800aeac <sbrk_aligned+0x40>)
 800ae70:	460c      	mov	r4, r1
 800ae72:	6831      	ldr	r1, [r6, #0]
 800ae74:	4605      	mov	r5, r0
 800ae76:	b911      	cbnz	r1, 800ae7e <sbrk_aligned+0x12>
 800ae78:	f000 f9b8 	bl	800b1ec <_sbrk_r>
 800ae7c:	6030      	str	r0, [r6, #0]
 800ae7e:	4621      	mov	r1, r4
 800ae80:	4628      	mov	r0, r5
 800ae82:	f000 f9b3 	bl	800b1ec <_sbrk_r>
 800ae86:	1c43      	adds	r3, r0, #1
 800ae88:	d103      	bne.n	800ae92 <sbrk_aligned+0x26>
 800ae8a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ae8e:	4620      	mov	r0, r4
 800ae90:	bd70      	pop	{r4, r5, r6, pc}
 800ae92:	1cc4      	adds	r4, r0, #3
 800ae94:	f024 0403 	bic.w	r4, r4, #3
 800ae98:	42a0      	cmp	r0, r4
 800ae9a:	d0f8      	beq.n	800ae8e <sbrk_aligned+0x22>
 800ae9c:	1a21      	subs	r1, r4, r0
 800ae9e:	4628      	mov	r0, r5
 800aea0:	f000 f9a4 	bl	800b1ec <_sbrk_r>
 800aea4:	3001      	adds	r0, #1
 800aea6:	d1f2      	bne.n	800ae8e <sbrk_aligned+0x22>
 800aea8:	e7ef      	b.n	800ae8a <sbrk_aligned+0x1e>
 800aeaa:	bf00      	nop
 800aeac:	20002df4 	.word	0x20002df4

0800aeb0 <_malloc_r>:
 800aeb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aeb4:	1ccd      	adds	r5, r1, #3
 800aeb6:	f025 0503 	bic.w	r5, r5, #3
 800aeba:	3508      	adds	r5, #8
 800aebc:	2d0c      	cmp	r5, #12
 800aebe:	bf38      	it	cc
 800aec0:	250c      	movcc	r5, #12
 800aec2:	2d00      	cmp	r5, #0
 800aec4:	4606      	mov	r6, r0
 800aec6:	db01      	blt.n	800aecc <_malloc_r+0x1c>
 800aec8:	42a9      	cmp	r1, r5
 800aeca:	d904      	bls.n	800aed6 <_malloc_r+0x26>
 800aecc:	230c      	movs	r3, #12
 800aece:	6033      	str	r3, [r6, #0]
 800aed0:	2000      	movs	r0, #0
 800aed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aed6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800afac <_malloc_r+0xfc>
 800aeda:	f000 f89f 	bl	800b01c <__malloc_lock>
 800aede:	f8d8 3000 	ldr.w	r3, [r8]
 800aee2:	461c      	mov	r4, r3
 800aee4:	bb44      	cbnz	r4, 800af38 <_malloc_r+0x88>
 800aee6:	4629      	mov	r1, r5
 800aee8:	4630      	mov	r0, r6
 800aeea:	f7ff ffbf 	bl	800ae6c <sbrk_aligned>
 800aeee:	1c43      	adds	r3, r0, #1
 800aef0:	4604      	mov	r4, r0
 800aef2:	d158      	bne.n	800afa6 <_malloc_r+0xf6>
 800aef4:	f8d8 4000 	ldr.w	r4, [r8]
 800aef8:	4627      	mov	r7, r4
 800aefa:	2f00      	cmp	r7, #0
 800aefc:	d143      	bne.n	800af86 <_malloc_r+0xd6>
 800aefe:	2c00      	cmp	r4, #0
 800af00:	d04b      	beq.n	800af9a <_malloc_r+0xea>
 800af02:	6823      	ldr	r3, [r4, #0]
 800af04:	4639      	mov	r1, r7
 800af06:	4630      	mov	r0, r6
 800af08:	eb04 0903 	add.w	r9, r4, r3
 800af0c:	f000 f96e 	bl	800b1ec <_sbrk_r>
 800af10:	4581      	cmp	r9, r0
 800af12:	d142      	bne.n	800af9a <_malloc_r+0xea>
 800af14:	6821      	ldr	r1, [r4, #0]
 800af16:	4630      	mov	r0, r6
 800af18:	1a6d      	subs	r5, r5, r1
 800af1a:	4629      	mov	r1, r5
 800af1c:	f7ff ffa6 	bl	800ae6c <sbrk_aligned>
 800af20:	3001      	adds	r0, #1
 800af22:	d03a      	beq.n	800af9a <_malloc_r+0xea>
 800af24:	6823      	ldr	r3, [r4, #0]
 800af26:	442b      	add	r3, r5
 800af28:	6023      	str	r3, [r4, #0]
 800af2a:	f8d8 3000 	ldr.w	r3, [r8]
 800af2e:	685a      	ldr	r2, [r3, #4]
 800af30:	bb62      	cbnz	r2, 800af8c <_malloc_r+0xdc>
 800af32:	f8c8 7000 	str.w	r7, [r8]
 800af36:	e00f      	b.n	800af58 <_malloc_r+0xa8>
 800af38:	6822      	ldr	r2, [r4, #0]
 800af3a:	1b52      	subs	r2, r2, r5
 800af3c:	d420      	bmi.n	800af80 <_malloc_r+0xd0>
 800af3e:	2a0b      	cmp	r2, #11
 800af40:	d917      	bls.n	800af72 <_malloc_r+0xc2>
 800af42:	1961      	adds	r1, r4, r5
 800af44:	42a3      	cmp	r3, r4
 800af46:	6025      	str	r5, [r4, #0]
 800af48:	bf18      	it	ne
 800af4a:	6059      	strne	r1, [r3, #4]
 800af4c:	6863      	ldr	r3, [r4, #4]
 800af4e:	bf08      	it	eq
 800af50:	f8c8 1000 	streq.w	r1, [r8]
 800af54:	5162      	str	r2, [r4, r5]
 800af56:	604b      	str	r3, [r1, #4]
 800af58:	4630      	mov	r0, r6
 800af5a:	f000 f865 	bl	800b028 <__malloc_unlock>
 800af5e:	f104 000b 	add.w	r0, r4, #11
 800af62:	1d23      	adds	r3, r4, #4
 800af64:	f020 0007 	bic.w	r0, r0, #7
 800af68:	1ac2      	subs	r2, r0, r3
 800af6a:	bf1c      	itt	ne
 800af6c:	1a1b      	subne	r3, r3, r0
 800af6e:	50a3      	strne	r3, [r4, r2]
 800af70:	e7af      	b.n	800aed2 <_malloc_r+0x22>
 800af72:	6862      	ldr	r2, [r4, #4]
 800af74:	42a3      	cmp	r3, r4
 800af76:	bf0c      	ite	eq
 800af78:	f8c8 2000 	streq.w	r2, [r8]
 800af7c:	605a      	strne	r2, [r3, #4]
 800af7e:	e7eb      	b.n	800af58 <_malloc_r+0xa8>
 800af80:	4623      	mov	r3, r4
 800af82:	6864      	ldr	r4, [r4, #4]
 800af84:	e7ae      	b.n	800aee4 <_malloc_r+0x34>
 800af86:	463c      	mov	r4, r7
 800af88:	687f      	ldr	r7, [r7, #4]
 800af8a:	e7b6      	b.n	800aefa <_malloc_r+0x4a>
 800af8c:	461a      	mov	r2, r3
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	42a3      	cmp	r3, r4
 800af92:	d1fb      	bne.n	800af8c <_malloc_r+0xdc>
 800af94:	2300      	movs	r3, #0
 800af96:	6053      	str	r3, [r2, #4]
 800af98:	e7de      	b.n	800af58 <_malloc_r+0xa8>
 800af9a:	230c      	movs	r3, #12
 800af9c:	4630      	mov	r0, r6
 800af9e:	6033      	str	r3, [r6, #0]
 800afa0:	f000 f842 	bl	800b028 <__malloc_unlock>
 800afa4:	e794      	b.n	800aed0 <_malloc_r+0x20>
 800afa6:	6005      	str	r5, [r0, #0]
 800afa8:	e7d6      	b.n	800af58 <_malloc_r+0xa8>
 800afaa:	bf00      	nop
 800afac:	20002df8 	.word	0x20002df8

0800afb0 <sniprintf>:
 800afb0:	b40c      	push	{r2, r3}
 800afb2:	b530      	push	{r4, r5, lr}
 800afb4:	4b18      	ldr	r3, [pc, #96]	@ (800b018 <sniprintf+0x68>)
 800afb6:	1e0c      	subs	r4, r1, #0
 800afb8:	681d      	ldr	r5, [r3, #0]
 800afba:	b09d      	sub	sp, #116	@ 0x74
 800afbc:	da08      	bge.n	800afd0 <sniprintf+0x20>
 800afbe:	238b      	movs	r3, #139	@ 0x8b
 800afc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800afc4:	602b      	str	r3, [r5, #0]
 800afc6:	b01d      	add	sp, #116	@ 0x74
 800afc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800afcc:	b002      	add	sp, #8
 800afce:	4770      	bx	lr
 800afd0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800afd4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800afd8:	f04f 0300 	mov.w	r3, #0
 800afdc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800afde:	bf0c      	ite	eq
 800afe0:	4623      	moveq	r3, r4
 800afe2:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800afe6:	9304      	str	r3, [sp, #16]
 800afe8:	9307      	str	r3, [sp, #28]
 800afea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800afee:	9002      	str	r0, [sp, #8]
 800aff0:	9006      	str	r0, [sp, #24]
 800aff2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aff6:	4628      	mov	r0, r5
 800aff8:	ab21      	add	r3, sp, #132	@ 0x84
 800affa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800affc:	a902      	add	r1, sp, #8
 800affe:	9301      	str	r3, [sp, #4]
 800b000:	f000 f9ea 	bl	800b3d8 <_svfiprintf_r>
 800b004:	1c43      	adds	r3, r0, #1
 800b006:	bfbc      	itt	lt
 800b008:	238b      	movlt	r3, #139	@ 0x8b
 800b00a:	602b      	strlt	r3, [r5, #0]
 800b00c:	2c00      	cmp	r4, #0
 800b00e:	d0da      	beq.n	800afc6 <sniprintf+0x16>
 800b010:	2200      	movs	r2, #0
 800b012:	9b02      	ldr	r3, [sp, #8]
 800b014:	701a      	strb	r2, [r3, #0]
 800b016:	e7d6      	b.n	800afc6 <sniprintf+0x16>
 800b018:	2000003c 	.word	0x2000003c

0800b01c <__malloc_lock>:
 800b01c:	4801      	ldr	r0, [pc, #4]	@ (800b024 <__malloc_lock+0x8>)
 800b01e:	f000 b91f 	b.w	800b260 <__retarget_lock_acquire_recursive>
 800b022:	bf00      	nop
 800b024:	20002f34 	.word	0x20002f34

0800b028 <__malloc_unlock>:
 800b028:	4801      	ldr	r0, [pc, #4]	@ (800b030 <__malloc_unlock+0x8>)
 800b02a:	f000 b91a 	b.w	800b262 <__retarget_lock_release_recursive>
 800b02e:	bf00      	nop
 800b030:	20002f34 	.word	0x20002f34

0800b034 <siscanf>:
 800b034:	b40e      	push	{r1, r2, r3}
 800b036:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800b03a:	b570      	push	{r4, r5, r6, lr}
 800b03c:	2500      	movs	r5, #0
 800b03e:	b09d      	sub	sp, #116	@ 0x74
 800b040:	ac21      	add	r4, sp, #132	@ 0x84
 800b042:	f854 6b04 	ldr.w	r6, [r4], #4
 800b046:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b04a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800b04c:	9002      	str	r0, [sp, #8]
 800b04e:	9006      	str	r0, [sp, #24]
 800b050:	f7f5 f87c 	bl	800014c <strlen>
 800b054:	4b0b      	ldr	r3, [pc, #44]	@ (800b084 <siscanf+0x50>)
 800b056:	9003      	str	r0, [sp, #12]
 800b058:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b05a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b05e:	9007      	str	r0, [sp, #28]
 800b060:	4809      	ldr	r0, [pc, #36]	@ (800b088 <siscanf+0x54>)
 800b062:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b066:	4632      	mov	r2, r6
 800b068:	4623      	mov	r3, r4
 800b06a:	a902      	add	r1, sp, #8
 800b06c:	6800      	ldr	r0, [r0, #0]
 800b06e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b070:	9514      	str	r5, [sp, #80]	@ 0x50
 800b072:	9401      	str	r4, [sp, #4]
 800b074:	f000 fb06 	bl	800b684 <__ssvfiscanf_r>
 800b078:	b01d      	add	sp, #116	@ 0x74
 800b07a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b07e:	b003      	add	sp, #12
 800b080:	4770      	bx	lr
 800b082:	bf00      	nop
 800b084:	0800b08d 	.word	0x0800b08d
 800b088:	2000003c 	.word	0x2000003c

0800b08c <__seofread>:
 800b08c:	2000      	movs	r0, #0
 800b08e:	4770      	bx	lr

0800b090 <_strtol_l.isra.0>:
 800b090:	2b24      	cmp	r3, #36	@ 0x24
 800b092:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b096:	4686      	mov	lr, r0
 800b098:	4690      	mov	r8, r2
 800b09a:	d801      	bhi.n	800b0a0 <_strtol_l.isra.0+0x10>
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	d106      	bne.n	800b0ae <_strtol_l.isra.0+0x1e>
 800b0a0:	f000 f8b4 	bl	800b20c <__errno>
 800b0a4:	2316      	movs	r3, #22
 800b0a6:	6003      	str	r3, [r0, #0]
 800b0a8:	2000      	movs	r0, #0
 800b0aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0ae:	460d      	mov	r5, r1
 800b0b0:	4833      	ldr	r0, [pc, #204]	@ (800b180 <_strtol_l.isra.0+0xf0>)
 800b0b2:	462a      	mov	r2, r5
 800b0b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0b8:	5d06      	ldrb	r6, [r0, r4]
 800b0ba:	f016 0608 	ands.w	r6, r6, #8
 800b0be:	d1f8      	bne.n	800b0b2 <_strtol_l.isra.0+0x22>
 800b0c0:	2c2d      	cmp	r4, #45	@ 0x2d
 800b0c2:	d110      	bne.n	800b0e6 <_strtol_l.isra.0+0x56>
 800b0c4:	2601      	movs	r6, #1
 800b0c6:	782c      	ldrb	r4, [r5, #0]
 800b0c8:	1c95      	adds	r5, r2, #2
 800b0ca:	f033 0210 	bics.w	r2, r3, #16
 800b0ce:	d115      	bne.n	800b0fc <_strtol_l.isra.0+0x6c>
 800b0d0:	2c30      	cmp	r4, #48	@ 0x30
 800b0d2:	d10d      	bne.n	800b0f0 <_strtol_l.isra.0+0x60>
 800b0d4:	782a      	ldrb	r2, [r5, #0]
 800b0d6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b0da:	2a58      	cmp	r2, #88	@ 0x58
 800b0dc:	d108      	bne.n	800b0f0 <_strtol_l.isra.0+0x60>
 800b0de:	786c      	ldrb	r4, [r5, #1]
 800b0e0:	3502      	adds	r5, #2
 800b0e2:	2310      	movs	r3, #16
 800b0e4:	e00a      	b.n	800b0fc <_strtol_l.isra.0+0x6c>
 800b0e6:	2c2b      	cmp	r4, #43	@ 0x2b
 800b0e8:	bf04      	itt	eq
 800b0ea:	782c      	ldrbeq	r4, [r5, #0]
 800b0ec:	1c95      	addeq	r5, r2, #2
 800b0ee:	e7ec      	b.n	800b0ca <_strtol_l.isra.0+0x3a>
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d1f6      	bne.n	800b0e2 <_strtol_l.isra.0+0x52>
 800b0f4:	2c30      	cmp	r4, #48	@ 0x30
 800b0f6:	bf14      	ite	ne
 800b0f8:	230a      	movne	r3, #10
 800b0fa:	2308      	moveq	r3, #8
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b102:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b106:	fbbc f9f3 	udiv	r9, ip, r3
 800b10a:	4610      	mov	r0, r2
 800b10c:	fb03 ca19 	mls	sl, r3, r9, ip
 800b110:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b114:	2f09      	cmp	r7, #9
 800b116:	d80f      	bhi.n	800b138 <_strtol_l.isra.0+0xa8>
 800b118:	463c      	mov	r4, r7
 800b11a:	42a3      	cmp	r3, r4
 800b11c:	dd1b      	ble.n	800b156 <_strtol_l.isra.0+0xc6>
 800b11e:	1c57      	adds	r7, r2, #1
 800b120:	d007      	beq.n	800b132 <_strtol_l.isra.0+0xa2>
 800b122:	4581      	cmp	r9, r0
 800b124:	d314      	bcc.n	800b150 <_strtol_l.isra.0+0xc0>
 800b126:	d101      	bne.n	800b12c <_strtol_l.isra.0+0x9c>
 800b128:	45a2      	cmp	sl, r4
 800b12a:	db11      	blt.n	800b150 <_strtol_l.isra.0+0xc0>
 800b12c:	2201      	movs	r2, #1
 800b12e:	fb00 4003 	mla	r0, r0, r3, r4
 800b132:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b136:	e7eb      	b.n	800b110 <_strtol_l.isra.0+0x80>
 800b138:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b13c:	2f19      	cmp	r7, #25
 800b13e:	d801      	bhi.n	800b144 <_strtol_l.isra.0+0xb4>
 800b140:	3c37      	subs	r4, #55	@ 0x37
 800b142:	e7ea      	b.n	800b11a <_strtol_l.isra.0+0x8a>
 800b144:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b148:	2f19      	cmp	r7, #25
 800b14a:	d804      	bhi.n	800b156 <_strtol_l.isra.0+0xc6>
 800b14c:	3c57      	subs	r4, #87	@ 0x57
 800b14e:	e7e4      	b.n	800b11a <_strtol_l.isra.0+0x8a>
 800b150:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b154:	e7ed      	b.n	800b132 <_strtol_l.isra.0+0xa2>
 800b156:	1c53      	adds	r3, r2, #1
 800b158:	d108      	bne.n	800b16c <_strtol_l.isra.0+0xdc>
 800b15a:	2322      	movs	r3, #34	@ 0x22
 800b15c:	4660      	mov	r0, ip
 800b15e:	f8ce 3000 	str.w	r3, [lr]
 800b162:	f1b8 0f00 	cmp.w	r8, #0
 800b166:	d0a0      	beq.n	800b0aa <_strtol_l.isra.0+0x1a>
 800b168:	1e69      	subs	r1, r5, #1
 800b16a:	e006      	b.n	800b17a <_strtol_l.isra.0+0xea>
 800b16c:	b106      	cbz	r6, 800b170 <_strtol_l.isra.0+0xe0>
 800b16e:	4240      	negs	r0, r0
 800b170:	f1b8 0f00 	cmp.w	r8, #0
 800b174:	d099      	beq.n	800b0aa <_strtol_l.isra.0+0x1a>
 800b176:	2a00      	cmp	r2, #0
 800b178:	d1f6      	bne.n	800b168 <_strtol_l.isra.0+0xd8>
 800b17a:	f8c8 1000 	str.w	r1, [r8]
 800b17e:	e794      	b.n	800b0aa <_strtol_l.isra.0+0x1a>
 800b180:	0800dde1 	.word	0x0800dde1

0800b184 <_strtol_r>:
 800b184:	f7ff bf84 	b.w	800b090 <_strtol_l.isra.0>

0800b188 <strtol>:
 800b188:	4613      	mov	r3, r2
 800b18a:	460a      	mov	r2, r1
 800b18c:	4601      	mov	r1, r0
 800b18e:	4802      	ldr	r0, [pc, #8]	@ (800b198 <strtol+0x10>)
 800b190:	6800      	ldr	r0, [r0, #0]
 800b192:	f7ff bf7d 	b.w	800b090 <_strtol_l.isra.0>
 800b196:	bf00      	nop
 800b198:	2000003c 	.word	0x2000003c

0800b19c <memset>:
 800b19c:	4603      	mov	r3, r0
 800b19e:	4402      	add	r2, r0
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d100      	bne.n	800b1a6 <memset+0xa>
 800b1a4:	4770      	bx	lr
 800b1a6:	f803 1b01 	strb.w	r1, [r3], #1
 800b1aa:	e7f9      	b.n	800b1a0 <memset+0x4>

0800b1ac <strchr>:
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	b2c9      	uxtb	r1, r1
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1b6:	b112      	cbz	r2, 800b1be <strchr+0x12>
 800b1b8:	428a      	cmp	r2, r1
 800b1ba:	d1f9      	bne.n	800b1b0 <strchr+0x4>
 800b1bc:	4770      	bx	lr
 800b1be:	2900      	cmp	r1, #0
 800b1c0:	bf18      	it	ne
 800b1c2:	2000      	movne	r0, #0
 800b1c4:	4770      	bx	lr

0800b1c6 <strncmp>:
 800b1c6:	b510      	push	{r4, lr}
 800b1c8:	b16a      	cbz	r2, 800b1e6 <strncmp+0x20>
 800b1ca:	3901      	subs	r1, #1
 800b1cc:	1884      	adds	r4, r0, r2
 800b1ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1d2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b1d6:	429a      	cmp	r2, r3
 800b1d8:	d103      	bne.n	800b1e2 <strncmp+0x1c>
 800b1da:	42a0      	cmp	r0, r4
 800b1dc:	d001      	beq.n	800b1e2 <strncmp+0x1c>
 800b1de:	2a00      	cmp	r2, #0
 800b1e0:	d1f5      	bne.n	800b1ce <strncmp+0x8>
 800b1e2:	1ad0      	subs	r0, r2, r3
 800b1e4:	bd10      	pop	{r4, pc}
 800b1e6:	4610      	mov	r0, r2
 800b1e8:	e7fc      	b.n	800b1e4 <strncmp+0x1e>
	...

0800b1ec <_sbrk_r>:
 800b1ec:	b538      	push	{r3, r4, r5, lr}
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	4d05      	ldr	r5, [pc, #20]	@ (800b208 <_sbrk_r+0x1c>)
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	4608      	mov	r0, r1
 800b1f6:	602b      	str	r3, [r5, #0]
 800b1f8:	f7f7 fbe0 	bl	80029bc <_sbrk>
 800b1fc:	1c43      	adds	r3, r0, #1
 800b1fe:	d102      	bne.n	800b206 <_sbrk_r+0x1a>
 800b200:	682b      	ldr	r3, [r5, #0]
 800b202:	b103      	cbz	r3, 800b206 <_sbrk_r+0x1a>
 800b204:	6023      	str	r3, [r4, #0]
 800b206:	bd38      	pop	{r3, r4, r5, pc}
 800b208:	20002f38 	.word	0x20002f38

0800b20c <__errno>:
 800b20c:	4b01      	ldr	r3, [pc, #4]	@ (800b214 <__errno+0x8>)
 800b20e:	6818      	ldr	r0, [r3, #0]
 800b210:	4770      	bx	lr
 800b212:	bf00      	nop
 800b214:	2000003c 	.word	0x2000003c

0800b218 <__libc_init_array>:
 800b218:	b570      	push	{r4, r5, r6, lr}
 800b21a:	2600      	movs	r6, #0
 800b21c:	4d0c      	ldr	r5, [pc, #48]	@ (800b250 <__libc_init_array+0x38>)
 800b21e:	4c0d      	ldr	r4, [pc, #52]	@ (800b254 <__libc_init_array+0x3c>)
 800b220:	1b64      	subs	r4, r4, r5
 800b222:	10a4      	asrs	r4, r4, #2
 800b224:	42a6      	cmp	r6, r4
 800b226:	d109      	bne.n	800b23c <__libc_init_array+0x24>
 800b228:	f000 ffbc 	bl	800c1a4 <_init>
 800b22c:	2600      	movs	r6, #0
 800b22e:	4d0a      	ldr	r5, [pc, #40]	@ (800b258 <__libc_init_array+0x40>)
 800b230:	4c0a      	ldr	r4, [pc, #40]	@ (800b25c <__libc_init_array+0x44>)
 800b232:	1b64      	subs	r4, r4, r5
 800b234:	10a4      	asrs	r4, r4, #2
 800b236:	42a6      	cmp	r6, r4
 800b238:	d105      	bne.n	800b246 <__libc_init_array+0x2e>
 800b23a:	bd70      	pop	{r4, r5, r6, pc}
 800b23c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b240:	4798      	blx	r3
 800b242:	3601      	adds	r6, #1
 800b244:	e7ee      	b.n	800b224 <__libc_init_array+0xc>
 800b246:	f855 3b04 	ldr.w	r3, [r5], #4
 800b24a:	4798      	blx	r3
 800b24c:	3601      	adds	r6, #1
 800b24e:	e7f2      	b.n	800b236 <__libc_init_array+0x1e>
 800b250:	0800df38 	.word	0x0800df38
 800b254:	0800df38 	.word	0x0800df38
 800b258:	0800df38 	.word	0x0800df38
 800b25c:	0800df3c 	.word	0x0800df3c

0800b260 <__retarget_lock_acquire_recursive>:
 800b260:	4770      	bx	lr

0800b262 <__retarget_lock_release_recursive>:
 800b262:	4770      	bx	lr

0800b264 <strcpy>:
 800b264:	4603      	mov	r3, r0
 800b266:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b26a:	f803 2b01 	strb.w	r2, [r3], #1
 800b26e:	2a00      	cmp	r2, #0
 800b270:	d1f9      	bne.n	800b266 <strcpy+0x2>
 800b272:	4770      	bx	lr

0800b274 <memcpy>:
 800b274:	440a      	add	r2, r1
 800b276:	4291      	cmp	r1, r2
 800b278:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b27c:	d100      	bne.n	800b280 <memcpy+0xc>
 800b27e:	4770      	bx	lr
 800b280:	b510      	push	{r4, lr}
 800b282:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b286:	4291      	cmp	r1, r2
 800b288:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b28c:	d1f9      	bne.n	800b282 <memcpy+0xe>
 800b28e:	bd10      	pop	{r4, pc}

0800b290 <_free_r>:
 800b290:	b538      	push	{r3, r4, r5, lr}
 800b292:	4605      	mov	r5, r0
 800b294:	2900      	cmp	r1, #0
 800b296:	d040      	beq.n	800b31a <_free_r+0x8a>
 800b298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b29c:	1f0c      	subs	r4, r1, #4
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	bfb8      	it	lt
 800b2a2:	18e4      	addlt	r4, r4, r3
 800b2a4:	f7ff feba 	bl	800b01c <__malloc_lock>
 800b2a8:	4a1c      	ldr	r2, [pc, #112]	@ (800b31c <_free_r+0x8c>)
 800b2aa:	6813      	ldr	r3, [r2, #0]
 800b2ac:	b933      	cbnz	r3, 800b2bc <_free_r+0x2c>
 800b2ae:	6063      	str	r3, [r4, #4]
 800b2b0:	6014      	str	r4, [r2, #0]
 800b2b2:	4628      	mov	r0, r5
 800b2b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2b8:	f7ff beb6 	b.w	800b028 <__malloc_unlock>
 800b2bc:	42a3      	cmp	r3, r4
 800b2be:	d908      	bls.n	800b2d2 <_free_r+0x42>
 800b2c0:	6820      	ldr	r0, [r4, #0]
 800b2c2:	1821      	adds	r1, r4, r0
 800b2c4:	428b      	cmp	r3, r1
 800b2c6:	bf01      	itttt	eq
 800b2c8:	6819      	ldreq	r1, [r3, #0]
 800b2ca:	685b      	ldreq	r3, [r3, #4]
 800b2cc:	1809      	addeq	r1, r1, r0
 800b2ce:	6021      	streq	r1, [r4, #0]
 800b2d0:	e7ed      	b.n	800b2ae <_free_r+0x1e>
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	b10b      	cbz	r3, 800b2dc <_free_r+0x4c>
 800b2d8:	42a3      	cmp	r3, r4
 800b2da:	d9fa      	bls.n	800b2d2 <_free_r+0x42>
 800b2dc:	6811      	ldr	r1, [r2, #0]
 800b2de:	1850      	adds	r0, r2, r1
 800b2e0:	42a0      	cmp	r0, r4
 800b2e2:	d10b      	bne.n	800b2fc <_free_r+0x6c>
 800b2e4:	6820      	ldr	r0, [r4, #0]
 800b2e6:	4401      	add	r1, r0
 800b2e8:	1850      	adds	r0, r2, r1
 800b2ea:	4283      	cmp	r3, r0
 800b2ec:	6011      	str	r1, [r2, #0]
 800b2ee:	d1e0      	bne.n	800b2b2 <_free_r+0x22>
 800b2f0:	6818      	ldr	r0, [r3, #0]
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	4408      	add	r0, r1
 800b2f6:	6010      	str	r0, [r2, #0]
 800b2f8:	6053      	str	r3, [r2, #4]
 800b2fa:	e7da      	b.n	800b2b2 <_free_r+0x22>
 800b2fc:	d902      	bls.n	800b304 <_free_r+0x74>
 800b2fe:	230c      	movs	r3, #12
 800b300:	602b      	str	r3, [r5, #0]
 800b302:	e7d6      	b.n	800b2b2 <_free_r+0x22>
 800b304:	6820      	ldr	r0, [r4, #0]
 800b306:	1821      	adds	r1, r4, r0
 800b308:	428b      	cmp	r3, r1
 800b30a:	bf01      	itttt	eq
 800b30c:	6819      	ldreq	r1, [r3, #0]
 800b30e:	685b      	ldreq	r3, [r3, #4]
 800b310:	1809      	addeq	r1, r1, r0
 800b312:	6021      	streq	r1, [r4, #0]
 800b314:	6063      	str	r3, [r4, #4]
 800b316:	6054      	str	r4, [r2, #4]
 800b318:	e7cb      	b.n	800b2b2 <_free_r+0x22>
 800b31a:	bd38      	pop	{r3, r4, r5, pc}
 800b31c:	20002df8 	.word	0x20002df8

0800b320 <__ssputs_r>:
 800b320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b324:	461f      	mov	r7, r3
 800b326:	688e      	ldr	r6, [r1, #8]
 800b328:	4682      	mov	sl, r0
 800b32a:	42be      	cmp	r6, r7
 800b32c:	460c      	mov	r4, r1
 800b32e:	4690      	mov	r8, r2
 800b330:	680b      	ldr	r3, [r1, #0]
 800b332:	d82d      	bhi.n	800b390 <__ssputs_r+0x70>
 800b334:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b338:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b33c:	d026      	beq.n	800b38c <__ssputs_r+0x6c>
 800b33e:	6965      	ldr	r5, [r4, #20]
 800b340:	6909      	ldr	r1, [r1, #16]
 800b342:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b346:	eba3 0901 	sub.w	r9, r3, r1
 800b34a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b34e:	1c7b      	adds	r3, r7, #1
 800b350:	444b      	add	r3, r9
 800b352:	106d      	asrs	r5, r5, #1
 800b354:	429d      	cmp	r5, r3
 800b356:	bf38      	it	cc
 800b358:	461d      	movcc	r5, r3
 800b35a:	0553      	lsls	r3, r2, #21
 800b35c:	d527      	bpl.n	800b3ae <__ssputs_r+0x8e>
 800b35e:	4629      	mov	r1, r5
 800b360:	f7ff fda6 	bl	800aeb0 <_malloc_r>
 800b364:	4606      	mov	r6, r0
 800b366:	b360      	cbz	r0, 800b3c2 <__ssputs_r+0xa2>
 800b368:	464a      	mov	r2, r9
 800b36a:	6921      	ldr	r1, [r4, #16]
 800b36c:	f7ff ff82 	bl	800b274 <memcpy>
 800b370:	89a3      	ldrh	r3, [r4, #12]
 800b372:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b37a:	81a3      	strh	r3, [r4, #12]
 800b37c:	6126      	str	r6, [r4, #16]
 800b37e:	444e      	add	r6, r9
 800b380:	6026      	str	r6, [r4, #0]
 800b382:	463e      	mov	r6, r7
 800b384:	6165      	str	r5, [r4, #20]
 800b386:	eba5 0509 	sub.w	r5, r5, r9
 800b38a:	60a5      	str	r5, [r4, #8]
 800b38c:	42be      	cmp	r6, r7
 800b38e:	d900      	bls.n	800b392 <__ssputs_r+0x72>
 800b390:	463e      	mov	r6, r7
 800b392:	4632      	mov	r2, r6
 800b394:	4641      	mov	r1, r8
 800b396:	6820      	ldr	r0, [r4, #0]
 800b398:	f000 fed4 	bl	800c144 <memmove>
 800b39c:	2000      	movs	r0, #0
 800b39e:	68a3      	ldr	r3, [r4, #8]
 800b3a0:	1b9b      	subs	r3, r3, r6
 800b3a2:	60a3      	str	r3, [r4, #8]
 800b3a4:	6823      	ldr	r3, [r4, #0]
 800b3a6:	4433      	add	r3, r6
 800b3a8:	6023      	str	r3, [r4, #0]
 800b3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3ae:	462a      	mov	r2, r5
 800b3b0:	f000 fe29 	bl	800c006 <_realloc_r>
 800b3b4:	4606      	mov	r6, r0
 800b3b6:	2800      	cmp	r0, #0
 800b3b8:	d1e0      	bne.n	800b37c <__ssputs_r+0x5c>
 800b3ba:	4650      	mov	r0, sl
 800b3bc:	6921      	ldr	r1, [r4, #16]
 800b3be:	f7ff ff67 	bl	800b290 <_free_r>
 800b3c2:	230c      	movs	r3, #12
 800b3c4:	f8ca 3000 	str.w	r3, [sl]
 800b3c8:	89a3      	ldrh	r3, [r4, #12]
 800b3ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b3ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3d2:	81a3      	strh	r3, [r4, #12]
 800b3d4:	e7e9      	b.n	800b3aa <__ssputs_r+0x8a>
	...

0800b3d8 <_svfiprintf_r>:
 800b3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3dc:	4698      	mov	r8, r3
 800b3de:	898b      	ldrh	r3, [r1, #12]
 800b3e0:	4607      	mov	r7, r0
 800b3e2:	061b      	lsls	r3, r3, #24
 800b3e4:	460d      	mov	r5, r1
 800b3e6:	4614      	mov	r4, r2
 800b3e8:	b09d      	sub	sp, #116	@ 0x74
 800b3ea:	d510      	bpl.n	800b40e <_svfiprintf_r+0x36>
 800b3ec:	690b      	ldr	r3, [r1, #16]
 800b3ee:	b973      	cbnz	r3, 800b40e <_svfiprintf_r+0x36>
 800b3f0:	2140      	movs	r1, #64	@ 0x40
 800b3f2:	f7ff fd5d 	bl	800aeb0 <_malloc_r>
 800b3f6:	6028      	str	r0, [r5, #0]
 800b3f8:	6128      	str	r0, [r5, #16]
 800b3fa:	b930      	cbnz	r0, 800b40a <_svfiprintf_r+0x32>
 800b3fc:	230c      	movs	r3, #12
 800b3fe:	603b      	str	r3, [r7, #0]
 800b400:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b404:	b01d      	add	sp, #116	@ 0x74
 800b406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b40a:	2340      	movs	r3, #64	@ 0x40
 800b40c:	616b      	str	r3, [r5, #20]
 800b40e:	2300      	movs	r3, #0
 800b410:	9309      	str	r3, [sp, #36]	@ 0x24
 800b412:	2320      	movs	r3, #32
 800b414:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b418:	2330      	movs	r3, #48	@ 0x30
 800b41a:	f04f 0901 	mov.w	r9, #1
 800b41e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b422:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b5bc <_svfiprintf_r+0x1e4>
 800b426:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b42a:	4623      	mov	r3, r4
 800b42c:	469a      	mov	sl, r3
 800b42e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b432:	b10a      	cbz	r2, 800b438 <_svfiprintf_r+0x60>
 800b434:	2a25      	cmp	r2, #37	@ 0x25
 800b436:	d1f9      	bne.n	800b42c <_svfiprintf_r+0x54>
 800b438:	ebba 0b04 	subs.w	fp, sl, r4
 800b43c:	d00b      	beq.n	800b456 <_svfiprintf_r+0x7e>
 800b43e:	465b      	mov	r3, fp
 800b440:	4622      	mov	r2, r4
 800b442:	4629      	mov	r1, r5
 800b444:	4638      	mov	r0, r7
 800b446:	f7ff ff6b 	bl	800b320 <__ssputs_r>
 800b44a:	3001      	adds	r0, #1
 800b44c:	f000 80a7 	beq.w	800b59e <_svfiprintf_r+0x1c6>
 800b450:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b452:	445a      	add	r2, fp
 800b454:	9209      	str	r2, [sp, #36]	@ 0x24
 800b456:	f89a 3000 	ldrb.w	r3, [sl]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	f000 809f 	beq.w	800b59e <_svfiprintf_r+0x1c6>
 800b460:	2300      	movs	r3, #0
 800b462:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b466:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b46a:	f10a 0a01 	add.w	sl, sl, #1
 800b46e:	9304      	str	r3, [sp, #16]
 800b470:	9307      	str	r3, [sp, #28]
 800b472:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b476:	931a      	str	r3, [sp, #104]	@ 0x68
 800b478:	4654      	mov	r4, sl
 800b47a:	2205      	movs	r2, #5
 800b47c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b480:	484e      	ldr	r0, [pc, #312]	@ (800b5bc <_svfiprintf_r+0x1e4>)
 800b482:	f000 fe79 	bl	800c178 <memchr>
 800b486:	9a04      	ldr	r2, [sp, #16]
 800b488:	b9d8      	cbnz	r0, 800b4c2 <_svfiprintf_r+0xea>
 800b48a:	06d0      	lsls	r0, r2, #27
 800b48c:	bf44      	itt	mi
 800b48e:	2320      	movmi	r3, #32
 800b490:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b494:	0711      	lsls	r1, r2, #28
 800b496:	bf44      	itt	mi
 800b498:	232b      	movmi	r3, #43	@ 0x2b
 800b49a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b49e:	f89a 3000 	ldrb.w	r3, [sl]
 800b4a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4a4:	d015      	beq.n	800b4d2 <_svfiprintf_r+0xfa>
 800b4a6:	4654      	mov	r4, sl
 800b4a8:	2000      	movs	r0, #0
 800b4aa:	f04f 0c0a 	mov.w	ip, #10
 800b4ae:	9a07      	ldr	r2, [sp, #28]
 800b4b0:	4621      	mov	r1, r4
 800b4b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4b6:	3b30      	subs	r3, #48	@ 0x30
 800b4b8:	2b09      	cmp	r3, #9
 800b4ba:	d94b      	bls.n	800b554 <_svfiprintf_r+0x17c>
 800b4bc:	b1b0      	cbz	r0, 800b4ec <_svfiprintf_r+0x114>
 800b4be:	9207      	str	r2, [sp, #28]
 800b4c0:	e014      	b.n	800b4ec <_svfiprintf_r+0x114>
 800b4c2:	eba0 0308 	sub.w	r3, r0, r8
 800b4c6:	fa09 f303 	lsl.w	r3, r9, r3
 800b4ca:	4313      	orrs	r3, r2
 800b4cc:	46a2      	mov	sl, r4
 800b4ce:	9304      	str	r3, [sp, #16]
 800b4d0:	e7d2      	b.n	800b478 <_svfiprintf_r+0xa0>
 800b4d2:	9b03      	ldr	r3, [sp, #12]
 800b4d4:	1d19      	adds	r1, r3, #4
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	9103      	str	r1, [sp, #12]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	bfbb      	ittet	lt
 800b4de:	425b      	neglt	r3, r3
 800b4e0:	f042 0202 	orrlt.w	r2, r2, #2
 800b4e4:	9307      	strge	r3, [sp, #28]
 800b4e6:	9307      	strlt	r3, [sp, #28]
 800b4e8:	bfb8      	it	lt
 800b4ea:	9204      	strlt	r2, [sp, #16]
 800b4ec:	7823      	ldrb	r3, [r4, #0]
 800b4ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4f0:	d10a      	bne.n	800b508 <_svfiprintf_r+0x130>
 800b4f2:	7863      	ldrb	r3, [r4, #1]
 800b4f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4f6:	d132      	bne.n	800b55e <_svfiprintf_r+0x186>
 800b4f8:	9b03      	ldr	r3, [sp, #12]
 800b4fa:	3402      	adds	r4, #2
 800b4fc:	1d1a      	adds	r2, r3, #4
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	9203      	str	r2, [sp, #12]
 800b502:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b506:	9305      	str	r3, [sp, #20]
 800b508:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b5c0 <_svfiprintf_r+0x1e8>
 800b50c:	2203      	movs	r2, #3
 800b50e:	4650      	mov	r0, sl
 800b510:	7821      	ldrb	r1, [r4, #0]
 800b512:	f000 fe31 	bl	800c178 <memchr>
 800b516:	b138      	cbz	r0, 800b528 <_svfiprintf_r+0x150>
 800b518:	2240      	movs	r2, #64	@ 0x40
 800b51a:	9b04      	ldr	r3, [sp, #16]
 800b51c:	eba0 000a 	sub.w	r0, r0, sl
 800b520:	4082      	lsls	r2, r0
 800b522:	4313      	orrs	r3, r2
 800b524:	3401      	adds	r4, #1
 800b526:	9304      	str	r3, [sp, #16]
 800b528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b52c:	2206      	movs	r2, #6
 800b52e:	4825      	ldr	r0, [pc, #148]	@ (800b5c4 <_svfiprintf_r+0x1ec>)
 800b530:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b534:	f000 fe20 	bl	800c178 <memchr>
 800b538:	2800      	cmp	r0, #0
 800b53a:	d036      	beq.n	800b5aa <_svfiprintf_r+0x1d2>
 800b53c:	4b22      	ldr	r3, [pc, #136]	@ (800b5c8 <_svfiprintf_r+0x1f0>)
 800b53e:	bb1b      	cbnz	r3, 800b588 <_svfiprintf_r+0x1b0>
 800b540:	9b03      	ldr	r3, [sp, #12]
 800b542:	3307      	adds	r3, #7
 800b544:	f023 0307 	bic.w	r3, r3, #7
 800b548:	3308      	adds	r3, #8
 800b54a:	9303      	str	r3, [sp, #12]
 800b54c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b54e:	4433      	add	r3, r6
 800b550:	9309      	str	r3, [sp, #36]	@ 0x24
 800b552:	e76a      	b.n	800b42a <_svfiprintf_r+0x52>
 800b554:	460c      	mov	r4, r1
 800b556:	2001      	movs	r0, #1
 800b558:	fb0c 3202 	mla	r2, ip, r2, r3
 800b55c:	e7a8      	b.n	800b4b0 <_svfiprintf_r+0xd8>
 800b55e:	2300      	movs	r3, #0
 800b560:	f04f 0c0a 	mov.w	ip, #10
 800b564:	4619      	mov	r1, r3
 800b566:	3401      	adds	r4, #1
 800b568:	9305      	str	r3, [sp, #20]
 800b56a:	4620      	mov	r0, r4
 800b56c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b570:	3a30      	subs	r2, #48	@ 0x30
 800b572:	2a09      	cmp	r2, #9
 800b574:	d903      	bls.n	800b57e <_svfiprintf_r+0x1a6>
 800b576:	2b00      	cmp	r3, #0
 800b578:	d0c6      	beq.n	800b508 <_svfiprintf_r+0x130>
 800b57a:	9105      	str	r1, [sp, #20]
 800b57c:	e7c4      	b.n	800b508 <_svfiprintf_r+0x130>
 800b57e:	4604      	mov	r4, r0
 800b580:	2301      	movs	r3, #1
 800b582:	fb0c 2101 	mla	r1, ip, r1, r2
 800b586:	e7f0      	b.n	800b56a <_svfiprintf_r+0x192>
 800b588:	ab03      	add	r3, sp, #12
 800b58a:	9300      	str	r3, [sp, #0]
 800b58c:	462a      	mov	r2, r5
 800b58e:	4638      	mov	r0, r7
 800b590:	4b0e      	ldr	r3, [pc, #56]	@ (800b5cc <_svfiprintf_r+0x1f4>)
 800b592:	a904      	add	r1, sp, #16
 800b594:	f3af 8000 	nop.w
 800b598:	1c42      	adds	r2, r0, #1
 800b59a:	4606      	mov	r6, r0
 800b59c:	d1d6      	bne.n	800b54c <_svfiprintf_r+0x174>
 800b59e:	89ab      	ldrh	r3, [r5, #12]
 800b5a0:	065b      	lsls	r3, r3, #25
 800b5a2:	f53f af2d 	bmi.w	800b400 <_svfiprintf_r+0x28>
 800b5a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5a8:	e72c      	b.n	800b404 <_svfiprintf_r+0x2c>
 800b5aa:	ab03      	add	r3, sp, #12
 800b5ac:	9300      	str	r3, [sp, #0]
 800b5ae:	462a      	mov	r2, r5
 800b5b0:	4638      	mov	r0, r7
 800b5b2:	4b06      	ldr	r3, [pc, #24]	@ (800b5cc <_svfiprintf_r+0x1f4>)
 800b5b4:	a904      	add	r1, sp, #16
 800b5b6:	f000 fa4b 	bl	800ba50 <_printf_i>
 800b5ba:	e7ed      	b.n	800b598 <_svfiprintf_r+0x1c0>
 800b5bc:	0800dee1 	.word	0x0800dee1
 800b5c0:	0800dee7 	.word	0x0800dee7
 800b5c4:	0800deeb 	.word	0x0800deeb
 800b5c8:	00000000 	.word	0x00000000
 800b5cc:	0800b321 	.word	0x0800b321

0800b5d0 <_sungetc_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	1c4b      	adds	r3, r1, #1
 800b5d4:	4614      	mov	r4, r2
 800b5d6:	d103      	bne.n	800b5e0 <_sungetc_r+0x10>
 800b5d8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b5dc:	4628      	mov	r0, r5
 800b5de:	bd38      	pop	{r3, r4, r5, pc}
 800b5e0:	8993      	ldrh	r3, [r2, #12]
 800b5e2:	b2cd      	uxtb	r5, r1
 800b5e4:	f023 0320 	bic.w	r3, r3, #32
 800b5e8:	8193      	strh	r3, [r2, #12]
 800b5ea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b5ec:	6852      	ldr	r2, [r2, #4]
 800b5ee:	b18b      	cbz	r3, 800b614 <_sungetc_r+0x44>
 800b5f0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	dd08      	ble.n	800b608 <_sungetc_r+0x38>
 800b5f6:	6823      	ldr	r3, [r4, #0]
 800b5f8:	1e5a      	subs	r2, r3, #1
 800b5fa:	6022      	str	r2, [r4, #0]
 800b5fc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b600:	6863      	ldr	r3, [r4, #4]
 800b602:	3301      	adds	r3, #1
 800b604:	6063      	str	r3, [r4, #4]
 800b606:	e7e9      	b.n	800b5dc <_sungetc_r+0xc>
 800b608:	4621      	mov	r1, r4
 800b60a:	f000 fcc4 	bl	800bf96 <__submore>
 800b60e:	2800      	cmp	r0, #0
 800b610:	d0f1      	beq.n	800b5f6 <_sungetc_r+0x26>
 800b612:	e7e1      	b.n	800b5d8 <_sungetc_r+0x8>
 800b614:	6921      	ldr	r1, [r4, #16]
 800b616:	6823      	ldr	r3, [r4, #0]
 800b618:	b151      	cbz	r1, 800b630 <_sungetc_r+0x60>
 800b61a:	4299      	cmp	r1, r3
 800b61c:	d208      	bcs.n	800b630 <_sungetc_r+0x60>
 800b61e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b622:	42a9      	cmp	r1, r5
 800b624:	d104      	bne.n	800b630 <_sungetc_r+0x60>
 800b626:	3b01      	subs	r3, #1
 800b628:	3201      	adds	r2, #1
 800b62a:	6023      	str	r3, [r4, #0]
 800b62c:	6062      	str	r2, [r4, #4]
 800b62e:	e7d5      	b.n	800b5dc <_sungetc_r+0xc>
 800b630:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800b634:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b638:	6363      	str	r3, [r4, #52]	@ 0x34
 800b63a:	2303      	movs	r3, #3
 800b63c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b63e:	4623      	mov	r3, r4
 800b640:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b644:	6023      	str	r3, [r4, #0]
 800b646:	2301      	movs	r3, #1
 800b648:	e7dc      	b.n	800b604 <_sungetc_r+0x34>

0800b64a <__ssrefill_r>:
 800b64a:	b510      	push	{r4, lr}
 800b64c:	460c      	mov	r4, r1
 800b64e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b650:	b169      	cbz	r1, 800b66e <__ssrefill_r+0x24>
 800b652:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b656:	4299      	cmp	r1, r3
 800b658:	d001      	beq.n	800b65e <__ssrefill_r+0x14>
 800b65a:	f7ff fe19 	bl	800b290 <_free_r>
 800b65e:	2000      	movs	r0, #0
 800b660:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b662:	6360      	str	r0, [r4, #52]	@ 0x34
 800b664:	6063      	str	r3, [r4, #4]
 800b666:	b113      	cbz	r3, 800b66e <__ssrefill_r+0x24>
 800b668:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800b66a:	6023      	str	r3, [r4, #0]
 800b66c:	bd10      	pop	{r4, pc}
 800b66e:	6923      	ldr	r3, [r4, #16]
 800b670:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b674:	6023      	str	r3, [r4, #0]
 800b676:	2300      	movs	r3, #0
 800b678:	6063      	str	r3, [r4, #4]
 800b67a:	89a3      	ldrh	r3, [r4, #12]
 800b67c:	f043 0320 	orr.w	r3, r3, #32
 800b680:	81a3      	strh	r3, [r4, #12]
 800b682:	e7f3      	b.n	800b66c <__ssrefill_r+0x22>

0800b684 <__ssvfiscanf_r>:
 800b684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b688:	460c      	mov	r4, r1
 800b68a:	2100      	movs	r1, #0
 800b68c:	4606      	mov	r6, r0
 800b68e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800b692:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800b696:	49ab      	ldr	r1, [pc, #684]	@ (800b944 <__ssvfiscanf_r+0x2c0>)
 800b698:	f10d 0804 	add.w	r8, sp, #4
 800b69c:	91a0      	str	r1, [sp, #640]	@ 0x280
 800b69e:	49aa      	ldr	r1, [pc, #680]	@ (800b948 <__ssvfiscanf_r+0x2c4>)
 800b6a0:	4faa      	ldr	r7, [pc, #680]	@ (800b94c <__ssvfiscanf_r+0x2c8>)
 800b6a2:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800b6a6:	91a1      	str	r1, [sp, #644]	@ 0x284
 800b6a8:	9300      	str	r3, [sp, #0]
 800b6aa:	f892 9000 	ldrb.w	r9, [r2]
 800b6ae:	f1b9 0f00 	cmp.w	r9, #0
 800b6b2:	f000 8159 	beq.w	800b968 <__ssvfiscanf_r+0x2e4>
 800b6b6:	f817 3009 	ldrb.w	r3, [r7, r9]
 800b6ba:	1c55      	adds	r5, r2, #1
 800b6bc:	f013 0308 	ands.w	r3, r3, #8
 800b6c0:	d019      	beq.n	800b6f6 <__ssvfiscanf_r+0x72>
 800b6c2:	6863      	ldr	r3, [r4, #4]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	dd0f      	ble.n	800b6e8 <__ssvfiscanf_r+0x64>
 800b6c8:	6823      	ldr	r3, [r4, #0]
 800b6ca:	781a      	ldrb	r2, [r3, #0]
 800b6cc:	5cba      	ldrb	r2, [r7, r2]
 800b6ce:	0712      	lsls	r2, r2, #28
 800b6d0:	d401      	bmi.n	800b6d6 <__ssvfiscanf_r+0x52>
 800b6d2:	462a      	mov	r2, r5
 800b6d4:	e7e9      	b.n	800b6aa <__ssvfiscanf_r+0x26>
 800b6d6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b6d8:	3301      	adds	r3, #1
 800b6da:	3201      	adds	r2, #1
 800b6dc:	9245      	str	r2, [sp, #276]	@ 0x114
 800b6de:	6862      	ldr	r2, [r4, #4]
 800b6e0:	6023      	str	r3, [r4, #0]
 800b6e2:	3a01      	subs	r2, #1
 800b6e4:	6062      	str	r2, [r4, #4]
 800b6e6:	e7ec      	b.n	800b6c2 <__ssvfiscanf_r+0x3e>
 800b6e8:	4621      	mov	r1, r4
 800b6ea:	4630      	mov	r0, r6
 800b6ec:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b6ee:	4798      	blx	r3
 800b6f0:	2800      	cmp	r0, #0
 800b6f2:	d0e9      	beq.n	800b6c8 <__ssvfiscanf_r+0x44>
 800b6f4:	e7ed      	b.n	800b6d2 <__ssvfiscanf_r+0x4e>
 800b6f6:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800b6fa:	f040 8086 	bne.w	800b80a <__ssvfiscanf_r+0x186>
 800b6fe:	9341      	str	r3, [sp, #260]	@ 0x104
 800b700:	9343      	str	r3, [sp, #268]	@ 0x10c
 800b702:	7853      	ldrb	r3, [r2, #1]
 800b704:	2b2a      	cmp	r3, #42	@ 0x2a
 800b706:	bf04      	itt	eq
 800b708:	2310      	moveq	r3, #16
 800b70a:	1c95      	addeq	r5, r2, #2
 800b70c:	f04f 020a 	mov.w	r2, #10
 800b710:	bf08      	it	eq
 800b712:	9341      	streq	r3, [sp, #260]	@ 0x104
 800b714:	46aa      	mov	sl, r5
 800b716:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b71a:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800b71e:	2b09      	cmp	r3, #9
 800b720:	d91e      	bls.n	800b760 <__ssvfiscanf_r+0xdc>
 800b722:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800b950 <__ssvfiscanf_r+0x2cc>
 800b726:	2203      	movs	r2, #3
 800b728:	4658      	mov	r0, fp
 800b72a:	f000 fd25 	bl	800c178 <memchr>
 800b72e:	b138      	cbz	r0, 800b740 <__ssvfiscanf_r+0xbc>
 800b730:	2301      	movs	r3, #1
 800b732:	4655      	mov	r5, sl
 800b734:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b736:	eba0 000b 	sub.w	r0, r0, fp
 800b73a:	4083      	lsls	r3, r0
 800b73c:	4313      	orrs	r3, r2
 800b73e:	9341      	str	r3, [sp, #260]	@ 0x104
 800b740:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b744:	2b78      	cmp	r3, #120	@ 0x78
 800b746:	d806      	bhi.n	800b756 <__ssvfiscanf_r+0xd2>
 800b748:	2b57      	cmp	r3, #87	@ 0x57
 800b74a:	d810      	bhi.n	800b76e <__ssvfiscanf_r+0xea>
 800b74c:	2b25      	cmp	r3, #37	@ 0x25
 800b74e:	d05c      	beq.n	800b80a <__ssvfiscanf_r+0x186>
 800b750:	d856      	bhi.n	800b800 <__ssvfiscanf_r+0x17c>
 800b752:	2b00      	cmp	r3, #0
 800b754:	d074      	beq.n	800b840 <__ssvfiscanf_r+0x1bc>
 800b756:	2303      	movs	r3, #3
 800b758:	9347      	str	r3, [sp, #284]	@ 0x11c
 800b75a:	230a      	movs	r3, #10
 800b75c:	9342      	str	r3, [sp, #264]	@ 0x108
 800b75e:	e087      	b.n	800b870 <__ssvfiscanf_r+0x1ec>
 800b760:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800b762:	4655      	mov	r5, sl
 800b764:	fb02 1103 	mla	r1, r2, r3, r1
 800b768:	3930      	subs	r1, #48	@ 0x30
 800b76a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800b76c:	e7d2      	b.n	800b714 <__ssvfiscanf_r+0x90>
 800b76e:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800b772:	2a20      	cmp	r2, #32
 800b774:	d8ef      	bhi.n	800b756 <__ssvfiscanf_r+0xd2>
 800b776:	a101      	add	r1, pc, #4	@ (adr r1, 800b77c <__ssvfiscanf_r+0xf8>)
 800b778:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b77c:	0800b84f 	.word	0x0800b84f
 800b780:	0800b757 	.word	0x0800b757
 800b784:	0800b757 	.word	0x0800b757
 800b788:	0800b8a9 	.word	0x0800b8a9
 800b78c:	0800b757 	.word	0x0800b757
 800b790:	0800b757 	.word	0x0800b757
 800b794:	0800b757 	.word	0x0800b757
 800b798:	0800b757 	.word	0x0800b757
 800b79c:	0800b757 	.word	0x0800b757
 800b7a0:	0800b757 	.word	0x0800b757
 800b7a4:	0800b757 	.word	0x0800b757
 800b7a8:	0800b8bf 	.word	0x0800b8bf
 800b7ac:	0800b8a5 	.word	0x0800b8a5
 800b7b0:	0800b807 	.word	0x0800b807
 800b7b4:	0800b807 	.word	0x0800b807
 800b7b8:	0800b807 	.word	0x0800b807
 800b7bc:	0800b757 	.word	0x0800b757
 800b7c0:	0800b861 	.word	0x0800b861
 800b7c4:	0800b757 	.word	0x0800b757
 800b7c8:	0800b757 	.word	0x0800b757
 800b7cc:	0800b757 	.word	0x0800b757
 800b7d0:	0800b757 	.word	0x0800b757
 800b7d4:	0800b8cf 	.word	0x0800b8cf
 800b7d8:	0800b869 	.word	0x0800b869
 800b7dc:	0800b847 	.word	0x0800b847
 800b7e0:	0800b757 	.word	0x0800b757
 800b7e4:	0800b757 	.word	0x0800b757
 800b7e8:	0800b8cb 	.word	0x0800b8cb
 800b7ec:	0800b757 	.word	0x0800b757
 800b7f0:	0800b8a5 	.word	0x0800b8a5
 800b7f4:	0800b757 	.word	0x0800b757
 800b7f8:	0800b757 	.word	0x0800b757
 800b7fc:	0800b84f 	.word	0x0800b84f
 800b800:	3b45      	subs	r3, #69	@ 0x45
 800b802:	2b02      	cmp	r3, #2
 800b804:	d8a7      	bhi.n	800b756 <__ssvfiscanf_r+0xd2>
 800b806:	2305      	movs	r3, #5
 800b808:	e031      	b.n	800b86e <__ssvfiscanf_r+0x1ea>
 800b80a:	6863      	ldr	r3, [r4, #4]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	dd0d      	ble.n	800b82c <__ssvfiscanf_r+0x1a8>
 800b810:	6823      	ldr	r3, [r4, #0]
 800b812:	781a      	ldrb	r2, [r3, #0]
 800b814:	454a      	cmp	r2, r9
 800b816:	f040 80a7 	bne.w	800b968 <__ssvfiscanf_r+0x2e4>
 800b81a:	3301      	adds	r3, #1
 800b81c:	6862      	ldr	r2, [r4, #4]
 800b81e:	6023      	str	r3, [r4, #0]
 800b820:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800b822:	3a01      	subs	r2, #1
 800b824:	3301      	adds	r3, #1
 800b826:	6062      	str	r2, [r4, #4]
 800b828:	9345      	str	r3, [sp, #276]	@ 0x114
 800b82a:	e752      	b.n	800b6d2 <__ssvfiscanf_r+0x4e>
 800b82c:	4621      	mov	r1, r4
 800b82e:	4630      	mov	r0, r6
 800b830:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b832:	4798      	blx	r3
 800b834:	2800      	cmp	r0, #0
 800b836:	d0eb      	beq.n	800b810 <__ssvfiscanf_r+0x18c>
 800b838:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800b83a:	2800      	cmp	r0, #0
 800b83c:	f040 808c 	bne.w	800b958 <__ssvfiscanf_r+0x2d4>
 800b840:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b844:	e08c      	b.n	800b960 <__ssvfiscanf_r+0x2dc>
 800b846:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b848:	f042 0220 	orr.w	r2, r2, #32
 800b84c:	9241      	str	r2, [sp, #260]	@ 0x104
 800b84e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b850:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b854:	9241      	str	r2, [sp, #260]	@ 0x104
 800b856:	2210      	movs	r2, #16
 800b858:	2b6e      	cmp	r3, #110	@ 0x6e
 800b85a:	9242      	str	r2, [sp, #264]	@ 0x108
 800b85c:	d902      	bls.n	800b864 <__ssvfiscanf_r+0x1e0>
 800b85e:	e005      	b.n	800b86c <__ssvfiscanf_r+0x1e8>
 800b860:	2300      	movs	r3, #0
 800b862:	9342      	str	r3, [sp, #264]	@ 0x108
 800b864:	2303      	movs	r3, #3
 800b866:	e002      	b.n	800b86e <__ssvfiscanf_r+0x1ea>
 800b868:	2308      	movs	r3, #8
 800b86a:	9342      	str	r3, [sp, #264]	@ 0x108
 800b86c:	2304      	movs	r3, #4
 800b86e:	9347      	str	r3, [sp, #284]	@ 0x11c
 800b870:	6863      	ldr	r3, [r4, #4]
 800b872:	2b00      	cmp	r3, #0
 800b874:	dd39      	ble.n	800b8ea <__ssvfiscanf_r+0x266>
 800b876:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b878:	0659      	lsls	r1, r3, #25
 800b87a:	d404      	bmi.n	800b886 <__ssvfiscanf_r+0x202>
 800b87c:	6823      	ldr	r3, [r4, #0]
 800b87e:	781a      	ldrb	r2, [r3, #0]
 800b880:	5cba      	ldrb	r2, [r7, r2]
 800b882:	0712      	lsls	r2, r2, #28
 800b884:	d438      	bmi.n	800b8f8 <__ssvfiscanf_r+0x274>
 800b886:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800b888:	2b02      	cmp	r3, #2
 800b88a:	dc47      	bgt.n	800b91c <__ssvfiscanf_r+0x298>
 800b88c:	466b      	mov	r3, sp
 800b88e:	4622      	mov	r2, r4
 800b890:	4630      	mov	r0, r6
 800b892:	a941      	add	r1, sp, #260	@ 0x104
 800b894:	f000 f9fa 	bl	800bc8c <_scanf_chars>
 800b898:	2801      	cmp	r0, #1
 800b89a:	d065      	beq.n	800b968 <__ssvfiscanf_r+0x2e4>
 800b89c:	2802      	cmp	r0, #2
 800b89e:	f47f af18 	bne.w	800b6d2 <__ssvfiscanf_r+0x4e>
 800b8a2:	e7c9      	b.n	800b838 <__ssvfiscanf_r+0x1b4>
 800b8a4:	220a      	movs	r2, #10
 800b8a6:	e7d7      	b.n	800b858 <__ssvfiscanf_r+0x1d4>
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	4640      	mov	r0, r8
 800b8ac:	f000 fb3a 	bl	800bf24 <__sccl>
 800b8b0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b8b2:	4605      	mov	r5, r0
 800b8b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8b8:	9341      	str	r3, [sp, #260]	@ 0x104
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	e7d7      	b.n	800b86e <__ssvfiscanf_r+0x1ea>
 800b8be:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b8c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8c4:	9341      	str	r3, [sp, #260]	@ 0x104
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	e7d1      	b.n	800b86e <__ssvfiscanf_r+0x1ea>
 800b8ca:	2302      	movs	r3, #2
 800b8cc:	e7cf      	b.n	800b86e <__ssvfiscanf_r+0x1ea>
 800b8ce:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800b8d0:	06c3      	lsls	r3, r0, #27
 800b8d2:	f53f aefe 	bmi.w	800b6d2 <__ssvfiscanf_r+0x4e>
 800b8d6:	9b00      	ldr	r3, [sp, #0]
 800b8d8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b8da:	1d19      	adds	r1, r3, #4
 800b8dc:	9100      	str	r1, [sp, #0]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	07c0      	lsls	r0, r0, #31
 800b8e2:	bf4c      	ite	mi
 800b8e4:	801a      	strhmi	r2, [r3, #0]
 800b8e6:	601a      	strpl	r2, [r3, #0]
 800b8e8:	e6f3      	b.n	800b6d2 <__ssvfiscanf_r+0x4e>
 800b8ea:	4621      	mov	r1, r4
 800b8ec:	4630      	mov	r0, r6
 800b8ee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b8f0:	4798      	blx	r3
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	d0bf      	beq.n	800b876 <__ssvfiscanf_r+0x1f2>
 800b8f6:	e79f      	b.n	800b838 <__ssvfiscanf_r+0x1b4>
 800b8f8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b8fa:	3201      	adds	r2, #1
 800b8fc:	9245      	str	r2, [sp, #276]	@ 0x114
 800b8fe:	6862      	ldr	r2, [r4, #4]
 800b900:	3a01      	subs	r2, #1
 800b902:	2a00      	cmp	r2, #0
 800b904:	6062      	str	r2, [r4, #4]
 800b906:	dd02      	ble.n	800b90e <__ssvfiscanf_r+0x28a>
 800b908:	3301      	adds	r3, #1
 800b90a:	6023      	str	r3, [r4, #0]
 800b90c:	e7b6      	b.n	800b87c <__ssvfiscanf_r+0x1f8>
 800b90e:	4621      	mov	r1, r4
 800b910:	4630      	mov	r0, r6
 800b912:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b914:	4798      	blx	r3
 800b916:	2800      	cmp	r0, #0
 800b918:	d0b0      	beq.n	800b87c <__ssvfiscanf_r+0x1f8>
 800b91a:	e78d      	b.n	800b838 <__ssvfiscanf_r+0x1b4>
 800b91c:	2b04      	cmp	r3, #4
 800b91e:	dc06      	bgt.n	800b92e <__ssvfiscanf_r+0x2aa>
 800b920:	466b      	mov	r3, sp
 800b922:	4622      	mov	r2, r4
 800b924:	4630      	mov	r0, r6
 800b926:	a941      	add	r1, sp, #260	@ 0x104
 800b928:	f000 fa0a 	bl	800bd40 <_scanf_i>
 800b92c:	e7b4      	b.n	800b898 <__ssvfiscanf_r+0x214>
 800b92e:	4b09      	ldr	r3, [pc, #36]	@ (800b954 <__ssvfiscanf_r+0x2d0>)
 800b930:	2b00      	cmp	r3, #0
 800b932:	f43f aece 	beq.w	800b6d2 <__ssvfiscanf_r+0x4e>
 800b936:	466b      	mov	r3, sp
 800b938:	4622      	mov	r2, r4
 800b93a:	4630      	mov	r0, r6
 800b93c:	a941      	add	r1, sp, #260	@ 0x104
 800b93e:	f3af 8000 	nop.w
 800b942:	e7a9      	b.n	800b898 <__ssvfiscanf_r+0x214>
 800b944:	0800b5d1 	.word	0x0800b5d1
 800b948:	0800b64b 	.word	0x0800b64b
 800b94c:	0800dde1 	.word	0x0800dde1
 800b950:	0800dee7 	.word	0x0800dee7
 800b954:	00000000 	.word	0x00000000
 800b958:	89a3      	ldrh	r3, [r4, #12]
 800b95a:	065b      	lsls	r3, r3, #25
 800b95c:	f53f af70 	bmi.w	800b840 <__ssvfiscanf_r+0x1bc>
 800b960:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800b964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b968:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800b96a:	e7f9      	b.n	800b960 <__ssvfiscanf_r+0x2dc>

0800b96c <_printf_common>:
 800b96c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b970:	4616      	mov	r6, r2
 800b972:	4698      	mov	r8, r3
 800b974:	688a      	ldr	r2, [r1, #8]
 800b976:	690b      	ldr	r3, [r1, #16]
 800b978:	4607      	mov	r7, r0
 800b97a:	4293      	cmp	r3, r2
 800b97c:	bfb8      	it	lt
 800b97e:	4613      	movlt	r3, r2
 800b980:	6033      	str	r3, [r6, #0]
 800b982:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b986:	460c      	mov	r4, r1
 800b988:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b98c:	b10a      	cbz	r2, 800b992 <_printf_common+0x26>
 800b98e:	3301      	adds	r3, #1
 800b990:	6033      	str	r3, [r6, #0]
 800b992:	6823      	ldr	r3, [r4, #0]
 800b994:	0699      	lsls	r1, r3, #26
 800b996:	bf42      	ittt	mi
 800b998:	6833      	ldrmi	r3, [r6, #0]
 800b99a:	3302      	addmi	r3, #2
 800b99c:	6033      	strmi	r3, [r6, #0]
 800b99e:	6825      	ldr	r5, [r4, #0]
 800b9a0:	f015 0506 	ands.w	r5, r5, #6
 800b9a4:	d106      	bne.n	800b9b4 <_printf_common+0x48>
 800b9a6:	f104 0a19 	add.w	sl, r4, #25
 800b9aa:	68e3      	ldr	r3, [r4, #12]
 800b9ac:	6832      	ldr	r2, [r6, #0]
 800b9ae:	1a9b      	subs	r3, r3, r2
 800b9b0:	42ab      	cmp	r3, r5
 800b9b2:	dc2b      	bgt.n	800ba0c <_printf_common+0xa0>
 800b9b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b9b8:	6822      	ldr	r2, [r4, #0]
 800b9ba:	3b00      	subs	r3, #0
 800b9bc:	bf18      	it	ne
 800b9be:	2301      	movne	r3, #1
 800b9c0:	0692      	lsls	r2, r2, #26
 800b9c2:	d430      	bmi.n	800ba26 <_printf_common+0xba>
 800b9c4:	4641      	mov	r1, r8
 800b9c6:	4638      	mov	r0, r7
 800b9c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b9cc:	47c8      	blx	r9
 800b9ce:	3001      	adds	r0, #1
 800b9d0:	d023      	beq.n	800ba1a <_printf_common+0xae>
 800b9d2:	6823      	ldr	r3, [r4, #0]
 800b9d4:	6922      	ldr	r2, [r4, #16]
 800b9d6:	f003 0306 	and.w	r3, r3, #6
 800b9da:	2b04      	cmp	r3, #4
 800b9dc:	bf14      	ite	ne
 800b9de:	2500      	movne	r5, #0
 800b9e0:	6833      	ldreq	r3, [r6, #0]
 800b9e2:	f04f 0600 	mov.w	r6, #0
 800b9e6:	bf08      	it	eq
 800b9e8:	68e5      	ldreq	r5, [r4, #12]
 800b9ea:	f104 041a 	add.w	r4, r4, #26
 800b9ee:	bf08      	it	eq
 800b9f0:	1aed      	subeq	r5, r5, r3
 800b9f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b9f6:	bf08      	it	eq
 800b9f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	bfc4      	itt	gt
 800ba00:	1a9b      	subgt	r3, r3, r2
 800ba02:	18ed      	addgt	r5, r5, r3
 800ba04:	42b5      	cmp	r5, r6
 800ba06:	d11a      	bne.n	800ba3e <_printf_common+0xd2>
 800ba08:	2000      	movs	r0, #0
 800ba0a:	e008      	b.n	800ba1e <_printf_common+0xb2>
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	4652      	mov	r2, sl
 800ba10:	4641      	mov	r1, r8
 800ba12:	4638      	mov	r0, r7
 800ba14:	47c8      	blx	r9
 800ba16:	3001      	adds	r0, #1
 800ba18:	d103      	bne.n	800ba22 <_printf_common+0xb6>
 800ba1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba22:	3501      	adds	r5, #1
 800ba24:	e7c1      	b.n	800b9aa <_printf_common+0x3e>
 800ba26:	2030      	movs	r0, #48	@ 0x30
 800ba28:	18e1      	adds	r1, r4, r3
 800ba2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ba2e:	1c5a      	adds	r2, r3, #1
 800ba30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ba34:	4422      	add	r2, r4
 800ba36:	3302      	adds	r3, #2
 800ba38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ba3c:	e7c2      	b.n	800b9c4 <_printf_common+0x58>
 800ba3e:	2301      	movs	r3, #1
 800ba40:	4622      	mov	r2, r4
 800ba42:	4641      	mov	r1, r8
 800ba44:	4638      	mov	r0, r7
 800ba46:	47c8      	blx	r9
 800ba48:	3001      	adds	r0, #1
 800ba4a:	d0e6      	beq.n	800ba1a <_printf_common+0xae>
 800ba4c:	3601      	adds	r6, #1
 800ba4e:	e7d9      	b.n	800ba04 <_printf_common+0x98>

0800ba50 <_printf_i>:
 800ba50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba54:	7e0f      	ldrb	r7, [r1, #24]
 800ba56:	4691      	mov	r9, r2
 800ba58:	2f78      	cmp	r7, #120	@ 0x78
 800ba5a:	4680      	mov	r8, r0
 800ba5c:	460c      	mov	r4, r1
 800ba5e:	469a      	mov	sl, r3
 800ba60:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ba62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ba66:	d807      	bhi.n	800ba78 <_printf_i+0x28>
 800ba68:	2f62      	cmp	r7, #98	@ 0x62
 800ba6a:	d80a      	bhi.n	800ba82 <_printf_i+0x32>
 800ba6c:	2f00      	cmp	r7, #0
 800ba6e:	f000 80d1 	beq.w	800bc14 <_printf_i+0x1c4>
 800ba72:	2f58      	cmp	r7, #88	@ 0x58
 800ba74:	f000 80b8 	beq.w	800bbe8 <_printf_i+0x198>
 800ba78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ba80:	e03a      	b.n	800baf8 <_printf_i+0xa8>
 800ba82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ba86:	2b15      	cmp	r3, #21
 800ba88:	d8f6      	bhi.n	800ba78 <_printf_i+0x28>
 800ba8a:	a101      	add	r1, pc, #4	@ (adr r1, 800ba90 <_printf_i+0x40>)
 800ba8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba90:	0800bae9 	.word	0x0800bae9
 800ba94:	0800bafd 	.word	0x0800bafd
 800ba98:	0800ba79 	.word	0x0800ba79
 800ba9c:	0800ba79 	.word	0x0800ba79
 800baa0:	0800ba79 	.word	0x0800ba79
 800baa4:	0800ba79 	.word	0x0800ba79
 800baa8:	0800bafd 	.word	0x0800bafd
 800baac:	0800ba79 	.word	0x0800ba79
 800bab0:	0800ba79 	.word	0x0800ba79
 800bab4:	0800ba79 	.word	0x0800ba79
 800bab8:	0800ba79 	.word	0x0800ba79
 800babc:	0800bbfb 	.word	0x0800bbfb
 800bac0:	0800bb27 	.word	0x0800bb27
 800bac4:	0800bbb5 	.word	0x0800bbb5
 800bac8:	0800ba79 	.word	0x0800ba79
 800bacc:	0800ba79 	.word	0x0800ba79
 800bad0:	0800bc1d 	.word	0x0800bc1d
 800bad4:	0800ba79 	.word	0x0800ba79
 800bad8:	0800bb27 	.word	0x0800bb27
 800badc:	0800ba79 	.word	0x0800ba79
 800bae0:	0800ba79 	.word	0x0800ba79
 800bae4:	0800bbbd 	.word	0x0800bbbd
 800bae8:	6833      	ldr	r3, [r6, #0]
 800baea:	1d1a      	adds	r2, r3, #4
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	6032      	str	r2, [r6, #0]
 800baf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800baf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800baf8:	2301      	movs	r3, #1
 800bafa:	e09c      	b.n	800bc36 <_printf_i+0x1e6>
 800bafc:	6833      	ldr	r3, [r6, #0]
 800bafe:	6820      	ldr	r0, [r4, #0]
 800bb00:	1d19      	adds	r1, r3, #4
 800bb02:	6031      	str	r1, [r6, #0]
 800bb04:	0606      	lsls	r6, r0, #24
 800bb06:	d501      	bpl.n	800bb0c <_printf_i+0xbc>
 800bb08:	681d      	ldr	r5, [r3, #0]
 800bb0a:	e003      	b.n	800bb14 <_printf_i+0xc4>
 800bb0c:	0645      	lsls	r5, r0, #25
 800bb0e:	d5fb      	bpl.n	800bb08 <_printf_i+0xb8>
 800bb10:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bb14:	2d00      	cmp	r5, #0
 800bb16:	da03      	bge.n	800bb20 <_printf_i+0xd0>
 800bb18:	232d      	movs	r3, #45	@ 0x2d
 800bb1a:	426d      	negs	r5, r5
 800bb1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb20:	230a      	movs	r3, #10
 800bb22:	4858      	ldr	r0, [pc, #352]	@ (800bc84 <_printf_i+0x234>)
 800bb24:	e011      	b.n	800bb4a <_printf_i+0xfa>
 800bb26:	6821      	ldr	r1, [r4, #0]
 800bb28:	6833      	ldr	r3, [r6, #0]
 800bb2a:	0608      	lsls	r0, r1, #24
 800bb2c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bb30:	d402      	bmi.n	800bb38 <_printf_i+0xe8>
 800bb32:	0649      	lsls	r1, r1, #25
 800bb34:	bf48      	it	mi
 800bb36:	b2ad      	uxthmi	r5, r5
 800bb38:	2f6f      	cmp	r7, #111	@ 0x6f
 800bb3a:	6033      	str	r3, [r6, #0]
 800bb3c:	bf14      	ite	ne
 800bb3e:	230a      	movne	r3, #10
 800bb40:	2308      	moveq	r3, #8
 800bb42:	4850      	ldr	r0, [pc, #320]	@ (800bc84 <_printf_i+0x234>)
 800bb44:	2100      	movs	r1, #0
 800bb46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bb4a:	6866      	ldr	r6, [r4, #4]
 800bb4c:	2e00      	cmp	r6, #0
 800bb4e:	60a6      	str	r6, [r4, #8]
 800bb50:	db05      	blt.n	800bb5e <_printf_i+0x10e>
 800bb52:	6821      	ldr	r1, [r4, #0]
 800bb54:	432e      	orrs	r6, r5
 800bb56:	f021 0104 	bic.w	r1, r1, #4
 800bb5a:	6021      	str	r1, [r4, #0]
 800bb5c:	d04b      	beq.n	800bbf6 <_printf_i+0x1a6>
 800bb5e:	4616      	mov	r6, r2
 800bb60:	fbb5 f1f3 	udiv	r1, r5, r3
 800bb64:	fb03 5711 	mls	r7, r3, r1, r5
 800bb68:	5dc7      	ldrb	r7, [r0, r7]
 800bb6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb6e:	462f      	mov	r7, r5
 800bb70:	42bb      	cmp	r3, r7
 800bb72:	460d      	mov	r5, r1
 800bb74:	d9f4      	bls.n	800bb60 <_printf_i+0x110>
 800bb76:	2b08      	cmp	r3, #8
 800bb78:	d10b      	bne.n	800bb92 <_printf_i+0x142>
 800bb7a:	6823      	ldr	r3, [r4, #0]
 800bb7c:	07df      	lsls	r7, r3, #31
 800bb7e:	d508      	bpl.n	800bb92 <_printf_i+0x142>
 800bb80:	6923      	ldr	r3, [r4, #16]
 800bb82:	6861      	ldr	r1, [r4, #4]
 800bb84:	4299      	cmp	r1, r3
 800bb86:	bfde      	ittt	le
 800bb88:	2330      	movle	r3, #48	@ 0x30
 800bb8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb8e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bb92:	1b92      	subs	r2, r2, r6
 800bb94:	6122      	str	r2, [r4, #16]
 800bb96:	464b      	mov	r3, r9
 800bb98:	4621      	mov	r1, r4
 800bb9a:	4640      	mov	r0, r8
 800bb9c:	f8cd a000 	str.w	sl, [sp]
 800bba0:	aa03      	add	r2, sp, #12
 800bba2:	f7ff fee3 	bl	800b96c <_printf_common>
 800bba6:	3001      	adds	r0, #1
 800bba8:	d14a      	bne.n	800bc40 <_printf_i+0x1f0>
 800bbaa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bbae:	b004      	add	sp, #16
 800bbb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbb4:	6823      	ldr	r3, [r4, #0]
 800bbb6:	f043 0320 	orr.w	r3, r3, #32
 800bbba:	6023      	str	r3, [r4, #0]
 800bbbc:	2778      	movs	r7, #120	@ 0x78
 800bbbe:	4832      	ldr	r0, [pc, #200]	@ (800bc88 <_printf_i+0x238>)
 800bbc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bbc4:	6823      	ldr	r3, [r4, #0]
 800bbc6:	6831      	ldr	r1, [r6, #0]
 800bbc8:	061f      	lsls	r7, r3, #24
 800bbca:	f851 5b04 	ldr.w	r5, [r1], #4
 800bbce:	d402      	bmi.n	800bbd6 <_printf_i+0x186>
 800bbd0:	065f      	lsls	r7, r3, #25
 800bbd2:	bf48      	it	mi
 800bbd4:	b2ad      	uxthmi	r5, r5
 800bbd6:	6031      	str	r1, [r6, #0]
 800bbd8:	07d9      	lsls	r1, r3, #31
 800bbda:	bf44      	itt	mi
 800bbdc:	f043 0320 	orrmi.w	r3, r3, #32
 800bbe0:	6023      	strmi	r3, [r4, #0]
 800bbe2:	b11d      	cbz	r5, 800bbec <_printf_i+0x19c>
 800bbe4:	2310      	movs	r3, #16
 800bbe6:	e7ad      	b.n	800bb44 <_printf_i+0xf4>
 800bbe8:	4826      	ldr	r0, [pc, #152]	@ (800bc84 <_printf_i+0x234>)
 800bbea:	e7e9      	b.n	800bbc0 <_printf_i+0x170>
 800bbec:	6823      	ldr	r3, [r4, #0]
 800bbee:	f023 0320 	bic.w	r3, r3, #32
 800bbf2:	6023      	str	r3, [r4, #0]
 800bbf4:	e7f6      	b.n	800bbe4 <_printf_i+0x194>
 800bbf6:	4616      	mov	r6, r2
 800bbf8:	e7bd      	b.n	800bb76 <_printf_i+0x126>
 800bbfa:	6833      	ldr	r3, [r6, #0]
 800bbfc:	6825      	ldr	r5, [r4, #0]
 800bbfe:	1d18      	adds	r0, r3, #4
 800bc00:	6961      	ldr	r1, [r4, #20]
 800bc02:	6030      	str	r0, [r6, #0]
 800bc04:	062e      	lsls	r6, r5, #24
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	d501      	bpl.n	800bc0e <_printf_i+0x1be>
 800bc0a:	6019      	str	r1, [r3, #0]
 800bc0c:	e002      	b.n	800bc14 <_printf_i+0x1c4>
 800bc0e:	0668      	lsls	r0, r5, #25
 800bc10:	d5fb      	bpl.n	800bc0a <_printf_i+0x1ba>
 800bc12:	8019      	strh	r1, [r3, #0]
 800bc14:	2300      	movs	r3, #0
 800bc16:	4616      	mov	r6, r2
 800bc18:	6123      	str	r3, [r4, #16]
 800bc1a:	e7bc      	b.n	800bb96 <_printf_i+0x146>
 800bc1c:	6833      	ldr	r3, [r6, #0]
 800bc1e:	2100      	movs	r1, #0
 800bc20:	1d1a      	adds	r2, r3, #4
 800bc22:	6032      	str	r2, [r6, #0]
 800bc24:	681e      	ldr	r6, [r3, #0]
 800bc26:	6862      	ldr	r2, [r4, #4]
 800bc28:	4630      	mov	r0, r6
 800bc2a:	f000 faa5 	bl	800c178 <memchr>
 800bc2e:	b108      	cbz	r0, 800bc34 <_printf_i+0x1e4>
 800bc30:	1b80      	subs	r0, r0, r6
 800bc32:	6060      	str	r0, [r4, #4]
 800bc34:	6863      	ldr	r3, [r4, #4]
 800bc36:	6123      	str	r3, [r4, #16]
 800bc38:	2300      	movs	r3, #0
 800bc3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc3e:	e7aa      	b.n	800bb96 <_printf_i+0x146>
 800bc40:	4632      	mov	r2, r6
 800bc42:	4649      	mov	r1, r9
 800bc44:	4640      	mov	r0, r8
 800bc46:	6923      	ldr	r3, [r4, #16]
 800bc48:	47d0      	blx	sl
 800bc4a:	3001      	adds	r0, #1
 800bc4c:	d0ad      	beq.n	800bbaa <_printf_i+0x15a>
 800bc4e:	6823      	ldr	r3, [r4, #0]
 800bc50:	079b      	lsls	r3, r3, #30
 800bc52:	d413      	bmi.n	800bc7c <_printf_i+0x22c>
 800bc54:	68e0      	ldr	r0, [r4, #12]
 800bc56:	9b03      	ldr	r3, [sp, #12]
 800bc58:	4298      	cmp	r0, r3
 800bc5a:	bfb8      	it	lt
 800bc5c:	4618      	movlt	r0, r3
 800bc5e:	e7a6      	b.n	800bbae <_printf_i+0x15e>
 800bc60:	2301      	movs	r3, #1
 800bc62:	4632      	mov	r2, r6
 800bc64:	4649      	mov	r1, r9
 800bc66:	4640      	mov	r0, r8
 800bc68:	47d0      	blx	sl
 800bc6a:	3001      	adds	r0, #1
 800bc6c:	d09d      	beq.n	800bbaa <_printf_i+0x15a>
 800bc6e:	3501      	adds	r5, #1
 800bc70:	68e3      	ldr	r3, [r4, #12]
 800bc72:	9903      	ldr	r1, [sp, #12]
 800bc74:	1a5b      	subs	r3, r3, r1
 800bc76:	42ab      	cmp	r3, r5
 800bc78:	dcf2      	bgt.n	800bc60 <_printf_i+0x210>
 800bc7a:	e7eb      	b.n	800bc54 <_printf_i+0x204>
 800bc7c:	2500      	movs	r5, #0
 800bc7e:	f104 0619 	add.w	r6, r4, #25
 800bc82:	e7f5      	b.n	800bc70 <_printf_i+0x220>
 800bc84:	0800def2 	.word	0x0800def2
 800bc88:	0800df03 	.word	0x0800df03

0800bc8c <_scanf_chars>:
 800bc8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc90:	4615      	mov	r5, r2
 800bc92:	688a      	ldr	r2, [r1, #8]
 800bc94:	4680      	mov	r8, r0
 800bc96:	460c      	mov	r4, r1
 800bc98:	b932      	cbnz	r2, 800bca8 <_scanf_chars+0x1c>
 800bc9a:	698a      	ldr	r2, [r1, #24]
 800bc9c:	2a00      	cmp	r2, #0
 800bc9e:	bf14      	ite	ne
 800bca0:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800bca4:	2201      	moveq	r2, #1
 800bca6:	608a      	str	r2, [r1, #8]
 800bca8:	2700      	movs	r7, #0
 800bcaa:	6822      	ldr	r2, [r4, #0]
 800bcac:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800bd3c <_scanf_chars+0xb0>
 800bcb0:	06d1      	lsls	r1, r2, #27
 800bcb2:	bf5f      	itttt	pl
 800bcb4:	681a      	ldrpl	r2, [r3, #0]
 800bcb6:	1d11      	addpl	r1, r2, #4
 800bcb8:	6019      	strpl	r1, [r3, #0]
 800bcba:	6816      	ldrpl	r6, [r2, #0]
 800bcbc:	69a0      	ldr	r0, [r4, #24]
 800bcbe:	b188      	cbz	r0, 800bce4 <_scanf_chars+0x58>
 800bcc0:	2801      	cmp	r0, #1
 800bcc2:	d107      	bne.n	800bcd4 <_scanf_chars+0x48>
 800bcc4:	682b      	ldr	r3, [r5, #0]
 800bcc6:	781a      	ldrb	r2, [r3, #0]
 800bcc8:	6963      	ldr	r3, [r4, #20]
 800bcca:	5c9b      	ldrb	r3, [r3, r2]
 800bccc:	b953      	cbnz	r3, 800bce4 <_scanf_chars+0x58>
 800bcce:	2f00      	cmp	r7, #0
 800bcd0:	d031      	beq.n	800bd36 <_scanf_chars+0xaa>
 800bcd2:	e022      	b.n	800bd1a <_scanf_chars+0x8e>
 800bcd4:	2802      	cmp	r0, #2
 800bcd6:	d120      	bne.n	800bd1a <_scanf_chars+0x8e>
 800bcd8:	682b      	ldr	r3, [r5, #0]
 800bcda:	781b      	ldrb	r3, [r3, #0]
 800bcdc:	f819 3003 	ldrb.w	r3, [r9, r3]
 800bce0:	071b      	lsls	r3, r3, #28
 800bce2:	d41a      	bmi.n	800bd1a <_scanf_chars+0x8e>
 800bce4:	6823      	ldr	r3, [r4, #0]
 800bce6:	3701      	adds	r7, #1
 800bce8:	06da      	lsls	r2, r3, #27
 800bcea:	bf5e      	ittt	pl
 800bcec:	682b      	ldrpl	r3, [r5, #0]
 800bcee:	781b      	ldrbpl	r3, [r3, #0]
 800bcf0:	f806 3b01 	strbpl.w	r3, [r6], #1
 800bcf4:	682a      	ldr	r2, [r5, #0]
 800bcf6:	686b      	ldr	r3, [r5, #4]
 800bcf8:	3201      	adds	r2, #1
 800bcfa:	602a      	str	r2, [r5, #0]
 800bcfc:	68a2      	ldr	r2, [r4, #8]
 800bcfe:	3b01      	subs	r3, #1
 800bd00:	3a01      	subs	r2, #1
 800bd02:	606b      	str	r3, [r5, #4]
 800bd04:	60a2      	str	r2, [r4, #8]
 800bd06:	b142      	cbz	r2, 800bd1a <_scanf_chars+0x8e>
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	dcd7      	bgt.n	800bcbc <_scanf_chars+0x30>
 800bd0c:	4629      	mov	r1, r5
 800bd0e:	4640      	mov	r0, r8
 800bd10:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800bd14:	4798      	blx	r3
 800bd16:	2800      	cmp	r0, #0
 800bd18:	d0d0      	beq.n	800bcbc <_scanf_chars+0x30>
 800bd1a:	6823      	ldr	r3, [r4, #0]
 800bd1c:	f013 0310 	ands.w	r3, r3, #16
 800bd20:	d105      	bne.n	800bd2e <_scanf_chars+0xa2>
 800bd22:	68e2      	ldr	r2, [r4, #12]
 800bd24:	3201      	adds	r2, #1
 800bd26:	60e2      	str	r2, [r4, #12]
 800bd28:	69a2      	ldr	r2, [r4, #24]
 800bd2a:	b102      	cbz	r2, 800bd2e <_scanf_chars+0xa2>
 800bd2c:	7033      	strb	r3, [r6, #0]
 800bd2e:	2000      	movs	r0, #0
 800bd30:	6923      	ldr	r3, [r4, #16]
 800bd32:	443b      	add	r3, r7
 800bd34:	6123      	str	r3, [r4, #16]
 800bd36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd3a:	bf00      	nop
 800bd3c:	0800dde1 	.word	0x0800dde1

0800bd40 <_scanf_i>:
 800bd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd44:	460c      	mov	r4, r1
 800bd46:	4698      	mov	r8, r3
 800bd48:	4b72      	ldr	r3, [pc, #456]	@ (800bf14 <_scanf_i+0x1d4>)
 800bd4a:	b087      	sub	sp, #28
 800bd4c:	4682      	mov	sl, r0
 800bd4e:	4616      	mov	r6, r2
 800bd50:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bd54:	ab03      	add	r3, sp, #12
 800bd56:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bd5a:	4b6f      	ldr	r3, [pc, #444]	@ (800bf18 <_scanf_i+0x1d8>)
 800bd5c:	69a1      	ldr	r1, [r4, #24]
 800bd5e:	4a6f      	ldr	r2, [pc, #444]	@ (800bf1c <_scanf_i+0x1dc>)
 800bd60:	4627      	mov	r7, r4
 800bd62:	2903      	cmp	r1, #3
 800bd64:	bf08      	it	eq
 800bd66:	461a      	moveq	r2, r3
 800bd68:	68a3      	ldr	r3, [r4, #8]
 800bd6a:	9201      	str	r2, [sp, #4]
 800bd6c:	1e5a      	subs	r2, r3, #1
 800bd6e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bd72:	bf81      	itttt	hi
 800bd74:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bd78:	eb03 0905 	addhi.w	r9, r3, r5
 800bd7c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bd80:	60a3      	strhi	r3, [r4, #8]
 800bd82:	f857 3b1c 	ldr.w	r3, [r7], #28
 800bd86:	bf98      	it	ls
 800bd88:	f04f 0900 	movls.w	r9, #0
 800bd8c:	463d      	mov	r5, r7
 800bd8e:	f04f 0b00 	mov.w	fp, #0
 800bd92:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800bd96:	6023      	str	r3, [r4, #0]
 800bd98:	6831      	ldr	r1, [r6, #0]
 800bd9a:	ab03      	add	r3, sp, #12
 800bd9c:	2202      	movs	r2, #2
 800bd9e:	7809      	ldrb	r1, [r1, #0]
 800bda0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800bda4:	f000 f9e8 	bl	800c178 <memchr>
 800bda8:	b328      	cbz	r0, 800bdf6 <_scanf_i+0xb6>
 800bdaa:	f1bb 0f01 	cmp.w	fp, #1
 800bdae:	d159      	bne.n	800be64 <_scanf_i+0x124>
 800bdb0:	6862      	ldr	r2, [r4, #4]
 800bdb2:	b92a      	cbnz	r2, 800bdc0 <_scanf_i+0x80>
 800bdb4:	2108      	movs	r1, #8
 800bdb6:	6822      	ldr	r2, [r4, #0]
 800bdb8:	6061      	str	r1, [r4, #4]
 800bdba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bdbe:	6022      	str	r2, [r4, #0]
 800bdc0:	6822      	ldr	r2, [r4, #0]
 800bdc2:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800bdc6:	6022      	str	r2, [r4, #0]
 800bdc8:	68a2      	ldr	r2, [r4, #8]
 800bdca:	1e51      	subs	r1, r2, #1
 800bdcc:	60a1      	str	r1, [r4, #8]
 800bdce:	b192      	cbz	r2, 800bdf6 <_scanf_i+0xb6>
 800bdd0:	6832      	ldr	r2, [r6, #0]
 800bdd2:	1c51      	adds	r1, r2, #1
 800bdd4:	6031      	str	r1, [r6, #0]
 800bdd6:	7812      	ldrb	r2, [r2, #0]
 800bdd8:	f805 2b01 	strb.w	r2, [r5], #1
 800bddc:	6872      	ldr	r2, [r6, #4]
 800bdde:	3a01      	subs	r2, #1
 800bde0:	2a00      	cmp	r2, #0
 800bde2:	6072      	str	r2, [r6, #4]
 800bde4:	dc07      	bgt.n	800bdf6 <_scanf_i+0xb6>
 800bde6:	4631      	mov	r1, r6
 800bde8:	4650      	mov	r0, sl
 800bdea:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800bdee:	4790      	blx	r2
 800bdf0:	2800      	cmp	r0, #0
 800bdf2:	f040 8085 	bne.w	800bf00 <_scanf_i+0x1c0>
 800bdf6:	f10b 0b01 	add.w	fp, fp, #1
 800bdfa:	f1bb 0f03 	cmp.w	fp, #3
 800bdfe:	d1cb      	bne.n	800bd98 <_scanf_i+0x58>
 800be00:	6863      	ldr	r3, [r4, #4]
 800be02:	b90b      	cbnz	r3, 800be08 <_scanf_i+0xc8>
 800be04:	230a      	movs	r3, #10
 800be06:	6063      	str	r3, [r4, #4]
 800be08:	6863      	ldr	r3, [r4, #4]
 800be0a:	4945      	ldr	r1, [pc, #276]	@ (800bf20 <_scanf_i+0x1e0>)
 800be0c:	6960      	ldr	r0, [r4, #20]
 800be0e:	1ac9      	subs	r1, r1, r3
 800be10:	f000 f888 	bl	800bf24 <__sccl>
 800be14:	f04f 0b00 	mov.w	fp, #0
 800be18:	68a3      	ldr	r3, [r4, #8]
 800be1a:	6822      	ldr	r2, [r4, #0]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d03d      	beq.n	800be9c <_scanf_i+0x15c>
 800be20:	6831      	ldr	r1, [r6, #0]
 800be22:	6960      	ldr	r0, [r4, #20]
 800be24:	f891 c000 	ldrb.w	ip, [r1]
 800be28:	f810 000c 	ldrb.w	r0, [r0, ip]
 800be2c:	2800      	cmp	r0, #0
 800be2e:	d035      	beq.n	800be9c <_scanf_i+0x15c>
 800be30:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800be34:	d124      	bne.n	800be80 <_scanf_i+0x140>
 800be36:	0510      	lsls	r0, r2, #20
 800be38:	d522      	bpl.n	800be80 <_scanf_i+0x140>
 800be3a:	f10b 0b01 	add.w	fp, fp, #1
 800be3e:	f1b9 0f00 	cmp.w	r9, #0
 800be42:	d003      	beq.n	800be4c <_scanf_i+0x10c>
 800be44:	3301      	adds	r3, #1
 800be46:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800be4a:	60a3      	str	r3, [r4, #8]
 800be4c:	6873      	ldr	r3, [r6, #4]
 800be4e:	3b01      	subs	r3, #1
 800be50:	2b00      	cmp	r3, #0
 800be52:	6073      	str	r3, [r6, #4]
 800be54:	dd1b      	ble.n	800be8e <_scanf_i+0x14e>
 800be56:	6833      	ldr	r3, [r6, #0]
 800be58:	3301      	adds	r3, #1
 800be5a:	6033      	str	r3, [r6, #0]
 800be5c:	68a3      	ldr	r3, [r4, #8]
 800be5e:	3b01      	subs	r3, #1
 800be60:	60a3      	str	r3, [r4, #8]
 800be62:	e7d9      	b.n	800be18 <_scanf_i+0xd8>
 800be64:	f1bb 0f02 	cmp.w	fp, #2
 800be68:	d1ae      	bne.n	800bdc8 <_scanf_i+0x88>
 800be6a:	6822      	ldr	r2, [r4, #0]
 800be6c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800be70:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800be74:	d1c4      	bne.n	800be00 <_scanf_i+0xc0>
 800be76:	2110      	movs	r1, #16
 800be78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800be7c:	6061      	str	r1, [r4, #4]
 800be7e:	e7a2      	b.n	800bdc6 <_scanf_i+0x86>
 800be80:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800be84:	6022      	str	r2, [r4, #0]
 800be86:	780b      	ldrb	r3, [r1, #0]
 800be88:	f805 3b01 	strb.w	r3, [r5], #1
 800be8c:	e7de      	b.n	800be4c <_scanf_i+0x10c>
 800be8e:	4631      	mov	r1, r6
 800be90:	4650      	mov	r0, sl
 800be92:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800be96:	4798      	blx	r3
 800be98:	2800      	cmp	r0, #0
 800be9a:	d0df      	beq.n	800be5c <_scanf_i+0x11c>
 800be9c:	6823      	ldr	r3, [r4, #0]
 800be9e:	05d9      	lsls	r1, r3, #23
 800bea0:	d50d      	bpl.n	800bebe <_scanf_i+0x17e>
 800bea2:	42bd      	cmp	r5, r7
 800bea4:	d909      	bls.n	800beba <_scanf_i+0x17a>
 800bea6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800beaa:	4632      	mov	r2, r6
 800beac:	4650      	mov	r0, sl
 800beae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800beb2:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800beb6:	4798      	blx	r3
 800beb8:	464d      	mov	r5, r9
 800beba:	42bd      	cmp	r5, r7
 800bebc:	d028      	beq.n	800bf10 <_scanf_i+0x1d0>
 800bebe:	6822      	ldr	r2, [r4, #0]
 800bec0:	f012 0210 	ands.w	r2, r2, #16
 800bec4:	d113      	bne.n	800beee <_scanf_i+0x1ae>
 800bec6:	702a      	strb	r2, [r5, #0]
 800bec8:	4639      	mov	r1, r7
 800beca:	6863      	ldr	r3, [r4, #4]
 800becc:	4650      	mov	r0, sl
 800bece:	9e01      	ldr	r6, [sp, #4]
 800bed0:	47b0      	blx	r6
 800bed2:	f8d8 3000 	ldr.w	r3, [r8]
 800bed6:	6821      	ldr	r1, [r4, #0]
 800bed8:	1d1a      	adds	r2, r3, #4
 800beda:	f8c8 2000 	str.w	r2, [r8]
 800bede:	f011 0f20 	tst.w	r1, #32
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	d00f      	beq.n	800bf06 <_scanf_i+0x1c6>
 800bee6:	6018      	str	r0, [r3, #0]
 800bee8:	68e3      	ldr	r3, [r4, #12]
 800beea:	3301      	adds	r3, #1
 800beec:	60e3      	str	r3, [r4, #12]
 800beee:	2000      	movs	r0, #0
 800bef0:	6923      	ldr	r3, [r4, #16]
 800bef2:	1bed      	subs	r5, r5, r7
 800bef4:	445d      	add	r5, fp
 800bef6:	442b      	add	r3, r5
 800bef8:	6123      	str	r3, [r4, #16]
 800befa:	b007      	add	sp, #28
 800befc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf00:	f04f 0b00 	mov.w	fp, #0
 800bf04:	e7ca      	b.n	800be9c <_scanf_i+0x15c>
 800bf06:	07ca      	lsls	r2, r1, #31
 800bf08:	bf4c      	ite	mi
 800bf0a:	8018      	strhmi	r0, [r3, #0]
 800bf0c:	6018      	strpl	r0, [r3, #0]
 800bf0e:	e7eb      	b.n	800bee8 <_scanf_i+0x1a8>
 800bf10:	2001      	movs	r0, #1
 800bf12:	e7f2      	b.n	800befa <_scanf_i+0x1ba>
 800bf14:	0800c318 	.word	0x0800c318
 800bf18:	0800b185 	.word	0x0800b185
 800bf1c:	0800c141 	.word	0x0800c141
 800bf20:	0800df24 	.word	0x0800df24

0800bf24 <__sccl>:
 800bf24:	b570      	push	{r4, r5, r6, lr}
 800bf26:	780b      	ldrb	r3, [r1, #0]
 800bf28:	4604      	mov	r4, r0
 800bf2a:	2b5e      	cmp	r3, #94	@ 0x5e
 800bf2c:	bf0b      	itete	eq
 800bf2e:	784b      	ldrbeq	r3, [r1, #1]
 800bf30:	1c4a      	addne	r2, r1, #1
 800bf32:	1c8a      	addeq	r2, r1, #2
 800bf34:	2100      	movne	r1, #0
 800bf36:	bf08      	it	eq
 800bf38:	2101      	moveq	r1, #1
 800bf3a:	3801      	subs	r0, #1
 800bf3c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800bf40:	f800 1f01 	strb.w	r1, [r0, #1]!
 800bf44:	42a8      	cmp	r0, r5
 800bf46:	d1fb      	bne.n	800bf40 <__sccl+0x1c>
 800bf48:	b90b      	cbnz	r3, 800bf4e <__sccl+0x2a>
 800bf4a:	1e50      	subs	r0, r2, #1
 800bf4c:	bd70      	pop	{r4, r5, r6, pc}
 800bf4e:	f081 0101 	eor.w	r1, r1, #1
 800bf52:	4610      	mov	r0, r2
 800bf54:	54e1      	strb	r1, [r4, r3]
 800bf56:	4602      	mov	r2, r0
 800bf58:	f812 5b01 	ldrb.w	r5, [r2], #1
 800bf5c:	2d2d      	cmp	r5, #45	@ 0x2d
 800bf5e:	d005      	beq.n	800bf6c <__sccl+0x48>
 800bf60:	2d5d      	cmp	r5, #93	@ 0x5d
 800bf62:	d016      	beq.n	800bf92 <__sccl+0x6e>
 800bf64:	2d00      	cmp	r5, #0
 800bf66:	d0f1      	beq.n	800bf4c <__sccl+0x28>
 800bf68:	462b      	mov	r3, r5
 800bf6a:	e7f2      	b.n	800bf52 <__sccl+0x2e>
 800bf6c:	7846      	ldrb	r6, [r0, #1]
 800bf6e:	2e5d      	cmp	r6, #93	@ 0x5d
 800bf70:	d0fa      	beq.n	800bf68 <__sccl+0x44>
 800bf72:	42b3      	cmp	r3, r6
 800bf74:	dcf8      	bgt.n	800bf68 <__sccl+0x44>
 800bf76:	461a      	mov	r2, r3
 800bf78:	3002      	adds	r0, #2
 800bf7a:	3201      	adds	r2, #1
 800bf7c:	4296      	cmp	r6, r2
 800bf7e:	54a1      	strb	r1, [r4, r2]
 800bf80:	dcfb      	bgt.n	800bf7a <__sccl+0x56>
 800bf82:	1af2      	subs	r2, r6, r3
 800bf84:	3a01      	subs	r2, #1
 800bf86:	42b3      	cmp	r3, r6
 800bf88:	bfa8      	it	ge
 800bf8a:	2200      	movge	r2, #0
 800bf8c:	1c5d      	adds	r5, r3, #1
 800bf8e:	18ab      	adds	r3, r5, r2
 800bf90:	e7e1      	b.n	800bf56 <__sccl+0x32>
 800bf92:	4610      	mov	r0, r2
 800bf94:	e7da      	b.n	800bf4c <__sccl+0x28>

0800bf96 <__submore>:
 800bf96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800bf9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bfa2:	4299      	cmp	r1, r3
 800bfa4:	d11b      	bne.n	800bfde <__submore+0x48>
 800bfa6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800bfaa:	f7fe ff81 	bl	800aeb0 <_malloc_r>
 800bfae:	b918      	cbnz	r0, 800bfb8 <__submore+0x22>
 800bfb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bfb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfbc:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bfbe:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800bfc2:	6360      	str	r0, [r4, #52]	@ 0x34
 800bfc4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800bfc8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800bfcc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800bfd0:	7043      	strb	r3, [r0, #1]
 800bfd2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800bfd6:	7003      	strb	r3, [r0, #0]
 800bfd8:	6020      	str	r0, [r4, #0]
 800bfda:	2000      	movs	r0, #0
 800bfdc:	e7ea      	b.n	800bfb4 <__submore+0x1e>
 800bfde:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800bfe0:	0077      	lsls	r7, r6, #1
 800bfe2:	463a      	mov	r2, r7
 800bfe4:	f000 f80f 	bl	800c006 <_realloc_r>
 800bfe8:	4605      	mov	r5, r0
 800bfea:	2800      	cmp	r0, #0
 800bfec:	d0e0      	beq.n	800bfb0 <__submore+0x1a>
 800bfee:	eb00 0806 	add.w	r8, r0, r6
 800bff2:	4601      	mov	r1, r0
 800bff4:	4632      	mov	r2, r6
 800bff6:	4640      	mov	r0, r8
 800bff8:	f7ff f93c 	bl	800b274 <memcpy>
 800bffc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c000:	f8c4 8000 	str.w	r8, [r4]
 800c004:	e7e9      	b.n	800bfda <__submore+0x44>

0800c006 <_realloc_r>:
 800c006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c00a:	4607      	mov	r7, r0
 800c00c:	4614      	mov	r4, r2
 800c00e:	460d      	mov	r5, r1
 800c010:	b921      	cbnz	r1, 800c01c <_realloc_r+0x16>
 800c012:	4611      	mov	r1, r2
 800c014:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c018:	f7fe bf4a 	b.w	800aeb0 <_malloc_r>
 800c01c:	b92a      	cbnz	r2, 800c02a <_realloc_r+0x24>
 800c01e:	f7ff f937 	bl	800b290 <_free_r>
 800c022:	4625      	mov	r5, r4
 800c024:	4628      	mov	r0, r5
 800c026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c02a:	f000 f8b3 	bl	800c194 <_malloc_usable_size_r>
 800c02e:	4284      	cmp	r4, r0
 800c030:	4606      	mov	r6, r0
 800c032:	d802      	bhi.n	800c03a <_realloc_r+0x34>
 800c034:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c038:	d8f4      	bhi.n	800c024 <_realloc_r+0x1e>
 800c03a:	4621      	mov	r1, r4
 800c03c:	4638      	mov	r0, r7
 800c03e:	f7fe ff37 	bl	800aeb0 <_malloc_r>
 800c042:	4680      	mov	r8, r0
 800c044:	b908      	cbnz	r0, 800c04a <_realloc_r+0x44>
 800c046:	4645      	mov	r5, r8
 800c048:	e7ec      	b.n	800c024 <_realloc_r+0x1e>
 800c04a:	42b4      	cmp	r4, r6
 800c04c:	4622      	mov	r2, r4
 800c04e:	4629      	mov	r1, r5
 800c050:	bf28      	it	cs
 800c052:	4632      	movcs	r2, r6
 800c054:	f7ff f90e 	bl	800b274 <memcpy>
 800c058:	4629      	mov	r1, r5
 800c05a:	4638      	mov	r0, r7
 800c05c:	f7ff f918 	bl	800b290 <_free_r>
 800c060:	e7f1      	b.n	800c046 <_realloc_r+0x40>
	...

0800c064 <_strtoul_l.isra.0>:
 800c064:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c068:	4686      	mov	lr, r0
 800c06a:	460d      	mov	r5, r1
 800c06c:	4e33      	ldr	r6, [pc, #204]	@ (800c13c <_strtoul_l.isra.0+0xd8>)
 800c06e:	4628      	mov	r0, r5
 800c070:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c074:	5d37      	ldrb	r7, [r6, r4]
 800c076:	f017 0708 	ands.w	r7, r7, #8
 800c07a:	d1f8      	bne.n	800c06e <_strtoul_l.isra.0+0xa>
 800c07c:	2c2d      	cmp	r4, #45	@ 0x2d
 800c07e:	d110      	bne.n	800c0a2 <_strtoul_l.isra.0+0x3e>
 800c080:	2701      	movs	r7, #1
 800c082:	782c      	ldrb	r4, [r5, #0]
 800c084:	1c85      	adds	r5, r0, #2
 800c086:	f033 0010 	bics.w	r0, r3, #16
 800c08a:	d115      	bne.n	800c0b8 <_strtoul_l.isra.0+0x54>
 800c08c:	2c30      	cmp	r4, #48	@ 0x30
 800c08e:	d10d      	bne.n	800c0ac <_strtoul_l.isra.0+0x48>
 800c090:	7828      	ldrb	r0, [r5, #0]
 800c092:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800c096:	2858      	cmp	r0, #88	@ 0x58
 800c098:	d108      	bne.n	800c0ac <_strtoul_l.isra.0+0x48>
 800c09a:	786c      	ldrb	r4, [r5, #1]
 800c09c:	3502      	adds	r5, #2
 800c09e:	2310      	movs	r3, #16
 800c0a0:	e00a      	b.n	800c0b8 <_strtoul_l.isra.0+0x54>
 800c0a2:	2c2b      	cmp	r4, #43	@ 0x2b
 800c0a4:	bf04      	itt	eq
 800c0a6:	782c      	ldrbeq	r4, [r5, #0]
 800c0a8:	1c85      	addeq	r5, r0, #2
 800c0aa:	e7ec      	b.n	800c086 <_strtoul_l.isra.0+0x22>
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d1f6      	bne.n	800c09e <_strtoul_l.isra.0+0x3a>
 800c0b0:	2c30      	cmp	r4, #48	@ 0x30
 800c0b2:	bf14      	ite	ne
 800c0b4:	230a      	movne	r3, #10
 800c0b6:	2308      	moveq	r3, #8
 800c0b8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800c0bc:	fbb8 f8f3 	udiv	r8, r8, r3
 800c0c0:	2600      	movs	r6, #0
 800c0c2:	fb03 f908 	mul.w	r9, r3, r8
 800c0c6:	4630      	mov	r0, r6
 800c0c8:	ea6f 0909 	mvn.w	r9, r9
 800c0cc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800c0d0:	f1bc 0f09 	cmp.w	ip, #9
 800c0d4:	d810      	bhi.n	800c0f8 <_strtoul_l.isra.0+0x94>
 800c0d6:	4664      	mov	r4, ip
 800c0d8:	42a3      	cmp	r3, r4
 800c0da:	dd1e      	ble.n	800c11a <_strtoul_l.isra.0+0xb6>
 800c0dc:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800c0e0:	d007      	beq.n	800c0f2 <_strtoul_l.isra.0+0x8e>
 800c0e2:	4580      	cmp	r8, r0
 800c0e4:	d316      	bcc.n	800c114 <_strtoul_l.isra.0+0xb0>
 800c0e6:	d101      	bne.n	800c0ec <_strtoul_l.isra.0+0x88>
 800c0e8:	45a1      	cmp	r9, r4
 800c0ea:	db13      	blt.n	800c114 <_strtoul_l.isra.0+0xb0>
 800c0ec:	2601      	movs	r6, #1
 800c0ee:	fb00 4003 	mla	r0, r0, r3, r4
 800c0f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c0f6:	e7e9      	b.n	800c0cc <_strtoul_l.isra.0+0x68>
 800c0f8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800c0fc:	f1bc 0f19 	cmp.w	ip, #25
 800c100:	d801      	bhi.n	800c106 <_strtoul_l.isra.0+0xa2>
 800c102:	3c37      	subs	r4, #55	@ 0x37
 800c104:	e7e8      	b.n	800c0d8 <_strtoul_l.isra.0+0x74>
 800c106:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800c10a:	f1bc 0f19 	cmp.w	ip, #25
 800c10e:	d804      	bhi.n	800c11a <_strtoul_l.isra.0+0xb6>
 800c110:	3c57      	subs	r4, #87	@ 0x57
 800c112:	e7e1      	b.n	800c0d8 <_strtoul_l.isra.0+0x74>
 800c114:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800c118:	e7eb      	b.n	800c0f2 <_strtoul_l.isra.0+0x8e>
 800c11a:	1c73      	adds	r3, r6, #1
 800c11c:	d106      	bne.n	800c12c <_strtoul_l.isra.0+0xc8>
 800c11e:	2322      	movs	r3, #34	@ 0x22
 800c120:	4630      	mov	r0, r6
 800c122:	f8ce 3000 	str.w	r3, [lr]
 800c126:	b932      	cbnz	r2, 800c136 <_strtoul_l.isra.0+0xd2>
 800c128:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c12c:	b107      	cbz	r7, 800c130 <_strtoul_l.isra.0+0xcc>
 800c12e:	4240      	negs	r0, r0
 800c130:	2a00      	cmp	r2, #0
 800c132:	d0f9      	beq.n	800c128 <_strtoul_l.isra.0+0xc4>
 800c134:	b106      	cbz	r6, 800c138 <_strtoul_l.isra.0+0xd4>
 800c136:	1e69      	subs	r1, r5, #1
 800c138:	6011      	str	r1, [r2, #0]
 800c13a:	e7f5      	b.n	800c128 <_strtoul_l.isra.0+0xc4>
 800c13c:	0800dde1 	.word	0x0800dde1

0800c140 <_strtoul_r>:
 800c140:	f7ff bf90 	b.w	800c064 <_strtoul_l.isra.0>

0800c144 <memmove>:
 800c144:	4288      	cmp	r0, r1
 800c146:	b510      	push	{r4, lr}
 800c148:	eb01 0402 	add.w	r4, r1, r2
 800c14c:	d902      	bls.n	800c154 <memmove+0x10>
 800c14e:	4284      	cmp	r4, r0
 800c150:	4623      	mov	r3, r4
 800c152:	d807      	bhi.n	800c164 <memmove+0x20>
 800c154:	1e43      	subs	r3, r0, #1
 800c156:	42a1      	cmp	r1, r4
 800c158:	d008      	beq.n	800c16c <memmove+0x28>
 800c15a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c15e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c162:	e7f8      	b.n	800c156 <memmove+0x12>
 800c164:	4601      	mov	r1, r0
 800c166:	4402      	add	r2, r0
 800c168:	428a      	cmp	r2, r1
 800c16a:	d100      	bne.n	800c16e <memmove+0x2a>
 800c16c:	bd10      	pop	{r4, pc}
 800c16e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c172:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c176:	e7f7      	b.n	800c168 <memmove+0x24>

0800c178 <memchr>:
 800c178:	4603      	mov	r3, r0
 800c17a:	b510      	push	{r4, lr}
 800c17c:	b2c9      	uxtb	r1, r1
 800c17e:	4402      	add	r2, r0
 800c180:	4293      	cmp	r3, r2
 800c182:	4618      	mov	r0, r3
 800c184:	d101      	bne.n	800c18a <memchr+0x12>
 800c186:	2000      	movs	r0, #0
 800c188:	e003      	b.n	800c192 <memchr+0x1a>
 800c18a:	7804      	ldrb	r4, [r0, #0]
 800c18c:	3301      	adds	r3, #1
 800c18e:	428c      	cmp	r4, r1
 800c190:	d1f6      	bne.n	800c180 <memchr+0x8>
 800c192:	bd10      	pop	{r4, pc}

0800c194 <_malloc_usable_size_r>:
 800c194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c198:	1f18      	subs	r0, r3, #4
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	bfbc      	itt	lt
 800c19e:	580b      	ldrlt	r3, [r1, r0]
 800c1a0:	18c0      	addlt	r0, r0, r3
 800c1a2:	4770      	bx	lr

0800c1a4 <_init>:
 800c1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1a6:	bf00      	nop
 800c1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1aa:	bc08      	pop	{r3}
 800c1ac:	469e      	mov	lr, r3
 800c1ae:	4770      	bx	lr

0800c1b0 <_fini>:
 800c1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1b2:	bf00      	nop
 800c1b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1b6:	bc08      	pop	{r3}
 800c1b8:	469e      	mov	lr, r3
 800c1ba:	4770      	bx	lr
