$date
	Mon Aug 18 16:14:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module two_bit_multiplier_tb $end
$var wire 1 ! p2 $end
$var wire 1 " p1 $end
$var wire 1 # p0 $end
$var wire 1 $ c_out $end
$var reg 1 % x0 $end
$var reg 1 & x1 $end
$var reg 1 ' y0 $end
$var reg 1 ( y1 $end
$scope module two_bit_multiplier_instance $end
$var wire 1 # p0 $end
$var wire 1 % x0 $end
$var wire 1 & x1 $end
$var wire 1 ' y0 $end
$var wire 1 ( y1 $end
$var wire 1 ! p2 $end
$var wire 1 " p1 $end
$var wire 1 $ c_out $end
$var wire 1 ) c1 $end
$scope module adder0 $end
$var wire 1 ) carry $end
$var wire 1 " sum $end
$var wire 1 * x $end
$var wire 1 + y $end
$upscope $end
$scope module adder1 $end
$var wire 1 $ carry $end
$var wire 1 ! sum $end
$var wire 1 ) x $end
$var wire 1 , y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
1*
0)
0(
1'
1&
0%
0$
0#
1"
0!
$end
#10
1!
1,
1(
#20
0*
1+
0'
1%
#30
0!
0,
0&
#40
