---
title: "6 SEM Notes"
---


<a  target="_blank" href="https://drive.google.com/open?id=0B9cqMjKT9M-dWm9fdTAxTUZ4d1U">Syllabus</a>

<a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-dYUVPX3Z3aERjZHc">Scheme</a>

<hr>

<nav class="toc" markdown="1">
*   
{:toc}
</nav>

<hr>

 ADVANCED COMMUNICATION LAB 


 MICROPROCESSOR LAB 

<hr>

<br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br><br>


<hr>


###### DIGITAL COMMUNICATION

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### MICROPROCESSOR 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### MICROELECTRONICS CIRCUITS

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### ANTENNAS AND PROPAGATION 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### OPERATING SYSTEMS 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### ANALOG AND MIXED MODE VLSI DESIGN 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>

###### SATELLITE COMMUNICATION

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### RANDOM PROCESSES 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### LOW POWER VLSI DESIGN

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### DATA STRUCTURE USING C++ 

 Part A

* <a target="_blank"  href="https://drive.google.com/open?id=0B9cqMjKT9M-demw0RnBHTFZ1UU0">Unit 1</a>  
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>


###### DIGITAL SYSTEMS DESIGN USING VERILOG

 Part A

* Unit 1 
* Unit 2
* Unit 3  
* Unit 4 

 Part B
  
* Unit 5  
* Unit 6   
* Unit 7 
* Unit 8  

<a href="#" style="float: right;">
  <img src="https://ecernsit.github.io/assets/top.png"   style="float: right;"  style="width:42px;height:42px;border:0;">
</a>



<hr>
