// Seed: 1640593582
module module_0;
  wire id_1;
  always_comb $display(id_1);
  wire id_3;
  assign id_3 = id_1;
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    output tri1 id_0
);
  id_2(
      id_3
  );
  not primCall (id_0, id_2);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  initial id_6 <= 1'b0;
  reg  id_7 = 1;
  reg  id_8 = id_7;
  wire id_9;
  module_0 modCall_1 ();
endmodule
