<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/lscc/diamond/2.2_x64/examples/FleaDSO/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs"
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.1_x64/cae_library/synthesis/vhdl/machxo2.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
(VHDL-1493) Restoring VHDL parse-tree std.standard from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/ADC_PLL.vhd
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/ADC_PLL.vhd(14,8-14,15) (VHDL-1012) analyzing entity adc_pll
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/ADC_PLL.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/DSO_RAMBUFFER_CH1.vhd
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/DSO_RAMBUFFER_CH1.vhd(14,8-14,25) (VHDL-1012) analyzing entity dso_rambuffer_ch1
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/DSO_RAMBUFFER_CH1.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/Simple_VGA_CRTC.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/Simple_VGA_CRTC.vhd(40,8-40,22) (VHDL-1012) analyzing entity vga_controller
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/Simple_VGA_CRTC.vhd(67,14-67,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/FleaFPGA_DSO.vhd
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/FleaFPGA_DSO.vhd(26,8-26,20) (VHDL-1012) analyzing entity fleafpga_dso
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/FleaFPGA_DSO.vhd(54,14-54,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd(18,8-18,20) (VHDL-1012) analyzing entity fleafpga_2v5
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd(102,14-102,18) (VHDL-1010) analyzing architecture arch
Reading EDIF file C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/ADC_PLL.edn
Creating library ORCLIB
Creating cell VLO
Creating cell EHXPLLJ
Creating cell ADC_PLL
Reading EDIF file C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/DSO_RAMBUFFER_CH1.edn
Link to existing library ORCLIB
Creating cell VHI
Link to existing cell VLO
Replacing view 'view1' in database
Creating cell DP8KC
Creating cell DSO_RAMBUFFER_CH1
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd(18,8-18,20) (VHDL-1067) elaborating FleaFPGA_2v5(arch)
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/FleaFPGA_DSO.vhd(26,8-26,20) (VHDL-1067) elaborating FleaFPGA_DSO_uniq_0(behavior)
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/ADC_PLL.vhd(14,8-14,15) (VHDL-1067) elaborating ADC_PLL_uniq_0(Structure)
WARNING - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/ADC_PLL.vhd(109,5-110,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/ADC_PLL.vhd(112,5-148,45) (VHDL-1250) ehxpllj remains a black-box since it has no binding entity
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/Simple_VGA_CRTC.vhd(40,8-40,22) (VHDL-1067) elaborating vga_controller_uniq_0(behavior)
INFO - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/DSO_RAMBUFFER_CH1.vhd(14,8-14,25) (VHDL-1067) elaborating DSO_RAMBUFFER_CH1_uniq_0(Structure)
WARNING - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/DSO_RAMBUFFER_CH1.vhd(115,5-116,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/DSO_RAMBUFFER_CH1.vhd(118,5-119,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - C:/lscc/diamond/2.2_x64/examples/FleaDSO/source/DSO_RAMBUFFER_CH1.vhd(121,5-182,26) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
Done: design load finished with (0) errors, and (5) warnings

</PRE></BODY></HTML>