PIN[24] 55735 -6031 m3
D_out -6874 -7560 m3
PIN[23] 55735 -3268 m3
PIN[22] 55735 -505 m3
PIN[21] 55735 2257 m3
PIN[20] 55735 5020 m3
PIN[19] 55735 7783 m3
PIN[18] 55735 10546 m3
PIN[17] 55735 13309 m3
PIN[16] 55735 16072 m3
PIN[15] 55735 18835 m3
PIN[14] 55735 21598 m3
PIN[13] 55735 24361 m3
PIN[12] 55735 27124 m3
PIN[11] 55735 29887 m3
PIN[10] 55735 32649 m3
PIN[9] 55735 35413 m3
PIN[8] 55735 38176 m3
PIN[7] 55735 40939 m3
PIN[6] 55735 43702 m3
PIN[5] 55735 46465 m3
PIN[4] 55735 49228 m3
PIN[3] 55735 51991 m3
PIN[2] 55734 54755 m3
BUS[10] 52157 -6804 m4
BUS[9] 45934 -6801 m4
BUS[8] 39694 -6801 m4
BUS[7] 33454 -6801 m4
BUS[6] 27214 -6801 m4
BUS[5] 20974 -6801 m4
BUS[4] 14734 -6801 m4
BUS[3] 8494 -6801 m4
BUS[2] 2254 -6801 m4
BUS[1] -4094 -6804 m4
PIN[1] 55735 57517 m3
clk 1261 61752 m2
d_in 1493 61743 m2
Enable 1043 61752 m2
vdd -67 59960 m1
swmatrix_row_10_23.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 -6449 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 -6449 mvpdif
a_54525_n5122# 54525 -5121 mvndif
a_52912_n5084# 52912 -5083 mvndif
a_53304_n5084# 53304 -5083 mvndif
swmatrix_row_10_23.swmatrix_Tgate_2.gated_control 49924 -6493 p
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 -4617 mvpdif
a_50448_n5084# 50448 -5083 mvndif
a_50840_n5084# 50840 -5083 mvndif
a_53264_n4539# 53264 -4538 mvpdif
a_52912_n4539# 52912 -4538 mvpdif
a_53404_n4659# 53404 -4658 p
a_52544_n5081# 52544 -5080 mvndif
a_53060_n4539# 53060 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 -5121 mvndif
a_48285_n5122# 48285 -5121 mvndif
a_46672_n5084# 46672 -5083 mvndif
a_47064_n5084# 47064 -5083 mvndif
a_50800_n4539# 50800 -4538 mvpdif
a_50448_n4539# 50448 -4538 mvpdif
a_50940_n4659# 50940 -4658 p
a_50080_n5081# 50080 -5080 mvndif
a_52076_n5099# 52076 -5098 mvndif
a_50596_n4539# 50596 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_1.gated_control 43684 -6493 p
a_49612_n5099# 49612 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[9] 47708 -5121 mvndif
a_44208_n5084# 44208 -5083 mvndif
a_44600_n5084# 44600 -5083 mvndif
a_47024_n4539# 47024 -4538 mvpdif
a_46672_n4539# 46672 -4538 mvpdif
a_47164_n4659# 47164 -4658 p
a_46304_n5081# 46304 -5080 mvndif
a_46820_n4539# 46820 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 -5121 mvndif
a_42045_n5122# 42045 -5121 mvndif
a_40432_n5084# 40432 -5083 mvndif
a_40824_n5084# 40824 -5083 mvndif
a_44560_n4539# 44560 -4538 mvpdif
a_44208_n4539# 44208 -4538 mvpdif
a_44700_n4659# 44700 -4658 p
a_43840_n5081# 43840 -5080 mvndif
a_45836_n5099# 45836 -5098 mvndif
a_44356_n4539# 44356 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_3.gated_control 37444 -6493 p
a_43372_n5099# 43372 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[8] 41468 -5121 mvndif
a_37968_n5084# 37968 -5083 mvndif
a_38360_n5084# 38360 -5083 mvndif
a_40784_n4539# 40784 -4538 mvpdif
a_40432_n4539# 40432 -4538 mvpdif
a_40924_n4659# 40924 -4658 p
a_40064_n5081# 40064 -5080 mvndif
a_40580_n4539# 40580 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 -5121 mvndif
a_35805_n5122# 35805 -5121 mvndif
a_34192_n5084# 34192 -5083 mvndif
a_34584_n5084# 34584 -5083 mvndif
a_38320_n4539# 38320 -4538 mvpdif
a_37968_n4539# 37968 -4538 mvpdif
a_38460_n4659# 38460 -4658 p
a_37600_n5081# 37600 -5080 mvndif
a_39596_n5099# 39596 -5098 mvndif
a_38116_n4539# 38116 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_0.gated_control 31204 -6493 p
a_37132_n5099# 37132 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[7] 35228 -5121 mvndif
a_31728_n5084# 31728 -5083 mvndif
a_32120_n5084# 32120 -5083 mvndif
a_34544_n4539# 34544 -4538 mvpdif
a_34192_n4539# 34192 -4538 mvpdif
a_34684_n4659# 34684 -4658 p
a_33824_n5081# 33824 -5080 mvndif
a_34340_n4539# 34340 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 -5121 mvndif
a_29565_n5122# 29565 -5121 mvndif
a_27952_n5084# 27952 -5083 mvndif
a_28344_n5084# 28344 -5083 mvndif
a_32080_n4539# 32080 -4538 mvpdif
a_31728_n4539# 31728 -4538 mvpdif
a_32220_n4659# 32220 -4658 p
a_31360_n5081# 31360 -5080 mvndif
a_33356_n5099# 33356 -5098 mvndif
a_31876_n4539# 31876 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_6.gated_control 24964 -6493 p
a_30892_n5099# 30892 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[6] 28988 -5121 mvndif
a_25488_n5084# 25488 -5083 mvndif
a_25880_n5084# 25880 -5083 mvndif
a_28304_n4539# 28304 -4538 mvpdif
a_27952_n4539# 27952 -4538 mvpdif
a_28444_n4659# 28444 -4658 p
a_27584_n5081# 27584 -5080 mvndif
a_28100_n4539# 28100 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 -5121 mvndif
a_23325_n5122# 23325 -5121 mvndif
a_21712_n5084# 21712 -5083 mvndif
a_22104_n5084# 22104 -5083 mvndif
a_25840_n4539# 25840 -4538 mvpdif
a_25488_n4539# 25488 -4538 mvpdif
a_25980_n4659# 25980 -4658 p
a_25120_n5081# 25120 -5080 mvndif
a_27116_n5099# 27116 -5098 mvndif
a_25636_n4539# 25636 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_5.gated_control 18724 -6493 p
a_24652_n5099# 24652 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[5] 22748 -5121 mvndif
a_19248_n5084# 19248 -5083 mvndif
a_19640_n5084# 19640 -5083 mvndif
a_22064_n4539# 22064 -4538 mvpdif
a_21712_n4539# 21712 -4538 mvpdif
a_22204_n4659# 22204 -4658 p
a_21344_n5081# 21344 -5080 mvndif
a_21860_n4539# 21860 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 -5121 mvndif
a_17085_n5122# 17085 -5121 mvndif
a_15472_n5084# 15472 -5083 mvndif
a_15864_n5084# 15864 -5083 mvndif
a_19600_n4539# 19600 -4538 mvpdif
a_19248_n4539# 19248 -4538 mvpdif
a_19740_n4659# 19740 -4658 p
a_18880_n5081# 18880 -5080 mvndif
a_20876_n5099# 20876 -5098 mvndif
a_19396_n4539# 19396 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_7.gated_control 12484 -6493 p
a_18412_n5099# 18412 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[4] 16508 -5121 mvndif
a_13008_n5084# 13008 -5083 mvndif
a_13400_n5084# 13400 -5083 mvndif
a_15824_n4539# 15824 -4538 mvpdif
a_15472_n4539# 15472 -4538 mvpdif
a_15964_n4659# 15964 -4658 p
a_15104_n5081# 15104 -5080 mvndif
a_15620_n4539# 15620 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 -5121 mvndif
a_10845_n5122# 10845 -5121 mvndif
a_9232_n5084# 9232 -5083 mvndif
a_9624_n5084# 9624 -5083 mvndif
a_13360_n4539# 13360 -4538 mvpdif
a_13008_n4539# 13008 -4538 mvpdif
a_13500_n4659# 13500 -4658 p
a_12640_n5081# 12640 -5080 mvndif
a_14636_n5099# 14636 -5098 mvndif
a_13156_n4539# 13156 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_4.gated_control 6244 -6493 p
a_12172_n5099# 12172 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[3] 10268 -5121 mvndif
a_6768_n5084# 6768 -5083 mvndif
a_7160_n5084# 7160 -5083 mvndif
a_9584_n4539# 9584 -4538 mvpdif
a_9232_n4539# 9232 -4538 mvpdif
a_9724_n4659# 9724 -4658 p
a_8864_n5081# 8864 -5080 mvndif
a_9380_n4539# 9380 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 -5121 mvndif
a_4605_n5122# 4605 -5121 mvndif
a_2992_n5084# 2992 -5083 mvndif
a_3384_n5084# 3384 -5083 mvndif
a_7120_n4539# 7120 -4538 mvpdif
a_6768_n4539# 6768 -4538 mvpdif
a_7260_n4659# 7260 -4658 p
a_6400_n5081# 6400 -5080 mvndif
a_8396_n5099# 8396 -5098 mvndif
a_6916_n4539# 6916 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_8.gated_control 4 -6493 p
a_5932_n5099# 5932 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[2] 4028 -5121 mvndif
a_528_n5084# 528 -5083 mvndif
a_920_n5084# 920 -5083 mvndif
a_3344_n4539# 3344 -4538 mvpdif
a_2992_n4539# 2992 -4538 mvpdif
a_3484_n4659# 3484 -4658 p
a_2624_n5081# 2624 -5080 mvndif
a_3140_n4539# 3140 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 -5121 mvndif
a_n1635_n5122# -1634 -5121 mvndif
a_n3248_n5084# -3247 -5083 mvndif
a_n2856_n5084# -2855 -5083 mvndif
a_880_n4539# 880 -4538 mvpdif
a_528_n4539# 528 -4538 mvpdif
a_1020_n4659# 1020 -4658 p
a_160_n5081# 160 -5080 mvndif
a_2156_n5099# 2156 -5098 mvndif
a_676_n4539# 676 -4538 mvpdif
swmatrix_row_10_23.swmatrix_Tgate_9.gated_control -6327 -6493 p
a_n308_n5099# -307 -5098 mvndif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 -4617 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.Q[1] -2211 -5121 mvndif
a_n5712_n5084# -5711 -5083 mvndif
a_n5320_n5084# -5319 -5083 mvndif
a_n2896_n4539# -2895 -4538 mvpdif
a_n3248_n4539# -3247 -4538 mvpdif
a_n2756_n4659# -2755 -4658 p
a_n3616_n5081# -3615 -5080 mvndif
a_n3100_n4539# -3099 -4538 mvpdif
swmatrix_row_10_23.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 -5121 mvndif
a_n5360_n4539# -5359 -4538 mvpdif
a_n5712_n4539# -5711 -4538 mvpdif
a_n5220_n4659# -5219 -4658 p
a_n6080_n5081# -6079 -5080 mvndif
a_n4084_n5099# -4083 -5098 mvndif
a_n5564_n4539# -5563 -4538 mvpdif
a_n6548_n5099# -6547 -5098 mvndif
swmatrix_row_10_22.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 -3686 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 -3686 mvpdif
a_54525_n2359# 54525 -2358 mvndif
a_52912_n2321# 52912 -2320 mvndif
a_53304_n2321# 53304 -2320 mvndif
swmatrix_row_10_22.swmatrix_Tgate_2.gated_control 49924 -3730 p
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 -1854 mvpdif
swmatrix_row_10_23.D_in -5831 -5127 p
a_50448_n2321# 50448 -2320 mvndif
a_50840_n2321# 50840 -2320 mvndif
a_53264_n1776# 53264 -1775 mvpdif
a_52912_n1776# 52912 -1775 mvpdif
a_53404_n1896# 53404 -1895 p
a_52544_n2318# 52544 -2317 mvndif
a_53060_n1776# 53060 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 -2358 mvndif
a_48285_n2359# 48285 -2358 mvndif
a_46672_n2321# 46672 -2320 mvndif
a_47064_n2321# 47064 -2320 mvndif
a_50800_n1776# 50800 -1775 mvpdif
a_50448_n1776# 50448 -1775 mvpdif
a_50940_n1896# 50940 -1895 p
a_50080_n2318# 50080 -2317 mvndif
a_52076_n2336# 52076 -2335 mvndif
a_50596_n1776# 50596 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_1.gated_control 43684 -3730 p
a_49612_n2336# 49612 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[9] 47708 -2358 mvndif
a_44208_n2321# 44208 -2320 mvndif
a_44600_n2321# 44600 -2320 mvndif
a_47024_n1776# 47024 -1775 mvpdif
a_46672_n1776# 46672 -1775 mvpdif
a_47164_n1896# 47164 -1895 p
a_46304_n2318# 46304 -2317 mvndif
a_46820_n1776# 46820 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 -2358 mvndif
a_42045_n2359# 42045 -2358 mvndif
a_40432_n2321# 40432 -2320 mvndif
a_40824_n2321# 40824 -2320 mvndif
a_44560_n1776# 44560 -1775 mvpdif
a_44208_n1776# 44208 -1775 mvpdif
a_44700_n1896# 44700 -1895 p
a_43840_n2318# 43840 -2317 mvndif
a_45836_n2336# 45836 -2335 mvndif
a_44356_n1776# 44356 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_3.gated_control 37444 -3730 p
a_43372_n2336# 43372 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[8] 41468 -2358 mvndif
a_37968_n2321# 37968 -2320 mvndif
a_38360_n2321# 38360 -2320 mvndif
a_40784_n1776# 40784 -1775 mvpdif
a_40432_n1776# 40432 -1775 mvpdif
a_40924_n1896# 40924 -1895 p
a_40064_n2318# 40064 -2317 mvndif
a_40580_n1776# 40580 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 -2358 mvndif
a_35805_n2359# 35805 -2358 mvndif
a_34192_n2321# 34192 -2320 mvndif
a_34584_n2321# 34584 -2320 mvndif
a_38320_n1776# 38320 -1775 mvpdif
a_37968_n1776# 37968 -1775 mvpdif
a_38460_n1896# 38460 -1895 p
a_37600_n2318# 37600 -2317 mvndif
a_39596_n2336# 39596 -2335 mvndif
a_38116_n1776# 38116 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_0.gated_control 31204 -3730 p
a_37132_n2336# 37132 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[7] 35228 -2358 mvndif
a_31728_n2321# 31728 -2320 mvndif
a_32120_n2321# 32120 -2320 mvndif
a_34544_n1776# 34544 -1775 mvpdif
a_34192_n1776# 34192 -1775 mvpdif
a_34684_n1896# 34684 -1895 p
a_33824_n2318# 33824 -2317 mvndif
a_34340_n1776# 34340 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 -2358 mvndif
a_29565_n2359# 29565 -2358 mvndif
a_27952_n2321# 27952 -2320 mvndif
a_28344_n2321# 28344 -2320 mvndif
a_32080_n1776# 32080 -1775 mvpdif
a_31728_n1776# 31728 -1775 mvpdif
a_32220_n1896# 32220 -1895 p
a_31360_n2318# 31360 -2317 mvndif
a_33356_n2336# 33356 -2335 mvndif
a_31876_n1776# 31876 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_6.gated_control 24964 -3730 p
a_30892_n2336# 30892 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[6] 28988 -2358 mvndif
a_25488_n2321# 25488 -2320 mvndif
a_25880_n2321# 25880 -2320 mvndif
a_28304_n1776# 28304 -1775 mvpdif
a_27952_n1776# 27952 -1775 mvpdif
a_28444_n1896# 28444 -1895 p
a_27584_n2318# 27584 -2317 mvndif
a_28100_n1776# 28100 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 -2358 mvndif
a_23325_n2359# 23325 -2358 mvndif
a_21712_n2321# 21712 -2320 mvndif
a_22104_n2321# 22104 -2320 mvndif
a_25840_n1776# 25840 -1775 mvpdif
a_25488_n1776# 25488 -1775 mvpdif
a_25980_n1896# 25980 -1895 p
a_25120_n2318# 25120 -2317 mvndif
a_27116_n2336# 27116 -2335 mvndif
a_25636_n1776# 25636 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_5.gated_control 18724 -3730 p
a_24652_n2336# 24652 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[5] 22748 -2358 mvndif
a_19248_n2321# 19248 -2320 mvndif
a_19640_n2321# 19640 -2320 mvndif
a_22064_n1776# 22064 -1775 mvpdif
a_21712_n1776# 21712 -1775 mvpdif
a_22204_n1896# 22204 -1895 p
a_21344_n2318# 21344 -2317 mvndif
a_21860_n1776# 21860 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 -2358 mvndif
a_17085_n2359# 17085 -2358 mvndif
a_15472_n2321# 15472 -2320 mvndif
a_15864_n2321# 15864 -2320 mvndif
a_19600_n1776# 19600 -1775 mvpdif
a_19248_n1776# 19248 -1775 mvpdif
a_19740_n1896# 19740 -1895 p
a_18880_n2318# 18880 -2317 mvndif
a_20876_n2336# 20876 -2335 mvndif
a_19396_n1776# 19396 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_7.gated_control 12484 -3730 p
a_18412_n2336# 18412 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[4] 16508 -2358 mvndif
a_13008_n2321# 13008 -2320 mvndif
a_13400_n2321# 13400 -2320 mvndif
a_15824_n1776# 15824 -1775 mvpdif
a_15472_n1776# 15472 -1775 mvpdif
a_15964_n1896# 15964 -1895 p
a_15104_n2318# 15104 -2317 mvndif
a_15620_n1776# 15620 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 -2358 mvndif
a_10845_n2359# 10845 -2358 mvndif
a_9232_n2321# 9232 -2320 mvndif
a_9624_n2321# 9624 -2320 mvndif
a_13360_n1776# 13360 -1775 mvpdif
a_13008_n1776# 13008 -1775 mvpdif
a_13500_n1896# 13500 -1895 p
a_12640_n2318# 12640 -2317 mvndif
a_14636_n2336# 14636 -2335 mvndif
a_13156_n1776# 13156 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_4.gated_control 6244 -3730 p
a_12172_n2336# 12172 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[3] 10268 -2358 mvndif
a_6768_n2321# 6768 -2320 mvndif
a_7160_n2321# 7160 -2320 mvndif
a_9584_n1776# 9584 -1775 mvpdif
a_9232_n1776# 9232 -1775 mvpdif
a_9724_n1896# 9724 -1895 p
a_8864_n2318# 8864 -2317 mvndif
a_9380_n1776# 9380 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 -2358 mvndif
a_4605_n2359# 4605 -2358 mvndif
a_2992_n2321# 2992 -2320 mvndif
a_3384_n2321# 3384 -2320 mvndif
a_7120_n1776# 7120 -1775 mvpdif
a_6768_n1776# 6768 -1775 mvpdif
a_7260_n1896# 7260 -1895 p
a_6400_n2318# 6400 -2317 mvndif
a_8396_n2336# 8396 -2335 mvndif
a_6916_n1776# 6916 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_8.gated_control 4 -3730 p
a_5932_n2336# 5932 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[2] 4028 -2358 mvndif
a_528_n2321# 528 -2320 mvndif
a_920_n2321# 920 -2320 mvndif
a_3344_n1776# 3344 -1775 mvpdif
a_2992_n1776# 2992 -1775 mvpdif
a_3484_n1896# 3484 -1895 p
a_2624_n2318# 2624 -2317 mvndif
a_3140_n1776# 3140 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 -2358 mvndif
a_n1635_n2359# -1634 -2358 mvndif
a_n3248_n2321# -3247 -2320 mvndif
a_n2856_n2321# -2855 -2320 mvndif
a_880_n1776# 880 -1775 mvpdif
a_528_n1776# 528 -1775 mvpdif
a_1020_n1896# 1020 -1895 p
a_160_n2318# 160 -2317 mvndif
a_2156_n2336# 2156 -2335 mvndif
a_676_n1776# 676 -1775 mvpdif
swmatrix_row_10_22.swmatrix_Tgate_9.gated_control -6327 -3730 p
a_n308_n2336# -307 -2335 mvndif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 -1854 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.Q[1] -2211 -2358 mvndif
a_n5712_n2321# -5711 -2320 mvndif
a_n5320_n2321# -5319 -2320 mvndif
a_n2896_n1776# -2895 -1775 mvpdif
a_n3248_n1776# -3247 -1775 mvpdif
a_n2756_n1896# -2755 -1895 p
a_n3616_n2318# -3615 -2317 mvndif
a_n3100_n1776# -3099 -1775 mvpdif
swmatrix_row_10_22.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 -2358 mvndif
a_n5360_n1776# -5359 -1775 mvpdif
a_n5712_n1776# -5711 -1775 mvpdif
a_n5220_n1896# -5219 -1895 p
a_n6080_n2318# -6079 -2317 mvndif
a_n4084_n2336# -4083 -2335 mvndif
a_n5564_n1776# -5563 -1775 mvpdif
a_n6548_n2336# -6547 -2335 mvndif
swmatrix_row_10_21.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 -923 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 -923 mvpdif
a_54525_404# 54525 404 mvndif
a_52912_442# 52912 442 mvndif
a_53304_442# 53304 442 mvndif
swmatrix_row_10_21.swmatrix_Tgate_2.gated_control 49924 -967 p
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 908 mvpdif
swmatrix_row_10_22.D_in -5831 -2364 p
a_50448_442# 50448 442 mvndif
a_50840_442# 50840 442 mvndif
a_53264_987# 53264 987 mvpdif
a_52912_987# 52912 987 mvpdif
a_53404_867# 53404 867 p
a_52544_445# 52544 445 mvndif
a_53060_987# 53060 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 404 mvndif
a_48285_404# 48285 404 mvndif
a_46672_442# 46672 442 mvndif
a_47064_442# 47064 442 mvndif
a_50800_987# 50800 987 mvpdif
a_50448_987# 50448 987 mvpdif
a_50940_867# 50940 867 p
a_50080_445# 50080 445 mvndif
a_52076_427# 52076 427 mvndif
a_50596_987# 50596 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_1.gated_control 43684 -967 p
a_49612_427# 49612 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[9] 47708 404 mvndif
a_44208_442# 44208 442 mvndif
a_44600_442# 44600 442 mvndif
a_47024_987# 47024 987 mvpdif
a_46672_987# 46672 987 mvpdif
a_47164_867# 47164 867 p
a_46304_445# 46304 445 mvndif
a_46820_987# 46820 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 404 mvndif
a_42045_404# 42045 404 mvndif
a_40432_442# 40432 442 mvndif
a_40824_442# 40824 442 mvndif
a_44560_987# 44560 987 mvpdif
a_44208_987# 44208 987 mvpdif
a_44700_867# 44700 867 p
a_43840_445# 43840 445 mvndif
a_45836_427# 45836 427 mvndif
a_44356_987# 44356 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_3.gated_control 37444 -967 p
a_43372_427# 43372 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[8] 41468 404 mvndif
a_37968_442# 37968 442 mvndif
a_38360_442# 38360 442 mvndif
a_40784_987# 40784 987 mvpdif
a_40432_987# 40432 987 mvpdif
a_40924_867# 40924 867 p
a_40064_445# 40064 445 mvndif
a_40580_987# 40580 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 404 mvndif
a_35805_404# 35805 404 mvndif
a_34192_442# 34192 442 mvndif
a_34584_442# 34584 442 mvndif
a_38320_987# 38320 987 mvpdif
a_37968_987# 37968 987 mvpdif
a_38460_867# 38460 867 p
a_37600_445# 37600 445 mvndif
a_39596_427# 39596 427 mvndif
a_38116_987# 38116 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_0.gated_control 31204 -967 p
a_37132_427# 37132 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[7] 35228 404 mvndif
a_31728_442# 31728 442 mvndif
a_32120_442# 32120 442 mvndif
a_34544_987# 34544 987 mvpdif
a_34192_987# 34192 987 mvpdif
a_34684_867# 34684 867 p
a_33824_445# 33824 445 mvndif
a_34340_987# 34340 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 404 mvndif
a_29565_404# 29565 404 mvndif
a_27952_442# 27952 442 mvndif
a_28344_442# 28344 442 mvndif
a_32080_987# 32080 987 mvpdif
a_31728_987# 31728 987 mvpdif
a_32220_867# 32220 867 p
a_31360_445# 31360 445 mvndif
a_33356_427# 33356 427 mvndif
a_31876_987# 31876 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_6.gated_control 24964 -967 p
a_30892_427# 30892 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[6] 28988 404 mvndif
a_25488_442# 25488 442 mvndif
a_25880_442# 25880 442 mvndif
a_28304_987# 28304 987 mvpdif
a_27952_987# 27952 987 mvpdif
a_28444_867# 28444 867 p
a_27584_445# 27584 445 mvndif
a_28100_987# 28100 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 404 mvndif
a_23325_404# 23325 404 mvndif
a_21712_442# 21712 442 mvndif
a_22104_442# 22104 442 mvndif
a_25840_987# 25840 987 mvpdif
a_25488_987# 25488 987 mvpdif
a_25980_867# 25980 867 p
a_25120_445# 25120 445 mvndif
a_27116_427# 27116 427 mvndif
a_25636_987# 25636 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_5.gated_control 18724 -967 p
a_24652_427# 24652 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[5] 22748 404 mvndif
a_19248_442# 19248 442 mvndif
a_19640_442# 19640 442 mvndif
a_22064_987# 22064 987 mvpdif
a_21712_987# 21712 987 mvpdif
a_22204_867# 22204 867 p
a_21344_445# 21344 445 mvndif
a_21860_987# 21860 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 404 mvndif
a_17085_404# 17085 404 mvndif
a_15472_442# 15472 442 mvndif
a_15864_442# 15864 442 mvndif
a_19600_987# 19600 987 mvpdif
a_19248_987# 19248 987 mvpdif
a_19740_867# 19740 867 p
a_18880_445# 18880 445 mvndif
a_20876_427# 20876 427 mvndif
a_19396_987# 19396 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_7.gated_control 12484 -967 p
a_18412_427# 18412 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[4] 16508 404 mvndif
a_13008_442# 13008 442 mvndif
a_13400_442# 13400 442 mvndif
a_15824_987# 15824 987 mvpdif
a_15472_987# 15472 987 mvpdif
a_15964_867# 15964 867 p
a_15104_445# 15104 445 mvndif
a_15620_987# 15620 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 404 mvndif
a_10845_404# 10845 404 mvndif
a_9232_442# 9232 442 mvndif
a_9624_442# 9624 442 mvndif
a_13360_987# 13360 987 mvpdif
a_13008_987# 13008 987 mvpdif
a_13500_867# 13500 867 p
a_12640_445# 12640 445 mvndif
a_14636_427# 14636 427 mvndif
a_13156_987# 13156 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_4.gated_control 6244 -967 p
a_12172_427# 12172 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[3] 10268 404 mvndif
a_6768_442# 6768 442 mvndif
a_7160_442# 7160 442 mvndif
a_9584_987# 9584 987 mvpdif
a_9232_987# 9232 987 mvpdif
a_9724_867# 9724 867 p
a_8864_445# 8864 445 mvndif
a_9380_987# 9380 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 404 mvndif
a_4605_404# 4605 404 mvndif
a_2992_442# 2992 442 mvndif
a_3384_442# 3384 442 mvndif
a_7120_987# 7120 987 mvpdif
a_6768_987# 6768 987 mvpdif
a_7260_867# 7260 867 p
a_6400_445# 6400 445 mvndif
a_8396_427# 8396 427 mvndif
a_6916_987# 6916 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_8.gated_control 4 -967 p
a_5932_427# 5932 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[2] 4028 404 mvndif
a_528_442# 528 442 mvndif
a_920_442# 920 442 mvndif
a_3344_987# 3344 987 mvpdif
a_2992_987# 2992 987 mvpdif
a_3484_867# 3484 867 p
a_2624_445# 2624 445 mvndif
a_3140_987# 3140 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 404 mvndif
a_n1635_404# -1634 404 mvndif
a_n3248_442# -3247 442 mvndif
a_n2856_442# -2855 442 mvndif
a_880_987# 880 987 mvpdif
a_528_987# 528 987 mvpdif
a_1020_867# 1020 867 p
a_160_445# 160 445 mvndif
a_2156_427# 2156 427 mvndif
a_676_987# 676 987 mvpdif
swmatrix_row_10_21.swmatrix_Tgate_9.gated_control -6327 -967 p
a_n308_427# -307 427 mvndif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 908 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.Q[1] -2211 404 mvndif
a_n5712_442# -5711 442 mvndif
a_n5320_442# -5319 442 mvndif
a_n2896_987# -2895 987 mvpdif
a_n3248_987# -3247 987 mvpdif
a_n2756_867# -2755 867 p
a_n3616_445# -3615 445 mvndif
a_n3100_987# -3099 987 mvpdif
swmatrix_row_10_21.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 404 mvndif
a_n5360_987# -5359 987 mvpdif
a_n5712_987# -5711 987 mvpdif
a_n5220_867# -5219 867 p
a_n6080_445# -6079 445 mvndif
a_n4084_427# -4083 427 mvndif
a_n5564_987# -5563 987 mvpdif
a_n6548_427# -6547 427 mvndif
swmatrix_row_10_20.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 1839 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 1839 mvpdif
a_54525_3167# 54525 3167 mvndif
a_52912_3205# 52912 3205 mvndif
a_53304_3205# 53304 3205 mvndif
swmatrix_row_10_20.swmatrix_Tgate_2.gated_control 49924 1795 p
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 3671 mvpdif
swmatrix_row_10_21.D_in -5831 398 p
a_50448_3205# 50448 3205 mvndif
a_50840_3205# 50840 3205 mvndif
a_53264_3750# 53264 3750 mvpdif
a_52912_3750# 52912 3750 mvpdif
a_53404_3630# 53404 3630 p
a_52544_3208# 52544 3208 mvndif
a_53060_3750# 53060 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 3167 mvndif
a_48285_3167# 48285 3167 mvndif
a_46672_3205# 46672 3205 mvndif
a_47064_3205# 47064 3205 mvndif
a_50800_3750# 50800 3750 mvpdif
a_50448_3750# 50448 3750 mvpdif
a_50940_3630# 50940 3630 p
a_50080_3208# 50080 3208 mvndif
a_52076_3190# 52076 3190 mvndif
a_50596_3750# 50596 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_1.gated_control 43684 1795 p
a_49612_3190# 49612 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[9] 47708 3167 mvndif
a_44208_3205# 44208 3205 mvndif
a_44600_3205# 44600 3205 mvndif
a_47024_3750# 47024 3750 mvpdif
a_46672_3750# 46672 3750 mvpdif
a_47164_3630# 47164 3630 p
a_46304_3208# 46304 3208 mvndif
a_46820_3750# 46820 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 3167 mvndif
a_42045_3167# 42045 3167 mvndif
a_40432_3205# 40432 3205 mvndif
a_40824_3205# 40824 3205 mvndif
a_44560_3750# 44560 3750 mvpdif
a_44208_3750# 44208 3750 mvpdif
a_44700_3630# 44700 3630 p
a_43840_3208# 43840 3208 mvndif
a_45836_3190# 45836 3190 mvndif
a_44356_3750# 44356 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_3.gated_control 37444 1795 p
a_43372_3190# 43372 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[8] 41468 3167 mvndif
a_37968_3205# 37968 3205 mvndif
a_38360_3205# 38360 3205 mvndif
a_40784_3750# 40784 3750 mvpdif
a_40432_3750# 40432 3750 mvpdif
a_40924_3630# 40924 3630 p
a_40064_3208# 40064 3208 mvndif
a_40580_3750# 40580 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 3167 mvndif
a_35805_3167# 35805 3167 mvndif
a_34192_3205# 34192 3205 mvndif
a_34584_3205# 34584 3205 mvndif
a_38320_3750# 38320 3750 mvpdif
a_37968_3750# 37968 3750 mvpdif
a_38460_3630# 38460 3630 p
a_37600_3208# 37600 3208 mvndif
a_39596_3190# 39596 3190 mvndif
a_38116_3750# 38116 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_0.gated_control 31204 1795 p
a_37132_3190# 37132 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[7] 35228 3167 mvndif
a_31728_3205# 31728 3205 mvndif
a_32120_3205# 32120 3205 mvndif
a_34544_3750# 34544 3750 mvpdif
a_34192_3750# 34192 3750 mvpdif
a_34684_3630# 34684 3630 p
a_33824_3208# 33824 3208 mvndif
a_34340_3750# 34340 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 3167 mvndif
a_29565_3167# 29565 3167 mvndif
a_27952_3205# 27952 3205 mvndif
a_28344_3205# 28344 3205 mvndif
a_32080_3750# 32080 3750 mvpdif
a_31728_3750# 31728 3750 mvpdif
a_32220_3630# 32220 3630 p
a_31360_3208# 31360 3208 mvndif
a_33356_3190# 33356 3190 mvndif
a_31876_3750# 31876 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_6.gated_control 24964 1795 p
a_30892_3190# 30892 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[6] 28988 3167 mvndif
a_25488_3205# 25488 3205 mvndif
a_25880_3205# 25880 3205 mvndif
a_28304_3750# 28304 3750 mvpdif
a_27952_3750# 27952 3750 mvpdif
a_28444_3630# 28444 3630 p
a_27584_3208# 27584 3208 mvndif
a_28100_3750# 28100 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 3167 mvndif
a_23325_3167# 23325 3167 mvndif
a_21712_3205# 21712 3205 mvndif
a_22104_3205# 22104 3205 mvndif
a_25840_3750# 25840 3750 mvpdif
a_25488_3750# 25488 3750 mvpdif
a_25980_3630# 25980 3630 p
a_25120_3208# 25120 3208 mvndif
a_27116_3190# 27116 3190 mvndif
a_25636_3750# 25636 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_5.gated_control 18724 1795 p
a_24652_3190# 24652 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[5] 22748 3167 mvndif
a_19248_3205# 19248 3205 mvndif
a_19640_3205# 19640 3205 mvndif
a_22064_3750# 22064 3750 mvpdif
a_21712_3750# 21712 3750 mvpdif
a_22204_3630# 22204 3630 p
a_21344_3208# 21344 3208 mvndif
a_21860_3750# 21860 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 3167 mvndif
a_17085_3167# 17085 3167 mvndif
a_15472_3205# 15472 3205 mvndif
a_15864_3205# 15864 3205 mvndif
a_19600_3750# 19600 3750 mvpdif
a_19248_3750# 19248 3750 mvpdif
a_19740_3630# 19740 3630 p
a_18880_3208# 18880 3208 mvndif
a_20876_3190# 20876 3190 mvndif
a_19396_3750# 19396 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_7.gated_control 12484 1795 p
a_18412_3190# 18412 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[4] 16508 3167 mvndif
a_13008_3205# 13008 3205 mvndif
a_13400_3205# 13400 3205 mvndif
a_15824_3750# 15824 3750 mvpdif
a_15472_3750# 15472 3750 mvpdif
a_15964_3630# 15964 3630 p
a_15104_3208# 15104 3208 mvndif
a_15620_3750# 15620 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 3167 mvndif
a_10845_3167# 10845 3167 mvndif
a_9232_3205# 9232 3205 mvndif
a_9624_3205# 9624 3205 mvndif
a_13360_3750# 13360 3750 mvpdif
a_13008_3750# 13008 3750 mvpdif
a_13500_3630# 13500 3630 p
a_12640_3208# 12640 3208 mvndif
a_14636_3190# 14636 3190 mvndif
a_13156_3750# 13156 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_4.gated_control 6244 1795 p
a_12172_3190# 12172 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[3] 10268 3167 mvndif
a_6768_3205# 6768 3205 mvndif
a_7160_3205# 7160 3205 mvndif
a_9584_3750# 9584 3750 mvpdif
a_9232_3750# 9232 3750 mvpdif
a_9724_3630# 9724 3630 p
a_8864_3208# 8864 3208 mvndif
a_9380_3750# 9380 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 3167 mvndif
a_4605_3167# 4605 3167 mvndif
a_2992_3205# 2992 3205 mvndif
a_3384_3205# 3384 3205 mvndif
a_7120_3750# 7120 3750 mvpdif
a_6768_3750# 6768 3750 mvpdif
a_7260_3630# 7260 3630 p
a_6400_3208# 6400 3208 mvndif
a_8396_3190# 8396 3190 mvndif
a_6916_3750# 6916 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_8.gated_control 4 1795 p
a_5932_3190# 5932 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[2] 4028 3167 mvndif
a_528_3205# 528 3205 mvndif
a_920_3205# 920 3205 mvndif
a_3344_3750# 3344 3750 mvpdif
a_2992_3750# 2992 3750 mvpdif
a_3484_3630# 3484 3630 p
a_2624_3208# 2624 3208 mvndif
a_3140_3750# 3140 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 3167 mvndif
a_n1635_3167# -1634 3167 mvndif
a_n3248_3205# -3247 3205 mvndif
a_n2856_3205# -2855 3205 mvndif
a_880_3750# 880 3750 mvpdif
a_528_3750# 528 3750 mvpdif
a_1020_3630# 1020 3630 p
a_160_3208# 160 3208 mvndif
a_2156_3190# 2156 3190 mvndif
a_676_3750# 676 3750 mvpdif
swmatrix_row_10_20.swmatrix_Tgate_9.gated_control -6327 1795 p
a_n308_3190# -307 3190 mvndif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 3671 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.Q[1] -2211 3167 mvndif
a_n5712_3205# -5711 3205 mvndif
a_n5320_3205# -5319 3205 mvndif
a_n2896_3750# -2895 3750 mvpdif
a_n3248_3750# -3247 3750 mvpdif
a_n2756_3630# -2755 3630 p
a_n3616_3208# -3615 3208 mvndif
a_n3100_3750# -3099 3750 mvpdif
swmatrix_row_10_20.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 3167 mvndif
a_n5360_3750# -5359 3750 mvpdif
a_n5712_3750# -5711 3750 mvpdif
a_n5220_3630# -5219 3630 p
a_n6080_3208# -6079 3208 mvndif
a_n4084_3190# -4083 3190 mvndif
a_n5564_3750# -5563 3750 mvpdif
a_n6548_3190# -6547 3190 mvndif
swmatrix_row_10_19.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 4602 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 4602 mvpdif
a_54525_5930# 54525 5930 mvndif
a_52912_5968# 52912 5968 mvndif
a_53304_5968# 53304 5968 mvndif
swmatrix_row_10_19.swmatrix_Tgate_2.gated_control 49924 4558 p
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 6434 mvpdif
swmatrix_row_10_20.D_in -5831 3161 p
a_50448_5968# 50448 5968 mvndif
a_50840_5968# 50840 5968 mvndif
a_53264_6513# 53264 6513 mvpdif
a_52912_6513# 52912 6513 mvpdif
a_53404_6393# 53404 6393 p
a_52544_5971# 52544 5971 mvndif
a_53060_6513# 53060 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 5930 mvndif
a_48285_5930# 48285 5930 mvndif
a_46672_5968# 46672 5968 mvndif
a_47064_5968# 47064 5968 mvndif
a_50800_6513# 50800 6513 mvpdif
a_50448_6513# 50448 6513 mvpdif
a_50940_6393# 50940 6393 p
a_50080_5971# 50080 5971 mvndif
a_52076_5953# 52076 5953 mvndif
a_50596_6513# 50596 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_1.gated_control 43684 4558 p
a_49612_5953# 49612 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[9] 47708 5930 mvndif
a_44208_5968# 44208 5968 mvndif
a_44600_5968# 44600 5968 mvndif
a_47024_6513# 47024 6513 mvpdif
a_46672_6513# 46672 6513 mvpdif
a_47164_6393# 47164 6393 p
a_46304_5971# 46304 5971 mvndif
a_46820_6513# 46820 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 5930 mvndif
a_42045_5930# 42045 5930 mvndif
a_40432_5968# 40432 5968 mvndif
a_40824_5968# 40824 5968 mvndif
a_44560_6513# 44560 6513 mvpdif
a_44208_6513# 44208 6513 mvpdif
a_44700_6393# 44700 6393 p
a_43840_5971# 43840 5971 mvndif
a_45836_5953# 45836 5953 mvndif
a_44356_6513# 44356 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_3.gated_control 37444 4558 p
a_43372_5953# 43372 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[8] 41468 5930 mvndif
a_37968_5968# 37968 5968 mvndif
a_38360_5968# 38360 5968 mvndif
a_40784_6513# 40784 6513 mvpdif
a_40432_6513# 40432 6513 mvpdif
a_40924_6393# 40924 6393 p
a_40064_5971# 40064 5971 mvndif
a_40580_6513# 40580 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 5930 mvndif
a_35805_5930# 35805 5930 mvndif
a_34192_5968# 34192 5968 mvndif
a_34584_5968# 34584 5968 mvndif
a_38320_6513# 38320 6513 mvpdif
a_37968_6513# 37968 6513 mvpdif
a_38460_6393# 38460 6393 p
a_37600_5971# 37600 5971 mvndif
a_39596_5953# 39596 5953 mvndif
a_38116_6513# 38116 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_0.gated_control 31204 4558 p
a_37132_5953# 37132 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[7] 35228 5930 mvndif
a_31728_5968# 31728 5968 mvndif
a_32120_5968# 32120 5968 mvndif
a_34544_6513# 34544 6513 mvpdif
a_34192_6513# 34192 6513 mvpdif
a_34684_6393# 34684 6393 p
a_33824_5971# 33824 5971 mvndif
a_34340_6513# 34340 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 5930 mvndif
a_29565_5930# 29565 5930 mvndif
a_27952_5968# 27952 5968 mvndif
a_28344_5968# 28344 5968 mvndif
a_32080_6513# 32080 6513 mvpdif
a_31728_6513# 31728 6513 mvpdif
a_32220_6393# 32220 6393 p
a_31360_5971# 31360 5971 mvndif
a_33356_5953# 33356 5953 mvndif
a_31876_6513# 31876 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_6.gated_control 24964 4558 p
a_30892_5953# 30892 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[6] 28988 5930 mvndif
a_25488_5968# 25488 5968 mvndif
a_25880_5968# 25880 5968 mvndif
a_28304_6513# 28304 6513 mvpdif
a_27952_6513# 27952 6513 mvpdif
a_28444_6393# 28444 6393 p
a_27584_5971# 27584 5971 mvndif
a_28100_6513# 28100 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 5930 mvndif
a_23325_5930# 23325 5930 mvndif
a_21712_5968# 21712 5968 mvndif
a_22104_5968# 22104 5968 mvndif
a_25840_6513# 25840 6513 mvpdif
a_25488_6513# 25488 6513 mvpdif
a_25980_6393# 25980 6393 p
a_25120_5971# 25120 5971 mvndif
a_27116_5953# 27116 5953 mvndif
a_25636_6513# 25636 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_5.gated_control 18724 4558 p
a_24652_5953# 24652 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[5] 22748 5930 mvndif
a_19248_5968# 19248 5968 mvndif
a_19640_5968# 19640 5968 mvndif
a_22064_6513# 22064 6513 mvpdif
a_21712_6513# 21712 6513 mvpdif
a_22204_6393# 22204 6393 p
a_21344_5971# 21344 5971 mvndif
a_21860_6513# 21860 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 5930 mvndif
a_17085_5930# 17085 5930 mvndif
a_15472_5968# 15472 5968 mvndif
a_15864_5968# 15864 5968 mvndif
a_19600_6513# 19600 6513 mvpdif
a_19248_6513# 19248 6513 mvpdif
a_19740_6393# 19740 6393 p
a_18880_5971# 18880 5971 mvndif
a_20876_5953# 20876 5953 mvndif
a_19396_6513# 19396 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_7.gated_control 12484 4558 p
a_18412_5953# 18412 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[4] 16508 5930 mvndif
a_13008_5968# 13008 5968 mvndif
a_13400_5968# 13400 5968 mvndif
a_15824_6513# 15824 6513 mvpdif
a_15472_6513# 15472 6513 mvpdif
a_15964_6393# 15964 6393 p
a_15104_5971# 15104 5971 mvndif
a_15620_6513# 15620 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 5930 mvndif
a_10845_5930# 10845 5930 mvndif
a_9232_5968# 9232 5968 mvndif
a_9624_5968# 9624 5968 mvndif
a_13360_6513# 13360 6513 mvpdif
a_13008_6513# 13008 6513 mvpdif
a_13500_6393# 13500 6393 p
a_12640_5971# 12640 5971 mvndif
a_14636_5953# 14636 5953 mvndif
a_13156_6513# 13156 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_4.gated_control 6244 4558 p
a_12172_5953# 12172 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[3] 10268 5930 mvndif
a_6768_5968# 6768 5968 mvndif
a_7160_5968# 7160 5968 mvndif
a_9584_6513# 9584 6513 mvpdif
a_9232_6513# 9232 6513 mvpdif
a_9724_6393# 9724 6393 p
a_8864_5971# 8864 5971 mvndif
a_9380_6513# 9380 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 5930 mvndif
a_4605_5930# 4605 5930 mvndif
a_2992_5968# 2992 5968 mvndif
a_3384_5968# 3384 5968 mvndif
a_7120_6513# 7120 6513 mvpdif
a_6768_6513# 6768 6513 mvpdif
a_7260_6393# 7260 6393 p
a_6400_5971# 6400 5971 mvndif
a_8396_5953# 8396 5953 mvndif
a_6916_6513# 6916 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_8.gated_control 4 4558 p
a_5932_5953# 5932 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[2] 4028 5930 mvndif
a_528_5968# 528 5968 mvndif
a_920_5968# 920 5968 mvndif
a_3344_6513# 3344 6513 mvpdif
a_2992_6513# 2992 6513 mvpdif
a_3484_6393# 3484 6393 p
a_2624_5971# 2624 5971 mvndif
a_3140_6513# 3140 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 5930 mvndif
a_n1635_5930# -1634 5930 mvndif
a_n3248_5968# -3247 5968 mvndif
a_n2856_5968# -2855 5968 mvndif
a_880_6513# 880 6513 mvpdif
a_528_6513# 528 6513 mvpdif
a_1020_6393# 1020 6393 p
a_160_5971# 160 5971 mvndif
a_2156_5953# 2156 5953 mvndif
a_676_6513# 676 6513 mvpdif
swmatrix_row_10_19.swmatrix_Tgate_9.gated_control -6327 4558 p
a_n308_5953# -307 5953 mvndif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 6434 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.Q[1] -2211 5930 mvndif
a_n5712_5968# -5711 5968 mvndif
a_n5320_5968# -5319 5968 mvndif
a_n2896_6513# -2895 6513 mvpdif
a_n3248_6513# -3247 6513 mvpdif
a_n2756_6393# -2755 6393 p
a_n3616_5971# -3615 5971 mvndif
a_n3100_6513# -3099 6513 mvpdif
swmatrix_row_10_19.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 5930 mvndif
a_n5360_6513# -5359 6513 mvpdif
a_n5712_6513# -5711 6513 mvpdif
a_n5220_6393# -5219 6393 p
a_n6080_5971# -6079 5971 mvndif
a_n4084_5953# -4083 5953 mvndif
a_n5564_6513# -5563 6513 mvpdif
a_n6548_5953# -6547 5953 mvndif
swmatrix_row_10_18.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 7365 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 7365 mvpdif
a_54525_8693# 54525 8693 mvndif
a_52912_8731# 52912 8731 mvndif
a_53304_8731# 53304 8731 mvndif
swmatrix_row_10_18.swmatrix_Tgate_2.gated_control 49924 7321 p
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 9197 mvpdif
swmatrix_row_10_19.D_in -5831 5924 p
a_50448_8731# 50448 8731 mvndif
a_50840_8731# 50840 8731 mvndif
a_53264_9276# 53264 9276 mvpdif
a_52912_9276# 52912 9276 mvpdif
a_53404_9156# 53404 9156 p
a_52544_8734# 52544 8734 mvndif
a_53060_9276# 53060 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 8693 mvndif
a_48285_8693# 48285 8693 mvndif
a_46672_8731# 46672 8731 mvndif
a_47064_8731# 47064 8731 mvndif
a_50800_9276# 50800 9276 mvpdif
a_50448_9276# 50448 9276 mvpdif
a_50940_9156# 50940 9156 p
a_50080_8734# 50080 8734 mvndif
a_52076_8716# 52076 8716 mvndif
a_50596_9276# 50596 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_1.gated_control 43684 7321 p
a_49612_8716# 49612 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[9] 47708 8693 mvndif
a_44208_8731# 44208 8731 mvndif
a_44600_8731# 44600 8731 mvndif
a_47024_9276# 47024 9276 mvpdif
a_46672_9276# 46672 9276 mvpdif
a_47164_9156# 47164 9156 p
a_46304_8734# 46304 8734 mvndif
a_46820_9276# 46820 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 8693 mvndif
a_42045_8693# 42045 8693 mvndif
a_40432_8731# 40432 8731 mvndif
a_40824_8731# 40824 8731 mvndif
a_44560_9276# 44560 9276 mvpdif
a_44208_9276# 44208 9276 mvpdif
a_44700_9156# 44700 9156 p
a_43840_8734# 43840 8734 mvndif
a_45836_8716# 45836 8716 mvndif
a_44356_9276# 44356 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_3.gated_control 37444 7321 p
a_43372_8716# 43372 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[8] 41468 8693 mvndif
a_37968_8731# 37968 8731 mvndif
a_38360_8731# 38360 8731 mvndif
a_40784_9276# 40784 9276 mvpdif
a_40432_9276# 40432 9276 mvpdif
a_40924_9156# 40924 9156 p
a_40064_8734# 40064 8734 mvndif
a_40580_9276# 40580 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 8693 mvndif
a_35805_8693# 35805 8693 mvndif
a_34192_8731# 34192 8731 mvndif
a_34584_8731# 34584 8731 mvndif
a_38320_9276# 38320 9276 mvpdif
a_37968_9276# 37968 9276 mvpdif
a_38460_9156# 38460 9156 p
a_37600_8734# 37600 8734 mvndif
a_39596_8716# 39596 8716 mvndif
a_38116_9276# 38116 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_0.gated_control 31204 7321 p
a_37132_8716# 37132 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[7] 35228 8693 mvndif
a_31728_8731# 31728 8731 mvndif
a_32120_8731# 32120 8731 mvndif
a_34544_9276# 34544 9276 mvpdif
a_34192_9276# 34192 9276 mvpdif
a_34684_9156# 34684 9156 p
a_33824_8734# 33824 8734 mvndif
a_34340_9276# 34340 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 8693 mvndif
a_29565_8693# 29565 8693 mvndif
a_27952_8731# 27952 8731 mvndif
a_28344_8731# 28344 8731 mvndif
a_32080_9276# 32080 9276 mvpdif
a_31728_9276# 31728 9276 mvpdif
a_32220_9156# 32220 9156 p
a_31360_8734# 31360 8734 mvndif
a_33356_8716# 33356 8716 mvndif
a_31876_9276# 31876 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_6.gated_control 24964 7321 p
a_30892_8716# 30892 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[6] 28988 8693 mvndif
a_25488_8731# 25488 8731 mvndif
a_25880_8731# 25880 8731 mvndif
a_28304_9276# 28304 9276 mvpdif
a_27952_9276# 27952 9276 mvpdif
a_28444_9156# 28444 9156 p
a_27584_8734# 27584 8734 mvndif
a_28100_9276# 28100 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 8693 mvndif
a_23325_8693# 23325 8693 mvndif
a_21712_8731# 21712 8731 mvndif
a_22104_8731# 22104 8731 mvndif
a_25840_9276# 25840 9276 mvpdif
a_25488_9276# 25488 9276 mvpdif
a_25980_9156# 25980 9156 p
a_25120_8734# 25120 8734 mvndif
a_27116_8716# 27116 8716 mvndif
a_25636_9276# 25636 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_5.gated_control 18724 7321 p
a_24652_8716# 24652 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[5] 22748 8693 mvndif
a_19248_8731# 19248 8731 mvndif
a_19640_8731# 19640 8731 mvndif
a_22064_9276# 22064 9276 mvpdif
a_21712_9276# 21712 9276 mvpdif
a_22204_9156# 22204 9156 p
a_21344_8734# 21344 8734 mvndif
a_21860_9276# 21860 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 8693 mvndif
a_17085_8693# 17085 8693 mvndif
a_15472_8731# 15472 8731 mvndif
a_15864_8731# 15864 8731 mvndif
a_19600_9276# 19600 9276 mvpdif
a_19248_9276# 19248 9276 mvpdif
a_19740_9156# 19740 9156 p
a_18880_8734# 18880 8734 mvndif
a_20876_8716# 20876 8716 mvndif
a_19396_9276# 19396 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_7.gated_control 12484 7321 p
a_18412_8716# 18412 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[4] 16508 8693 mvndif
a_13008_8731# 13008 8731 mvndif
a_13400_8731# 13400 8731 mvndif
a_15824_9276# 15824 9276 mvpdif
a_15472_9276# 15472 9276 mvpdif
a_15964_9156# 15964 9156 p
a_15104_8734# 15104 8734 mvndif
a_15620_9276# 15620 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 8693 mvndif
a_10845_8693# 10845 8693 mvndif
a_9232_8731# 9232 8731 mvndif
a_9624_8731# 9624 8731 mvndif
a_13360_9276# 13360 9276 mvpdif
a_13008_9276# 13008 9276 mvpdif
a_13500_9156# 13500 9156 p
a_12640_8734# 12640 8734 mvndif
a_14636_8716# 14636 8716 mvndif
a_13156_9276# 13156 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_4.gated_control 6244 7321 p
a_12172_8716# 12172 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[3] 10268 8693 mvndif
a_6768_8731# 6768 8731 mvndif
a_7160_8731# 7160 8731 mvndif
a_9584_9276# 9584 9276 mvpdif
a_9232_9276# 9232 9276 mvpdif
a_9724_9156# 9724 9156 p
a_8864_8734# 8864 8734 mvndif
a_9380_9276# 9380 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 8693 mvndif
a_4605_8693# 4605 8693 mvndif
a_2992_8731# 2992 8731 mvndif
a_3384_8731# 3384 8731 mvndif
a_7120_9276# 7120 9276 mvpdif
a_6768_9276# 6768 9276 mvpdif
a_7260_9156# 7260 9156 p
a_6400_8734# 6400 8734 mvndif
a_8396_8716# 8396 8716 mvndif
a_6916_9276# 6916 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_8.gated_control 4 7321 p
a_5932_8716# 5932 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[2] 4028 8693 mvndif
a_528_8731# 528 8731 mvndif
a_920_8731# 920 8731 mvndif
a_3344_9276# 3344 9276 mvpdif
a_2992_9276# 2992 9276 mvpdif
a_3484_9156# 3484 9156 p
a_2624_8734# 2624 8734 mvndif
a_3140_9276# 3140 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 8693 mvndif
a_n1635_8693# -1634 8693 mvndif
a_n3248_8731# -3247 8731 mvndif
a_n2856_8731# -2855 8731 mvndif
a_880_9276# 880 9276 mvpdif
a_528_9276# 528 9276 mvpdif
a_1020_9156# 1020 9156 p
a_160_8734# 160 8734 mvndif
a_2156_8716# 2156 8716 mvndif
a_676_9276# 676 9276 mvpdif
swmatrix_row_10_18.swmatrix_Tgate_9.gated_control -6327 7321 p
a_n308_8716# -307 8716 mvndif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 9197 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.Q[1] -2211 8693 mvndif
a_n5712_8731# -5711 8731 mvndif
a_n5320_8731# -5319 8731 mvndif
a_n2896_9276# -2895 9276 mvpdif
a_n3248_9276# -3247 9276 mvpdif
a_n2756_9156# -2755 9156 p
a_n3616_8734# -3615 8734 mvndif
a_n3100_9276# -3099 9276 mvpdif
swmatrix_row_10_18.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 8693 mvndif
a_n5360_9276# -5359 9276 mvpdif
a_n5712_9276# -5711 9276 mvpdif
a_n5220_9156# -5219 9156 p
a_n6080_8734# -6079 8734 mvndif
a_n4084_8716# -4083 8716 mvndif
a_n5564_9276# -5563 9276 mvpdif
a_n6548_8716# -6547 8716 mvndif
swmatrix_row_10_17.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 10128 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 10128 mvpdif
a_54525_11456# 54525 11456 mvndif
a_52912_11494# 52912 11494 mvndif
a_53304_11494# 53304 11494 mvndif
swmatrix_row_10_17.swmatrix_Tgate_2.gated_control 49924 10084 p
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 11960 mvpdif
swmatrix_row_10_18.D_in -5831 8687 p
a_50448_11494# 50448 11494 mvndif
a_50840_11494# 50840 11494 mvndif
a_53264_12039# 53264 12039 mvpdif
a_52912_12039# 52912 12039 mvpdif
a_53404_11919# 53404 11919 p
a_52544_11497# 52544 11497 mvndif
a_53060_12039# 53060 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 11456 mvndif
a_48285_11456# 48285 11456 mvndif
a_46672_11494# 46672 11494 mvndif
a_47064_11494# 47064 11494 mvndif
a_50800_12039# 50800 12039 mvpdif
a_50448_12039# 50448 12039 mvpdif
a_50940_11919# 50940 11919 p
a_50080_11497# 50080 11497 mvndif
a_52076_11479# 52076 11479 mvndif
a_50596_12039# 50596 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_1.gated_control 43684 10084 p
a_49612_11479# 49612 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[9] 47708 11456 mvndif
a_44208_11494# 44208 11494 mvndif
a_44600_11494# 44600 11494 mvndif
a_47024_12039# 47024 12039 mvpdif
a_46672_12039# 46672 12039 mvpdif
a_47164_11919# 47164 11919 p
a_46304_11497# 46304 11497 mvndif
a_46820_12039# 46820 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 11456 mvndif
a_42045_11456# 42045 11456 mvndif
a_40432_11494# 40432 11494 mvndif
a_40824_11494# 40824 11494 mvndif
a_44560_12039# 44560 12039 mvpdif
a_44208_12039# 44208 12039 mvpdif
a_44700_11919# 44700 11919 p
a_43840_11497# 43840 11497 mvndif
a_45836_11479# 45836 11479 mvndif
a_44356_12039# 44356 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_3.gated_control 37444 10084 p
a_43372_11479# 43372 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[8] 41468 11456 mvndif
a_37968_11494# 37968 11494 mvndif
a_38360_11494# 38360 11494 mvndif
a_40784_12039# 40784 12039 mvpdif
a_40432_12039# 40432 12039 mvpdif
a_40924_11919# 40924 11919 p
a_40064_11497# 40064 11497 mvndif
a_40580_12039# 40580 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 11456 mvndif
a_35805_11456# 35805 11456 mvndif
a_34192_11494# 34192 11494 mvndif
a_34584_11494# 34584 11494 mvndif
a_38320_12039# 38320 12039 mvpdif
a_37968_12039# 37968 12039 mvpdif
a_38460_11919# 38460 11919 p
a_37600_11497# 37600 11497 mvndif
a_39596_11479# 39596 11479 mvndif
a_38116_12039# 38116 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_0.gated_control 31204 10084 p
a_37132_11479# 37132 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[7] 35228 11456 mvndif
a_31728_11494# 31728 11494 mvndif
a_32120_11494# 32120 11494 mvndif
a_34544_12039# 34544 12039 mvpdif
a_34192_12039# 34192 12039 mvpdif
a_34684_11919# 34684 11919 p
a_33824_11497# 33824 11497 mvndif
a_34340_12039# 34340 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 11456 mvndif
a_29565_11456# 29565 11456 mvndif
a_27952_11494# 27952 11494 mvndif
a_28344_11494# 28344 11494 mvndif
a_32080_12039# 32080 12039 mvpdif
a_31728_12039# 31728 12039 mvpdif
a_32220_11919# 32220 11919 p
a_31360_11497# 31360 11497 mvndif
a_33356_11479# 33356 11479 mvndif
a_31876_12039# 31876 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_6.gated_control 24964 10084 p
a_30892_11479# 30892 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[6] 28988 11456 mvndif
a_25488_11494# 25488 11494 mvndif
a_25880_11494# 25880 11494 mvndif
a_28304_12039# 28304 12039 mvpdif
a_27952_12039# 27952 12039 mvpdif
a_28444_11919# 28444 11919 p
a_27584_11497# 27584 11497 mvndif
a_28100_12039# 28100 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 11456 mvndif
a_23325_11456# 23325 11456 mvndif
a_21712_11494# 21712 11494 mvndif
a_22104_11494# 22104 11494 mvndif
a_25840_12039# 25840 12039 mvpdif
a_25488_12039# 25488 12039 mvpdif
a_25980_11919# 25980 11919 p
a_25120_11497# 25120 11497 mvndif
a_27116_11479# 27116 11479 mvndif
a_25636_12039# 25636 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_5.gated_control 18724 10084 p
a_24652_11479# 24652 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[5] 22748 11456 mvndif
a_19248_11494# 19248 11494 mvndif
a_19640_11494# 19640 11494 mvndif
a_22064_12039# 22064 12039 mvpdif
a_21712_12039# 21712 12039 mvpdif
a_22204_11919# 22204 11919 p
a_21344_11497# 21344 11497 mvndif
a_21860_12039# 21860 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 11456 mvndif
a_17085_11456# 17085 11456 mvndif
a_15472_11494# 15472 11494 mvndif
a_15864_11494# 15864 11494 mvndif
a_19600_12039# 19600 12039 mvpdif
a_19248_12039# 19248 12039 mvpdif
a_19740_11919# 19740 11919 p
a_18880_11497# 18880 11497 mvndif
a_20876_11479# 20876 11479 mvndif
a_19396_12039# 19396 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_7.gated_control 12484 10084 p
a_18412_11479# 18412 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[4] 16508 11456 mvndif
a_13008_11494# 13008 11494 mvndif
a_13400_11494# 13400 11494 mvndif
a_15824_12039# 15824 12039 mvpdif
a_15472_12039# 15472 12039 mvpdif
a_15964_11919# 15964 11919 p
a_15104_11497# 15104 11497 mvndif
a_15620_12039# 15620 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 11456 mvndif
a_10845_11456# 10845 11456 mvndif
a_9232_11494# 9232 11494 mvndif
a_9624_11494# 9624 11494 mvndif
a_13360_12039# 13360 12039 mvpdif
a_13008_12039# 13008 12039 mvpdif
a_13500_11919# 13500 11919 p
a_12640_11497# 12640 11497 mvndif
a_14636_11479# 14636 11479 mvndif
a_13156_12039# 13156 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_4.gated_control 6244 10084 p
a_12172_11479# 12172 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[3] 10268 11456 mvndif
a_6768_11494# 6768 11494 mvndif
a_7160_11494# 7160 11494 mvndif
a_9584_12039# 9584 12039 mvpdif
a_9232_12039# 9232 12039 mvpdif
a_9724_11919# 9724 11919 p
a_8864_11497# 8864 11497 mvndif
a_9380_12039# 9380 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 11456 mvndif
a_4605_11456# 4605 11456 mvndif
a_2992_11494# 2992 11494 mvndif
a_3384_11494# 3384 11494 mvndif
a_7120_12039# 7120 12039 mvpdif
a_6768_12039# 6768 12039 mvpdif
a_7260_11919# 7260 11919 p
a_6400_11497# 6400 11497 mvndif
a_8396_11479# 8396 11479 mvndif
a_6916_12039# 6916 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_8.gated_control 4 10084 p
a_5932_11479# 5932 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[2] 4028 11456 mvndif
a_528_11494# 528 11494 mvndif
a_920_11494# 920 11494 mvndif
a_3344_12039# 3344 12039 mvpdif
a_2992_12039# 2992 12039 mvpdif
a_3484_11919# 3484 11919 p
a_2624_11497# 2624 11497 mvndif
a_3140_12039# 3140 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 11456 mvndif
a_n1635_11456# -1634 11456 mvndif
a_n3248_11494# -3247 11494 mvndif
a_n2856_11494# -2855 11494 mvndif
a_880_12039# 880 12039 mvpdif
a_528_12039# 528 12039 mvpdif
a_1020_11919# 1020 11919 p
a_160_11497# 160 11497 mvndif
a_2156_11479# 2156 11479 mvndif
a_676_12039# 676 12039 mvpdif
swmatrix_row_10_17.swmatrix_Tgate_9.gated_control -6327 10084 p
a_n308_11479# -307 11479 mvndif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 11960 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.Q[1] -2211 11456 mvndif
a_n5712_11494# -5711 11494 mvndif
a_n5320_11494# -5319 11494 mvndif
a_n2896_12039# -2895 12039 mvpdif
a_n3248_12039# -3247 12039 mvpdif
a_n2756_11919# -2755 11919 p
a_n3616_11497# -3615 11497 mvndif
a_n3100_12039# -3099 12039 mvpdif
swmatrix_row_10_17.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 11456 mvndif
a_n5360_12039# -5359 12039 mvpdif
a_n5712_12039# -5711 12039 mvpdif
a_n5220_11919# -5219 11919 p
a_n6080_11497# -6079 11497 mvndif
a_n4084_11479# -4083 11479 mvndif
a_n5564_12039# -5563 12039 mvpdif
a_n6548_11479# -6547 11479 mvndif
swmatrix_row_10_16.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 12891 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 12891 mvpdif
a_54525_14219# 54525 14219 mvndif
a_52912_14257# 52912 14257 mvndif
a_53304_14257# 53304 14257 mvndif
swmatrix_row_10_16.swmatrix_Tgate_2.gated_control 49924 12847 p
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 14723 mvpdif
swmatrix_row_10_17.D_in -5831 11450 p
a_50448_14257# 50448 14257 mvndif
a_50840_14257# 50840 14257 mvndif
a_53264_14802# 53264 14802 mvpdif
a_52912_14802# 52912 14802 mvpdif
a_53404_14682# 53404 14682 p
a_52544_14260# 52544 14260 mvndif
a_53060_14802# 53060 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 14219 mvndif
a_48285_14219# 48285 14219 mvndif
a_46672_14257# 46672 14257 mvndif
a_47064_14257# 47064 14257 mvndif
a_50800_14802# 50800 14802 mvpdif
a_50448_14802# 50448 14802 mvpdif
a_50940_14682# 50940 14682 p
a_50080_14260# 50080 14260 mvndif
a_52076_14242# 52076 14242 mvndif
a_50596_14802# 50596 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_1.gated_control 43684 12847 p
a_49612_14242# 49612 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[9] 47708 14219 mvndif
a_44208_14257# 44208 14257 mvndif
a_44600_14257# 44600 14257 mvndif
a_47024_14802# 47024 14802 mvpdif
a_46672_14802# 46672 14802 mvpdif
a_47164_14682# 47164 14682 p
a_46304_14260# 46304 14260 mvndif
a_46820_14802# 46820 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 14219 mvndif
a_42045_14219# 42045 14219 mvndif
a_40432_14257# 40432 14257 mvndif
a_40824_14257# 40824 14257 mvndif
a_44560_14802# 44560 14802 mvpdif
a_44208_14802# 44208 14802 mvpdif
a_44700_14682# 44700 14682 p
a_43840_14260# 43840 14260 mvndif
a_45836_14242# 45836 14242 mvndif
a_44356_14802# 44356 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_3.gated_control 37444 12847 p
a_43372_14242# 43372 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[8] 41468 14219 mvndif
a_37968_14257# 37968 14257 mvndif
a_38360_14257# 38360 14257 mvndif
a_40784_14802# 40784 14802 mvpdif
a_40432_14802# 40432 14802 mvpdif
a_40924_14682# 40924 14682 p
a_40064_14260# 40064 14260 mvndif
a_40580_14802# 40580 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 14219 mvndif
a_35805_14219# 35805 14219 mvndif
a_34192_14257# 34192 14257 mvndif
a_34584_14257# 34584 14257 mvndif
a_38320_14802# 38320 14802 mvpdif
a_37968_14802# 37968 14802 mvpdif
a_38460_14682# 38460 14682 p
a_37600_14260# 37600 14260 mvndif
a_39596_14242# 39596 14242 mvndif
a_38116_14802# 38116 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_0.gated_control 31204 12847 p
a_37132_14242# 37132 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[7] 35228 14219 mvndif
a_31728_14257# 31728 14257 mvndif
a_32120_14257# 32120 14257 mvndif
a_34544_14802# 34544 14802 mvpdif
a_34192_14802# 34192 14802 mvpdif
a_34684_14682# 34684 14682 p
a_33824_14260# 33824 14260 mvndif
a_34340_14802# 34340 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 14219 mvndif
a_29565_14219# 29565 14219 mvndif
a_27952_14257# 27952 14257 mvndif
a_28344_14257# 28344 14257 mvndif
a_32080_14802# 32080 14802 mvpdif
a_31728_14802# 31728 14802 mvpdif
a_32220_14682# 32220 14682 p
a_31360_14260# 31360 14260 mvndif
a_33356_14242# 33356 14242 mvndif
a_31876_14802# 31876 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_6.gated_control 24964 12847 p
a_30892_14242# 30892 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[6] 28988 14219 mvndif
a_25488_14257# 25488 14257 mvndif
a_25880_14257# 25880 14257 mvndif
a_28304_14802# 28304 14802 mvpdif
a_27952_14802# 27952 14802 mvpdif
a_28444_14682# 28444 14682 p
a_27584_14260# 27584 14260 mvndif
a_28100_14802# 28100 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 14219 mvndif
a_23325_14219# 23325 14219 mvndif
a_21712_14257# 21712 14257 mvndif
a_22104_14257# 22104 14257 mvndif
a_25840_14802# 25840 14802 mvpdif
a_25488_14802# 25488 14802 mvpdif
a_25980_14682# 25980 14682 p
a_25120_14260# 25120 14260 mvndif
a_27116_14242# 27116 14242 mvndif
a_25636_14802# 25636 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_5.gated_control 18724 12847 p
a_24652_14242# 24652 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[5] 22748 14219 mvndif
a_19248_14257# 19248 14257 mvndif
a_19640_14257# 19640 14257 mvndif
a_22064_14802# 22064 14802 mvpdif
a_21712_14802# 21712 14802 mvpdif
a_22204_14682# 22204 14682 p
a_21344_14260# 21344 14260 mvndif
a_21860_14802# 21860 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 14219 mvndif
a_17085_14219# 17085 14219 mvndif
a_15472_14257# 15472 14257 mvndif
a_15864_14257# 15864 14257 mvndif
a_19600_14802# 19600 14802 mvpdif
a_19248_14802# 19248 14802 mvpdif
a_19740_14682# 19740 14682 p
a_18880_14260# 18880 14260 mvndif
a_20876_14242# 20876 14242 mvndif
a_19396_14802# 19396 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_7.gated_control 12484 12847 p
a_18412_14242# 18412 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[4] 16508 14219 mvndif
a_13008_14257# 13008 14257 mvndif
a_13400_14257# 13400 14257 mvndif
a_15824_14802# 15824 14802 mvpdif
a_15472_14802# 15472 14802 mvpdif
a_15964_14682# 15964 14682 p
a_15104_14260# 15104 14260 mvndif
a_15620_14802# 15620 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 14219 mvndif
a_10845_14219# 10845 14219 mvndif
a_9232_14257# 9232 14257 mvndif
a_9624_14257# 9624 14257 mvndif
a_13360_14802# 13360 14802 mvpdif
a_13008_14802# 13008 14802 mvpdif
a_13500_14682# 13500 14682 p
a_12640_14260# 12640 14260 mvndif
a_14636_14242# 14636 14242 mvndif
a_13156_14802# 13156 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_4.gated_control 6244 12847 p
a_12172_14242# 12172 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[3] 10268 14219 mvndif
a_6768_14257# 6768 14257 mvndif
a_7160_14257# 7160 14257 mvndif
a_9584_14802# 9584 14802 mvpdif
a_9232_14802# 9232 14802 mvpdif
a_9724_14682# 9724 14682 p
a_8864_14260# 8864 14260 mvndif
a_9380_14802# 9380 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 14219 mvndif
a_4605_14219# 4605 14219 mvndif
a_2992_14257# 2992 14257 mvndif
a_3384_14257# 3384 14257 mvndif
a_7120_14802# 7120 14802 mvpdif
a_6768_14802# 6768 14802 mvpdif
a_7260_14682# 7260 14682 p
a_6400_14260# 6400 14260 mvndif
a_8396_14242# 8396 14242 mvndif
a_6916_14802# 6916 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_8.gated_control 4 12847 p
a_5932_14242# 5932 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[2] 4028 14219 mvndif
a_528_14257# 528 14257 mvndif
a_920_14257# 920 14257 mvndif
a_3344_14802# 3344 14802 mvpdif
a_2992_14802# 2992 14802 mvpdif
a_3484_14682# 3484 14682 p
a_2624_14260# 2624 14260 mvndif
a_3140_14802# 3140 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 14219 mvndif
a_n1635_14219# -1634 14219 mvndif
a_n3248_14257# -3247 14257 mvndif
a_n2856_14257# -2855 14257 mvndif
a_880_14802# 880 14802 mvpdif
a_528_14802# 528 14802 mvpdif
a_1020_14682# 1020 14682 p
a_160_14260# 160 14260 mvndif
a_2156_14242# 2156 14242 mvndif
a_676_14802# 676 14802 mvpdif
swmatrix_row_10_16.swmatrix_Tgate_9.gated_control -6327 12847 p
a_n308_14242# -307 14242 mvndif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 14723 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.Q[1] -2211 14219 mvndif
a_n5712_14257# -5711 14257 mvndif
a_n5320_14257# -5319 14257 mvndif
a_n2896_14802# -2895 14802 mvpdif
a_n3248_14802# -3247 14802 mvpdif
a_n2756_14682# -2755 14682 p
a_n3616_14260# -3615 14260 mvndif
a_n3100_14802# -3099 14802 mvpdif
swmatrix_row_10_16.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 14219 mvndif
a_n5360_14802# -5359 14802 mvpdif
a_n5712_14802# -5711 14802 mvpdif
a_n5220_14682# -5219 14682 p
a_n6080_14260# -6079 14260 mvndif
a_n4084_14242# -4083 14242 mvndif
a_n5564_14802# -5563 14802 mvpdif
a_n6548_14242# -6547 14242 mvndif
swmatrix_row_10_15.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 15654 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 15654 mvpdif
a_54525_16982# 54525 16982 mvndif
a_52912_17020# 52912 17020 mvndif
a_53304_17020# 53304 17020 mvndif
swmatrix_row_10_15.swmatrix_Tgate_2.gated_control 49924 15610 p
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 17486 mvpdif
swmatrix_row_10_16.D_in -5831 14213 p
a_50448_17020# 50448 17020 mvndif
a_50840_17020# 50840 17020 mvndif
a_53264_17565# 53264 17565 mvpdif
a_52912_17565# 52912 17565 mvpdif
a_53404_17445# 53404 17445 p
a_52544_17023# 52544 17023 mvndif
a_53060_17565# 53060 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 16982 mvndif
a_48285_16982# 48285 16982 mvndif
a_46672_17020# 46672 17020 mvndif
a_47064_17020# 47064 17020 mvndif
a_50800_17565# 50800 17565 mvpdif
a_50448_17565# 50448 17565 mvpdif
a_50940_17445# 50940 17445 p
a_50080_17023# 50080 17023 mvndif
a_52076_17005# 52076 17005 mvndif
a_50596_17565# 50596 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_1.gated_control 43684 15610 p
a_49612_17005# 49612 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[9] 47708 16982 mvndif
a_44208_17020# 44208 17020 mvndif
a_44600_17020# 44600 17020 mvndif
a_47024_17565# 47024 17565 mvpdif
a_46672_17565# 46672 17565 mvpdif
a_47164_17445# 47164 17445 p
a_46304_17023# 46304 17023 mvndif
a_46820_17565# 46820 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 16982 mvndif
a_42045_16982# 42045 16982 mvndif
a_40432_17020# 40432 17020 mvndif
a_40824_17020# 40824 17020 mvndif
a_44560_17565# 44560 17565 mvpdif
a_44208_17565# 44208 17565 mvpdif
a_44700_17445# 44700 17445 p
a_43840_17023# 43840 17023 mvndif
a_45836_17005# 45836 17005 mvndif
a_44356_17565# 44356 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_3.gated_control 37444 15610 p
a_43372_17005# 43372 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[8] 41468 16982 mvndif
a_37968_17020# 37968 17020 mvndif
a_38360_17020# 38360 17020 mvndif
a_40784_17565# 40784 17565 mvpdif
a_40432_17565# 40432 17565 mvpdif
a_40924_17445# 40924 17445 p
a_40064_17023# 40064 17023 mvndif
a_40580_17565# 40580 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 16982 mvndif
a_35805_16982# 35805 16982 mvndif
a_34192_17020# 34192 17020 mvndif
a_34584_17020# 34584 17020 mvndif
a_38320_17565# 38320 17565 mvpdif
a_37968_17565# 37968 17565 mvpdif
a_38460_17445# 38460 17445 p
a_37600_17023# 37600 17023 mvndif
a_39596_17005# 39596 17005 mvndif
a_38116_17565# 38116 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_0.gated_control 31204 15610 p
a_37132_17005# 37132 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[7] 35228 16982 mvndif
a_31728_17020# 31728 17020 mvndif
a_32120_17020# 32120 17020 mvndif
a_34544_17565# 34544 17565 mvpdif
a_34192_17565# 34192 17565 mvpdif
a_34684_17445# 34684 17445 p
a_33824_17023# 33824 17023 mvndif
a_34340_17565# 34340 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 16982 mvndif
a_29565_16982# 29565 16982 mvndif
a_27952_17020# 27952 17020 mvndif
a_28344_17020# 28344 17020 mvndif
a_32080_17565# 32080 17565 mvpdif
a_31728_17565# 31728 17565 mvpdif
a_32220_17445# 32220 17445 p
a_31360_17023# 31360 17023 mvndif
a_33356_17005# 33356 17005 mvndif
a_31876_17565# 31876 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_6.gated_control 24964 15610 p
a_30892_17005# 30892 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[6] 28988 16982 mvndif
a_25488_17020# 25488 17020 mvndif
a_25880_17020# 25880 17020 mvndif
a_28304_17565# 28304 17565 mvpdif
a_27952_17565# 27952 17565 mvpdif
a_28444_17445# 28444 17445 p
a_27584_17023# 27584 17023 mvndif
a_28100_17565# 28100 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 16982 mvndif
a_23325_16982# 23325 16982 mvndif
a_21712_17020# 21712 17020 mvndif
a_22104_17020# 22104 17020 mvndif
a_25840_17565# 25840 17565 mvpdif
a_25488_17565# 25488 17565 mvpdif
a_25980_17445# 25980 17445 p
a_25120_17023# 25120 17023 mvndif
a_27116_17005# 27116 17005 mvndif
a_25636_17565# 25636 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_5.gated_control 18724 15610 p
a_24652_17005# 24652 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[5] 22748 16982 mvndif
a_19248_17020# 19248 17020 mvndif
a_19640_17020# 19640 17020 mvndif
a_22064_17565# 22064 17565 mvpdif
a_21712_17565# 21712 17565 mvpdif
a_22204_17445# 22204 17445 p
a_21344_17023# 21344 17023 mvndif
a_21860_17565# 21860 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 16982 mvndif
a_17085_16982# 17085 16982 mvndif
a_15472_17020# 15472 17020 mvndif
a_15864_17020# 15864 17020 mvndif
a_19600_17565# 19600 17565 mvpdif
a_19248_17565# 19248 17565 mvpdif
a_19740_17445# 19740 17445 p
a_18880_17023# 18880 17023 mvndif
a_20876_17005# 20876 17005 mvndif
a_19396_17565# 19396 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_7.gated_control 12484 15610 p
a_18412_17005# 18412 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[4] 16508 16982 mvndif
a_13008_17020# 13008 17020 mvndif
a_13400_17020# 13400 17020 mvndif
a_15824_17565# 15824 17565 mvpdif
a_15472_17565# 15472 17565 mvpdif
a_15964_17445# 15964 17445 p
a_15104_17023# 15104 17023 mvndif
a_15620_17565# 15620 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 16982 mvndif
a_10845_16982# 10845 16982 mvndif
a_9232_17020# 9232 17020 mvndif
a_9624_17020# 9624 17020 mvndif
a_13360_17565# 13360 17565 mvpdif
a_13008_17565# 13008 17565 mvpdif
a_13500_17445# 13500 17445 p
a_12640_17023# 12640 17023 mvndif
a_14636_17005# 14636 17005 mvndif
a_13156_17565# 13156 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_4.gated_control 6244 15610 p
a_12172_17005# 12172 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[3] 10268 16982 mvndif
a_6768_17020# 6768 17020 mvndif
a_7160_17020# 7160 17020 mvndif
a_9584_17565# 9584 17565 mvpdif
a_9232_17565# 9232 17565 mvpdif
a_9724_17445# 9724 17445 p
a_8864_17023# 8864 17023 mvndif
a_9380_17565# 9380 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 16982 mvndif
a_4605_16982# 4605 16982 mvndif
a_2992_17020# 2992 17020 mvndif
a_3384_17020# 3384 17020 mvndif
a_7120_17565# 7120 17565 mvpdif
a_6768_17565# 6768 17565 mvpdif
a_7260_17445# 7260 17445 p
a_6400_17023# 6400 17023 mvndif
a_8396_17005# 8396 17005 mvndif
a_6916_17565# 6916 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_8.gated_control 4 15610 p
a_5932_17005# 5932 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[2] 4028 16982 mvndif
a_528_17020# 528 17020 mvndif
a_920_17020# 920 17020 mvndif
a_3344_17565# 3344 17565 mvpdif
a_2992_17565# 2992 17565 mvpdif
a_3484_17445# 3484 17445 p
a_2624_17023# 2624 17023 mvndif
a_3140_17565# 3140 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 16982 mvndif
a_n1635_16982# -1634 16982 mvndif
a_n3248_17020# -3247 17020 mvndif
a_n2856_17020# -2855 17020 mvndif
a_880_17565# 880 17565 mvpdif
a_528_17565# 528 17565 mvpdif
a_1020_17445# 1020 17445 p
a_160_17023# 160 17023 mvndif
a_2156_17005# 2156 17005 mvndif
a_676_17565# 676 17565 mvpdif
swmatrix_row_10_15.swmatrix_Tgate_9.gated_control -6327 15610 p
a_n308_17005# -307 17005 mvndif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 17486 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.Q[1] -2211 16982 mvndif
a_n5712_17020# -5711 17020 mvndif
a_n5320_17020# -5319 17020 mvndif
a_n2896_17565# -2895 17565 mvpdif
a_n3248_17565# -3247 17565 mvpdif
a_n2756_17445# -2755 17445 p
a_n3616_17023# -3615 17023 mvndif
a_n3100_17565# -3099 17565 mvpdif
swmatrix_row_10_15.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 16982 mvndif
a_n5360_17565# -5359 17565 mvpdif
a_n5712_17565# -5711 17565 mvpdif
a_n5220_17445# -5219 17445 p
a_n6080_17023# -6079 17023 mvndif
a_n4084_17005# -4083 17005 mvndif
a_n5564_17565# -5563 17565 mvpdif
a_n6548_17005# -6547 17005 mvndif
swmatrix_row_10_14.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 18417 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 18417 mvpdif
a_54525_19745# 54525 19745 mvndif
a_52912_19783# 52912 19783 mvndif
a_53304_19783# 53304 19783 mvndif
swmatrix_row_10_14.swmatrix_Tgate_2.gated_control 49924 18373 p
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 20249 mvpdif
swmatrix_row_10_15.D_in -5831 16976 p
a_50448_19783# 50448 19783 mvndif
a_50840_19783# 50840 19783 mvndif
a_53264_20328# 53264 20328 mvpdif
a_52912_20328# 52912 20328 mvpdif
a_53404_20208# 53404 20208 p
a_52544_19786# 52544 19786 mvndif
a_53060_20328# 53060 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 19745 mvndif
a_48285_19745# 48285 19745 mvndif
a_46672_19783# 46672 19783 mvndif
a_47064_19783# 47064 19783 mvndif
a_50800_20328# 50800 20328 mvpdif
a_50448_20328# 50448 20328 mvpdif
a_50940_20208# 50940 20208 p
a_50080_19786# 50080 19786 mvndif
a_52076_19768# 52076 19768 mvndif
a_50596_20328# 50596 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_1.gated_control 43684 18373 p
a_49612_19768# 49612 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[9] 47708 19745 mvndif
a_44208_19783# 44208 19783 mvndif
a_44600_19783# 44600 19783 mvndif
a_47024_20328# 47024 20328 mvpdif
a_46672_20328# 46672 20328 mvpdif
a_47164_20208# 47164 20208 p
a_46304_19786# 46304 19786 mvndif
a_46820_20328# 46820 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 19745 mvndif
a_42045_19745# 42045 19745 mvndif
a_40432_19783# 40432 19783 mvndif
a_40824_19783# 40824 19783 mvndif
a_44560_20328# 44560 20328 mvpdif
a_44208_20328# 44208 20328 mvpdif
a_44700_20208# 44700 20208 p
a_43840_19786# 43840 19786 mvndif
a_45836_19768# 45836 19768 mvndif
a_44356_20328# 44356 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_3.gated_control 37444 18373 p
a_43372_19768# 43372 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[8] 41468 19745 mvndif
a_37968_19783# 37968 19783 mvndif
a_38360_19783# 38360 19783 mvndif
a_40784_20328# 40784 20328 mvpdif
a_40432_20328# 40432 20328 mvpdif
a_40924_20208# 40924 20208 p
a_40064_19786# 40064 19786 mvndif
a_40580_20328# 40580 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 19745 mvndif
a_35805_19745# 35805 19745 mvndif
a_34192_19783# 34192 19783 mvndif
a_34584_19783# 34584 19783 mvndif
a_38320_20328# 38320 20328 mvpdif
a_37968_20328# 37968 20328 mvpdif
a_38460_20208# 38460 20208 p
a_37600_19786# 37600 19786 mvndif
a_39596_19768# 39596 19768 mvndif
a_38116_20328# 38116 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_0.gated_control 31204 18373 p
a_37132_19768# 37132 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[7] 35228 19745 mvndif
a_31728_19783# 31728 19783 mvndif
a_32120_19783# 32120 19783 mvndif
a_34544_20328# 34544 20328 mvpdif
a_34192_20328# 34192 20328 mvpdif
a_34684_20208# 34684 20208 p
a_33824_19786# 33824 19786 mvndif
a_34340_20328# 34340 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 19745 mvndif
a_29565_19745# 29565 19745 mvndif
a_27952_19783# 27952 19783 mvndif
a_28344_19783# 28344 19783 mvndif
a_32080_20328# 32080 20328 mvpdif
a_31728_20328# 31728 20328 mvpdif
a_32220_20208# 32220 20208 p
a_31360_19786# 31360 19786 mvndif
a_33356_19768# 33356 19768 mvndif
a_31876_20328# 31876 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_6.gated_control 24964 18373 p
a_30892_19768# 30892 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[6] 28988 19745 mvndif
a_25488_19783# 25488 19783 mvndif
a_25880_19783# 25880 19783 mvndif
a_28304_20328# 28304 20328 mvpdif
a_27952_20328# 27952 20328 mvpdif
a_28444_20208# 28444 20208 p
a_27584_19786# 27584 19786 mvndif
a_28100_20328# 28100 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 19745 mvndif
a_23325_19745# 23325 19745 mvndif
a_21712_19783# 21712 19783 mvndif
a_22104_19783# 22104 19783 mvndif
a_25840_20328# 25840 20328 mvpdif
a_25488_20328# 25488 20328 mvpdif
a_25980_20208# 25980 20208 p
a_25120_19786# 25120 19786 mvndif
a_27116_19768# 27116 19768 mvndif
a_25636_20328# 25636 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_5.gated_control 18724 18373 p
a_24652_19768# 24652 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[5] 22748 19745 mvndif
a_19248_19783# 19248 19783 mvndif
a_19640_19783# 19640 19783 mvndif
a_22064_20328# 22064 20328 mvpdif
a_21712_20328# 21712 20328 mvpdif
a_22204_20208# 22204 20208 p
a_21344_19786# 21344 19786 mvndif
a_21860_20328# 21860 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 19745 mvndif
a_17085_19745# 17085 19745 mvndif
a_15472_19783# 15472 19783 mvndif
a_15864_19783# 15864 19783 mvndif
a_19600_20328# 19600 20328 mvpdif
a_19248_20328# 19248 20328 mvpdif
a_19740_20208# 19740 20208 p
a_18880_19786# 18880 19786 mvndif
a_20876_19768# 20876 19768 mvndif
a_19396_20328# 19396 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_7.gated_control 12484 18373 p
a_18412_19768# 18412 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[4] 16508 19745 mvndif
a_13008_19783# 13008 19783 mvndif
a_13400_19783# 13400 19783 mvndif
a_15824_20328# 15824 20328 mvpdif
a_15472_20328# 15472 20328 mvpdif
a_15964_20208# 15964 20208 p
a_15104_19786# 15104 19786 mvndif
a_15620_20328# 15620 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 19745 mvndif
a_10845_19745# 10845 19745 mvndif
a_9232_19783# 9232 19783 mvndif
a_9624_19783# 9624 19783 mvndif
a_13360_20328# 13360 20328 mvpdif
a_13008_20328# 13008 20328 mvpdif
a_13500_20208# 13500 20208 p
a_12640_19786# 12640 19786 mvndif
a_14636_19768# 14636 19768 mvndif
a_13156_20328# 13156 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_4.gated_control 6244 18373 p
a_12172_19768# 12172 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[3] 10268 19745 mvndif
a_6768_19783# 6768 19783 mvndif
a_7160_19783# 7160 19783 mvndif
a_9584_20328# 9584 20328 mvpdif
a_9232_20328# 9232 20328 mvpdif
a_9724_20208# 9724 20208 p
a_8864_19786# 8864 19786 mvndif
a_9380_20328# 9380 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 19745 mvndif
a_4605_19745# 4605 19745 mvndif
a_2992_19783# 2992 19783 mvndif
a_3384_19783# 3384 19783 mvndif
a_7120_20328# 7120 20328 mvpdif
a_6768_20328# 6768 20328 mvpdif
a_7260_20208# 7260 20208 p
a_6400_19786# 6400 19786 mvndif
a_8396_19768# 8396 19768 mvndif
a_6916_20328# 6916 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_8.gated_control 4 18373 p
a_5932_19768# 5932 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[2] 4028 19745 mvndif
a_528_19783# 528 19783 mvndif
a_920_19783# 920 19783 mvndif
a_3344_20328# 3344 20328 mvpdif
a_2992_20328# 2992 20328 mvpdif
a_3484_20208# 3484 20208 p
a_2624_19786# 2624 19786 mvndif
a_3140_20328# 3140 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 19745 mvndif
a_n1635_19745# -1634 19745 mvndif
a_n3248_19783# -3247 19783 mvndif
a_n2856_19783# -2855 19783 mvndif
a_880_20328# 880 20328 mvpdif
a_528_20328# 528 20328 mvpdif
a_1020_20208# 1020 20208 p
a_160_19786# 160 19786 mvndif
a_2156_19768# 2156 19768 mvndif
a_676_20328# 676 20328 mvpdif
swmatrix_row_10_14.swmatrix_Tgate_9.gated_control -6327 18373 p
a_n308_19768# -307 19768 mvndif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 20249 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.Q[1] -2211 19745 mvndif
a_n5712_19783# -5711 19783 mvndif
a_n5320_19783# -5319 19783 mvndif
a_n2896_20328# -2895 20328 mvpdif
a_n3248_20328# -3247 20328 mvpdif
a_n2756_20208# -2755 20208 p
a_n3616_19786# -3615 19786 mvndif
a_n3100_20328# -3099 20328 mvpdif
swmatrix_row_10_14.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 19745 mvndif
a_n5360_20328# -5359 20328 mvpdif
a_n5712_20328# -5711 20328 mvpdif
a_n5220_20208# -5219 20208 p
a_n6080_19786# -6079 19786 mvndif
a_n4084_19768# -4083 19768 mvndif
a_n5564_20328# -5563 20328 mvpdif
a_n6548_19768# -6547 19768 mvndif
swmatrix_row_10_13.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 21180 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 21180 mvpdif
a_54525_22508# 54525 22508 mvndif
a_52912_22546# 52912 22546 mvndif
a_53304_22546# 53304 22546 mvndif
swmatrix_row_10_13.swmatrix_Tgate_2.gated_control 49924 21136 p
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 23012 mvpdif
swmatrix_row_10_14.D_in -5831 19739 p
a_50448_22546# 50448 22546 mvndif
a_50840_22546# 50840 22546 mvndif
a_53264_23091# 53264 23091 mvpdif
a_52912_23091# 52912 23091 mvpdif
a_53404_22971# 53404 22971 p
a_52544_22549# 52544 22549 mvndif
a_53060_23091# 53060 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 22508 mvndif
a_48285_22508# 48285 22508 mvndif
a_46672_22546# 46672 22546 mvndif
a_47064_22546# 47064 22546 mvndif
a_50800_23091# 50800 23091 mvpdif
a_50448_23091# 50448 23091 mvpdif
a_50940_22971# 50940 22971 p
a_50080_22549# 50080 22549 mvndif
a_52076_22531# 52076 22531 mvndif
a_50596_23091# 50596 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_1.gated_control 43684 21136 p
a_49612_22531# 49612 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[9] 47708 22508 mvndif
a_44208_22546# 44208 22546 mvndif
a_44600_22546# 44600 22546 mvndif
a_47024_23091# 47024 23091 mvpdif
a_46672_23091# 46672 23091 mvpdif
a_47164_22971# 47164 22971 p
a_46304_22549# 46304 22549 mvndif
a_46820_23091# 46820 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 22508 mvndif
a_42045_22508# 42045 22508 mvndif
a_40432_22546# 40432 22546 mvndif
a_40824_22546# 40824 22546 mvndif
a_44560_23091# 44560 23091 mvpdif
a_44208_23091# 44208 23091 mvpdif
a_44700_22971# 44700 22971 p
a_43840_22549# 43840 22549 mvndif
a_45836_22531# 45836 22531 mvndif
a_44356_23091# 44356 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_3.gated_control 37444 21136 p
a_43372_22531# 43372 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[8] 41468 22508 mvndif
a_37968_22546# 37968 22546 mvndif
a_38360_22546# 38360 22546 mvndif
a_40784_23091# 40784 23091 mvpdif
a_40432_23091# 40432 23091 mvpdif
a_40924_22971# 40924 22971 p
a_40064_22549# 40064 22549 mvndif
a_40580_23091# 40580 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 22508 mvndif
a_35805_22508# 35805 22508 mvndif
a_34192_22546# 34192 22546 mvndif
a_34584_22546# 34584 22546 mvndif
a_38320_23091# 38320 23091 mvpdif
a_37968_23091# 37968 23091 mvpdif
a_38460_22971# 38460 22971 p
a_37600_22549# 37600 22549 mvndif
a_39596_22531# 39596 22531 mvndif
a_38116_23091# 38116 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_0.gated_control 31204 21136 p
a_37132_22531# 37132 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[7] 35228 22508 mvndif
a_31728_22546# 31728 22546 mvndif
a_32120_22546# 32120 22546 mvndif
a_34544_23091# 34544 23091 mvpdif
a_34192_23091# 34192 23091 mvpdif
a_34684_22971# 34684 22971 p
a_33824_22549# 33824 22549 mvndif
a_34340_23091# 34340 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 22508 mvndif
a_29565_22508# 29565 22508 mvndif
a_27952_22546# 27952 22546 mvndif
a_28344_22546# 28344 22546 mvndif
a_32080_23091# 32080 23091 mvpdif
a_31728_23091# 31728 23091 mvpdif
a_32220_22971# 32220 22971 p
a_31360_22549# 31360 22549 mvndif
a_33356_22531# 33356 22531 mvndif
a_31876_23091# 31876 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_6.gated_control 24964 21136 p
a_30892_22531# 30892 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[6] 28988 22508 mvndif
a_25488_22546# 25488 22546 mvndif
a_25880_22546# 25880 22546 mvndif
a_28304_23091# 28304 23091 mvpdif
a_27952_23091# 27952 23091 mvpdif
a_28444_22971# 28444 22971 p
a_27584_22549# 27584 22549 mvndif
a_28100_23091# 28100 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 22508 mvndif
a_23325_22508# 23325 22508 mvndif
a_21712_22546# 21712 22546 mvndif
a_22104_22546# 22104 22546 mvndif
a_25840_23091# 25840 23091 mvpdif
a_25488_23091# 25488 23091 mvpdif
a_25980_22971# 25980 22971 p
a_25120_22549# 25120 22549 mvndif
a_27116_22531# 27116 22531 mvndif
a_25636_23091# 25636 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_5.gated_control 18724 21136 p
a_24652_22531# 24652 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[5] 22748 22508 mvndif
a_19248_22546# 19248 22546 mvndif
a_19640_22546# 19640 22546 mvndif
a_22064_23091# 22064 23091 mvpdif
a_21712_23091# 21712 23091 mvpdif
a_22204_22971# 22204 22971 p
a_21344_22549# 21344 22549 mvndif
a_21860_23091# 21860 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 22508 mvndif
a_17085_22508# 17085 22508 mvndif
a_15472_22546# 15472 22546 mvndif
a_15864_22546# 15864 22546 mvndif
a_19600_23091# 19600 23091 mvpdif
a_19248_23091# 19248 23091 mvpdif
a_19740_22971# 19740 22971 p
a_18880_22549# 18880 22549 mvndif
a_20876_22531# 20876 22531 mvndif
a_19396_23091# 19396 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_7.gated_control 12484 21136 p
a_18412_22531# 18412 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[4] 16508 22508 mvndif
a_13008_22546# 13008 22546 mvndif
a_13400_22546# 13400 22546 mvndif
a_15824_23091# 15824 23091 mvpdif
a_15472_23091# 15472 23091 mvpdif
a_15964_22971# 15964 22971 p
a_15104_22549# 15104 22549 mvndif
a_15620_23091# 15620 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 22508 mvndif
a_10845_22508# 10845 22508 mvndif
a_9232_22546# 9232 22546 mvndif
a_9624_22546# 9624 22546 mvndif
a_13360_23091# 13360 23091 mvpdif
a_13008_23091# 13008 23091 mvpdif
a_13500_22971# 13500 22971 p
a_12640_22549# 12640 22549 mvndif
a_14636_22531# 14636 22531 mvndif
a_13156_23091# 13156 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_4.gated_control 6244 21136 p
a_12172_22531# 12172 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[3] 10268 22508 mvndif
a_6768_22546# 6768 22546 mvndif
a_7160_22546# 7160 22546 mvndif
a_9584_23091# 9584 23091 mvpdif
a_9232_23091# 9232 23091 mvpdif
a_9724_22971# 9724 22971 p
a_8864_22549# 8864 22549 mvndif
a_9380_23091# 9380 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 22508 mvndif
a_4605_22508# 4605 22508 mvndif
a_2992_22546# 2992 22546 mvndif
a_3384_22546# 3384 22546 mvndif
a_7120_23091# 7120 23091 mvpdif
a_6768_23091# 6768 23091 mvpdif
a_7260_22971# 7260 22971 p
a_6400_22549# 6400 22549 mvndif
a_8396_22531# 8396 22531 mvndif
a_6916_23091# 6916 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_8.gated_control 4 21136 p
a_5932_22531# 5932 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[2] 4028 22508 mvndif
a_528_22546# 528 22546 mvndif
a_920_22546# 920 22546 mvndif
a_3344_23091# 3344 23091 mvpdif
a_2992_23091# 2992 23091 mvpdif
a_3484_22971# 3484 22971 p
a_2624_22549# 2624 22549 mvndif
a_3140_23091# 3140 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 22508 mvndif
a_n1635_22508# -1634 22508 mvndif
a_n3248_22546# -3247 22546 mvndif
a_n2856_22546# -2855 22546 mvndif
a_880_23091# 880 23091 mvpdif
a_528_23091# 528 23091 mvpdif
a_1020_22971# 1020 22971 p
a_160_22549# 160 22549 mvndif
a_2156_22531# 2156 22531 mvndif
a_676_23091# 676 23091 mvpdif
swmatrix_row_10_13.swmatrix_Tgate_9.gated_control -6327 21136 p
a_n308_22531# -307 22531 mvndif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 23012 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.Q[1] -2211 22508 mvndif
a_n5712_22546# -5711 22546 mvndif
a_n5320_22546# -5319 22546 mvndif
a_n2896_23091# -2895 23091 mvpdif
a_n3248_23091# -3247 23091 mvpdif
a_n2756_22971# -2755 22971 p
a_n3616_22549# -3615 22549 mvndif
a_n3100_23091# -3099 23091 mvpdif
swmatrix_row_10_13.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 22508 mvndif
a_n5360_23091# -5359 23091 mvpdif
a_n5712_23091# -5711 23091 mvpdif
a_n5220_22971# -5219 22971 p
a_n6080_22549# -6079 22549 mvndif
a_n4084_22531# -4083 22531 mvndif
a_n5564_23091# -5563 23091 mvpdif
a_n6548_22531# -6547 22531 mvndif
swmatrix_row_10_12.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 23943 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 23943 mvpdif
a_54525_25271# 54525 25271 mvndif
a_52912_25309# 52912 25309 mvndif
a_53304_25309# 53304 25309 mvndif
swmatrix_row_10_12.swmatrix_Tgate_2.gated_control 49924 23899 p
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 25775 mvpdif
swmatrix_row_10_13.D_in -5831 22502 p
a_50448_25309# 50448 25309 mvndif
a_50840_25309# 50840 25309 mvndif
a_53264_25854# 53264 25854 mvpdif
a_52912_25854# 52912 25854 mvpdif
a_53404_25734# 53404 25734 p
a_52544_25312# 52544 25312 mvndif
a_53060_25854# 53060 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 25271 mvndif
a_48285_25271# 48285 25271 mvndif
a_46672_25309# 46672 25309 mvndif
a_47064_25309# 47064 25309 mvndif
a_50800_25854# 50800 25854 mvpdif
a_50448_25854# 50448 25854 mvpdif
a_50940_25734# 50940 25734 p
a_50080_25312# 50080 25312 mvndif
a_52076_25294# 52076 25294 mvndif
a_50596_25854# 50596 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_1.gated_control 43684 23899 p
a_49612_25294# 49612 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[9] 47708 25271 mvndif
a_44208_25309# 44208 25309 mvndif
a_44600_25309# 44600 25309 mvndif
a_47024_25854# 47024 25854 mvpdif
a_46672_25854# 46672 25854 mvpdif
a_47164_25734# 47164 25734 p
a_46304_25312# 46304 25312 mvndif
a_46820_25854# 46820 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 25271 mvndif
a_42045_25271# 42045 25271 mvndif
a_40432_25309# 40432 25309 mvndif
a_40824_25309# 40824 25309 mvndif
a_44560_25854# 44560 25854 mvpdif
a_44208_25854# 44208 25854 mvpdif
a_44700_25734# 44700 25734 p
a_43840_25312# 43840 25312 mvndif
a_45836_25294# 45836 25294 mvndif
a_44356_25854# 44356 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_3.gated_control 37444 23899 p
a_43372_25294# 43372 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[8] 41468 25271 mvndif
a_37968_25309# 37968 25309 mvndif
a_38360_25309# 38360 25309 mvndif
a_40784_25854# 40784 25854 mvpdif
a_40432_25854# 40432 25854 mvpdif
a_40924_25734# 40924 25734 p
a_40064_25312# 40064 25312 mvndif
a_40580_25854# 40580 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 25271 mvndif
a_35805_25271# 35805 25271 mvndif
a_34192_25309# 34192 25309 mvndif
a_34584_25309# 34584 25309 mvndif
a_38320_25854# 38320 25854 mvpdif
a_37968_25854# 37968 25854 mvpdif
a_38460_25734# 38460 25734 p
a_37600_25312# 37600 25312 mvndif
a_39596_25294# 39596 25294 mvndif
a_38116_25854# 38116 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_0.gated_control 31204 23899 p
a_37132_25294# 37132 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[7] 35228 25271 mvndif
a_31728_25309# 31728 25309 mvndif
a_32120_25309# 32120 25309 mvndif
a_34544_25854# 34544 25854 mvpdif
a_34192_25854# 34192 25854 mvpdif
a_34684_25734# 34684 25734 p
a_33824_25312# 33824 25312 mvndif
a_34340_25854# 34340 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 25271 mvndif
a_29565_25271# 29565 25271 mvndif
a_27952_25309# 27952 25309 mvndif
a_28344_25309# 28344 25309 mvndif
a_32080_25854# 32080 25854 mvpdif
a_31728_25854# 31728 25854 mvpdif
a_32220_25734# 32220 25734 p
a_31360_25312# 31360 25312 mvndif
a_33356_25294# 33356 25294 mvndif
a_31876_25854# 31876 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_6.gated_control 24964 23899 p
a_30892_25294# 30892 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[6] 28988 25271 mvndif
a_25488_25309# 25488 25309 mvndif
a_25880_25309# 25880 25309 mvndif
a_28304_25854# 28304 25854 mvpdif
a_27952_25854# 27952 25854 mvpdif
a_28444_25734# 28444 25734 p
a_27584_25312# 27584 25312 mvndif
a_28100_25854# 28100 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 25271 mvndif
a_23325_25271# 23325 25271 mvndif
a_21712_25309# 21712 25309 mvndif
a_22104_25309# 22104 25309 mvndif
a_25840_25854# 25840 25854 mvpdif
a_25488_25854# 25488 25854 mvpdif
a_25980_25734# 25980 25734 p
a_25120_25312# 25120 25312 mvndif
a_27116_25294# 27116 25294 mvndif
a_25636_25854# 25636 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_5.gated_control 18724 23899 p
a_24652_25294# 24652 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[5] 22748 25271 mvndif
a_19248_25309# 19248 25309 mvndif
a_19640_25309# 19640 25309 mvndif
a_22064_25854# 22064 25854 mvpdif
a_21712_25854# 21712 25854 mvpdif
a_22204_25734# 22204 25734 p
a_21344_25312# 21344 25312 mvndif
a_21860_25854# 21860 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 25271 mvndif
a_17085_25271# 17085 25271 mvndif
a_15472_25309# 15472 25309 mvndif
a_15864_25309# 15864 25309 mvndif
a_19600_25854# 19600 25854 mvpdif
a_19248_25854# 19248 25854 mvpdif
a_19740_25734# 19740 25734 p
a_18880_25312# 18880 25312 mvndif
a_20876_25294# 20876 25294 mvndif
a_19396_25854# 19396 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_7.gated_control 12484 23899 p
a_18412_25294# 18412 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[4] 16508 25271 mvndif
a_13008_25309# 13008 25309 mvndif
a_13400_25309# 13400 25309 mvndif
a_15824_25854# 15824 25854 mvpdif
a_15472_25854# 15472 25854 mvpdif
a_15964_25734# 15964 25734 p
a_15104_25312# 15104 25312 mvndif
a_15620_25854# 15620 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 25271 mvndif
a_10845_25271# 10845 25271 mvndif
a_9232_25309# 9232 25309 mvndif
a_9624_25309# 9624 25309 mvndif
a_13360_25854# 13360 25854 mvpdif
a_13008_25854# 13008 25854 mvpdif
a_13500_25734# 13500 25734 p
a_12640_25312# 12640 25312 mvndif
a_14636_25294# 14636 25294 mvndif
a_13156_25854# 13156 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_4.gated_control 6244 23899 p
a_12172_25294# 12172 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[3] 10268 25271 mvndif
a_6768_25309# 6768 25309 mvndif
a_7160_25309# 7160 25309 mvndif
a_9584_25854# 9584 25854 mvpdif
a_9232_25854# 9232 25854 mvpdif
a_9724_25734# 9724 25734 p
a_8864_25312# 8864 25312 mvndif
a_9380_25854# 9380 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 25271 mvndif
a_4605_25271# 4605 25271 mvndif
a_2992_25309# 2992 25309 mvndif
a_3384_25309# 3384 25309 mvndif
a_7120_25854# 7120 25854 mvpdif
a_6768_25854# 6768 25854 mvpdif
a_7260_25734# 7260 25734 p
a_6400_25312# 6400 25312 mvndif
a_8396_25294# 8396 25294 mvndif
a_6916_25854# 6916 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_8.gated_control 4 23899 p
a_5932_25294# 5932 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[2] 4028 25271 mvndif
a_528_25309# 528 25309 mvndif
a_920_25309# 920 25309 mvndif
a_3344_25854# 3344 25854 mvpdif
a_2992_25854# 2992 25854 mvpdif
a_3484_25734# 3484 25734 p
a_2624_25312# 2624 25312 mvndif
a_3140_25854# 3140 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 25271 mvndif
a_n1635_25271# -1634 25271 mvndif
a_n3248_25309# -3247 25309 mvndif
a_n2856_25309# -2855 25309 mvndif
a_880_25854# 880 25854 mvpdif
a_528_25854# 528 25854 mvpdif
a_1020_25734# 1020 25734 p
a_160_25312# 160 25312 mvndif
a_2156_25294# 2156 25294 mvndif
a_676_25854# 676 25854 mvpdif
swmatrix_row_10_12.swmatrix_Tgate_9.gated_control -6327 23899 p
a_n308_25294# -307 25294 mvndif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 25775 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.Q[1] -2211 25271 mvndif
a_n5712_25309# -5711 25309 mvndif
a_n5320_25309# -5319 25309 mvndif
a_n2896_25854# -2895 25854 mvpdif
a_n3248_25854# -3247 25854 mvpdif
a_n2756_25734# -2755 25734 p
a_n3616_25312# -3615 25312 mvndif
a_n3100_25854# -3099 25854 mvpdif
swmatrix_row_10_12.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 25271 mvndif
a_n5360_25854# -5359 25854 mvpdif
a_n5712_25854# -5711 25854 mvpdif
a_n5220_25734# -5219 25734 p
a_n6080_25312# -6079 25312 mvndif
a_n4084_25294# -4083 25294 mvndif
a_n5564_25854# -5563 25854 mvpdif
a_n6548_25294# -6547 25294 mvndif
swmatrix_row_10_11.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 26706 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 26706 mvpdif
a_54525_28034# 54525 28034 mvndif
a_52912_28072# 52912 28072 mvndif
a_53304_28072# 53304 28072 mvndif
swmatrix_row_10_11.swmatrix_Tgate_2.gated_control 49924 26662 p
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 28538 mvpdif
swmatrix_row_10_12.D_in -5831 25265 p
a_50448_28072# 50448 28072 mvndif
a_50840_28072# 50840 28072 mvndif
a_53264_28617# 53264 28617 mvpdif
a_52912_28617# 52912 28617 mvpdif
a_53404_28497# 53404 28497 p
a_52544_28075# 52544 28075 mvndif
a_53060_28617# 53060 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 28034 mvndif
a_48285_28034# 48285 28034 mvndif
a_46672_28072# 46672 28072 mvndif
a_47064_28072# 47064 28072 mvndif
a_50800_28617# 50800 28617 mvpdif
a_50448_28617# 50448 28617 mvpdif
a_50940_28497# 50940 28497 p
a_50080_28075# 50080 28075 mvndif
a_52076_28057# 52076 28057 mvndif
a_50596_28617# 50596 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_1.gated_control 43684 26662 p
a_49612_28057# 49612 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[9] 47708 28034 mvndif
a_44208_28072# 44208 28072 mvndif
a_44600_28072# 44600 28072 mvndif
a_47024_28617# 47024 28617 mvpdif
a_46672_28617# 46672 28617 mvpdif
a_47164_28497# 47164 28497 p
a_46304_28075# 46304 28075 mvndif
a_46820_28617# 46820 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 28034 mvndif
a_42045_28034# 42045 28034 mvndif
a_40432_28072# 40432 28072 mvndif
a_40824_28072# 40824 28072 mvndif
a_44560_28617# 44560 28617 mvpdif
a_44208_28617# 44208 28617 mvpdif
a_44700_28497# 44700 28497 p
a_43840_28075# 43840 28075 mvndif
a_45836_28057# 45836 28057 mvndif
a_44356_28617# 44356 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_3.gated_control 37444 26662 p
a_43372_28057# 43372 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[8] 41468 28034 mvndif
a_37968_28072# 37968 28072 mvndif
a_38360_28072# 38360 28072 mvndif
a_40784_28617# 40784 28617 mvpdif
a_40432_28617# 40432 28617 mvpdif
a_40924_28497# 40924 28497 p
a_40064_28075# 40064 28075 mvndif
a_40580_28617# 40580 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 28034 mvndif
a_35805_28034# 35805 28034 mvndif
a_34192_28072# 34192 28072 mvndif
a_34584_28072# 34584 28072 mvndif
a_38320_28617# 38320 28617 mvpdif
a_37968_28617# 37968 28617 mvpdif
a_38460_28497# 38460 28497 p
a_37600_28075# 37600 28075 mvndif
a_39596_28057# 39596 28057 mvndif
a_38116_28617# 38116 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_0.gated_control 31204 26662 p
a_37132_28057# 37132 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[7] 35228 28034 mvndif
a_31728_28072# 31728 28072 mvndif
a_32120_28072# 32120 28072 mvndif
a_34544_28617# 34544 28617 mvpdif
a_34192_28617# 34192 28617 mvpdif
a_34684_28497# 34684 28497 p
a_33824_28075# 33824 28075 mvndif
a_34340_28617# 34340 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 28034 mvndif
a_29565_28034# 29565 28034 mvndif
a_27952_28072# 27952 28072 mvndif
a_28344_28072# 28344 28072 mvndif
a_32080_28617# 32080 28617 mvpdif
a_31728_28617# 31728 28617 mvpdif
a_32220_28497# 32220 28497 p
a_31360_28075# 31360 28075 mvndif
a_33356_28057# 33356 28057 mvndif
a_31876_28617# 31876 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_6.gated_control 24964 26662 p
a_30892_28057# 30892 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[6] 28988 28034 mvndif
a_25488_28072# 25488 28072 mvndif
a_25880_28072# 25880 28072 mvndif
a_28304_28617# 28304 28617 mvpdif
a_27952_28617# 27952 28617 mvpdif
a_28444_28497# 28444 28497 p
a_27584_28075# 27584 28075 mvndif
a_28100_28617# 28100 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 28034 mvndif
a_23325_28034# 23325 28034 mvndif
a_21712_28072# 21712 28072 mvndif
a_22104_28072# 22104 28072 mvndif
a_25840_28617# 25840 28617 mvpdif
a_25488_28617# 25488 28617 mvpdif
a_25980_28497# 25980 28497 p
a_25120_28075# 25120 28075 mvndif
a_27116_28057# 27116 28057 mvndif
a_25636_28617# 25636 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_5.gated_control 18724 26662 p
a_24652_28057# 24652 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[5] 22748 28034 mvndif
a_19248_28072# 19248 28072 mvndif
a_19640_28072# 19640 28072 mvndif
a_22064_28617# 22064 28617 mvpdif
a_21712_28617# 21712 28617 mvpdif
a_22204_28497# 22204 28497 p
a_21344_28075# 21344 28075 mvndif
a_21860_28617# 21860 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 28034 mvndif
a_17085_28034# 17085 28034 mvndif
a_15472_28072# 15472 28072 mvndif
a_15864_28072# 15864 28072 mvndif
a_19600_28617# 19600 28617 mvpdif
a_19248_28617# 19248 28617 mvpdif
a_19740_28497# 19740 28497 p
a_18880_28075# 18880 28075 mvndif
a_20876_28057# 20876 28057 mvndif
a_19396_28617# 19396 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_7.gated_control 12484 26662 p
a_18412_28057# 18412 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[4] 16508 28034 mvndif
a_13008_28072# 13008 28072 mvndif
a_13400_28072# 13400 28072 mvndif
a_15824_28617# 15824 28617 mvpdif
a_15472_28617# 15472 28617 mvpdif
a_15964_28497# 15964 28497 p
a_15104_28075# 15104 28075 mvndif
a_15620_28617# 15620 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 28034 mvndif
a_10845_28034# 10845 28034 mvndif
a_9232_28072# 9232 28072 mvndif
a_9624_28072# 9624 28072 mvndif
a_13360_28617# 13360 28617 mvpdif
a_13008_28617# 13008 28617 mvpdif
a_13500_28497# 13500 28497 p
a_12640_28075# 12640 28075 mvndif
a_14636_28057# 14636 28057 mvndif
a_13156_28617# 13156 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_4.gated_control 6244 26662 p
a_12172_28057# 12172 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[3] 10268 28034 mvndif
a_6768_28072# 6768 28072 mvndif
a_7160_28072# 7160 28072 mvndif
a_9584_28617# 9584 28617 mvpdif
a_9232_28617# 9232 28617 mvpdif
a_9724_28497# 9724 28497 p
a_8864_28075# 8864 28075 mvndif
a_9380_28617# 9380 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 28034 mvndif
a_4605_28034# 4605 28034 mvndif
a_2992_28072# 2992 28072 mvndif
a_3384_28072# 3384 28072 mvndif
a_7120_28617# 7120 28617 mvpdif
a_6768_28617# 6768 28617 mvpdif
a_7260_28497# 7260 28497 p
a_6400_28075# 6400 28075 mvndif
a_8396_28057# 8396 28057 mvndif
a_6916_28617# 6916 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_8.gated_control 4 26662 p
a_5932_28057# 5932 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[2] 4028 28034 mvndif
a_528_28072# 528 28072 mvndif
a_920_28072# 920 28072 mvndif
a_3344_28617# 3344 28617 mvpdif
a_2992_28617# 2992 28617 mvpdif
a_3484_28497# 3484 28497 p
a_2624_28075# 2624 28075 mvndif
a_3140_28617# 3140 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 28034 mvndif
a_n1635_28034# -1634 28034 mvndif
a_n3248_28072# -3247 28072 mvndif
a_n2856_28072# -2855 28072 mvndif
a_880_28617# 880 28617 mvpdif
a_528_28617# 528 28617 mvpdif
a_1020_28497# 1020 28497 p
a_160_28075# 160 28075 mvndif
a_2156_28057# 2156 28057 mvndif
a_676_28617# 676 28617 mvpdif
swmatrix_row_10_11.swmatrix_Tgate_9.gated_control -6327 26662 p
a_n308_28057# -307 28057 mvndif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 28538 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.Q[1] -2211 28034 mvndif
a_n5712_28072# -5711 28072 mvndif
a_n5320_28072# -5319 28072 mvndif
a_n2896_28617# -2895 28617 mvpdif
a_n3248_28617# -3247 28617 mvpdif
a_n2756_28497# -2755 28497 p
a_n3616_28075# -3615 28075 mvndif
a_n3100_28617# -3099 28617 mvpdif
swmatrix_row_10_11.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 28034 mvndif
a_n5360_28617# -5359 28617 mvpdif
a_n5712_28617# -5711 28617 mvpdif
a_n5220_28497# -5219 28497 p
a_n6080_28075# -6079 28075 mvndif
a_n4084_28057# -4083 28057 mvndif
a_n5564_28617# -5563 28617 mvpdif
a_n6548_28057# -6547 28057 mvndif
swmatrix_row_10_10.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 29469 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 29469 mvpdif
a_54525_30797# 54525 30797 mvndif
a_52912_30835# 52912 30835 mvndif
a_53304_30835# 53304 30835 mvndif
swmatrix_row_10_10.swmatrix_Tgate_2.gated_control 49924 29425 p
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 31301 mvpdif
swmatrix_row_10_11.D_in -5831 28028 p
a_50448_30835# 50448 30835 mvndif
a_50840_30835# 50840 30835 mvndif
a_53264_31380# 53264 31380 mvpdif
a_52912_31380# 52912 31380 mvpdif
a_53404_31260# 53404 31260 p
a_52544_30838# 52544 30838 mvndif
a_53060_31380# 53060 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 30797 mvndif
a_48285_30797# 48285 30797 mvndif
a_46672_30835# 46672 30835 mvndif
a_47064_30835# 47064 30835 mvndif
a_50800_31380# 50800 31380 mvpdif
a_50448_31380# 50448 31380 mvpdif
a_50940_31260# 50940 31260 p
a_50080_30838# 50080 30838 mvndif
a_52076_30820# 52076 30820 mvndif
a_50596_31380# 50596 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_1.gated_control 43684 29425 p
a_49612_30820# 49612 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[9] 47708 30797 mvndif
a_44208_30835# 44208 30835 mvndif
a_44600_30835# 44600 30835 mvndif
a_47024_31380# 47024 31380 mvpdif
a_46672_31380# 46672 31380 mvpdif
a_47164_31260# 47164 31260 p
a_46304_30838# 46304 30838 mvndif
a_46820_31380# 46820 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 30797 mvndif
a_42045_30797# 42045 30797 mvndif
a_40432_30835# 40432 30835 mvndif
a_40824_30835# 40824 30835 mvndif
a_44560_31380# 44560 31380 mvpdif
a_44208_31380# 44208 31380 mvpdif
a_44700_31260# 44700 31260 p
a_43840_30838# 43840 30838 mvndif
a_45836_30820# 45836 30820 mvndif
a_44356_31380# 44356 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_3.gated_control 37444 29425 p
a_43372_30820# 43372 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[8] 41468 30797 mvndif
a_37968_30835# 37968 30835 mvndif
a_38360_30835# 38360 30835 mvndif
a_40784_31380# 40784 31380 mvpdif
a_40432_31380# 40432 31380 mvpdif
a_40924_31260# 40924 31260 p
a_40064_30838# 40064 30838 mvndif
a_40580_31380# 40580 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 30797 mvndif
a_35805_30797# 35805 30797 mvndif
a_34192_30835# 34192 30835 mvndif
a_34584_30835# 34584 30835 mvndif
a_38320_31380# 38320 31380 mvpdif
a_37968_31380# 37968 31380 mvpdif
a_38460_31260# 38460 31260 p
a_37600_30838# 37600 30838 mvndif
a_39596_30820# 39596 30820 mvndif
a_38116_31380# 38116 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_0.gated_control 31204 29425 p
a_37132_30820# 37132 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[7] 35228 30797 mvndif
a_31728_30835# 31728 30835 mvndif
a_32120_30835# 32120 30835 mvndif
a_34544_31380# 34544 31380 mvpdif
a_34192_31380# 34192 31380 mvpdif
a_34684_31260# 34684 31260 p
a_33824_30838# 33824 30838 mvndif
a_34340_31380# 34340 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 30797 mvndif
a_29565_30797# 29565 30797 mvndif
a_27952_30835# 27952 30835 mvndif
a_28344_30835# 28344 30835 mvndif
a_32080_31380# 32080 31380 mvpdif
a_31728_31380# 31728 31380 mvpdif
a_32220_31260# 32220 31260 p
a_31360_30838# 31360 30838 mvndif
a_33356_30820# 33356 30820 mvndif
a_31876_31380# 31876 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_6.gated_control 24964 29425 p
a_30892_30820# 30892 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[6] 28988 30797 mvndif
a_25488_30835# 25488 30835 mvndif
a_25880_30835# 25880 30835 mvndif
a_28304_31380# 28304 31380 mvpdif
a_27952_31380# 27952 31380 mvpdif
a_28444_31260# 28444 31260 p
a_27584_30838# 27584 30838 mvndif
a_28100_31380# 28100 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 30797 mvndif
a_23325_30797# 23325 30797 mvndif
a_21712_30835# 21712 30835 mvndif
a_22104_30835# 22104 30835 mvndif
a_25840_31380# 25840 31380 mvpdif
a_25488_31380# 25488 31380 mvpdif
a_25980_31260# 25980 31260 p
a_25120_30838# 25120 30838 mvndif
a_27116_30820# 27116 30820 mvndif
a_25636_31380# 25636 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_5.gated_control 18724 29425 p
a_24652_30820# 24652 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[5] 22748 30797 mvndif
a_19248_30835# 19248 30835 mvndif
a_19640_30835# 19640 30835 mvndif
a_22064_31380# 22064 31380 mvpdif
a_21712_31380# 21712 31380 mvpdif
a_22204_31260# 22204 31260 p
a_21344_30838# 21344 30838 mvndif
a_21860_31380# 21860 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 30797 mvndif
a_17085_30797# 17085 30797 mvndif
a_15472_30835# 15472 30835 mvndif
a_15864_30835# 15864 30835 mvndif
a_19600_31380# 19600 31380 mvpdif
a_19248_31380# 19248 31380 mvpdif
a_19740_31260# 19740 31260 p
a_18880_30838# 18880 30838 mvndif
a_20876_30820# 20876 30820 mvndif
a_19396_31380# 19396 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_7.gated_control 12484 29425 p
a_18412_30820# 18412 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[4] 16508 30797 mvndif
a_13008_30835# 13008 30835 mvndif
a_13400_30835# 13400 30835 mvndif
a_15824_31380# 15824 31380 mvpdif
a_15472_31380# 15472 31380 mvpdif
a_15964_31260# 15964 31260 p
a_15104_30838# 15104 30838 mvndif
a_15620_31380# 15620 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 30797 mvndif
a_10845_30797# 10845 30797 mvndif
a_9232_30835# 9232 30835 mvndif
a_9624_30835# 9624 30835 mvndif
a_13360_31380# 13360 31380 mvpdif
a_13008_31380# 13008 31380 mvpdif
a_13500_31260# 13500 31260 p
a_12640_30838# 12640 30838 mvndif
a_14636_30820# 14636 30820 mvndif
a_13156_31380# 13156 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_4.gated_control 6244 29425 p
a_12172_30820# 12172 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[3] 10268 30797 mvndif
a_6768_30835# 6768 30835 mvndif
a_7160_30835# 7160 30835 mvndif
a_9584_31380# 9584 31380 mvpdif
a_9232_31380# 9232 31380 mvpdif
a_9724_31260# 9724 31260 p
a_8864_30838# 8864 30838 mvndif
a_9380_31380# 9380 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 30797 mvndif
a_4605_30797# 4605 30797 mvndif
a_2992_30835# 2992 30835 mvndif
a_3384_30835# 3384 30835 mvndif
a_7120_31380# 7120 31380 mvpdif
a_6768_31380# 6768 31380 mvpdif
a_7260_31260# 7260 31260 p
a_6400_30838# 6400 30838 mvndif
a_8396_30820# 8396 30820 mvndif
a_6916_31380# 6916 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_8.gated_control 4 29425 p
a_5932_30820# 5932 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[2] 4028 30797 mvndif
a_528_30835# 528 30835 mvndif
a_920_30835# 920 30835 mvndif
a_3344_31380# 3344 31380 mvpdif
a_2992_31380# 2992 31380 mvpdif
a_3484_31260# 3484 31260 p
a_2624_30838# 2624 30838 mvndif
a_3140_31380# 3140 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 30797 mvndif
a_n1635_30797# -1634 30797 mvndif
a_n3248_30835# -3247 30835 mvndif
a_n2856_30835# -2855 30835 mvndif
a_880_31380# 880 31380 mvpdif
a_528_31380# 528 31380 mvpdif
a_1020_31260# 1020 31260 p
a_160_30838# 160 30838 mvndif
a_2156_30820# 2156 30820 mvndif
a_676_31380# 676 31380 mvpdif
swmatrix_row_10_10.swmatrix_Tgate_9.gated_control -6327 29425 p
a_n308_30820# -307 30820 mvndif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 31301 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.Q[1] -2211 30797 mvndif
a_n5712_30835# -5711 30835 mvndif
a_n5320_30835# -5319 30835 mvndif
a_n2896_31380# -2895 31380 mvpdif
a_n3248_31380# -3247 31380 mvpdif
a_n2756_31260# -2755 31260 p
a_n3616_30838# -3615 30838 mvndif
a_n3100_31380# -3099 31380 mvpdif
swmatrix_row_10_10.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 30797 mvndif
a_n5360_31380# -5359 31380 mvpdif
a_n5712_31380# -5711 31380 mvpdif
a_n5220_31260# -5219 31260 p
a_n6080_30838# -6079 30838 mvndif
a_n4084_30820# -4083 30820 mvndif
a_n5564_31380# -5563 31380 mvpdif
a_n6548_30820# -6547 30820 mvndif
swmatrix_row_10_9.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 32232 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 32232 mvpdif
a_54525_33560# 54525 33560 mvndif
a_52912_33598# 52912 33598 mvndif
a_53304_33598# 53304 33598 mvndif
swmatrix_row_10_9.swmatrix_Tgate_2.gated_control 49924 32188 p
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 34064 mvpdif
swmatrix_row_10_10.D_in -5831 30791 p
a_50448_33598# 50448 33598 mvndif
a_50840_33598# 50840 33598 mvndif
a_53264_34143# 53264 34143 mvpdif
a_52912_34143# 52912 34143 mvpdif
a_53404_34023# 53404 34023 p
a_52544_33601# 52544 33601 mvndif
a_53060_34143# 53060 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 33560 mvndif
a_48285_33560# 48285 33560 mvndif
a_46672_33598# 46672 33598 mvndif
a_47064_33598# 47064 33598 mvndif
a_50800_34143# 50800 34143 mvpdif
a_50448_34143# 50448 34143 mvpdif
a_50940_34023# 50940 34023 p
a_50080_33601# 50080 33601 mvndif
a_52076_33583# 52076 33583 mvndif
a_50596_34143# 50596 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_1.gated_control 43684 32188 p
a_49612_33583# 49612 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[9] 47708 33560 mvndif
a_44208_33598# 44208 33598 mvndif
a_44600_33598# 44600 33598 mvndif
a_47024_34143# 47024 34143 mvpdif
a_46672_34143# 46672 34143 mvpdif
a_47164_34023# 47164 34023 p
a_46304_33601# 46304 33601 mvndif
a_46820_34143# 46820 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 33560 mvndif
a_42045_33560# 42045 33560 mvndif
a_40432_33598# 40432 33598 mvndif
a_40824_33598# 40824 33598 mvndif
a_44560_34143# 44560 34143 mvpdif
a_44208_34143# 44208 34143 mvpdif
a_44700_34023# 44700 34023 p
a_43840_33601# 43840 33601 mvndif
a_45836_33583# 45836 33583 mvndif
a_44356_34143# 44356 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_3.gated_control 37444 32188 p
a_43372_33583# 43372 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[8] 41468 33560 mvndif
a_37968_33598# 37968 33598 mvndif
a_38360_33598# 38360 33598 mvndif
a_40784_34143# 40784 34143 mvpdif
a_40432_34143# 40432 34143 mvpdif
a_40924_34023# 40924 34023 p
a_40064_33601# 40064 33601 mvndif
a_40580_34143# 40580 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 33560 mvndif
a_35805_33560# 35805 33560 mvndif
a_34192_33598# 34192 33598 mvndif
a_34584_33598# 34584 33598 mvndif
a_38320_34143# 38320 34143 mvpdif
a_37968_34143# 37968 34143 mvpdif
a_38460_34023# 38460 34023 p
a_37600_33601# 37600 33601 mvndif
a_39596_33583# 39596 33583 mvndif
a_38116_34143# 38116 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_0.gated_control 31204 32188 p
a_37132_33583# 37132 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[7] 35228 33560 mvndif
a_31728_33598# 31728 33598 mvndif
a_32120_33598# 32120 33598 mvndif
a_34544_34143# 34544 34143 mvpdif
a_34192_34143# 34192 34143 mvpdif
a_34684_34023# 34684 34023 p
a_33824_33601# 33824 33601 mvndif
a_34340_34143# 34340 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 33560 mvndif
a_29565_33560# 29565 33560 mvndif
a_27952_33598# 27952 33598 mvndif
a_28344_33598# 28344 33598 mvndif
a_32080_34143# 32080 34143 mvpdif
a_31728_34143# 31728 34143 mvpdif
a_32220_34023# 32220 34023 p
a_31360_33601# 31360 33601 mvndif
a_33356_33583# 33356 33583 mvndif
a_31876_34143# 31876 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_6.gated_control 24964 32188 p
a_30892_33583# 30892 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[6] 28988 33560 mvndif
a_25488_33598# 25488 33598 mvndif
a_25880_33598# 25880 33598 mvndif
a_28304_34143# 28304 34143 mvpdif
a_27952_34143# 27952 34143 mvpdif
a_28444_34023# 28444 34023 p
a_27584_33601# 27584 33601 mvndif
a_28100_34143# 28100 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 33560 mvndif
a_23325_33560# 23325 33560 mvndif
a_21712_33598# 21712 33598 mvndif
a_22104_33598# 22104 33598 mvndif
a_25840_34143# 25840 34143 mvpdif
a_25488_34143# 25488 34143 mvpdif
a_25980_34023# 25980 34023 p
a_25120_33601# 25120 33601 mvndif
a_27116_33583# 27116 33583 mvndif
a_25636_34143# 25636 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_5.gated_control 18724 32188 p
a_24652_33583# 24652 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[5] 22748 33560 mvndif
a_19248_33598# 19248 33598 mvndif
a_19640_33598# 19640 33598 mvndif
a_22064_34143# 22064 34143 mvpdif
a_21712_34143# 21712 34143 mvpdif
a_22204_34023# 22204 34023 p
a_21344_33601# 21344 33601 mvndif
a_21860_34143# 21860 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 33560 mvndif
a_17085_33560# 17085 33560 mvndif
a_15472_33598# 15472 33598 mvndif
a_15864_33598# 15864 33598 mvndif
a_19600_34143# 19600 34143 mvpdif
a_19248_34143# 19248 34143 mvpdif
a_19740_34023# 19740 34023 p
a_18880_33601# 18880 33601 mvndif
a_20876_33583# 20876 33583 mvndif
a_19396_34143# 19396 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_7.gated_control 12484 32188 p
a_18412_33583# 18412 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[4] 16508 33560 mvndif
a_13008_33598# 13008 33598 mvndif
a_13400_33598# 13400 33598 mvndif
a_15824_34143# 15824 34143 mvpdif
a_15472_34143# 15472 34143 mvpdif
a_15964_34023# 15964 34023 p
a_15104_33601# 15104 33601 mvndif
a_15620_34143# 15620 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 33560 mvndif
a_10845_33560# 10845 33560 mvndif
a_9232_33598# 9232 33598 mvndif
a_9624_33598# 9624 33598 mvndif
a_13360_34143# 13360 34143 mvpdif
a_13008_34143# 13008 34143 mvpdif
a_13500_34023# 13500 34023 p
a_12640_33601# 12640 33601 mvndif
a_14636_33583# 14636 33583 mvndif
a_13156_34143# 13156 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_4.gated_control 6244 32188 p
a_12172_33583# 12172 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[3] 10268 33560 mvndif
a_6768_33598# 6768 33598 mvndif
a_7160_33598# 7160 33598 mvndif
a_9584_34143# 9584 34143 mvpdif
a_9232_34143# 9232 34143 mvpdif
a_9724_34023# 9724 34023 p
a_8864_33601# 8864 33601 mvndif
a_9380_34143# 9380 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 33560 mvndif
a_4605_33560# 4605 33560 mvndif
a_2992_33598# 2992 33598 mvndif
a_3384_33598# 3384 33598 mvndif
a_7120_34143# 7120 34143 mvpdif
a_6768_34143# 6768 34143 mvpdif
a_7260_34023# 7260 34023 p
a_6400_33601# 6400 33601 mvndif
a_8396_33583# 8396 33583 mvndif
a_6916_34143# 6916 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_8.gated_control 4 32188 p
a_5932_33583# 5932 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[2] 4028 33560 mvndif
a_528_33598# 528 33598 mvndif
a_920_33598# 920 33598 mvndif
a_3344_34143# 3344 34143 mvpdif
a_2992_34143# 2992 34143 mvpdif
a_3484_34023# 3484 34023 p
a_2624_33601# 2624 33601 mvndif
a_3140_34143# 3140 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 33560 mvndif
a_n1635_33560# -1634 33560 mvndif
a_n3248_33598# -3247 33598 mvndif
a_n2856_33598# -2855 33598 mvndif
a_880_34143# 880 34143 mvpdif
a_528_34143# 528 34143 mvpdif
a_1020_34023# 1020 34023 p
a_160_33601# 160 33601 mvndif
a_2156_33583# 2156 33583 mvndif
a_676_34143# 676 34143 mvpdif
swmatrix_row_10_9.swmatrix_Tgate_9.gated_control -6327 32188 p
a_n308_33583# -307 33583 mvndif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 34064 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.Q[1] -2211 33560 mvndif
a_n5712_33598# -5711 33598 mvndif
a_n5320_33598# -5319 33598 mvndif
a_n2896_34143# -2895 34143 mvpdif
a_n3248_34143# -3247 34143 mvpdif
a_n2756_34023# -2755 34023 p
a_n3616_33601# -3615 33601 mvndif
a_n3100_34143# -3099 34143 mvpdif
swmatrix_row_10_9.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 33560 mvndif
a_n5360_34143# -5359 34143 mvpdif
a_n5712_34143# -5711 34143 mvpdif
a_n5220_34023# -5219 34023 p
a_n6080_33601# -6079 33601 mvndif
a_n4084_33583# -4083 33583 mvndif
a_n5564_34143# -5563 34143 mvpdif
a_n6548_33583# -6547 33583 mvndif
swmatrix_row_10_8.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 34995 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 34995 mvpdif
a_54525_36323# 54525 36323 mvndif
a_52912_36361# 52912 36361 mvndif
a_53304_36361# 53304 36361 mvndif
swmatrix_row_10_8.swmatrix_Tgate_2.gated_control 49924 34951 p
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 36827 mvpdif
swmatrix_row_10_9.D_in -5831 33554 p
a_50448_36361# 50448 36361 mvndif
a_50840_36361# 50840 36361 mvndif
a_53264_36906# 53264 36906 mvpdif
a_52912_36906# 52912 36906 mvpdif
a_53404_36786# 53404 36786 p
a_52544_36364# 52544 36364 mvndif
a_53060_36906# 53060 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 36323 mvndif
a_48285_36323# 48285 36323 mvndif
a_46672_36361# 46672 36361 mvndif
a_47064_36361# 47064 36361 mvndif
a_50800_36906# 50800 36906 mvpdif
a_50448_36906# 50448 36906 mvpdif
a_50940_36786# 50940 36786 p
a_50080_36364# 50080 36364 mvndif
a_52076_36346# 52076 36346 mvndif
a_50596_36906# 50596 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_1.gated_control 43684 34951 p
a_49612_36346# 49612 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[9] 47708 36323 mvndif
a_44208_36361# 44208 36361 mvndif
a_44600_36361# 44600 36361 mvndif
a_47024_36906# 47024 36906 mvpdif
a_46672_36906# 46672 36906 mvpdif
a_47164_36786# 47164 36786 p
a_46304_36364# 46304 36364 mvndif
a_46820_36906# 46820 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 36323 mvndif
a_42045_36323# 42045 36323 mvndif
a_40432_36361# 40432 36361 mvndif
a_40824_36361# 40824 36361 mvndif
a_44560_36906# 44560 36906 mvpdif
a_44208_36906# 44208 36906 mvpdif
a_44700_36786# 44700 36786 p
a_43840_36364# 43840 36364 mvndif
a_45836_36346# 45836 36346 mvndif
a_44356_36906# 44356 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_3.gated_control 37444 34951 p
a_43372_36346# 43372 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[8] 41468 36323 mvndif
a_37968_36361# 37968 36361 mvndif
a_38360_36361# 38360 36361 mvndif
a_40784_36906# 40784 36906 mvpdif
a_40432_36906# 40432 36906 mvpdif
a_40924_36786# 40924 36786 p
a_40064_36364# 40064 36364 mvndif
a_40580_36906# 40580 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 36323 mvndif
a_35805_36323# 35805 36323 mvndif
a_34192_36361# 34192 36361 mvndif
a_34584_36361# 34584 36361 mvndif
a_38320_36906# 38320 36906 mvpdif
a_37968_36906# 37968 36906 mvpdif
a_38460_36786# 38460 36786 p
a_37600_36364# 37600 36364 mvndif
a_39596_36346# 39596 36346 mvndif
a_38116_36906# 38116 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_0.gated_control 31204 34951 p
a_37132_36346# 37132 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[7] 35228 36323 mvndif
a_31728_36361# 31728 36361 mvndif
a_32120_36361# 32120 36361 mvndif
a_34544_36906# 34544 36906 mvpdif
a_34192_36906# 34192 36906 mvpdif
a_34684_36786# 34684 36786 p
a_33824_36364# 33824 36364 mvndif
a_34340_36906# 34340 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 36323 mvndif
a_29565_36323# 29565 36323 mvndif
a_27952_36361# 27952 36361 mvndif
a_28344_36361# 28344 36361 mvndif
a_32080_36906# 32080 36906 mvpdif
a_31728_36906# 31728 36906 mvpdif
a_32220_36786# 32220 36786 p
a_31360_36364# 31360 36364 mvndif
a_33356_36346# 33356 36346 mvndif
a_31876_36906# 31876 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_6.gated_control 24964 34951 p
a_30892_36346# 30892 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[6] 28988 36323 mvndif
a_25488_36361# 25488 36361 mvndif
a_25880_36361# 25880 36361 mvndif
a_28304_36906# 28304 36906 mvpdif
a_27952_36906# 27952 36906 mvpdif
a_28444_36786# 28444 36786 p
a_27584_36364# 27584 36364 mvndif
a_28100_36906# 28100 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 36323 mvndif
a_23325_36323# 23325 36323 mvndif
a_21712_36361# 21712 36361 mvndif
a_22104_36361# 22104 36361 mvndif
a_25840_36906# 25840 36906 mvpdif
a_25488_36906# 25488 36906 mvpdif
a_25980_36786# 25980 36786 p
a_25120_36364# 25120 36364 mvndif
a_27116_36346# 27116 36346 mvndif
a_25636_36906# 25636 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_5.gated_control 18724 34951 p
a_24652_36346# 24652 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[5] 22748 36323 mvndif
a_19248_36361# 19248 36361 mvndif
a_19640_36361# 19640 36361 mvndif
a_22064_36906# 22064 36906 mvpdif
a_21712_36906# 21712 36906 mvpdif
a_22204_36786# 22204 36786 p
a_21344_36364# 21344 36364 mvndif
a_21860_36906# 21860 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 36323 mvndif
a_17085_36323# 17085 36323 mvndif
a_15472_36361# 15472 36361 mvndif
a_15864_36361# 15864 36361 mvndif
a_19600_36906# 19600 36906 mvpdif
a_19248_36906# 19248 36906 mvpdif
a_19740_36786# 19740 36786 p
a_18880_36364# 18880 36364 mvndif
a_20876_36346# 20876 36346 mvndif
a_19396_36906# 19396 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_7.gated_control 12484 34951 p
a_18412_36346# 18412 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[4] 16508 36323 mvndif
a_13008_36361# 13008 36361 mvndif
a_13400_36361# 13400 36361 mvndif
a_15824_36906# 15824 36906 mvpdif
a_15472_36906# 15472 36906 mvpdif
a_15964_36786# 15964 36786 p
a_15104_36364# 15104 36364 mvndif
a_15620_36906# 15620 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 36323 mvndif
a_10845_36323# 10845 36323 mvndif
a_9232_36361# 9232 36361 mvndif
a_9624_36361# 9624 36361 mvndif
a_13360_36906# 13360 36906 mvpdif
a_13008_36906# 13008 36906 mvpdif
a_13500_36786# 13500 36786 p
a_12640_36364# 12640 36364 mvndif
a_14636_36346# 14636 36346 mvndif
a_13156_36906# 13156 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_4.gated_control 6244 34951 p
a_12172_36346# 12172 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[3] 10268 36323 mvndif
a_6768_36361# 6768 36361 mvndif
a_7160_36361# 7160 36361 mvndif
a_9584_36906# 9584 36906 mvpdif
a_9232_36906# 9232 36906 mvpdif
a_9724_36786# 9724 36786 p
a_8864_36364# 8864 36364 mvndif
a_9380_36906# 9380 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 36323 mvndif
a_4605_36323# 4605 36323 mvndif
a_2992_36361# 2992 36361 mvndif
a_3384_36361# 3384 36361 mvndif
a_7120_36906# 7120 36906 mvpdif
a_6768_36906# 6768 36906 mvpdif
a_7260_36786# 7260 36786 p
a_6400_36364# 6400 36364 mvndif
a_8396_36346# 8396 36346 mvndif
a_6916_36906# 6916 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_8.gated_control 4 34951 p
a_5932_36346# 5932 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[2] 4028 36323 mvndif
a_528_36361# 528 36361 mvndif
a_920_36361# 920 36361 mvndif
a_3344_36906# 3344 36906 mvpdif
a_2992_36906# 2992 36906 mvpdif
a_3484_36786# 3484 36786 p
a_2624_36364# 2624 36364 mvndif
a_3140_36906# 3140 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 36323 mvndif
a_n1635_36323# -1634 36323 mvndif
a_n3248_36361# -3247 36361 mvndif
a_n2856_36361# -2855 36361 mvndif
a_880_36906# 880 36906 mvpdif
a_528_36906# 528 36906 mvpdif
a_1020_36786# 1020 36786 p
a_160_36364# 160 36364 mvndif
a_2156_36346# 2156 36346 mvndif
a_676_36906# 676 36906 mvpdif
swmatrix_row_10_8.swmatrix_Tgate_9.gated_control -6327 34951 p
a_n308_36346# -307 36346 mvndif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 36827 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.Q[1] -2211 36323 mvndif
a_n5712_36361# -5711 36361 mvndif
a_n5320_36361# -5319 36361 mvndif
a_n2896_36906# -2895 36906 mvpdif
a_n3248_36906# -3247 36906 mvpdif
a_n2756_36786# -2755 36786 p
a_n3616_36364# -3615 36364 mvndif
a_n3100_36906# -3099 36906 mvpdif
swmatrix_row_10_8.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 36323 mvndif
a_n5360_36906# -5359 36906 mvpdif
a_n5712_36906# -5711 36906 mvpdif
a_n5220_36786# -5219 36786 p
a_n6080_36364# -6079 36364 mvndif
a_n4084_36346# -4083 36346 mvndif
a_n5564_36906# -5563 36906 mvpdif
a_n6548_36346# -6547 36346 mvndif
swmatrix_row_10_7.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 37758 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 37758 mvpdif
a_54525_39086# 54525 39086 mvndif
a_52912_39124# 52912 39124 mvndif
a_53304_39124# 53304 39124 mvndif
swmatrix_row_10_7.swmatrix_Tgate_2.gated_control 49924 37714 p
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 39590 mvpdif
swmatrix_row_10_8.D_in -5831 36317 p
a_50448_39124# 50448 39124 mvndif
a_50840_39124# 50840 39124 mvndif
a_53264_39669# 53264 39669 mvpdif
a_52912_39669# 52912 39669 mvpdif
a_53404_39549# 53404 39549 p
a_52544_39127# 52544 39127 mvndif
a_53060_39669# 53060 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 39086 mvndif
a_48285_39086# 48285 39086 mvndif
a_46672_39124# 46672 39124 mvndif
a_47064_39124# 47064 39124 mvndif
a_50800_39669# 50800 39669 mvpdif
a_50448_39669# 50448 39669 mvpdif
a_50940_39549# 50940 39549 p
a_50080_39127# 50080 39127 mvndif
a_52076_39109# 52076 39109 mvndif
a_50596_39669# 50596 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_1.gated_control 43684 37714 p
a_49612_39109# 49612 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[9] 47708 39086 mvndif
a_44208_39124# 44208 39124 mvndif
a_44600_39124# 44600 39124 mvndif
a_47024_39669# 47024 39669 mvpdif
a_46672_39669# 46672 39669 mvpdif
a_47164_39549# 47164 39549 p
a_46304_39127# 46304 39127 mvndif
a_46820_39669# 46820 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 39086 mvndif
a_42045_39086# 42045 39086 mvndif
a_40432_39124# 40432 39124 mvndif
a_40824_39124# 40824 39124 mvndif
a_44560_39669# 44560 39669 mvpdif
a_44208_39669# 44208 39669 mvpdif
a_44700_39549# 44700 39549 p
a_43840_39127# 43840 39127 mvndif
a_45836_39109# 45836 39109 mvndif
a_44356_39669# 44356 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_3.gated_control 37444 37714 p
a_43372_39109# 43372 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[8] 41468 39086 mvndif
a_37968_39124# 37968 39124 mvndif
a_38360_39124# 38360 39124 mvndif
a_40784_39669# 40784 39669 mvpdif
a_40432_39669# 40432 39669 mvpdif
a_40924_39549# 40924 39549 p
a_40064_39127# 40064 39127 mvndif
a_40580_39669# 40580 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 39086 mvndif
a_35805_39086# 35805 39086 mvndif
a_34192_39124# 34192 39124 mvndif
a_34584_39124# 34584 39124 mvndif
a_38320_39669# 38320 39669 mvpdif
a_37968_39669# 37968 39669 mvpdif
a_38460_39549# 38460 39549 p
a_37600_39127# 37600 39127 mvndif
a_39596_39109# 39596 39109 mvndif
a_38116_39669# 38116 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_0.gated_control 31204 37714 p
a_37132_39109# 37132 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[7] 35228 39086 mvndif
a_31728_39124# 31728 39124 mvndif
a_32120_39124# 32120 39124 mvndif
a_34544_39669# 34544 39669 mvpdif
a_34192_39669# 34192 39669 mvpdif
a_34684_39549# 34684 39549 p
a_33824_39127# 33824 39127 mvndif
a_34340_39669# 34340 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 39086 mvndif
a_29565_39086# 29565 39086 mvndif
a_27952_39124# 27952 39124 mvndif
a_28344_39124# 28344 39124 mvndif
a_32080_39669# 32080 39669 mvpdif
a_31728_39669# 31728 39669 mvpdif
a_32220_39549# 32220 39549 p
a_31360_39127# 31360 39127 mvndif
a_33356_39109# 33356 39109 mvndif
a_31876_39669# 31876 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_6.gated_control 24964 37714 p
a_30892_39109# 30892 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[6] 28988 39086 mvndif
a_25488_39124# 25488 39124 mvndif
a_25880_39124# 25880 39124 mvndif
a_28304_39669# 28304 39669 mvpdif
a_27952_39669# 27952 39669 mvpdif
a_28444_39549# 28444 39549 p
a_27584_39127# 27584 39127 mvndif
a_28100_39669# 28100 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 39086 mvndif
a_23325_39086# 23325 39086 mvndif
a_21712_39124# 21712 39124 mvndif
a_22104_39124# 22104 39124 mvndif
a_25840_39669# 25840 39669 mvpdif
a_25488_39669# 25488 39669 mvpdif
a_25980_39549# 25980 39549 p
a_25120_39127# 25120 39127 mvndif
a_27116_39109# 27116 39109 mvndif
a_25636_39669# 25636 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_5.gated_control 18724 37714 p
a_24652_39109# 24652 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[5] 22748 39086 mvndif
a_19248_39124# 19248 39124 mvndif
a_19640_39124# 19640 39124 mvndif
a_22064_39669# 22064 39669 mvpdif
a_21712_39669# 21712 39669 mvpdif
a_22204_39549# 22204 39549 p
a_21344_39127# 21344 39127 mvndif
a_21860_39669# 21860 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 39086 mvndif
a_17085_39086# 17085 39086 mvndif
a_15472_39124# 15472 39124 mvndif
a_15864_39124# 15864 39124 mvndif
a_19600_39669# 19600 39669 mvpdif
a_19248_39669# 19248 39669 mvpdif
a_19740_39549# 19740 39549 p
a_18880_39127# 18880 39127 mvndif
a_20876_39109# 20876 39109 mvndif
a_19396_39669# 19396 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_7.gated_control 12484 37714 p
a_18412_39109# 18412 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[4] 16508 39086 mvndif
a_13008_39124# 13008 39124 mvndif
a_13400_39124# 13400 39124 mvndif
a_15824_39669# 15824 39669 mvpdif
a_15472_39669# 15472 39669 mvpdif
a_15964_39549# 15964 39549 p
a_15104_39127# 15104 39127 mvndif
a_15620_39669# 15620 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 39086 mvndif
a_10845_39086# 10845 39086 mvndif
a_9232_39124# 9232 39124 mvndif
a_9624_39124# 9624 39124 mvndif
a_13360_39669# 13360 39669 mvpdif
a_13008_39669# 13008 39669 mvpdif
a_13500_39549# 13500 39549 p
a_12640_39127# 12640 39127 mvndif
a_14636_39109# 14636 39109 mvndif
a_13156_39669# 13156 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_4.gated_control 6244 37714 p
a_12172_39109# 12172 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[3] 10268 39086 mvndif
a_6768_39124# 6768 39124 mvndif
a_7160_39124# 7160 39124 mvndif
a_9584_39669# 9584 39669 mvpdif
a_9232_39669# 9232 39669 mvpdif
a_9724_39549# 9724 39549 p
a_8864_39127# 8864 39127 mvndif
a_9380_39669# 9380 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 39086 mvndif
a_4605_39086# 4605 39086 mvndif
a_2992_39124# 2992 39124 mvndif
a_3384_39124# 3384 39124 mvndif
a_7120_39669# 7120 39669 mvpdif
a_6768_39669# 6768 39669 mvpdif
a_7260_39549# 7260 39549 p
a_6400_39127# 6400 39127 mvndif
a_8396_39109# 8396 39109 mvndif
a_6916_39669# 6916 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_8.gated_control 4 37714 p
a_5932_39109# 5932 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[2] 4028 39086 mvndif
a_528_39124# 528 39124 mvndif
a_920_39124# 920 39124 mvndif
a_3344_39669# 3344 39669 mvpdif
a_2992_39669# 2992 39669 mvpdif
a_3484_39549# 3484 39549 p
a_2624_39127# 2624 39127 mvndif
a_3140_39669# 3140 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 39086 mvndif
a_n1635_39086# -1634 39086 mvndif
a_n3248_39124# -3247 39124 mvndif
a_n2856_39124# -2855 39124 mvndif
a_880_39669# 880 39669 mvpdif
a_528_39669# 528 39669 mvpdif
a_1020_39549# 1020 39549 p
a_160_39127# 160 39127 mvndif
a_2156_39109# 2156 39109 mvndif
a_676_39669# 676 39669 mvpdif
swmatrix_row_10_7.swmatrix_Tgate_9.gated_control -6327 37714 p
a_n308_39109# -307 39109 mvndif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 39590 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.Q[1] -2211 39086 mvndif
a_n5712_39124# -5711 39124 mvndif
a_n5320_39124# -5319 39124 mvndif
a_n2896_39669# -2895 39669 mvpdif
a_n3248_39669# -3247 39669 mvpdif
a_n2756_39549# -2755 39549 p
a_n3616_39127# -3615 39127 mvndif
a_n3100_39669# -3099 39669 mvpdif
swmatrix_row_10_7.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 39086 mvndif
a_n5360_39669# -5359 39669 mvpdif
a_n5712_39669# -5711 39669 mvpdif
a_n5220_39549# -5219 39549 p
a_n6080_39127# -6079 39127 mvndif
a_n4084_39109# -4083 39109 mvndif
a_n5564_39669# -5563 39669 mvpdif
a_n6548_39109# -6547 39109 mvndif
swmatrix_row_10_6.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 40521 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 40521 mvpdif
a_54525_41849# 54525 41849 mvndif
a_52912_41887# 52912 41887 mvndif
a_53304_41887# 53304 41887 mvndif
swmatrix_row_10_6.swmatrix_Tgate_2.gated_control 49924 40477 p
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 42353 mvpdif
swmatrix_row_10_7.D_in -5831 39080 p
a_50448_41887# 50448 41887 mvndif
a_50840_41887# 50840 41887 mvndif
a_53264_42432# 53264 42432 mvpdif
a_52912_42432# 52912 42432 mvpdif
a_53404_42312# 53404 42312 p
a_52544_41890# 52544 41890 mvndif
a_53060_42432# 53060 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 41849 mvndif
a_48285_41849# 48285 41849 mvndif
a_46672_41887# 46672 41887 mvndif
a_47064_41887# 47064 41887 mvndif
a_50800_42432# 50800 42432 mvpdif
a_50448_42432# 50448 42432 mvpdif
a_50940_42312# 50940 42312 p
a_50080_41890# 50080 41890 mvndif
a_52076_41872# 52076 41872 mvndif
a_50596_42432# 50596 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_1.gated_control 43684 40477 p
a_49612_41872# 49612 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[9] 47708 41849 mvndif
a_44208_41887# 44208 41887 mvndif
a_44600_41887# 44600 41887 mvndif
a_47024_42432# 47024 42432 mvpdif
a_46672_42432# 46672 42432 mvpdif
a_47164_42312# 47164 42312 p
a_46304_41890# 46304 41890 mvndif
a_46820_42432# 46820 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 41849 mvndif
a_42045_41849# 42045 41849 mvndif
a_40432_41887# 40432 41887 mvndif
a_40824_41887# 40824 41887 mvndif
a_44560_42432# 44560 42432 mvpdif
a_44208_42432# 44208 42432 mvpdif
a_44700_42312# 44700 42312 p
a_43840_41890# 43840 41890 mvndif
a_45836_41872# 45836 41872 mvndif
a_44356_42432# 44356 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_3.gated_control 37444 40477 p
a_43372_41872# 43372 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[8] 41468 41849 mvndif
a_37968_41887# 37968 41887 mvndif
a_38360_41887# 38360 41887 mvndif
a_40784_42432# 40784 42432 mvpdif
a_40432_42432# 40432 42432 mvpdif
a_40924_42312# 40924 42312 p
a_40064_41890# 40064 41890 mvndif
a_40580_42432# 40580 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 41849 mvndif
a_35805_41849# 35805 41849 mvndif
a_34192_41887# 34192 41887 mvndif
a_34584_41887# 34584 41887 mvndif
a_38320_42432# 38320 42432 mvpdif
a_37968_42432# 37968 42432 mvpdif
a_38460_42312# 38460 42312 p
a_37600_41890# 37600 41890 mvndif
a_39596_41872# 39596 41872 mvndif
a_38116_42432# 38116 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_0.gated_control 31204 40477 p
a_37132_41872# 37132 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[7] 35228 41849 mvndif
a_31728_41887# 31728 41887 mvndif
a_32120_41887# 32120 41887 mvndif
a_34544_42432# 34544 42432 mvpdif
a_34192_42432# 34192 42432 mvpdif
a_34684_42312# 34684 42312 p
a_33824_41890# 33824 41890 mvndif
a_34340_42432# 34340 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 41849 mvndif
a_29565_41849# 29565 41849 mvndif
a_27952_41887# 27952 41887 mvndif
a_28344_41887# 28344 41887 mvndif
a_32080_42432# 32080 42432 mvpdif
a_31728_42432# 31728 42432 mvpdif
a_32220_42312# 32220 42312 p
a_31360_41890# 31360 41890 mvndif
a_33356_41872# 33356 41872 mvndif
a_31876_42432# 31876 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_6.gated_control 24964 40477 p
a_30892_41872# 30892 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[6] 28988 41849 mvndif
a_25488_41887# 25488 41887 mvndif
a_25880_41887# 25880 41887 mvndif
a_28304_42432# 28304 42432 mvpdif
a_27952_42432# 27952 42432 mvpdif
a_28444_42312# 28444 42312 p
a_27584_41890# 27584 41890 mvndif
a_28100_42432# 28100 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 41849 mvndif
a_23325_41849# 23325 41849 mvndif
a_21712_41887# 21712 41887 mvndif
a_22104_41887# 22104 41887 mvndif
a_25840_42432# 25840 42432 mvpdif
a_25488_42432# 25488 42432 mvpdif
a_25980_42312# 25980 42312 p
a_25120_41890# 25120 41890 mvndif
a_27116_41872# 27116 41872 mvndif
a_25636_42432# 25636 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_5.gated_control 18724 40477 p
a_24652_41872# 24652 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[5] 22748 41849 mvndif
a_19248_41887# 19248 41887 mvndif
a_19640_41887# 19640 41887 mvndif
a_22064_42432# 22064 42432 mvpdif
a_21712_42432# 21712 42432 mvpdif
a_22204_42312# 22204 42312 p
a_21344_41890# 21344 41890 mvndif
a_21860_42432# 21860 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 41849 mvndif
a_17085_41849# 17085 41849 mvndif
a_15472_41887# 15472 41887 mvndif
a_15864_41887# 15864 41887 mvndif
a_19600_42432# 19600 42432 mvpdif
a_19248_42432# 19248 42432 mvpdif
a_19740_42312# 19740 42312 p
a_18880_41890# 18880 41890 mvndif
a_20876_41872# 20876 41872 mvndif
a_19396_42432# 19396 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_7.gated_control 12484 40477 p
a_18412_41872# 18412 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[4] 16508 41849 mvndif
a_13008_41887# 13008 41887 mvndif
a_13400_41887# 13400 41887 mvndif
a_15824_42432# 15824 42432 mvpdif
a_15472_42432# 15472 42432 mvpdif
a_15964_42312# 15964 42312 p
a_15104_41890# 15104 41890 mvndif
a_15620_42432# 15620 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 41849 mvndif
a_10845_41849# 10845 41849 mvndif
a_9232_41887# 9232 41887 mvndif
a_9624_41887# 9624 41887 mvndif
a_13360_42432# 13360 42432 mvpdif
a_13008_42432# 13008 42432 mvpdif
a_13500_42312# 13500 42312 p
a_12640_41890# 12640 41890 mvndif
a_14636_41872# 14636 41872 mvndif
a_13156_42432# 13156 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_4.gated_control 6244 40477 p
a_12172_41872# 12172 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[3] 10268 41849 mvndif
a_6768_41887# 6768 41887 mvndif
a_7160_41887# 7160 41887 mvndif
a_9584_42432# 9584 42432 mvpdif
a_9232_42432# 9232 42432 mvpdif
a_9724_42312# 9724 42312 p
a_8864_41890# 8864 41890 mvndif
a_9380_42432# 9380 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 41849 mvndif
a_4605_41849# 4605 41849 mvndif
a_2992_41887# 2992 41887 mvndif
a_3384_41887# 3384 41887 mvndif
a_7120_42432# 7120 42432 mvpdif
a_6768_42432# 6768 42432 mvpdif
a_7260_42312# 7260 42312 p
a_6400_41890# 6400 41890 mvndif
a_8396_41872# 8396 41872 mvndif
a_6916_42432# 6916 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_8.gated_control 4 40477 p
a_5932_41872# 5932 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[2] 4028 41849 mvndif
a_528_41887# 528 41887 mvndif
a_920_41887# 920 41887 mvndif
a_3344_42432# 3344 42432 mvpdif
a_2992_42432# 2992 42432 mvpdif
a_3484_42312# 3484 42312 p
a_2624_41890# 2624 41890 mvndif
a_3140_42432# 3140 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 41849 mvndif
a_n1635_41849# -1634 41849 mvndif
a_n3248_41887# -3247 41887 mvndif
a_n2856_41887# -2855 41887 mvndif
a_880_42432# 880 42432 mvpdif
a_528_42432# 528 42432 mvpdif
a_1020_42312# 1020 42312 p
a_160_41890# 160 41890 mvndif
a_2156_41872# 2156 41872 mvndif
a_676_42432# 676 42432 mvpdif
swmatrix_row_10_6.swmatrix_Tgate_9.gated_control -6327 40477 p
a_n308_41872# -307 41872 mvndif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 42353 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.Q[1] -2211 41849 mvndif
a_n5712_41887# -5711 41887 mvndif
a_n5320_41887# -5319 41887 mvndif
a_n2896_42432# -2895 42432 mvpdif
a_n3248_42432# -3247 42432 mvpdif
a_n2756_42312# -2755 42312 p
a_n3616_41890# -3615 41890 mvndif
a_n3100_42432# -3099 42432 mvpdif
swmatrix_row_10_6.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 41849 mvndif
a_n5360_42432# -5359 42432 mvpdif
a_n5712_42432# -5711 42432 mvpdif
a_n5220_42312# -5219 42312 p
a_n6080_41890# -6079 41890 mvndif
a_n4084_41872# -4083 41872 mvndif
a_n5564_42432# -5563 42432 mvpdif
a_n6548_41872# -6547 41872 mvndif
swmatrix_row_10_5.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 43284 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 43284 mvpdif
a_54525_44612# 54525 44612 mvndif
a_52912_44650# 52912 44650 mvndif
a_53304_44650# 53304 44650 mvndif
swmatrix_row_10_5.swmatrix_Tgate_2.gated_control 49924 43240 p
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 45116 mvpdif
swmatrix_row_10_6.D_in -5831 41843 p
a_50448_44650# 50448 44650 mvndif
a_50840_44650# 50840 44650 mvndif
a_53264_45195# 53264 45195 mvpdif
a_52912_45195# 52912 45195 mvpdif
a_53404_45075# 53404 45075 p
a_52544_44653# 52544 44653 mvndif
a_53060_45195# 53060 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 44612 mvndif
a_48285_44612# 48285 44612 mvndif
a_46672_44650# 46672 44650 mvndif
a_47064_44650# 47064 44650 mvndif
a_50800_45195# 50800 45195 mvpdif
a_50448_45195# 50448 45195 mvpdif
a_50940_45075# 50940 45075 p
a_50080_44653# 50080 44653 mvndif
a_52076_44635# 52076 44635 mvndif
a_50596_45195# 50596 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_1.gated_control 43684 43240 p
a_49612_44635# 49612 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[9] 47708 44612 mvndif
a_44208_44650# 44208 44650 mvndif
a_44600_44650# 44600 44650 mvndif
a_47024_45195# 47024 45195 mvpdif
a_46672_45195# 46672 45195 mvpdif
a_47164_45075# 47164 45075 p
a_46304_44653# 46304 44653 mvndif
a_46820_45195# 46820 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 44612 mvndif
a_42045_44612# 42045 44612 mvndif
a_40432_44650# 40432 44650 mvndif
a_40824_44650# 40824 44650 mvndif
a_44560_45195# 44560 45195 mvpdif
a_44208_45195# 44208 45195 mvpdif
a_44700_45075# 44700 45075 p
a_43840_44653# 43840 44653 mvndif
a_45836_44635# 45836 44635 mvndif
a_44356_45195# 44356 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_3.gated_control 37444 43240 p
a_43372_44635# 43372 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[8] 41468 44612 mvndif
a_37968_44650# 37968 44650 mvndif
a_38360_44650# 38360 44650 mvndif
a_40784_45195# 40784 45195 mvpdif
a_40432_45195# 40432 45195 mvpdif
a_40924_45075# 40924 45075 p
a_40064_44653# 40064 44653 mvndif
a_40580_45195# 40580 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 44612 mvndif
a_35805_44612# 35805 44612 mvndif
a_34192_44650# 34192 44650 mvndif
a_34584_44650# 34584 44650 mvndif
a_38320_45195# 38320 45195 mvpdif
a_37968_45195# 37968 45195 mvpdif
a_38460_45075# 38460 45075 p
a_37600_44653# 37600 44653 mvndif
a_39596_44635# 39596 44635 mvndif
a_38116_45195# 38116 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_0.gated_control 31204 43240 p
a_37132_44635# 37132 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[7] 35228 44612 mvndif
a_31728_44650# 31728 44650 mvndif
a_32120_44650# 32120 44650 mvndif
a_34544_45195# 34544 45195 mvpdif
a_34192_45195# 34192 45195 mvpdif
a_34684_45075# 34684 45075 p
a_33824_44653# 33824 44653 mvndif
a_34340_45195# 34340 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 44612 mvndif
a_29565_44612# 29565 44612 mvndif
a_27952_44650# 27952 44650 mvndif
a_28344_44650# 28344 44650 mvndif
a_32080_45195# 32080 45195 mvpdif
a_31728_45195# 31728 45195 mvpdif
a_32220_45075# 32220 45075 p
a_31360_44653# 31360 44653 mvndif
a_33356_44635# 33356 44635 mvndif
a_31876_45195# 31876 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_6.gated_control 24964 43240 p
a_30892_44635# 30892 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[6] 28988 44612 mvndif
a_25488_44650# 25488 44650 mvndif
a_25880_44650# 25880 44650 mvndif
a_28304_45195# 28304 45195 mvpdif
a_27952_45195# 27952 45195 mvpdif
a_28444_45075# 28444 45075 p
a_27584_44653# 27584 44653 mvndif
a_28100_45195# 28100 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 44612 mvndif
a_23325_44612# 23325 44612 mvndif
a_21712_44650# 21712 44650 mvndif
a_22104_44650# 22104 44650 mvndif
a_25840_45195# 25840 45195 mvpdif
a_25488_45195# 25488 45195 mvpdif
a_25980_45075# 25980 45075 p
a_25120_44653# 25120 44653 mvndif
a_27116_44635# 27116 44635 mvndif
a_25636_45195# 25636 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_5.gated_control 18724 43240 p
a_24652_44635# 24652 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[5] 22748 44612 mvndif
a_19248_44650# 19248 44650 mvndif
a_19640_44650# 19640 44650 mvndif
a_22064_45195# 22064 45195 mvpdif
a_21712_45195# 21712 45195 mvpdif
a_22204_45075# 22204 45075 p
a_21344_44653# 21344 44653 mvndif
a_21860_45195# 21860 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 44612 mvndif
a_17085_44612# 17085 44612 mvndif
a_15472_44650# 15472 44650 mvndif
a_15864_44650# 15864 44650 mvndif
a_19600_45195# 19600 45195 mvpdif
a_19248_45195# 19248 45195 mvpdif
a_19740_45075# 19740 45075 p
a_18880_44653# 18880 44653 mvndif
a_20876_44635# 20876 44635 mvndif
a_19396_45195# 19396 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_7.gated_control 12484 43240 p
a_18412_44635# 18412 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[4] 16508 44612 mvndif
a_13008_44650# 13008 44650 mvndif
a_13400_44650# 13400 44650 mvndif
a_15824_45195# 15824 45195 mvpdif
a_15472_45195# 15472 45195 mvpdif
a_15964_45075# 15964 45075 p
a_15104_44653# 15104 44653 mvndif
a_15620_45195# 15620 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 44612 mvndif
a_10845_44612# 10845 44612 mvndif
a_9232_44650# 9232 44650 mvndif
a_9624_44650# 9624 44650 mvndif
a_13360_45195# 13360 45195 mvpdif
a_13008_45195# 13008 45195 mvpdif
a_13500_45075# 13500 45075 p
a_12640_44653# 12640 44653 mvndif
a_14636_44635# 14636 44635 mvndif
a_13156_45195# 13156 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_4.gated_control 6244 43240 p
a_12172_44635# 12172 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[3] 10268 44612 mvndif
a_6768_44650# 6768 44650 mvndif
a_7160_44650# 7160 44650 mvndif
a_9584_45195# 9584 45195 mvpdif
a_9232_45195# 9232 45195 mvpdif
a_9724_45075# 9724 45075 p
a_8864_44653# 8864 44653 mvndif
a_9380_45195# 9380 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 44612 mvndif
a_4605_44612# 4605 44612 mvndif
a_2992_44650# 2992 44650 mvndif
a_3384_44650# 3384 44650 mvndif
a_7120_45195# 7120 45195 mvpdif
a_6768_45195# 6768 45195 mvpdif
a_7260_45075# 7260 45075 p
a_6400_44653# 6400 44653 mvndif
a_8396_44635# 8396 44635 mvndif
a_6916_45195# 6916 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_8.gated_control 4 43240 p
a_5932_44635# 5932 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[2] 4028 44612 mvndif
a_528_44650# 528 44650 mvndif
a_920_44650# 920 44650 mvndif
a_3344_45195# 3344 45195 mvpdif
a_2992_45195# 2992 45195 mvpdif
a_3484_45075# 3484 45075 p
a_2624_44653# 2624 44653 mvndif
a_3140_45195# 3140 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 44612 mvndif
a_n1635_44612# -1634 44612 mvndif
a_n3248_44650# -3247 44650 mvndif
a_n2856_44650# -2855 44650 mvndif
a_880_45195# 880 45195 mvpdif
a_528_45195# 528 45195 mvpdif
a_1020_45075# 1020 45075 p
a_160_44653# 160 44653 mvndif
a_2156_44635# 2156 44635 mvndif
a_676_45195# 676 45195 mvpdif
swmatrix_row_10_5.swmatrix_Tgate_9.gated_control -6327 43240 p
a_n308_44635# -307 44635 mvndif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 45116 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.Q[1] -2211 44612 mvndif
a_n5712_44650# -5711 44650 mvndif
a_n5320_44650# -5319 44650 mvndif
a_n2896_45195# -2895 45195 mvpdif
a_n3248_45195# -3247 45195 mvpdif
a_n2756_45075# -2755 45075 p
a_n3616_44653# -3615 44653 mvndif
a_n3100_45195# -3099 45195 mvpdif
swmatrix_row_10_5.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 44612 mvndif
a_n5360_45195# -5359 45195 mvpdif
a_n5712_45195# -5711 45195 mvpdif
a_n5220_45075# -5219 45075 p
a_n6080_44653# -6079 44653 mvndif
a_n4084_44635# -4083 44635 mvndif
a_n5564_45195# -5563 45195 mvpdif
a_n6548_44635# -6547 44635 mvndif
swmatrix_row_10_4.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 46047 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 46047 mvpdif
a_54525_47375# 54525 47375 mvndif
a_52912_47413# 52912 47413 mvndif
a_53304_47413# 53304 47413 mvndif
swmatrix_row_10_4.swmatrix_Tgate_2.gated_control 49924 46003 p
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 47879 mvpdif
swmatrix_row_10_5.D_in -5831 44606 p
a_50448_47413# 50448 47413 mvndif
a_50840_47413# 50840 47413 mvndif
a_53264_47958# 53264 47958 mvpdif
a_52912_47958# 52912 47958 mvpdif
a_53404_47838# 53404 47838 p
a_52544_47416# 52544 47416 mvndif
a_53060_47958# 53060 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 47375 mvndif
a_48285_47375# 48285 47375 mvndif
a_46672_47413# 46672 47413 mvndif
a_47064_47413# 47064 47413 mvndif
a_50800_47958# 50800 47958 mvpdif
a_50448_47958# 50448 47958 mvpdif
a_50940_47838# 50940 47838 p
a_50080_47416# 50080 47416 mvndif
a_52076_47398# 52076 47398 mvndif
a_50596_47958# 50596 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_1.gated_control 43684 46003 p
a_49612_47398# 49612 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[9] 47708 47375 mvndif
a_44208_47413# 44208 47413 mvndif
a_44600_47413# 44600 47413 mvndif
a_47024_47958# 47024 47958 mvpdif
a_46672_47958# 46672 47958 mvpdif
a_47164_47838# 47164 47838 p
a_46304_47416# 46304 47416 mvndif
a_46820_47958# 46820 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 47375 mvndif
a_42045_47375# 42045 47375 mvndif
a_40432_47413# 40432 47413 mvndif
a_40824_47413# 40824 47413 mvndif
a_44560_47958# 44560 47958 mvpdif
a_44208_47958# 44208 47958 mvpdif
a_44700_47838# 44700 47838 p
a_43840_47416# 43840 47416 mvndif
a_45836_47398# 45836 47398 mvndif
a_44356_47958# 44356 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_3.gated_control 37444 46003 p
a_43372_47398# 43372 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[8] 41468 47375 mvndif
a_37968_47413# 37968 47413 mvndif
a_38360_47413# 38360 47413 mvndif
a_40784_47958# 40784 47958 mvpdif
a_40432_47958# 40432 47958 mvpdif
a_40924_47838# 40924 47838 p
a_40064_47416# 40064 47416 mvndif
a_40580_47958# 40580 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 47375 mvndif
a_35805_47375# 35805 47375 mvndif
a_34192_47413# 34192 47413 mvndif
a_34584_47413# 34584 47413 mvndif
a_38320_47958# 38320 47958 mvpdif
a_37968_47958# 37968 47958 mvpdif
a_38460_47838# 38460 47838 p
a_37600_47416# 37600 47416 mvndif
a_39596_47398# 39596 47398 mvndif
a_38116_47958# 38116 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_0.gated_control 31204 46003 p
a_37132_47398# 37132 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[7] 35228 47375 mvndif
a_31728_47413# 31728 47413 mvndif
a_32120_47413# 32120 47413 mvndif
a_34544_47958# 34544 47958 mvpdif
a_34192_47958# 34192 47958 mvpdif
a_34684_47838# 34684 47838 p
a_33824_47416# 33824 47416 mvndif
a_34340_47958# 34340 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 47375 mvndif
a_29565_47375# 29565 47375 mvndif
a_27952_47413# 27952 47413 mvndif
a_28344_47413# 28344 47413 mvndif
a_32080_47958# 32080 47958 mvpdif
a_31728_47958# 31728 47958 mvpdif
a_32220_47838# 32220 47838 p
a_31360_47416# 31360 47416 mvndif
a_33356_47398# 33356 47398 mvndif
a_31876_47958# 31876 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_6.gated_control 24964 46003 p
a_30892_47398# 30892 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[6] 28988 47375 mvndif
a_25488_47413# 25488 47413 mvndif
a_25880_47413# 25880 47413 mvndif
a_28304_47958# 28304 47958 mvpdif
a_27952_47958# 27952 47958 mvpdif
a_28444_47838# 28444 47838 p
a_27584_47416# 27584 47416 mvndif
a_28100_47958# 28100 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 47375 mvndif
a_23325_47375# 23325 47375 mvndif
a_21712_47413# 21712 47413 mvndif
a_22104_47413# 22104 47413 mvndif
a_25840_47958# 25840 47958 mvpdif
a_25488_47958# 25488 47958 mvpdif
a_25980_47838# 25980 47838 p
a_25120_47416# 25120 47416 mvndif
a_27116_47398# 27116 47398 mvndif
a_25636_47958# 25636 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_5.gated_control 18724 46003 p
a_24652_47398# 24652 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[5] 22748 47375 mvndif
a_19248_47413# 19248 47413 mvndif
a_19640_47413# 19640 47413 mvndif
a_22064_47958# 22064 47958 mvpdif
a_21712_47958# 21712 47958 mvpdif
a_22204_47838# 22204 47838 p
a_21344_47416# 21344 47416 mvndif
a_21860_47958# 21860 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 47375 mvndif
a_17085_47375# 17085 47375 mvndif
a_15472_47413# 15472 47413 mvndif
a_15864_47413# 15864 47413 mvndif
a_19600_47958# 19600 47958 mvpdif
a_19248_47958# 19248 47958 mvpdif
a_19740_47838# 19740 47838 p
a_18880_47416# 18880 47416 mvndif
a_20876_47398# 20876 47398 mvndif
a_19396_47958# 19396 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_7.gated_control 12484 46003 p
a_18412_47398# 18412 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[4] 16508 47375 mvndif
a_13008_47413# 13008 47413 mvndif
a_13400_47413# 13400 47413 mvndif
a_15824_47958# 15824 47958 mvpdif
a_15472_47958# 15472 47958 mvpdif
a_15964_47838# 15964 47838 p
a_15104_47416# 15104 47416 mvndif
a_15620_47958# 15620 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 47375 mvndif
a_10845_47375# 10845 47375 mvndif
a_9232_47413# 9232 47413 mvndif
a_9624_47413# 9624 47413 mvndif
a_13360_47958# 13360 47958 mvpdif
a_13008_47958# 13008 47958 mvpdif
a_13500_47838# 13500 47838 p
a_12640_47416# 12640 47416 mvndif
a_14636_47398# 14636 47398 mvndif
a_13156_47958# 13156 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_4.gated_control 6244 46003 p
a_12172_47398# 12172 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[3] 10268 47375 mvndif
a_6768_47413# 6768 47413 mvndif
a_7160_47413# 7160 47413 mvndif
a_9584_47958# 9584 47958 mvpdif
a_9232_47958# 9232 47958 mvpdif
a_9724_47838# 9724 47838 p
a_8864_47416# 8864 47416 mvndif
a_9380_47958# 9380 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 47375 mvndif
a_4605_47375# 4605 47375 mvndif
a_2992_47413# 2992 47413 mvndif
a_3384_47413# 3384 47413 mvndif
a_7120_47958# 7120 47958 mvpdif
a_6768_47958# 6768 47958 mvpdif
a_7260_47838# 7260 47838 p
a_6400_47416# 6400 47416 mvndif
a_8396_47398# 8396 47398 mvndif
a_6916_47958# 6916 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_8.gated_control 4 46003 p
a_5932_47398# 5932 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[2] 4028 47375 mvndif
a_528_47413# 528 47413 mvndif
a_920_47413# 920 47413 mvndif
a_3344_47958# 3344 47958 mvpdif
a_2992_47958# 2992 47958 mvpdif
a_3484_47838# 3484 47838 p
a_2624_47416# 2624 47416 mvndif
a_3140_47958# 3140 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 47375 mvndif
a_n1635_47375# -1634 47375 mvndif
a_n3248_47413# -3247 47413 mvndif
a_n2856_47413# -2855 47413 mvndif
a_880_47958# 880 47958 mvpdif
a_528_47958# 528 47958 mvpdif
a_1020_47838# 1020 47838 p
a_160_47416# 160 47416 mvndif
a_2156_47398# 2156 47398 mvndif
a_676_47958# 676 47958 mvpdif
swmatrix_row_10_4.swmatrix_Tgate_9.gated_control -6327 46003 p
a_n308_47398# -307 47398 mvndif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 47879 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.Q[1] -2211 47375 mvndif
a_n5712_47413# -5711 47413 mvndif
a_n5320_47413# -5319 47413 mvndif
a_n2896_47958# -2895 47958 mvpdif
a_n3248_47958# -3247 47958 mvpdif
a_n2756_47838# -2755 47838 p
a_n3616_47416# -3615 47416 mvndif
a_n3100_47958# -3099 47958 mvpdif
swmatrix_row_10_4.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 47375 mvndif
a_n5360_47958# -5359 47958 mvpdif
a_n5712_47958# -5711 47958 mvpdif
a_n5220_47838# -5219 47838 p
a_n6080_47416# -6079 47416 mvndif
a_n4084_47398# -4083 47398 mvndif
a_n5564_47958# -5563 47958 mvpdif
a_n6548_47398# -6547 47398 mvndif
swmatrix_row_10_3.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 48810 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 48810 mvpdif
a_54525_50138# 54525 50138 mvndif
a_52912_50176# 52912 50176 mvndif
a_53304_50176# 53304 50176 mvndif
swmatrix_row_10_3.swmatrix_Tgate_2.gated_control 49924 48766 p
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 50642 mvpdif
swmatrix_row_10_4.D_in -5831 47369 p
a_50448_50176# 50448 50176 mvndif
a_50840_50176# 50840 50176 mvndif
a_53264_50721# 53264 50721 mvpdif
a_52912_50721# 52912 50721 mvpdif
a_53404_50601# 53404 50601 p
a_52544_50179# 52544 50179 mvndif
a_53060_50721# 53060 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 50138 mvndif
a_48285_50138# 48285 50138 mvndif
a_46672_50176# 46672 50176 mvndif
a_47064_50176# 47064 50176 mvndif
a_50800_50721# 50800 50721 mvpdif
a_50448_50721# 50448 50721 mvpdif
a_50940_50601# 50940 50601 p
a_50080_50179# 50080 50179 mvndif
a_52076_50161# 52076 50161 mvndif
a_50596_50721# 50596 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_1.gated_control 43684 48766 p
a_49612_50161# 49612 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[9] 47708 50138 mvndif
a_44208_50176# 44208 50176 mvndif
a_44600_50176# 44600 50176 mvndif
a_47024_50721# 47024 50721 mvpdif
a_46672_50721# 46672 50721 mvpdif
a_47164_50601# 47164 50601 p
a_46304_50179# 46304 50179 mvndif
a_46820_50721# 46820 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 50138 mvndif
a_42045_50138# 42045 50138 mvndif
a_40432_50176# 40432 50176 mvndif
a_40824_50176# 40824 50176 mvndif
a_44560_50721# 44560 50721 mvpdif
a_44208_50721# 44208 50721 mvpdif
a_44700_50601# 44700 50601 p
a_43840_50179# 43840 50179 mvndif
a_45836_50161# 45836 50161 mvndif
a_44356_50721# 44356 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_3.gated_control 37444 48766 p
a_43372_50161# 43372 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[8] 41468 50138 mvndif
a_37968_50176# 37968 50176 mvndif
a_38360_50176# 38360 50176 mvndif
a_40784_50721# 40784 50721 mvpdif
a_40432_50721# 40432 50721 mvpdif
a_40924_50601# 40924 50601 p
a_40064_50179# 40064 50179 mvndif
a_40580_50721# 40580 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 50138 mvndif
a_35805_50138# 35805 50138 mvndif
a_34192_50176# 34192 50176 mvndif
a_34584_50176# 34584 50176 mvndif
a_38320_50721# 38320 50721 mvpdif
a_37968_50721# 37968 50721 mvpdif
a_38460_50601# 38460 50601 p
a_37600_50179# 37600 50179 mvndif
a_39596_50161# 39596 50161 mvndif
a_38116_50721# 38116 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_0.gated_control 31204 48766 p
a_37132_50161# 37132 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[7] 35228 50138 mvndif
a_31728_50176# 31728 50176 mvndif
a_32120_50176# 32120 50176 mvndif
a_34544_50721# 34544 50721 mvpdif
a_34192_50721# 34192 50721 mvpdif
a_34684_50601# 34684 50601 p
a_33824_50179# 33824 50179 mvndif
a_34340_50721# 34340 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 50138 mvndif
a_29565_50138# 29565 50138 mvndif
a_27952_50176# 27952 50176 mvndif
a_28344_50176# 28344 50176 mvndif
a_32080_50721# 32080 50721 mvpdif
a_31728_50721# 31728 50721 mvpdif
a_32220_50601# 32220 50601 p
a_31360_50179# 31360 50179 mvndif
a_33356_50161# 33356 50161 mvndif
a_31876_50721# 31876 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_6.gated_control 24964 48766 p
a_30892_50161# 30892 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[6] 28988 50138 mvndif
a_25488_50176# 25488 50176 mvndif
a_25880_50176# 25880 50176 mvndif
a_28304_50721# 28304 50721 mvpdif
a_27952_50721# 27952 50721 mvpdif
a_28444_50601# 28444 50601 p
a_27584_50179# 27584 50179 mvndif
a_28100_50721# 28100 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 50138 mvndif
a_23325_50138# 23325 50138 mvndif
a_21712_50176# 21712 50176 mvndif
a_22104_50176# 22104 50176 mvndif
a_25840_50721# 25840 50721 mvpdif
a_25488_50721# 25488 50721 mvpdif
a_25980_50601# 25980 50601 p
a_25120_50179# 25120 50179 mvndif
a_27116_50161# 27116 50161 mvndif
a_25636_50721# 25636 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_5.gated_control 18724 48766 p
a_24652_50161# 24652 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[5] 22748 50138 mvndif
a_19248_50176# 19248 50176 mvndif
a_19640_50176# 19640 50176 mvndif
a_22064_50721# 22064 50721 mvpdif
a_21712_50721# 21712 50721 mvpdif
a_22204_50601# 22204 50601 p
a_21344_50179# 21344 50179 mvndif
a_21860_50721# 21860 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 50138 mvndif
a_17085_50138# 17085 50138 mvndif
a_15472_50176# 15472 50176 mvndif
a_15864_50176# 15864 50176 mvndif
a_19600_50721# 19600 50721 mvpdif
a_19248_50721# 19248 50721 mvpdif
a_19740_50601# 19740 50601 p
a_18880_50179# 18880 50179 mvndif
a_20876_50161# 20876 50161 mvndif
a_19396_50721# 19396 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_7.gated_control 12484 48766 p
a_18412_50161# 18412 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[4] 16508 50138 mvndif
a_13008_50176# 13008 50176 mvndif
a_13400_50176# 13400 50176 mvndif
a_15824_50721# 15824 50721 mvpdif
a_15472_50721# 15472 50721 mvpdif
a_15964_50601# 15964 50601 p
a_15104_50179# 15104 50179 mvndif
a_15620_50721# 15620 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 50138 mvndif
a_10845_50138# 10845 50138 mvndif
a_9232_50176# 9232 50176 mvndif
a_9624_50176# 9624 50176 mvndif
a_13360_50721# 13360 50721 mvpdif
a_13008_50721# 13008 50721 mvpdif
a_13500_50601# 13500 50601 p
a_12640_50179# 12640 50179 mvndif
a_14636_50161# 14636 50161 mvndif
a_13156_50721# 13156 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_4.gated_control 6244 48766 p
a_12172_50161# 12172 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[3] 10268 50138 mvndif
a_6768_50176# 6768 50176 mvndif
a_7160_50176# 7160 50176 mvndif
a_9584_50721# 9584 50721 mvpdif
a_9232_50721# 9232 50721 mvpdif
a_9724_50601# 9724 50601 p
a_8864_50179# 8864 50179 mvndif
a_9380_50721# 9380 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 50138 mvndif
a_4605_50138# 4605 50138 mvndif
a_2992_50176# 2992 50176 mvndif
a_3384_50176# 3384 50176 mvndif
a_7120_50721# 7120 50721 mvpdif
a_6768_50721# 6768 50721 mvpdif
a_7260_50601# 7260 50601 p
a_6400_50179# 6400 50179 mvndif
a_8396_50161# 8396 50161 mvndif
a_6916_50721# 6916 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_8.gated_control 4 48766 p
a_5932_50161# 5932 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[2] 4028 50138 mvndif
a_528_50176# 528 50176 mvndif
a_920_50176# 920 50176 mvndif
a_3344_50721# 3344 50721 mvpdif
a_2992_50721# 2992 50721 mvpdif
a_3484_50601# 3484 50601 p
a_2624_50179# 2624 50179 mvndif
a_3140_50721# 3140 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 50138 mvndif
a_n1635_50138# -1634 50138 mvndif
a_n3248_50176# -3247 50176 mvndif
a_n2856_50176# -2855 50176 mvndif
a_880_50721# 880 50721 mvpdif
a_528_50721# 528 50721 mvpdif
a_1020_50601# 1020 50601 p
a_160_50179# 160 50179 mvndif
a_2156_50161# 2156 50161 mvndif
a_676_50721# 676 50721 mvpdif
swmatrix_row_10_3.swmatrix_Tgate_9.gated_control -6327 48766 p
a_n308_50161# -307 50161 mvndif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 50642 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.Q[1] -2211 50138 mvndif
a_n5712_50176# -5711 50176 mvndif
a_n5320_50176# -5319 50176 mvndif
a_n2896_50721# -2895 50721 mvpdif
a_n3248_50721# -3247 50721 mvpdif
a_n2756_50601# -2755 50601 p
a_n3616_50179# -3615 50179 mvndif
a_n3100_50721# -3099 50721 mvpdif
swmatrix_row_10_3.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 50138 mvndif
a_n5360_50721# -5359 50721 mvpdif
a_n5712_50721# -5711 50721 mvpdif
a_n5220_50601# -5219 50601 p
a_n6080_50179# -6079 50179 mvndif
a_n4084_50161# -4083 50161 mvndif
a_n5564_50721# -5563 50721 mvpdif
a_n6548_50161# -6547 50161 mvndif
swmatrix_row_10_2.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 51573 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 51573 mvpdif
a_54525_52901# 54525 52901 mvndif
a_52912_52939# 52912 52939 mvndif
a_53304_52939# 53304 52939 mvndif
swmatrix_row_10_2.swmatrix_Tgate_2.gated_control 49924 51529 p
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 53405 mvpdif
swmatrix_row_10_3.D_in -5831 50132 p
a_50448_52939# 50448 52939 mvndif
a_50840_52939# 50840 52939 mvndif
a_53264_53484# 53264 53484 mvpdif
a_52912_53484# 52912 53484 mvpdif
a_53404_53364# 53404 53364 p
a_52544_52942# 52544 52942 mvndif
a_53060_53484# 53060 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 52901 mvndif
a_48285_52901# 48285 52901 mvndif
a_46672_52939# 46672 52939 mvndif
a_47064_52939# 47064 52939 mvndif
a_50800_53484# 50800 53484 mvpdif
a_50448_53484# 50448 53484 mvpdif
a_50940_53364# 50940 53364 p
a_50080_52942# 50080 52942 mvndif
a_52076_52924# 52076 52924 mvndif
a_50596_53484# 50596 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_1.gated_control 43684 51529 p
a_49612_52924# 49612 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[9] 47708 52901 mvndif
a_44208_52939# 44208 52939 mvndif
a_44600_52939# 44600 52939 mvndif
a_47024_53484# 47024 53484 mvpdif
a_46672_53484# 46672 53484 mvpdif
a_47164_53364# 47164 53364 p
a_46304_52942# 46304 52942 mvndif
a_46820_53484# 46820 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 52901 mvndif
a_42045_52901# 42045 52901 mvndif
a_40432_52939# 40432 52939 mvndif
a_40824_52939# 40824 52939 mvndif
a_44560_53484# 44560 53484 mvpdif
a_44208_53484# 44208 53484 mvpdif
a_44700_53364# 44700 53364 p
a_43840_52942# 43840 52942 mvndif
a_45836_52924# 45836 52924 mvndif
a_44356_53484# 44356 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_3.gated_control 37444 51529 p
a_43372_52924# 43372 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[8] 41468 52901 mvndif
a_37968_52939# 37968 52939 mvndif
a_38360_52939# 38360 52939 mvndif
a_40784_53484# 40784 53484 mvpdif
a_40432_53484# 40432 53484 mvpdif
a_40924_53364# 40924 53364 p
a_40064_52942# 40064 52942 mvndif
a_40580_53484# 40580 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 52901 mvndif
a_35805_52901# 35805 52901 mvndif
a_34192_52939# 34192 52939 mvndif
a_34584_52939# 34584 52939 mvndif
a_38320_53484# 38320 53484 mvpdif
a_37968_53484# 37968 53484 mvpdif
a_38460_53364# 38460 53364 p
a_37600_52942# 37600 52942 mvndif
a_39596_52924# 39596 52924 mvndif
a_38116_53484# 38116 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_0.gated_control 31204 51529 p
a_37132_52924# 37132 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[7] 35228 52901 mvndif
a_31728_52939# 31728 52939 mvndif
a_32120_52939# 32120 52939 mvndif
a_34544_53484# 34544 53484 mvpdif
a_34192_53484# 34192 53484 mvpdif
a_34684_53364# 34684 53364 p
a_33824_52942# 33824 52942 mvndif
a_34340_53484# 34340 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 52901 mvndif
a_29565_52901# 29565 52901 mvndif
a_27952_52939# 27952 52939 mvndif
a_28344_52939# 28344 52939 mvndif
a_32080_53484# 32080 53484 mvpdif
a_31728_53484# 31728 53484 mvpdif
a_32220_53364# 32220 53364 p
a_31360_52942# 31360 52942 mvndif
a_33356_52924# 33356 52924 mvndif
a_31876_53484# 31876 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_6.gated_control 24964 51529 p
a_30892_52924# 30892 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[6] 28988 52901 mvndif
a_25488_52939# 25488 52939 mvndif
a_25880_52939# 25880 52939 mvndif
a_28304_53484# 28304 53484 mvpdif
a_27952_53484# 27952 53484 mvpdif
a_28444_53364# 28444 53364 p
a_27584_52942# 27584 52942 mvndif
a_28100_53484# 28100 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 52901 mvndif
a_23325_52901# 23325 52901 mvndif
a_21712_52939# 21712 52939 mvndif
a_22104_52939# 22104 52939 mvndif
a_25840_53484# 25840 53484 mvpdif
a_25488_53484# 25488 53484 mvpdif
a_25980_53364# 25980 53364 p
a_25120_52942# 25120 52942 mvndif
a_27116_52924# 27116 52924 mvndif
a_25636_53484# 25636 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_5.gated_control 18724 51529 p
a_24652_52924# 24652 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[5] 22748 52901 mvndif
a_19248_52939# 19248 52939 mvndif
a_19640_52939# 19640 52939 mvndif
a_22064_53484# 22064 53484 mvpdif
a_21712_53484# 21712 53484 mvpdif
a_22204_53364# 22204 53364 p
a_21344_52942# 21344 52942 mvndif
a_21860_53484# 21860 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 52901 mvndif
a_17085_52901# 17085 52901 mvndif
a_15472_52939# 15472 52939 mvndif
a_15864_52939# 15864 52939 mvndif
a_19600_53484# 19600 53484 mvpdif
a_19248_53484# 19248 53484 mvpdif
a_19740_53364# 19740 53364 p
a_18880_52942# 18880 52942 mvndif
a_20876_52924# 20876 52924 mvndif
a_19396_53484# 19396 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_7.gated_control 12484 51529 p
a_18412_52924# 18412 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[4] 16508 52901 mvndif
a_13008_52939# 13008 52939 mvndif
a_13400_52939# 13400 52939 mvndif
a_15824_53484# 15824 53484 mvpdif
a_15472_53484# 15472 53484 mvpdif
a_15964_53364# 15964 53364 p
a_15104_52942# 15104 52942 mvndif
a_15620_53484# 15620 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 52901 mvndif
a_10845_52901# 10845 52901 mvndif
a_9232_52939# 9232 52939 mvndif
a_9624_52939# 9624 52939 mvndif
a_13360_53484# 13360 53484 mvpdif
a_13008_53484# 13008 53484 mvpdif
a_13500_53364# 13500 53364 p
a_12640_52942# 12640 52942 mvndif
a_14636_52924# 14636 52924 mvndif
a_13156_53484# 13156 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_4.gated_control 6244 51529 p
a_12172_52924# 12172 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[3] 10268 52901 mvndif
a_6768_52939# 6768 52939 mvndif
a_7160_52939# 7160 52939 mvndif
a_9584_53484# 9584 53484 mvpdif
a_9232_53484# 9232 53484 mvpdif
a_9724_53364# 9724 53364 p
a_8864_52942# 8864 52942 mvndif
a_9380_53484# 9380 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 52901 mvndif
a_4605_52901# 4605 52901 mvndif
a_2992_52939# 2992 52939 mvndif
a_3384_52939# 3384 52939 mvndif
a_7120_53484# 7120 53484 mvpdif
a_6768_53484# 6768 53484 mvpdif
a_7260_53364# 7260 53364 p
a_6400_52942# 6400 52942 mvndif
a_8396_52924# 8396 52924 mvndif
a_6916_53484# 6916 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_8.gated_control 4 51529 p
a_5932_52924# 5932 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[2] 4028 52901 mvndif
a_528_52939# 528 52939 mvndif
a_920_52939# 920 52939 mvndif
a_3344_53484# 3344 53484 mvpdif
a_2992_53484# 2992 53484 mvpdif
a_3484_53364# 3484 53364 p
a_2624_52942# 2624 52942 mvndif
a_3140_53484# 3140 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 52901 mvndif
a_n1635_52901# -1634 52901 mvndif
a_n3248_52939# -3247 52939 mvndif
a_n2856_52939# -2855 52939 mvndif
a_880_53484# 880 53484 mvpdif
a_528_53484# 528 53484 mvpdif
a_1020_53364# 1020 53364 p
a_160_52942# 160 52942 mvndif
a_2156_52924# 2156 52924 mvndif
a_676_53484# 676 53484 mvpdif
swmatrix_row_10_2.swmatrix_Tgate_9.gated_control -6327 51529 p
a_n308_52924# -307 52924 mvndif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 53405 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.Q[1] -2211 52901 mvndif
a_n5712_52939# -5711 52939 mvndif
a_n5320_52939# -5319 52939 mvndif
a_n2896_53484# -2895 53484 mvpdif
a_n3248_53484# -3247 53484 mvpdif
a_n2756_53364# -2755 53364 p
a_n3616_52942# -3615 52942 mvndif
a_n3100_53484# -3099 53484 mvpdif
swmatrix_row_10_2.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 52901 mvndif
a_n5360_53484# -5359 53484 mvpdif
a_n5712_53484# -5711 53484 mvpdif
a_n5220_53364# -5219 53364 p
a_n6080_52942# -6079 52942 mvndif
a_n4084_52924# -4083 52924 mvndif
a_n5564_53484# -5563 53484 mvpdif
a_n6548_52924# -6547 52924 mvndif
swmatrix_row_10_1.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 54336 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 54336 mvpdif
a_54525_55664# 54525 55664 mvndif
a_52912_55702# 52912 55702 mvndif
a_53304_55702# 53304 55702 mvndif
swmatrix_row_10_1.swmatrix_Tgate_2.gated_control 49924 54292 p
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 56168 mvpdif
swmatrix_row_10_2.D_in -5831 52895 p
a_50448_55702# 50448 55702 mvndif
a_50840_55702# 50840 55702 mvndif
a_53264_56247# 53264 56247 mvpdif
a_52912_56247# 52912 56247 mvpdif
a_53404_56127# 53404 56127 p
a_52544_55705# 52544 55705 mvndif
a_53060_56247# 53060 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 55664 mvndif
a_48285_55664# 48285 55664 mvndif
a_46672_55702# 46672 55702 mvndif
a_47064_55702# 47064 55702 mvndif
a_50800_56247# 50800 56247 mvpdif
a_50448_56247# 50448 56247 mvpdif
a_50940_56127# 50940 56127 p
a_50080_55705# 50080 55705 mvndif
a_52076_55687# 52076 55687 mvndif
a_50596_56247# 50596 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_1.gated_control 43684 54292 p
a_49612_55687# 49612 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[9] 47708 55664 mvndif
a_44208_55702# 44208 55702 mvndif
a_44600_55702# 44600 55702 mvndif
a_47024_56247# 47024 56247 mvpdif
a_46672_56247# 46672 56247 mvpdif
a_47164_56127# 47164 56127 p
a_46304_55705# 46304 55705 mvndif
a_46820_56247# 46820 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 55664 mvndif
a_42045_55664# 42045 55664 mvndif
a_40432_55702# 40432 55702 mvndif
a_40824_55702# 40824 55702 mvndif
a_44560_56247# 44560 56247 mvpdif
a_44208_56247# 44208 56247 mvpdif
a_44700_56127# 44700 56127 p
a_43840_55705# 43840 55705 mvndif
a_45836_55687# 45836 55687 mvndif
a_44356_56247# 44356 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_3.gated_control 37444 54292 p
a_43372_55687# 43372 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[8] 41468 55664 mvndif
a_37968_55702# 37968 55702 mvndif
a_38360_55702# 38360 55702 mvndif
a_40784_56247# 40784 56247 mvpdif
a_40432_56247# 40432 56247 mvpdif
a_40924_56127# 40924 56127 p
a_40064_55705# 40064 55705 mvndif
a_40580_56247# 40580 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 55664 mvndif
a_35805_55664# 35805 55664 mvndif
a_34192_55702# 34192 55702 mvndif
a_34584_55702# 34584 55702 mvndif
a_38320_56247# 38320 56247 mvpdif
a_37968_56247# 37968 56247 mvpdif
a_38460_56127# 38460 56127 p
a_37600_55705# 37600 55705 mvndif
a_39596_55687# 39596 55687 mvndif
a_38116_56247# 38116 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_0.gated_control 31204 54292 p
a_37132_55687# 37132 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[7] 35228 55664 mvndif
a_31728_55702# 31728 55702 mvndif
a_32120_55702# 32120 55702 mvndif
a_34544_56247# 34544 56247 mvpdif
a_34192_56247# 34192 56247 mvpdif
a_34684_56127# 34684 56127 p
a_33824_55705# 33824 55705 mvndif
a_34340_56247# 34340 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 55664 mvndif
a_29565_55664# 29565 55664 mvndif
a_27952_55702# 27952 55702 mvndif
a_28344_55702# 28344 55702 mvndif
a_32080_56247# 32080 56247 mvpdif
a_31728_56247# 31728 56247 mvpdif
a_32220_56127# 32220 56127 p
a_31360_55705# 31360 55705 mvndif
a_33356_55687# 33356 55687 mvndif
a_31876_56247# 31876 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_6.gated_control 24964 54292 p
a_30892_55687# 30892 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[6] 28988 55664 mvndif
a_25488_55702# 25488 55702 mvndif
a_25880_55702# 25880 55702 mvndif
a_28304_56247# 28304 56247 mvpdif
a_27952_56247# 27952 56247 mvpdif
a_28444_56127# 28444 56127 p
a_27584_55705# 27584 55705 mvndif
a_28100_56247# 28100 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 55664 mvndif
a_23325_55664# 23325 55664 mvndif
a_21712_55702# 21712 55702 mvndif
a_22104_55702# 22104 55702 mvndif
a_25840_56247# 25840 56247 mvpdif
a_25488_56247# 25488 56247 mvpdif
a_25980_56127# 25980 56127 p
a_25120_55705# 25120 55705 mvndif
a_27116_55687# 27116 55687 mvndif
a_25636_56247# 25636 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_5.gated_control 18724 54292 p
a_24652_55687# 24652 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[5] 22748 55664 mvndif
a_19248_55702# 19248 55702 mvndif
a_19640_55702# 19640 55702 mvndif
a_22064_56247# 22064 56247 mvpdif
a_21712_56247# 21712 56247 mvpdif
a_22204_56127# 22204 56127 p
a_21344_55705# 21344 55705 mvndif
a_21860_56247# 21860 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 55664 mvndif
a_17085_55664# 17085 55664 mvndif
a_15472_55702# 15472 55702 mvndif
a_15864_55702# 15864 55702 mvndif
a_19600_56247# 19600 56247 mvpdif
a_19248_56247# 19248 56247 mvpdif
a_19740_56127# 19740 56127 p
a_18880_55705# 18880 55705 mvndif
a_20876_55687# 20876 55687 mvndif
a_19396_56247# 19396 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_7.gated_control 12484 54292 p
a_18412_55687# 18412 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[4] 16508 55664 mvndif
a_13008_55702# 13008 55702 mvndif
a_13400_55702# 13400 55702 mvndif
a_15824_56247# 15824 56247 mvpdif
a_15472_56247# 15472 56247 mvpdif
a_15964_56127# 15964 56127 p
a_15104_55705# 15104 55705 mvndif
a_15620_56247# 15620 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 55664 mvndif
a_10845_55664# 10845 55664 mvndif
a_9232_55702# 9232 55702 mvndif
a_9624_55702# 9624 55702 mvndif
a_13360_56247# 13360 56247 mvpdif
a_13008_56247# 13008 56247 mvpdif
a_13500_56127# 13500 56127 p
a_12640_55705# 12640 55705 mvndif
a_14636_55687# 14636 55687 mvndif
a_13156_56247# 13156 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_4.gated_control 6244 54292 p
a_12172_55687# 12172 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[3] 10268 55664 mvndif
a_6768_55702# 6768 55702 mvndif
a_7160_55702# 7160 55702 mvndif
a_9584_56247# 9584 56247 mvpdif
a_9232_56247# 9232 56247 mvpdif
a_9724_56127# 9724 56127 p
a_8864_55705# 8864 55705 mvndif
a_9380_56247# 9380 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 55664 mvndif
a_4605_55664# 4605 55664 mvndif
a_2992_55702# 2992 55702 mvndif
a_3384_55702# 3384 55702 mvndif
a_7120_56247# 7120 56247 mvpdif
a_6768_56247# 6768 56247 mvpdif
a_7260_56127# 7260 56127 p
a_6400_55705# 6400 55705 mvndif
a_8396_55687# 8396 55687 mvndif
a_6916_56247# 6916 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_8.gated_control 4 54292 p
a_5932_55687# 5932 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[2] 4028 55664 mvndif
a_528_55702# 528 55702 mvndif
a_920_55702# 920 55702 mvndif
a_3344_56247# 3344 56247 mvpdif
a_2992_56247# 2992 56247 mvpdif
a_3484_56127# 3484 56127 p
a_2624_55705# 2624 55705 mvndif
a_3140_56247# 3140 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 55664 mvndif
a_n1635_55664# -1634 55664 mvndif
a_n3248_55702# -3247 55702 mvndif
a_n2856_55702# -2855 55702 mvndif
a_880_56247# 880 56247 mvpdif
a_528_56247# 528 56247 mvpdif
a_1020_56127# 1020 56127 p
a_160_55705# 160 55705 mvndif
a_2156_55687# 2156 55687 mvndif
a_676_56247# 676 56247 mvpdif
swmatrix_row_10_1.swmatrix_Tgate_9.gated_control -6327 54292 p
a_n308_55687# -307 55687 mvndif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 56168 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.Q[1] -2211 55664 mvndif
a_n5712_55702# -5711 55702 mvndif
a_n5320_55702# -5319 55702 mvndif
a_n2896_56247# -2895 56247 mvpdif
a_n3248_56247# -3247 56247 mvpdif
a_n2756_56127# -2755 56127 p
a_n3616_55705# -3615 55705 mvndif
a_n3100_56247# -3099 56247 mvpdif
swmatrix_row_10_1.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 55664 mvndif
a_n5360_56247# -5359 56247 mvpdif
a_n5712_56247# -5711 56247 mvpdif
a_n5220_56127# -5219 56127 p
a_n6080_55705# -6079 55705 mvndif
a_n4084_55687# -4083 55687 mvndif
a_n5564_56247# -5563 56247 mvpdif
a_n6548_55687# -6547 55687 mvndif
swmatrix_row_10_0.swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 49836 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 43596 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 37356 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 31116 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 24876 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 18636 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 12396 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN 6156 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -83 57099 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN -6415 57099 mvpdif
a_54525_58427# 54525 58427 mvndif
a_52912_58465# 52912 58465 mvndif
a_53304_58465# 53304 58465 mvndif
swmatrix_row_10_0.swmatrix_Tgate_2.gated_control 49924 57055 p
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 54505 58931 mvpdif
swmatrix_row_10_1.D_in -5831 55658 p
a_50448_58465# 50448 58465 mvndif
a_50840_58465# 50840 58465 mvndif
a_53264_59010# 53264 59010 mvpdif
a_52912_59010# 52912 59010 mvpdif
a_53404_58890# 53404 58890 p
a_52544_58468# 52544 58468 mvndif
a_53060_59010# 53060 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 51484 58427 mvndif
a_48285_58427# 48285 58427 mvndif
a_46672_58465# 46672 58465 mvndif
a_47064_58465# 47064 58465 mvndif
a_50800_59010# 50800 59010 mvpdif
a_50448_59010# 50448 59010 mvpdif
a_50940_58890# 50940 58890 p
a_50080_58468# 50080 58468 mvndif
a_52076_58450# 52076 58450 mvndif
a_50596_59010# 50596 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_1.gated_control 43684 57055 p
a_49612_58450# 49612 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 48265 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[9] 47708 58427 mvndif
a_44208_58465# 44208 58465 mvndif
a_44600_58465# 44600 58465 mvndif
a_47024_59010# 47024 59010 mvpdif
a_46672_59010# 46672 59010 mvpdif
a_47164_58890# 47164 58890 p
a_46304_58468# 46304 58468 mvndif
a_46820_59010# 46820 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 45244 58427 mvndif
a_42045_58427# 42045 58427 mvndif
a_40432_58465# 40432 58465 mvndif
a_40824_58465# 40824 58465 mvndif
a_44560_59010# 44560 59010 mvpdif
a_44208_59010# 44208 59010 mvpdif
a_44700_58890# 44700 58890 p
a_43840_58468# 43840 58468 mvndif
a_45836_58450# 45836 58450 mvndif
a_44356_59010# 44356 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_3.gated_control 37444 57055 p
a_43372_58450# 43372 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 42025 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[8] 41468 58427 mvndif
a_37968_58465# 37968 58465 mvndif
a_38360_58465# 38360 58465 mvndif
a_40784_59010# 40784 59010 mvpdif
a_40432_59010# 40432 59010 mvpdif
a_40924_58890# 40924 58890 p
a_40064_58468# 40064 58468 mvndif
a_40580_59010# 40580 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 39004 58427 mvndif
a_35805_58427# 35805 58427 mvndif
a_34192_58465# 34192 58465 mvndif
a_34584_58465# 34584 58465 mvndif
a_38320_59010# 38320 59010 mvpdif
a_37968_59010# 37968 59010 mvpdif
a_38460_58890# 38460 58890 p
a_37600_58468# 37600 58468 mvndif
a_39596_58450# 39596 58450 mvndif
a_38116_59010# 38116 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_0.gated_control 31204 57055 p
a_37132_58450# 37132 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 35785 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[7] 35228 58427 mvndif
a_31728_58465# 31728 58465 mvndif
a_32120_58465# 32120 58465 mvndif
a_34544_59010# 34544 59010 mvpdif
a_34192_59010# 34192 59010 mvpdif
a_34684_58890# 34684 58890 p
a_33824_58468# 33824 58468 mvndif
a_34340_59010# 34340 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 32764 58427 mvndif
a_29565_58427# 29565 58427 mvndif
a_27952_58465# 27952 58465 mvndif
a_28344_58465# 28344 58465 mvndif
a_32080_59010# 32080 59010 mvpdif
a_31728_59010# 31728 59010 mvpdif
a_32220_58890# 32220 58890 p
a_31360_58468# 31360 58468 mvndif
a_33356_58450# 33356 58450 mvndif
a_31876_59010# 31876 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_6.gated_control 24964 57055 p
a_30892_58450# 30892 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 29545 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[6] 28988 58427 mvndif
a_25488_58465# 25488 58465 mvndif
a_25880_58465# 25880 58465 mvndif
a_28304_59010# 28304 59010 mvpdif
a_27952_59010# 27952 59010 mvpdif
a_28444_58890# 28444 58890 p
a_27584_58468# 27584 58468 mvndif
a_28100_59010# 28100 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 26524 58427 mvndif
a_23325_58427# 23325 58427 mvndif
a_21712_58465# 21712 58465 mvndif
a_22104_58465# 22104 58465 mvndif
a_25840_59010# 25840 59010 mvpdif
a_25488_59010# 25488 59010 mvpdif
a_25980_58890# 25980 58890 p
a_25120_58468# 25120 58468 mvndif
a_27116_58450# 27116 58450 mvndif
a_25636_59010# 25636 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_5.gated_control 18724 57055 p
a_24652_58450# 24652 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 23305 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[5] 22748 58427 mvndif
a_19248_58465# 19248 58465 mvndif
a_19640_58465# 19640 58465 mvndif
a_22064_59010# 22064 59010 mvpdif
a_21712_59010# 21712 59010 mvpdif
a_22204_58890# 22204 58890 p
a_21344_58468# 21344 58468 mvndif
a_21860_59010# 21860 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 20284 58427 mvndif
a_17085_58427# 17085 58427 mvndif
a_15472_58465# 15472 58465 mvndif
a_15864_58465# 15864 58465 mvndif
a_19600_59010# 19600 59010 mvpdif
a_19248_59010# 19248 59010 mvpdif
a_19740_58890# 19740 58890 p
a_18880_58468# 18880 58468 mvndif
a_20876_58450# 20876 58450 mvndif
a_19396_59010# 19396 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_7.gated_control 12484 57055 p
a_18412_58450# 18412 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 17065 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[4] 16508 58427 mvndif
a_13008_58465# 13008 58465 mvndif
a_13400_58465# 13400 58465 mvndif
a_15824_59010# 15824 59010 mvpdif
a_15472_59010# 15472 59010 mvpdif
a_15964_58890# 15964 58890 p
a_15104_58468# 15104 58468 mvndif
a_15620_59010# 15620 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 14044 58427 mvndif
a_10845_58427# 10845 58427 mvndif
a_9232_58465# 9232 58465 mvndif
a_9624_58465# 9624 58465 mvndif
a_13360_59010# 13360 59010 mvpdif
a_13008_59010# 13008 59010 mvpdif
a_13500_58890# 13500 58890 p
a_12640_58468# 12640 58468 mvndif
a_14636_58450# 14636 58450 mvndif
a_13156_59010# 13156 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_4.gated_control 6244 57055 p
a_12172_58450# 12172 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 10825 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[3] 10268 58427 mvndif
a_6768_58465# 6768 58465 mvndif
a_7160_58465# 7160 58465 mvndif
a_9584_59010# 9584 59010 mvpdif
a_9232_59010# 9232 59010 mvpdif
a_9724_58890# 9724 58890 p
a_8864_58468# 8864 58468 mvndif
a_9380_59010# 9380 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 7804 58427 mvndif
a_4605_58427# 4605 58427 mvndif
a_2992_58465# 2992 58465 mvndif
a_3384_58465# 3384 58465 mvndif
a_7120_59010# 7120 59010 mvpdif
a_6768_59010# 6768 59010 mvpdif
a_7260_58890# 7260 58890 p
a_6400_58468# 6400 58468 mvndif
a_8396_58450# 8396 58450 mvndif
a_6916_59010# 6916 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_8.gated_control 4 57055 p
a_5932_58450# 5932 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I 4585 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[2] 4028 58427 mvndif
a_528_58465# 528 58465 mvndif
a_920_58465# 920 58465 mvndif
a_3344_59010# 3344 59010 mvpdif
a_2992_59010# 2992 59010 mvpdif
a_3484_58890# 3484 58890 p
a_2624_58468# 2624 58468 mvndif
a_3140_59010# 3140 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D 1564 58427 mvndif
a_n1635_58427# -1634 58427 mvndif
a_n3248_58465# -3247 58465 mvndif
a_n2856_58465# -2855 58465 mvndif
a_880_59010# 880 59010 mvpdif
a_528_59010# 528 59010 mvpdif
a_1020_58890# 1020 58890 p
a_160_58468# 160 58468 mvndif
a_2156_58450# 2156 58450 mvndif
a_676_59010# 676 59010 mvpdif
swmatrix_row_10_0.swmatrix_Tgate_9.gated_control -6327 57055 p
a_n308_58450# -307 58450 mvndif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.I -1654 58931 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.Q[1] -2211 58427 mvndif
a_n5712_58465# -5711 58465 mvndif
a_n5320_58465# -5319 58465 mvndif
a_n2896_59010# -2895 59010 mvpdif
a_n3248_59010# -3247 59010 mvpdif
a_n2756_58890# -2755 58890 p
a_n3616_58468# -3615 58468 mvndif
a_n3100_59010# -3099 59010 mvpdif
swmatrix_row_10_0.ShiftReg_row_10_2_0.DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.D -4675 58427 mvndif
a_n5360_59010# -5359 59010 mvpdif
a_n5712_59010# -5711 59010 mvpdif
a_n5220_58890# -5219 58890 p
a_n6080_58468# -6079 58468 mvndif
a_n4084_58450# -4083 58450 mvndif
a_n5564_59010# -5563 59010 mvpdif
a_n6548_58450# -6547 58450 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.ZN -4380 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_4.I -4828 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_6.I -5276 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_1.ZN -5724 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.ZN -6172 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_0.I -6620 59873 mvndif
a_n837_61337# -836 61337 mvndif
En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN -772 61293 p
a_n2181_61337# -2180 61337 mvndif
En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN -2116 61293 p
swmatrix_row_10_0.D_in -5831 58421 p
a_n1225_61293# -1224 61293 p
a_n2569_61293# -2568 61293 p
a_n4934_61667# -4933 61667 mvndif
a_n5494_61667# -5493 61667 mvndif
swmatrix_row_10_23.phi_2 -6740 59829 p
En_clk_din_0.clock -3972 61017 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.ZN -4869 61623 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_5.ZN -5053 61054 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_16.I -5429 61623 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_3.I -5988 61017 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_11.I -6436 61017 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_13.ZN -5613 61054 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.ZN -4380 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_12.I -4828 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_14.I -5276 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_9.ZN -5724 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.ZN -6172 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$6_8.I -6620 62249 mvndif
swmatrix_row_10_23.phi_1 -6740 62205 p
vss 842 60548 m1
