LIBRARY ieee;
USE ieee.std_logic_1164.all;
use work.components.all;

ENTITY mux2to1 IS
    generic(n : integer := 4);
    PORT ( sel, en : IN std_logic;
            a, b : in std_logic_vector((n-1) downto 0);
            f : OUT std_logic_vector((n-1) downto 0));
END mux2to1;

ARCHITECTURE LogicFunc OF mux2to1 IS
    signal s_vec : std_logic_vector ((n-1) downto 0);
BEGIN
    process(s)
        begin
            if (sel='0' and en='1') then
                f <= b;
				elsif (sel='1' and en='1') then
					 f <= (not b);
            else
                f <= a;
            end if;
    end process;   
END LogicFunc;