-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_drop_optional_header_fields_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_dataBuffer3b_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    rxEng_dataBuffer3b_empty_n : IN STD_LOGIC;
    rxEng_dataBuffer3b_read : OUT STD_LOGIC;
    rxEng_optionalFieldsMetaFifo_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    rxEng_optionalFieldsMetaFifo_empty_n : IN STD_LOGIC;
    rxEng_optionalFieldsMetaFifo_read : OUT STD_LOGIC;
    rxEng_optionalFieldsFifo_din : OUT STD_LOGIC_VECTOR (319 downto 0);
    rxEng_optionalFieldsFifo_full_n : IN STD_LOGIC;
    rxEng_optionalFieldsFifo_write : OUT STD_LOGIC;
    rxEng_dataBuffer3_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    rxEng_dataBuffer3_full_n : IN STD_LOGIC;
    rxEng_dataBuffer3_write : OUT STD_LOGIC;
    rxEng_dataOffsetFifo_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    rxEng_dataOffsetFifo_full_n : IN STD_LOGIC;
    rxEng_dataOffsetFifo_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_drop_optional_header_fields_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_23C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111100";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_13F : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv512_lc_10 : STD_LOGIC_VECTOR (511 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv61_1 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv61_0 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv319_lc_1 : STD_LOGIC_VECTOR (318 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv320_lc_11 : STD_LOGIC_VECTOR (319 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv320_lc_12 : STD_LOGIC_VECTOR (319 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv320_lc_2 : STD_LOGIC_VECTOR (319 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op13_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op106_read_state1 : BOOLEAN;
    signal ap_predicate_op109_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal state_V_1_load_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_V_1_load_reg_1412_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_342_reg_1432 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_342_reg_1432_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_reg_1594 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op250_write_state3 : BOOLEAN;
    signal icmp_ln1064_79_reg_1457 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_79_reg_1457_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op253_write_state3 : BOOLEAN;
    signal ap_predicate_op255_write_state3 : BOOLEAN;
    signal tmp_i_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_1554_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_i_reg_1558 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_i_reg_1558_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1577_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_syn_V_reg_1567 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_syn_V_reg_1567_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op259_write_state3 : BOOLEAN;
    signal ap_predicate_op260_write_state3 : BOOLEAN;
    signal ap_predicate_op261_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state_V_1 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dataOffset_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal optionalHeader_header_V : STD_LOGIC_VECTOR (319 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal optionalHeader_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal optionalHeader_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal parseHeader : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal prevWord_data_V_3 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal headerWritten : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rxEng_optionalFieldsMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_dataBuffer3b_blk_n : STD_LOGIC;
    signal rxEng_dataBuffer3_blk_n : STD_LOGIC;
    signal rxEng_dataOffsetFifo_blk_n : STD_LOGIC;
    signal rxEng_optionalFieldsFifo_blk_n : STD_LOGIC;
    signal reg_314 : STD_LOGIC_VECTOR (576 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_314_pp0_iter1_reg : STD_LOGIC_VECTOR (576 downto 0);
    signal optionalHeader_ready_load_load_fu_327_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal optionalHeader_ready_load_reg_1416 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_1420 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Val2_67_reg_1426 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_5_fu_343_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_data_V_5_reg_1436 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_keep_V_6_reg_1441 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln414_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_reg_1449 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_79_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln6_fu_385_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln6_reg_1461 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln599_fu_397_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln599_reg_1468 : STD_LOGIC_VECTOR (9 downto 0);
    signal bvh_d_index_fu_403_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal bvh_d_index_reg_1473 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln600_fu_411_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln600_reg_1480 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln600_fu_415_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln600_reg_1485 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln674_fu_421_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln674_reg_1491 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln414_3_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_3_reg_1496 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln414_fu_445_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln414_reg_1502 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln414_28_fu_493_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_28_reg_1507 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln414_4_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_4_reg_1513 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_31_fu_559_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_31_reg_1519 : STD_LOGIC_VECTOR (63 downto 0);
    signal sendWord_last_V_5_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_5_reg_1525 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_5_reg_1525_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_650_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_reg_1530 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln4_fu_668_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln4_reg_1537 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln391_fu_752_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln391_reg_1544 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln391_1_fu_824_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln391_1_reg_1549 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_dataOffset_V_fu_830_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_dataOffset_V_reg_1562 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_dataOffset_V_reg_1562_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_syn_V_fu_834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_347_fu_852_p1 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_347_reg_1571 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_347_reg_1571_pp0_iter1_reg : STD_LOGIC_VECTOR (319 downto 0);
    signal icmp_ln1064_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_238_fu_1038_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal or_ln582_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_253_fu_1206_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_253_reg_1598 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_255_fu_1286_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_255_reg_1603 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_260_fu_1368_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_260_reg_1608 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_261_fu_1373_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_261_reg_1613 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln563_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_234 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln566_fu_933_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln563_fu_898_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln611_fu_641_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_015_reg_276 : STD_LOGIC_VECTOR (319 downto 0);
    signal ap_phi_reg_pp0_iter1_p_015_reg_276 : STD_LOGIC_VECTOR (319 downto 0);
    signal ap_phi_reg_pp0_iter2_p_015_reg_276 : STD_LOGIC_VECTOR (319 downto 0);
    signal add_ln67_fu_355_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_V_fu_842_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_011_fu_1395_p4 : STD_LOGIC_VECTOR (576 downto 0);
    signal p_010_fu_1403_p4 : STD_LOGIC_VECTOR (576 downto 0);
    signal shl_ln5_fu_347_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln599_fu_393_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_343_fu_427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln414_33_fu_435_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln414_14_fu_459_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln414_24_fu_451_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln414_26_fu_465_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln414_35_fu_473_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_36_fu_477_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln414_10_fu_481_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_17_fu_487_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_345_fu_499_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln414_37_fu_507_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln414_16_fu_525_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_28_fu_517_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_30_fu_531_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln414_39_fu_539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_40_fu_543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln414_12_fu_547_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_18_fu_553_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln819_1_fu_565_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln819_1_fu_569_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal grp_fu_296_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal and_ln819_1_fu_575_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal bvh_1_fu_599_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln819_2_fu_607_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln819_2_fu_611_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal and_ln819_2_fu_617_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal p_Result_s_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1068_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln611_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln621_fu_658_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln622_fu_676_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln621_fu_662_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_686_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln391_fu_694_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln391_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln391_fu_712_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln391_fu_704_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln391_2_fu_718_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln391_3_fu_726_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln391_4_fu_730_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln391_fu_734_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln391_fu_740_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln391_fu_746_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal sub_ln622_fu_680_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_336_fu_758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln391_5_fu_766_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln391_1_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln391_1_fu_784_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln391_3_fu_776_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln391_4_fu_790_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln391_6_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln391_7_fu_802_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln391_1_fu_806_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln391_1_fu_812_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln391_3_fu_818_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln563_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bvh_fu_903_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln819_fu_911_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln819_fu_915_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal and_ln819_fu_921_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal p_Result_239_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_fu_964_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal st_fu_968_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_348_fu_960_p1 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_fu_976_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_342_fu_983_p4 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_22_fu_1000_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_23_fu_1007_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_fu_1014_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal xor_ln414_fu_1020_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal select_ln414_21_fu_993_p3 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_24_fu_1026_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal and_ln414_25_fu_1032_p2 : STD_LOGIC_VECTOR (319 downto 0);
    signal xor_ln582_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln674_22_fu_1068_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln674_23_fu_1071_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_22_fu_1074_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_23_fu_1079_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_31_fu_1091_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_248_fu_1085_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_15_fu_1094_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln674_24_fu_1106_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_25_fu_1109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_24_fu_1112_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_25_fu_1117_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_32_fu_1129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_250_fu_1123_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_16_fu_1132_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_26_fu_1144_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_26_fu_1147_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal select_ln414_25_fu_1158_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_252_fu_1153_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_34_fu_1163_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln414_fu_1167_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_344_fu_1173_p4 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_249_fu_1100_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln414_5_fu_1190_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal select_ln414_27_fu_1183_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_29_fu_1195_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln414_30_fu_1201_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal sub_ln674_13_fu_1212_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln674_27_fu_1217_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_27_fu_1221_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln414_15_fu_1232_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln414_29_fu_1237_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_254_fu_1227_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_38_fu_1243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln414_11_fu_1247_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_346_fu_1253_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_251_fu_1138_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln414_6_fu_1270_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln414_31_fu_1263_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_32_fu_1275_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln414_33_fu_1281_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_fu_1292_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln674_19_fu_1295_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_fu_1298_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln674_19_fu_1303_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln414_fu_1315_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_256_fu_1309_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln414_fu_1318_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln674_20_fu_1330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln674_21_fu_1333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_20_fu_1336_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln674_21_fu_1341_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln414_30_fu_1353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_258_fu_1347_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln414_14_fu_1356_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_257_fu_1324_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_259_fu_1362_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_399 : BOOLEAN;
    signal ap_condition_317 : BOOLEAN;
    signal ap_condition_384 : BOOLEAN;
    signal ap_condition_433 : BOOLEAN;
    signal ap_condition_415 : BOOLEAN;
    signal ap_condition_60 : BOOLEAN;
    signal ap_condition_1165 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (icmp_ln1064_fu_868_p2 = ap_const_lv1_0) and (tmp_syn_V_fu_834_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260 <= ap_const_lv1_1;
            elsif (((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (icmp_ln1064_fu_868_p2 = ap_const_lv1_0) and (tmp_syn_V_fu_834_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (icmp_ln1064_fu_868_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260 <= ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_260;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_015_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_384)) then
                if ((ap_const_boolean_1 = ap_condition_317)) then 
                    ap_phi_reg_pp0_iter2_p_015_reg_276 <= p_Result_238_fu_1038_p2;
                elsif ((ap_const_boolean_1 = ap_condition_399)) then 
                    ap_phi_reg_pp0_iter2_p_015_reg_276 <= optionalHeader_header_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_015_reg_276 <= ap_phi_reg_pp0_iter1_p_015_reg_276;
                end if;
            end if; 
        end if;
    end process;

    headerWritten_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_384)) then
                if ((ap_const_boolean_1 = ap_condition_415)) then 
                    headerWritten <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_433)) then 
                    headerWritten <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    optionalHeader_header_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_384)) then
                if ((ap_const_boolean_1 = ap_condition_415)) then 
                    optionalHeader_header_V <= tmp_347_reg_1571;
                elsif ((ap_const_boolean_1 = ap_condition_317)) then 
                    optionalHeader_header_V <= p_Result_238_fu_1038_p2;
                end if;
            end if; 
        end if;
    end process;

    optionalHeader_idx_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1165)) then
                if ((ap_const_boolean_1 = ap_condition_60)) then 
                    optionalHeader_idx <= ap_const_lv16_1;
                elsif (((state_V_1 = ap_const_lv2_1) and (optionalHeader_ready_load_load_fu_327_p1 = ap_const_lv1_0))) then 
                    optionalHeader_idx <= add_ln67_fu_355_p2;
                end if;
            end if; 
        end if;
    end process;

    prevWord_data_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1165)) then
                if ((ap_const_boolean_1 = ap_condition_60)) then 
                    prevWord_data_V_3 <= tmp_data_V_fu_842_p1;
                elsif ((state_V_1 = ap_const_lv2_1)) then 
                    prevWord_data_V_3 <= tmp_data_V_5_fu_343_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (icmp_ln1064_79_fu_379_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln414_28_reg_1507 <= and_ln414_28_fu_493_p2;
                and_ln414_31_reg_1519 <= and_ln414_31_fu_559_p2;
                    bvh_d_index_reg_1473(5 downto 2) <= bvh_d_index_fu_403_p3(5 downto 2);
                icmp_ln414_3_reg_1496 <= icmp_ln414_3_fu_439_p2;
                icmp_ln414_4_reg_1513 <= icmp_ln414_4_fu_511_p2;
                sendWord_last_V_5_reg_1525 <= sendWord_last_V_5_fu_581_p2;
                    shl_ln6_reg_1461(8 downto 5) <= shl_ln6_fu_385_p3(8 downto 5);
                    sub_ln414_reg_1502(9 downto 5) <= sub_ln414_fu_445_p2(9 downto 5);
                    sub_ln599_reg_1468(9 downto 5) <= sub_ln599_fu_397_p2(9 downto 5);
                    sub_ln600_reg_1485(6 downto 2) <= sub_ln600_fu_415_p2(6 downto 2);
                    sub_ln674_reg_1491(9 downto 5) <= sub_ln674_fu_421_p2(9 downto 5);
                    zext_ln600_reg_1480(5 downto 2) <= zext_ln600_fu_411_p1(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_015_reg_276 <= ap_phi_reg_pp0_iter0_p_015_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dataOffset_V <= tmp_dataOffset_V_fu_830_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1064_79_reg_1457 <= icmp_ln1064_79_fu_379_p2;
                tmp_data_V_5_reg_1436 <= tmp_data_V_5_fu_343_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1064_79_reg_1457_pp0_iter1_reg <= icmp_ln1064_79_reg_1457;
                icmp_ln1064_reg_1577_pp0_iter1_reg <= icmp_ln1064_reg_1577;
                optionalHeader_ready_load_reg_1416 <= optionalHeader_ready;
                p_Val2_67_reg_1426 <= prevWord_keep_V_6;
                p_Val2_s_reg_1420 <= prevWord_data_V_3;
                reg_314_pp0_iter1_reg <= reg_314;
                sendWord_last_V_5_reg_1525_pp0_iter1_reg <= sendWord_last_V_5_reg_1525;
                state_V_1_load_reg_1412 <= state_V_1;
                state_V_1_load_reg_1412_pp0_iter1_reg <= state_V_1_load_reg_1412;
                tmp_347_reg_1571_pp0_iter1_reg <= tmp_347_reg_1571;
                tmp_62_i_reg_1558_pp0_iter1_reg <= tmp_62_i_reg_1558;
                tmp_dataOffset_V_reg_1562_pp0_iter1_reg <= tmp_dataOffset_V_reg_1562;
                tmp_i_342_reg_1432_pp0_iter1_reg <= tmp_i_342_reg_1432;
                tmp_i_reg_1554_pp0_iter1_reg <= tmp_i_reg_1554;
                tmp_syn_V_reg_1567_pp0_iter1_reg <= tmp_syn_V_reg_1567;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1064_reg_1577 <= icmp_ln1064_fu_868_p2;
                tmp_347_reg_1571 <= tmp_347_fu_852_p1;
                tmp_dataOffset_V_reg_1562 <= tmp_dataOffset_V_fu_830_p1;
                tmp_syn_V_reg_1567 <= rxEng_optionalFieldsMetaFifo_dout(8 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (optionalHeader_ready_load_load_fu_327_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln414_reg_1449 <= icmp_ln414_fu_361_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (optionalHeader_ready_load_load_fu_327_p1 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                optionalHeader_ready <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_342_reg_1432 = ap_const_lv1_1) and (state_V_1_load_reg_1412 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln582_reg_1594 <= or_ln582_fu_1056_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_342_reg_1432 = ap_const_lv1_1) and (state_V_1_load_reg_1412 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1064_79_reg_1457 = ap_const_lv1_0))) then
                p_Result_253_reg_1598 <= p_Result_253_fu_1206_p2;
                p_Result_255_reg_1603 <= p_Result_255_fu_1286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_1_load_reg_1412 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_260_reg_1608 <= p_Result_260_fu_1368_p2;
                p_Result_261_reg_1613 <= p_Result_261_fu_1373_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1_load_reg_1412 = ap_const_lv2_2)) and not((state_V_1_load_reg_1412 = ap_const_lv2_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_62_i_reg_1558 = ap_const_lv1_1) and (tmp_i_reg_1554 = ap_const_lv1_1))) then
                parseHeader <= ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                prevWord_keep_V_6 <= rxEng_dataBuffer3b_dout(575 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op109_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_314 <= rxEng_dataBuffer3b_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_1 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    shl_ln4_reg_1537(5 downto 2) <= shl_ln4_fu_668_p3(5 downto 2);
                    shl_ln_reg_1530(8 downto 5) <= shl_ln_fu_650_p3(8 downto 5);
                xor_ln391_1_reg_1549 <= xor_ln391_1_fu_824_p2;
                xor_ln391_reg_1544 <= xor_ln391_fu_752_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_V_1 <= ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_62_i_reg_1558 <= grp_nbreadreq_fu_156_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_V_1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_342_reg_1432 <= grp_nbreadreq_fu_156_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_1554 <= tmp_i_nbreadreq_fu_170_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_keep_V_6_reg_1441 <= rxEng_dataBuffer3b_dout(575 downto 512);
            end if;
        end if;
    end process;
    shl_ln6_reg_1461(4 downto 0) <= "00000";
    sub_ln599_reg_1468(4 downto 0) <= "00000";
    bvh_d_index_reg_1473(1 downto 0) <= "00";
    zext_ln600_reg_1480(1 downto 0) <= "00";
    zext_ln600_reg_1480(6) <= '0';
    sub_ln600_reg_1485(1 downto 0) <= "00";
    sub_ln674_reg_1491(4 downto 0) <= "00000";
    sub_ln414_reg_1502(4 downto 0) <= "11111";
    shl_ln_reg_1530(4 downto 0) <= "00000";
    shl_ln4_reg_1537(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln67_fu_355_p2 <= std_logic_vector(unsigned(optionalHeader_idx) + unsigned(ap_const_lv16_1));
    and_ln391_3_fu_818_p2 <= (shl_ln391_1_fu_806_p2 and lshr_ln391_1_fu_812_p2);
    and_ln391_fu_746_p2 <= (shl_ln391_fu_734_p2 and lshr_ln391_fu_740_p2);
    and_ln414_24_fu_1026_p2 <= (xor_ln414_fu_1020_p2 and optionalHeader_header_V);
    and_ln414_25_fu_1032_p2 <= (select_ln414_21_fu_993_p3 and and_ln414_fu_1014_p2);
    and_ln414_28_fu_493_p2 <= (shl_ln414_10_fu_481_p2 and lshr_ln414_17_fu_487_p2);
    and_ln414_29_fu_1195_p2 <= (xor_ln414_5_fu_1190_p2 and p_Result_249_fu_1100_p2);
    and_ln414_30_fu_1201_p2 <= (select_ln414_27_fu_1183_p3 and and_ln414_28_reg_1507);
    and_ln414_31_fu_559_p2 <= (shl_ln414_12_fu_547_p2 and lshr_ln414_18_fu_553_p2);
    and_ln414_32_fu_1275_p2 <= (xor_ln414_6_fu_1270_p2 and p_Result_251_fu_1138_p2);
    and_ln414_33_fu_1281_p2 <= (select_ln414_31_fu_1263_p3 and and_ln414_31_reg_1519);
    and_ln414_fu_1014_p2 <= (select_ln414_23_fu_1007_p3 and select_ln414_22_fu_1000_p3);
    and_ln611_fu_635_p2 <= (xor_ln1068_fu_629_p2 and p_Result_s_fu_623_p2);
    and_ln819_1_fu_575_p2 <= (shl_ln819_1_fu_569_p2 and grp_fu_296_p4);
    and_ln819_2_fu_617_p2 <= (shl_ln819_2_fu_611_p2 and grp_fu_296_p4);
    and_ln819_fu_921_p2 <= (shl_ln819_fu_915_p2 and grp_fu_296_p4);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op106_read_state1, ap_predicate_op109_read_state1, ap_done_reg, rxEng_optionalFieldsFifo_full_n, state_V_1_load_reg_1412_pp0_iter1_reg, ap_predicate_op250_write_state3, rxEng_dataBuffer3_full_n, ap_predicate_op253_write_state3, ap_predicate_op255_write_state3, rxEng_dataOffsetFifo_full_n, ap_predicate_op259_write_state3, ap_predicate_op260_write_state3, ap_predicate_op261_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op109_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)) or ((ap_predicate_op106_read_state1 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op250_write_state3 = ap_const_boolean_1) and (rxEng_optionalFieldsFifo_full_n = ap_const_logic_0)) or ((rxEng_optionalFieldsFifo_full_n = ap_const_logic_0) and (ap_predicate_op260_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op259_write_state3 = ap_const_boolean_1) and (rxEng_dataOffsetFifo_full_n = ap_const_logic_0)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op261_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op106_read_state1, ap_predicate_op109_read_state1, ap_done_reg, rxEng_optionalFieldsFifo_full_n, state_V_1_load_reg_1412_pp0_iter1_reg, ap_predicate_op250_write_state3, rxEng_dataBuffer3_full_n, ap_predicate_op253_write_state3, ap_predicate_op255_write_state3, rxEng_dataOffsetFifo_full_n, ap_predicate_op259_write_state3, ap_predicate_op260_write_state3, ap_predicate_op261_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op109_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)) or ((ap_predicate_op106_read_state1 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op250_write_state3 = ap_const_boolean_1) and (rxEng_optionalFieldsFifo_full_n = ap_const_logic_0)) or ((rxEng_optionalFieldsFifo_full_n = ap_const_logic_0) and (ap_predicate_op260_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op259_write_state3 = ap_const_boolean_1) and (rxEng_dataOffsetFifo_full_n = ap_const_logic_0)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op261_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter2, rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op106_read_state1, ap_predicate_op109_read_state1, ap_done_reg, rxEng_optionalFieldsFifo_full_n, state_V_1_load_reg_1412_pp0_iter1_reg, ap_predicate_op250_write_state3, rxEng_dataBuffer3_full_n, ap_predicate_op253_write_state3, ap_predicate_op255_write_state3, rxEng_dataOffsetFifo_full_n, ap_predicate_op259_write_state3, ap_predicate_op260_write_state3, ap_predicate_op261_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op109_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)) or ((ap_predicate_op106_read_state1 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_predicate_op250_write_state3 = ap_const_boolean_1) and (rxEng_optionalFieldsFifo_full_n = ap_const_logic_0)) or ((rxEng_optionalFieldsFifo_full_n = ap_const_logic_0) and (ap_predicate_op260_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op259_write_state3 = ap_const_boolean_1) and (rxEng_dataOffsetFifo_full_n = ap_const_logic_0)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op261_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op106_read_state1, ap_predicate_op109_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op109_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)) or ((ap_predicate_op106_read_state1 = ap_const_boolean_1) and (rxEng_optionalFieldsMetaFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (rxEng_dataBuffer3b_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rxEng_optionalFieldsFifo_full_n, state_V_1_load_reg_1412_pp0_iter1_reg, ap_predicate_op250_write_state3, rxEng_dataBuffer3_full_n, ap_predicate_op253_write_state3, ap_predicate_op255_write_state3, rxEng_dataOffsetFifo_full_n, ap_predicate_op259_write_state3, ap_predicate_op260_write_state3, ap_predicate_op261_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((ap_predicate_op250_write_state3 = ap_const_boolean_1) and (rxEng_optionalFieldsFifo_full_n = ap_const_logic_0)) or ((rxEng_optionalFieldsFifo_full_n = ap_const_logic_0) and (ap_predicate_op260_write_state3 = ap_const_boolean_1)) or ((ap_predicate_op259_write_state3 = ap_const_boolean_1) and (rxEng_dataOffsetFifo_full_n = ap_const_logic_0)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op261_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op255_write_state3 = ap_const_boolean_1)) or ((rxEng_dataBuffer3_full_n = ap_const_logic_0) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_1165_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_156_p3, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1165 <= ((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_317_assign_proc : process(state_V_1_load_reg_1412, tmp_i_342_reg_1432, optionalHeader_ready_load_reg_1416)
    begin
                ap_condition_317 <= ((tmp_i_342_reg_1432 = ap_const_lv1_1) and (state_V_1_load_reg_1412 = ap_const_lv2_1) and (optionalHeader_ready_load_reg_1416 = ap_const_lv1_0));
    end process;


    ap_condition_384_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_384 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_399_assign_proc : process(state_V_1_load_reg_1412, tmp_i_342_reg_1432, optionalHeader_ready_load_reg_1416)
    begin
                ap_condition_399 <= ((tmp_i_342_reg_1432 = ap_const_lv1_1) and (state_V_1_load_reg_1412 = ap_const_lv2_1) and (optionalHeader_ready_load_reg_1416 = ap_const_lv1_1));
    end process;


    ap_condition_415_assign_proc : process(state_V_1_load_reg_1412, tmp_i_reg_1554, tmp_62_i_reg_1558)
    begin
                ap_condition_415 <= (not((state_V_1_load_reg_1412 = ap_const_lv2_2)) and not((state_V_1_load_reg_1412 = ap_const_lv2_1)) and (tmp_62_i_reg_1558 = ap_const_lv1_1) and (tmp_i_reg_1554 = ap_const_lv1_1));
    end process;


    ap_condition_433_assign_proc : process(state_V_1_load_reg_1412, tmp_i_342_reg_1432, or_ln582_fu_1056_p2)
    begin
                ap_condition_433 <= ((tmp_i_342_reg_1432 = ap_const_lv1_1) and (state_V_1_load_reg_1412 = ap_const_lv2_1) and (or_ln582_fu_1056_p2 = ap_const_lv1_0));
    end process;


    ap_condition_60_assign_proc : process(tmp_i_nbreadreq_fu_170_p3, state_V_1)
    begin
                ap_condition_60 <= (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16_assign_proc : process(grp_nbreadreq_fu_156_p3, tmp_i_nbreadreq_fu_170_p3, state_V_1, ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_205, or_ln563_fu_892_p2, grp_fu_306_p3)
    begin
        if (((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_0)) or (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_0)) or ((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (grp_fu_306_p3 = ap_const_lv1_0)) or ((grp_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (state_V_1 = ap_const_lv2_1)))) then 
            ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 <= ap_const_lv1_0;
        elsif (((state_V_1 = ap_const_lv2_2) or (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (or_ln563_fu_892_p2 = ap_const_lv1_1)) or (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (or_ln563_fu_892_p2 = ap_const_lv1_0)) or ((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (grp_fu_306_p3 = ap_const_lv1_1)))) then 
            ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 <= ap_const_lv1_1;
        else 
            ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 <= ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_205;
        end if; 
    end process;


    ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16_assign_proc : process(grp_nbreadreq_fu_156_p3, tmp_i_nbreadreq_fu_170_p3, state_V_1, or_ln563_fu_892_p2, grp_fu_306_p3, ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_234, select_ln566_fu_933_p3, zext_ln563_fu_898_p1, select_ln611_fu_641_p3)
    begin
        if (((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1) and (grp_fu_306_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 <= select_ln611_fu_641_p3;
        elsif ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (or_ln563_fu_892_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 <= zext_ln563_fu_898_p1;
        elsif ((not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (or_ln563_fu_892_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 <= select_ln566_fu_933_p3;
        elsif ((state_V_1 = ap_const_lv2_2)) then 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 <= ap_const_lv2_0;
        else 
            ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 <= ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_234;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_015_reg_276 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_260 <= "X";
    ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_205 <= "X";
    ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_234 <= "XX";

    ap_predicate_op106_read_state1_assign_proc : process(grp_nbreadreq_fu_156_p3, tmp_i_nbreadreq_fu_170_p3, state_V_1)
    begin
                ap_predicate_op106_read_state1 <= (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op109_read_state1_assign_proc : process(grp_nbreadreq_fu_156_p3, tmp_i_nbreadreq_fu_170_p3, state_V_1)
    begin
                ap_predicate_op109_read_state1 <= (not((state_V_1 = ap_const_lv2_2)) and not((state_V_1 = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_170_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_156_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op13_read_state1_assign_proc : process(grp_nbreadreq_fu_156_p3, state_V_1)
    begin
                ap_predicate_op13_read_state1 <= ((grp_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv2_1));
    end process;


    ap_predicate_op250_write_state3_assign_proc : process(state_V_1_load_reg_1412_pp0_iter1_reg, tmp_i_342_reg_1432_pp0_iter1_reg, or_ln582_reg_1594)
    begin
                ap_predicate_op250_write_state3 <= ((or_ln582_reg_1594 = ap_const_lv1_0) and (tmp_i_342_reg_1432_pp0_iter1_reg = ap_const_lv1_1) and (state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_1));
    end process;


    ap_predicate_op253_write_state3_assign_proc : process(state_V_1_load_reg_1412_pp0_iter1_reg, tmp_i_342_reg_1432_pp0_iter1_reg, icmp_ln1064_79_reg_1457_pp0_iter1_reg)
    begin
                ap_predicate_op253_write_state3 <= ((tmp_i_342_reg_1432_pp0_iter1_reg = ap_const_lv1_1) and (state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_1) and (icmp_ln1064_79_reg_1457_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op255_write_state3_assign_proc : process(state_V_1_load_reg_1412_pp0_iter1_reg, tmp_i_342_reg_1432_pp0_iter1_reg, icmp_ln1064_79_reg_1457_pp0_iter1_reg)
    begin
                ap_predicate_op255_write_state3 <= ((tmp_i_342_reg_1432_pp0_iter1_reg = ap_const_lv1_1) and (state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_1) and (icmp_ln1064_79_reg_1457_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op259_write_state3_assign_proc : process(state_V_1_load_reg_1412_pp0_iter1_reg, tmp_i_reg_1554_pp0_iter1_reg, tmp_62_i_reg_1558_pp0_iter1_reg, icmp_ln1064_reg_1577_pp0_iter1_reg, tmp_syn_V_reg_1567_pp0_iter1_reg)
    begin
                ap_predicate_op259_write_state3 <= (not((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_1)) and not((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2)) and (tmp_syn_V_reg_1567_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1064_reg_1577_pp0_iter1_reg = ap_const_lv1_0) and (tmp_62_i_reg_1558_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_1554_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op260_write_state3_assign_proc : process(state_V_1_load_reg_1412_pp0_iter1_reg, tmp_i_reg_1554_pp0_iter1_reg, tmp_62_i_reg_1558_pp0_iter1_reg, icmp_ln1064_reg_1577_pp0_iter1_reg, tmp_syn_V_reg_1567_pp0_iter1_reg)
    begin
                ap_predicate_op260_write_state3 <= (not((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_1)) and not((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2)) and (tmp_syn_V_reg_1567_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1064_reg_1577_pp0_iter1_reg = ap_const_lv1_0) and (tmp_62_i_reg_1558_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_1554_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op261_write_state3_assign_proc : process(state_V_1_load_reg_1412_pp0_iter1_reg, tmp_i_reg_1554_pp0_iter1_reg, tmp_62_i_reg_1558_pp0_iter1_reg, icmp_ln1064_reg_1577_pp0_iter1_reg)
    begin
                ap_predicate_op261_write_state3 <= (not((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_1)) and not((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2)) and (icmp_ln1064_reg_1577_pp0_iter1_reg = ap_const_lv1_1) and (tmp_62_i_reg_1558_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_1554_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bvh_1_fu_599_p3 <= (dataOffset_V & ap_const_lv2_0);
    bvh_d_index_fu_403_p3 <= (dataOffset_V & ap_const_lv2_0);
    bvh_fu_903_p3 <= (tmp_dataOffset_V_fu_830_p1 & ap_const_lv2_0);
    grp_fu_296_p4 <= rxEng_dataBuffer3b_dout(572 downto 512);
    grp_fu_306_p3 <= rxEng_dataBuffer3b_dout(576 downto 576);
    grp_nbreadreq_fu_156_p3 <= (0=>(rxEng_dataBuffer3b_empty_n), others=>'-');
    icmp_ln1064_79_fu_379_p2 <= "1" when (dataOffset_V = ap_const_lv4_0) else "0";
    icmp_ln1064_fu_868_p2 <= "1" when (tmp_dataOffset_V_fu_830_p1 = ap_const_lv4_0) else "0";
    icmp_ln391_1_fu_770_p2 <= "0" when (zext_ln391_5_fu_766_p1 = ap_const_lv26_0) else "1";
    icmp_ln391_fu_698_p2 <= "0" when (zext_ln391_fu_694_p1 = ap_const_lv23_0) else "1";
    icmp_ln414_3_fu_439_p2 <= "0" when (zext_ln414_33_fu_435_p1 = ap_const_lv23_0) else "1";
    icmp_ln414_4_fu_511_p2 <= "0" when (zext_ln414_37_fu_507_p1 = ap_const_lv26_0) else "1";
    icmp_ln414_fu_361_p2 <= "1" when (unsigned(shl_ln5_fu_347_p3) > unsigned(ap_const_lv25_13F)) else "0";
    lshr_ln391_1_fu_812_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln391_7_fu_802_p1(31-1 downto 0)))));
    lshr_ln391_fu_740_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln391_4_fu_730_p1(31-1 downto 0)))));
    lshr_ln414_14_fu_1356_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_30_fu_1353_p1(31-1 downto 0)))));
    lshr_ln414_15_fu_1094_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln414_31_fu_1091_p1(31-1 downto 0)))));
    lshr_ln414_16_fu_1132_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_32_fu_1129_p1(31-1 downto 0)))));
    lshr_ln414_17_fu_487_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln414_36_fu_477_p1(31-1 downto 0)))));
    lshr_ln414_18_fu_553_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_40_fu_543_p1(31-1 downto 0)))));
    lshr_ln414_fu_1318_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln414_fu_1315_p1(31-1 downto 0)))));
    lshr_ln674_19_fu_1303_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln674_19_fu_1295_p1(31-1 downto 0)))));
    lshr_ln674_20_fu_1336_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_67_reg_1426),to_integer(unsigned('0' & zext_ln674_20_fu_1330_p1(31-1 downto 0)))));
    lshr_ln674_21_fu_1341_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln674_21_fu_1333_p1(31-1 downto 0)))));
    lshr_ln674_22_fu_1074_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_s_reg_1420),to_integer(unsigned('0' & zext_ln674_22_fu_1068_p1(31-1 downto 0)))));
    lshr_ln674_23_fu_1079_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln674_23_fu_1071_p1(31-1 downto 0)))));
    lshr_ln674_24_fu_1112_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_67_reg_1426),to_integer(unsigned('0' & zext_ln674_24_fu_1106_p1(31-1 downto 0)))));
    lshr_ln674_25_fu_1117_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln674_25_fu_1109_p1(31-1 downto 0)))));
    lshr_ln674_26_fu_1147_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln674_26_fu_1144_p1(31-1 downto 0)))));
    lshr_ln674_27_fu_1221_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln674_27_fu_1217_p1(31-1 downto 0)))));
    lshr_ln674_fu_1298_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_s_reg_1420),to_integer(unsigned('0' & zext_ln674_fu_1292_p1(31-1 downto 0)))));
    optionalHeader_ready_load_load_fu_327_p1 <= optionalHeader_ready;
    or_ln563_fu_892_p2 <= (xor_ln563_fu_886_p2 or icmp_ln1064_fu_868_p2);
    or_ln582_fu_1056_p2 <= (xor_ln582_fu_1050_p2 or headerWritten);
    p_010_fu_1403_p4 <= ((ap_const_lv1_1 & p_Result_261_reg_1613) & p_Result_260_reg_1608);
    p_011_fu_1395_p4 <= ((sendWord_last_V_5_reg_1525_pp0_iter1_reg & p_Result_255_reg_1603) & p_Result_253_reg_1598);
    p_Result_238_fu_1038_p2 <= (and_ln414_25_fu_1032_p2 or and_ln414_24_fu_1026_p2);
    p_Result_239_fu_927_p2 <= "1" when (and_ln819_fu_921_p2 = ap_const_lv61_0) else "0";
    p_Result_248_fu_1085_p2 <= (lshr_ln674_23_fu_1079_p2 and lshr_ln674_22_fu_1074_p2);
    p_Result_249_fu_1100_p2 <= (p_Result_248_fu_1085_p2 and lshr_ln414_15_fu_1094_p2);
    p_Result_250_fu_1123_p2 <= (lshr_ln674_25_fu_1117_p2 and lshr_ln674_24_fu_1112_p2);
    p_Result_251_fu_1138_p2 <= (p_Result_250_fu_1123_p2 and lshr_ln414_16_fu_1132_p2);
    p_Result_252_fu_1153_p2 <= (tmp_data_V_5_reg_1436 and lshr_ln674_26_fu_1147_p2);
    p_Result_253_fu_1206_p2 <= (and_ln414_30_fu_1201_p2 or and_ln414_29_fu_1195_p2);
    p_Result_254_fu_1227_p2 <= (tmp_keep_V_6_reg_1441 and lshr_ln674_27_fu_1221_p2);
    p_Result_255_fu_1286_p2 <= (and_ln414_33_fu_1281_p2 or and_ln414_32_fu_1275_p2);
    p_Result_256_fu_1309_p2 <= (lshr_ln674_fu_1298_p2 and lshr_ln674_19_fu_1303_p2);
    p_Result_257_fu_1324_p2 <= (p_Result_256_fu_1309_p2 and lshr_ln414_fu_1318_p2);
    p_Result_258_fu_1347_p2 <= (lshr_ln674_21_fu_1341_p2 and lshr_ln674_20_fu_1336_p2);
    p_Result_259_fu_1362_p2 <= (p_Result_258_fu_1347_p2 and lshr_ln414_14_fu_1356_p2);
    p_Result_260_fu_1368_p2 <= (xor_ln391_reg_1544 and p_Result_257_fu_1324_p2);
    p_Result_261_fu_1373_p2 <= (xor_ln391_1_reg_1549 and p_Result_259_fu_1362_p2);
    p_Result_s_fu_623_p2 <= "0" when (and_ln819_2_fu_617_p2 = ap_const_lv61_0) else "1";

    rxEng_dataBuffer3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, state_V_1_load_reg_1412_pp0_iter1_reg, rxEng_dataBuffer3_full_n, ap_predicate_op253_write_state3, ap_predicate_op255_write_state3, ap_predicate_op261_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op261_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op255_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)) or ((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxEng_dataBuffer3_blk_n <= rxEng_dataBuffer3_full_n;
        else 
            rxEng_dataBuffer3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer3_din_assign_proc : process(ap_enable_reg_pp0_iter2, state_V_1_load_reg_1412_pp0_iter1_reg, ap_predicate_op253_write_state3, ap_predicate_op255_write_state3, ap_predicate_op261_write_state3, reg_314_pp0_iter1_reg, ap_block_pp0_stage0_01001, p_011_fu_1395_p4, p_010_fu_1403_p4)
    begin
        if (((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            rxEng_dataBuffer3_din <= p_010_fu_1403_p4;
        elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op261_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op255_write_state3 = ap_const_boolean_1)))) then 
            rxEng_dataBuffer3_din <= reg_314_pp0_iter1_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op253_write_state3 = ap_const_boolean_1))) then 
            rxEng_dataBuffer3_din <= p_011_fu_1395_p4;
        else 
            rxEng_dataBuffer3_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_dataBuffer3_write_assign_proc : process(ap_enable_reg_pp0_iter2, state_V_1_load_reg_1412_pp0_iter1_reg, ap_predicate_op253_write_state3, ap_predicate_op255_write_state3, ap_predicate_op261_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op261_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op255_write_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op253_write_state3 = ap_const_boolean_1)) or ((state_V_1_load_reg_1412_pp0_iter1_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_dataBuffer3_write <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer3b_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng_dataBuffer3b_empty_n, ap_predicate_op13_read_state1, ap_predicate_op109_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op109_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxEng_dataBuffer3b_blk_n <= rxEng_dataBuffer3b_empty_n;
        else 
            rxEng_dataBuffer3b_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer3b_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op13_read_state1, ap_predicate_op109_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op109_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op13_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxEng_dataBuffer3b_read <= ap_const_logic_1;
        else 
            rxEng_dataBuffer3b_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataOffsetFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_dataOffsetFifo_full_n, ap_predicate_op259_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op259_write_state3 = ap_const_boolean_1))) then 
            rxEng_dataOffsetFifo_blk_n <= rxEng_dataOffsetFifo_full_n;
        else 
            rxEng_dataOffsetFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_dataOffsetFifo_din <= tmp_dataOffset_V_reg_1562_pp0_iter1_reg;

    rxEng_dataOffsetFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op259_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op259_write_state3 = ap_const_boolean_1))) then 
            rxEng_dataOffsetFifo_write <= ap_const_logic_1;
        else 
            rxEng_dataOffsetFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFieldsFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_optionalFieldsFifo_full_n, ap_predicate_op250_write_state3, ap_predicate_op260_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op250_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op260_write_state3 = ap_const_boolean_1)))) then 
            rxEng_optionalFieldsFifo_blk_n <= rxEng_optionalFieldsFifo_full_n;
        else 
            rxEng_optionalFieldsFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFieldsFifo_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op250_write_state3, ap_predicate_op260_write_state3, tmp_347_reg_1571_pp0_iter1_reg, ap_phi_reg_pp0_iter2_p_015_reg_276, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op260_write_state3 = ap_const_boolean_1)) then 
                rxEng_optionalFieldsFifo_din <= tmp_347_reg_1571_pp0_iter1_reg;
            elsif ((ap_predicate_op250_write_state3 = ap_const_boolean_1)) then 
                rxEng_optionalFieldsFifo_din <= ap_phi_reg_pp0_iter2_p_015_reg_276;
            else 
                rxEng_optionalFieldsFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rxEng_optionalFieldsFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxEng_optionalFieldsFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op250_write_state3, ap_predicate_op260_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op250_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op260_write_state3 = ap_const_boolean_1)))) then 
            rxEng_optionalFieldsFifo_write <= ap_const_logic_1;
        else 
            rxEng_optionalFieldsFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_optionalFieldsMetaFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxEng_optionalFieldsMetaFifo_empty_n, ap_predicate_op106_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op106_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_optionalFieldsMetaFifo_blk_n <= rxEng_optionalFieldsMetaFifo_empty_n;
        else 
            rxEng_optionalFieldsMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_optionalFieldsMetaFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op106_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op106_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_optionalFieldsMetaFifo_read <= ap_const_logic_1;
        else 
            rxEng_optionalFieldsMetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln391_2_fu_718_p3 <= 
        sub_ln391_fu_712_p2 when (icmp_ln391_fu_698_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln391_3_fu_776_p3 <= 
        ap_const_lv7_3F when (icmp_ln391_1_fu_770_p2(0) = '1') else 
        sub_ln622_fu_680_p2;
    select_ln391_4_fu_790_p3 <= 
        sub_ln391_1_fu_784_p2 when (icmp_ln391_1_fu_770_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln391_fu_704_p3 <= 
        ap_const_lv10_1FF when (icmp_ln391_fu_698_p2(0) = '1') else 
        sub_ln621_fu_662_p2;
    select_ln414_21_fu_993_p3 <= 
        tmp_342_fu_983_p4 when (icmp_ln414_reg_1449(0) = '1') else 
        tmp_348_fu_960_p1;
    select_ln414_22_fu_1000_p3 <= 
        ap_const_lv320_lc_11 when (icmp_ln414_reg_1449(0) = '1') else 
        ap_const_lv320_lc_12;
    select_ln414_23_fu_1007_p3 <= 
        ap_const_lv320_lc_2 when (icmp_ln414_reg_1449(0) = '1') else 
        ap_const_lv320_lc_12;
    select_ln414_24_fu_451_p3 <= 
        ap_const_lv10_1FF when (icmp_ln414_3_fu_439_p2(0) = '1') else 
        sub_ln599_fu_397_p2;
    select_ln414_25_fu_1158_p3 <= 
        sub_ln414_reg_1502 when (icmp_ln414_3_reg_1496(0) = '1') else 
        sub_ln599_reg_1468;
    select_ln414_26_fu_465_p3 <= 
        sub_ln414_14_fu_459_p2 when (icmp_ln414_3_fu_439_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln414_27_fu_1183_p3 <= 
        tmp_344_fu_1173_p4 when (icmp_ln414_3_reg_1496(0) = '1') else 
        shl_ln414_fu_1167_p2;
    select_ln414_28_fu_517_p3 <= 
        ap_const_lv7_3F when (icmp_ln414_4_fu_511_p2(0) = '1') else 
        sub_ln600_fu_415_p2;
    select_ln414_29_fu_1237_p3 <= 
        sub_ln414_15_fu_1232_p2 when (icmp_ln414_4_reg_1513(0) = '1') else 
        sub_ln600_reg_1485;
    select_ln414_30_fu_531_p3 <= 
        sub_ln414_16_fu_525_p2 when (icmp_ln414_4_fu_511_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln414_31_fu_1263_p3 <= 
        tmp_346_fu_1253_p4 when (icmp_ln414_4_reg_1513(0) = '1') else 
        shl_ln414_11_fu_1247_p2;
    select_ln414_fu_976_p3 <= 
        st_fu_968_p3 when (icmp_ln414_reg_1449(0) = '1') else 
        tmp_348_fu_960_p1;
    select_ln566_fu_933_p3 <= 
        ap_const_lv2_0 when (p_Result_239_fu_927_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln611_fu_641_p3 <= 
        ap_const_lv2_2 when (and_ln611_fu_635_p2(0) = '1') else 
        ap_const_lv2_0;
    sendWord_last_V_5_fu_581_p2 <= "1" when (and_ln819_1_fu_575_p2 = ap_const_lv61_0) else "0";
    shl_ln391_1_fu_806_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln391_6_fu_798_p1(31-1 downto 0)))));
    shl_ln391_fu_734_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln391_3_fu_726_p1(31-1 downto 0)))));
    shl_ln414_10_fu_481_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv512_lc_10),to_integer(unsigned('0' & zext_ln414_35_fu_473_p1(31-1 downto 0)))));
    shl_ln414_11_fu_1247_p2 <= std_logic_vector(shift_left(unsigned(p_Result_254_fu_1227_p2),to_integer(unsigned('0' & zext_ln414_38_fu_1243_p1(31-1 downto 0)))));
    shl_ln414_12_fu_547_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln414_39_fu_539_p1(31-1 downto 0)))));
    shl_ln414_fu_1167_p2 <= std_logic_vector(shift_left(unsigned(p_Result_252_fu_1153_p2),to_integer(unsigned('0' & zext_ln414_34_fu_1163_p1(31-1 downto 0)))));
    shl_ln4_fu_668_p3 <= (dataOffset_V & ap_const_lv2_0);
    shl_ln5_fu_347_p3 <= (optionalHeader_idx & ap_const_lv9_0);
    shl_ln6_fu_385_p3 <= (dataOffset_V & ap_const_lv5_0);
    shl_ln819_1_fu_569_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv61_1),to_integer(unsigned('0' & zext_ln819_1_fu_565_p1(31-1 downto 0)))));
    shl_ln819_2_fu_611_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv61_1),to_integer(unsigned('0' & zext_ln819_2_fu_607_p1(31-1 downto 0)))));
    shl_ln819_fu_915_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv61_1),to_integer(unsigned('0' & zext_ln819_fu_911_p1(31-1 downto 0)))));
    shl_ln_fu_650_p3 <= (dataOffset_V & ap_const_lv5_0);
    st_fu_968_p3 <= (trunc_ln414_fu_964_p1 & ap_const_lv319_lc_1);
    sub_ln391_1_fu_784_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln622_fu_680_p2));
    sub_ln391_fu_712_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln621_fu_662_p2));
    sub_ln414_14_fu_459_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln599_fu_397_p2));
    sub_ln414_15_fu_1232_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln600_reg_1485));
    sub_ln414_16_fu_525_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(sub_ln600_fu_415_p2));
    sub_ln414_fu_445_p2 <= std_logic_vector(unsigned(ap_const_lv10_1FF) - unsigned(sub_ln599_fu_397_p2));
    sub_ln599_fu_397_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln599_fu_393_p1));
    sub_ln600_fu_415_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln600_fu_411_p1));
    sub_ln621_fu_662_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln621_fu_658_p1));
    sub_ln622_fu_680_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln622_fu_676_p1));
    sub_ln674_13_fu_1212_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln600_reg_1480));
    sub_ln674_fu_421_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln599_fu_393_p1));
    tmp_336_fu_758_p3 <= sub_ln622_fu_680_p2(6 downto 6);
    
    tmp_342_fu_983_p4_proc : process(select_ln414_fu_976_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(320+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(320+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable tmp_342_fu_983_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(320 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(320 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(9 - 1 downto 0) := ap_const_lv32_13F(9 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(9 - 1 downto 0) := ap_const_lv32_0(9 - 1 downto 0);
        v0_cpy := select_ln414_fu_976_p3;
        if (vlo_cpy(9 - 1 downto 0) > vhi_cpy(9 - 1 downto 0)) then
            vhi_cpy(9-1 downto 0) := std_logic_vector(320-1-unsigned(ap_const_lv32_0(9-1 downto 0)));
            vlo_cpy(9-1 downto 0) := std_logic_vector(320-1-unsigned(ap_const_lv32_13F(9-1 downto 0)));
            for tmp_342_fu_983_p4_i in 0 to 320-1 loop
                v0_cpy(tmp_342_fu_983_p4_i) := select_ln414_fu_976_p3(320-1-tmp_342_fu_983_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(9-1 downto 0)))));

        section := (others=>'0');
        section(9-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(9-1 downto 0)) - unsigned(vlo_cpy(9-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(320-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_342_fu_983_p4 <= resvalue(320-1 downto 0);
    end process;

    tmp_343_fu_427_p3 <= sub_ln599_fu_397_p2(9 downto 9);
    
    tmp_344_fu_1173_p4_proc : process(shl_ln414_fu_1167_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(512+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(512+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable tmp_344_fu_1173_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(512 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(512 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(9 - 1 downto 0) := ap_const_lv32_1FF(9 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(9 - 1 downto 0) := ap_const_lv32_0(9 - 1 downto 0);
        v0_cpy := shl_ln414_fu_1167_p2;
        if (vlo_cpy(9 - 1 downto 0) > vhi_cpy(9 - 1 downto 0)) then
            vhi_cpy(9-1 downto 0) := std_logic_vector(512-1-unsigned(ap_const_lv32_0(9-1 downto 0)));
            vlo_cpy(9-1 downto 0) := std_logic_vector(512-1-unsigned(ap_const_lv32_1FF(9-1 downto 0)));
            for tmp_344_fu_1173_p4_i in 0 to 512-1 loop
                v0_cpy(tmp_344_fu_1173_p4_i) := shl_ln414_fu_1167_p2(512-1-tmp_344_fu_1173_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(9-1 downto 0)))));

        section := (others=>'0');
        section(9-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(9-1 downto 0)) - unsigned(vlo_cpy(9-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(512-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_344_fu_1173_p4 <= resvalue(512-1 downto 0);
    end process;

    tmp_345_fu_499_p3 <= sub_ln600_fu_415_p2(6 downto 6);
    
    tmp_346_fu_1253_p4_proc : process(shl_ln414_11_fu_1247_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_346_fu_1253_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_3F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := shl_ln414_11_fu_1247_p2;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_3F(6-1 downto 0)));
            for tmp_346_fu_1253_p4_i in 0 to 64-1 loop
                v0_cpy(tmp_346_fu_1253_p4_i) := shl_ln414_11_fu_1247_p2(64-1-tmp_346_fu_1253_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(64-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_346_fu_1253_p4 <= resvalue(64-1 downto 0);
    end process;

    tmp_347_fu_852_p1 <= rxEng_dataBuffer3b_dout(320 - 1 downto 0);
    tmp_348_fu_960_p1 <= reg_314(320 - 1 downto 0);
    tmp_dataOffset_V_fu_830_p1 <= rxEng_optionalFieldsMetaFifo_dout(4 - 1 downto 0);
    tmp_data_V_5_fu_343_p1 <= rxEng_dataBuffer3b_dout(512 - 1 downto 0);
    tmp_data_V_fu_842_p1 <= rxEng_dataBuffer3b_dout(512 - 1 downto 0);
    tmp_fu_686_p3 <= sub_ln621_fu_662_p2(9 downto 9);
    tmp_i_nbreadreq_fu_170_p3 <= (0=>(rxEng_optionalFieldsMetaFifo_empty_n), others=>'-');
    tmp_syn_V_fu_834_p3 <= rxEng_optionalFieldsMetaFifo_dout(8 downto 8);
    trunc_ln414_fu_964_p1 <= reg_314(1 - 1 downto 0);
    xor_ln1068_fu_629_p2 <= (icmp_ln1064_79_fu_379_p2 xor ap_const_lv1_1);
    xor_ln391_1_fu_824_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln391_3_fu_818_p2);
    xor_ln391_fu_752_p2 <= (ap_const_lv512_lc_10 xor and_ln391_fu_746_p2);
    xor_ln414_5_fu_1190_p2 <= (ap_const_lv512_lc_10 xor and_ln414_28_reg_1507);
    xor_ln414_6_fu_1270_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln414_31_reg_1519);
    xor_ln414_fu_1020_p2 <= (ap_const_lv320_lc_12 xor and_ln414_fu_1014_p2);
    xor_ln563_fu_886_p2 <= (grp_fu_306_p3 xor ap_const_lv1_1);
    xor_ln582_fu_1050_p2 <= (parseHeader xor ap_const_lv1_1);
    zext_ln391_3_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_fu_704_p3),512));
    zext_ln391_4_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_2_fu_718_p3),512));
    zext_ln391_5_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_336_fu_758_p3),26));
    zext_ln391_6_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_3_fu_776_p3),64));
    zext_ln391_7_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln391_4_fu_790_p3),64));
    zext_ln391_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_686_p3),23));
    zext_ln414_30_fu_1353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_reg_1537),64));
    zext_ln414_31_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_reg_1461),512));
    zext_ln414_32_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_1473),64));
    zext_ln414_33_fu_435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_343_fu_427_p3),23));
    zext_ln414_34_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_25_fu_1158_p3),512));
    zext_ln414_35_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_24_fu_451_p3),512));
    zext_ln414_36_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_26_fu_465_p3),512));
    zext_ln414_37_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_345_fu_499_p3),26));
    zext_ln414_38_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_29_fu_1237_p3),64));
    zext_ln414_39_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_28_fu_517_p3),64));
    zext_ln414_40_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln414_30_fu_531_p3),64));
    zext_ln414_fu_1315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_1530),512));
    zext_ln563_fu_898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln563_fu_886_p2),2));
    zext_ln599_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_fu_385_p3),10));
    zext_ln600_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_fu_403_p3),7));
    zext_ln621_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_650_p3),10));
    zext_ln622_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_668_p3),7));
    zext_ln674_19_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_1530),512));
    zext_ln674_20_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_reg_1537),64));
    zext_ln674_21_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_reg_1537),64));
    zext_ln674_22_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_reg_1461),512));
    zext_ln674_23_fu_1071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln6_reg_1461),512));
    zext_ln674_24_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_1473),64));
    zext_ln674_25_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_1473),64));
    zext_ln674_26_fu_1144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln674_reg_1491),512));
    zext_ln674_27_fu_1217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln674_13_fu_1212_p2),64));
    zext_ln674_fu_1292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_1530),512));
    zext_ln819_1_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_fu_403_p3),61));
    zext_ln819_2_fu_607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_1_fu_599_p3),61));
    zext_ln819_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_fu_903_p3),61));
end behav;
