
*** Running vivado
    with args -log design_1_stereolbm_accel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_stereolbm_accel_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_stereolbm_accel_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joinet/HLS/HLS-dt-kv260/stereo_bm_strm/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_stereolbm_accel_0_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1458565
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2982.230 ; gain = 146.797 ; free physical = 1936 ; free virtual = 24282
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_stereolbm_accel_0_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_stereolbm_accel_0_0/synth/design_1_stereolbm_accel_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel.v:12]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_control_s_axi' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_control_s_axi.v:221]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_control_s_axi.v:282]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_control_s_axi' (1#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_Block_ZN2xf2cv3MatILi0ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_Block_ZN2xf2cv3MatILi0ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_Block_ZN2xf2cv3MatILi0ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc' (2#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_Block_ZN2xf2cv3MatILi0ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_AXIstream2xfMat_0_720_1280_1_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_AXIstream2xfMat_0_720_1280_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_AXIstream2xfMat_0_720_1280_1_Pipeline_loop_col_axi2mat' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_AXIstream2xfMat_0_720_1280_1_Pipeline_loop_col_axi2mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_flow_control_loop_pipe_sequential_init' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_flow_control_loop_pipe_sequential_init' (3#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_AXIstream2xfMat_0_720_1280_1_Pipeline_loop_col_axi2mat' (4#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_AXIstream2xfMat_0_720_1280_1_Pipeline_loop_col_axi2mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_regslice_both' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_regslice_both' (5#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_AXIstream2xfMat_0_720_1280_1_s' (6#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_AXIstream2xfMat_0_720_1280_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_AXIstream2xfMat_0_720_1280_1_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_AXIstream2xfMat_0_720_1280_1_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_AXIstream2xfMat_0_720_1280_1_1_Pipeline_loop_col_axi2mat' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_AXIstream2xfMat_0_720_1280_1_1_Pipeline_loop_col_axi2mat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_AXIstream2xfMat_0_720_1280_1_1_Pipeline_loop_col_axi2mat' (7#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_AXIstream2xfMat_0_720_1280_1_1_Pipeline_loop_col_axi2mat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_AXIstream2xfMat_0_720_1280_1_1' (8#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_AXIstream2xfMat_0_720_1280_1_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_StereoBM_11_32_32_0_1_720_1280_1_false_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_StereoBM_11_32_32_0_1_720_1280_1_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_entry_proc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_entry_proc' (9#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_Block_ZN2xf2cv3MatILi2ELi720ELi1280ELi1ELi2EEC2Eii_exit_i265_proc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_Block_ZN2xf2cv3MatILi2ELi720ELi1280ELi1ELi2EEC2Eii_exit_i265_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_mul_mul_11ns_10ns_21_4_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mul_mul_11ns_10ns_21_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_mul_mul_11ns_10ns_21_4_1_DSP48_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mul_mul_11ns_10ns_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_mul_mul_11ns_10ns_21_4_1_DSP48_0' (10#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mul_mul_11ns_10ns_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_mul_mul_11ns_10ns_21_4_1' (11#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mul_mul_11ns_10ns_21_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_Block_ZN2xf2cv3MatILi2ELi720ELi1280ELi1ELi2EEC2Eii_exit_i265_proc' (12#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_Block_ZN2xf2cv3MatILi2ELi720ELi1280ELi1ELi2EEC2Eii_exit_i265_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_Sobel_0_3_0_2_720_1280_1_false_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_Sobel_0_3_0_2_720_1280_1_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_buf_V_RAM_S2P_BRAM_1R1W' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_buf_V_RAM_S2P_BRAM_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_buf_V_RAM_S2P_BRAM_1R1W' (13#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_buf_V_RAM_S2P_BRAM_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_Pipeline_Clear_Row_Loop' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_Pipeline_Clear_Row_Loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_Pipeline_Clear_Row_Loop' (14#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_Pipeline_Clear_Row_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_Pipeline_Col_Loop' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_Pipeline_Col_Loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFSobel3x3_1_1_0_3_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobel3x3_1_1_0_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFGradientX3x3_0_3_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFGradientX3x3_0_3_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFGradientX3x3_0_3_s' (15#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFGradientX3x3_0_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFGradientY3x3_0_3_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFGradientY3x3_0_3_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFGradientY3x3_0_3_s' (16#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFGradientY3x3_0_3_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFSobel3x3_1_1_0_3_s' (17#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobel3x3_1_1_0_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_mux_42_8_1_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mux_42_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_mux_42_8_1_1' (18#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mux_42_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_Pipeline_Col_Loop' (19#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_Pipeline_Col_Loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s' (20#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_Sobel_0_3_0_2_720_1280_1_false_s' (21#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_Sobel_0_3_0_2_720_1280_1_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_26' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_26.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_26_Pipeline_loop_col_clip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_26_Pipeline_loop_col_clip.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFImageClipUtility_1_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClipUtility_1_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFImageClipUtility_1_s' (22#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClipUtility_1_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_26_Pipeline_loop_col_clip' (23#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_26_Pipeline_loop_col_clip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_26' (24#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_26.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_Pipeline_loop_col_clip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_Pipeline_loop_col_clip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_Pipeline_loop_col_clip' (25#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_Pipeline_loop_col_clip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_s' (26#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_Sobel_0_3_0_2_720_1280_1_false_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_Sobel_0_3_0_2_720_1280_1_false_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_Sobel_0_3_0_2_720_1280_1_false_1' (27#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_Sobel_0_3_0_2_720_1280_1_false_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_127' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_127.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_127_Pipeline_loop_col_clip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_127_Pipeline_loop_col_clip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_127_Pipeline_loop_col_clip' (28#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_127_Pipeline_loop_col_clip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_127' (29#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFImageClip_720_1280_1_3_0_2_0_1280_127.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_1_Pipeline_loop_col_clip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_1_Pipeline_loop_col_clip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_1_Pipeline_loop_col_clip' (30#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_1_Pipeline_loop_col_clip.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_1' (31#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFReadOutStream_720_1280_1_3_0_2_1280_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_PipdEe' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_PipdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_PipdEe' (32#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_PipdEe.v:6]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_add_9ns_9s_9_2_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_add_9ns_9s_9_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_add_9ns_9s_9_2_1_Adder_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_add_9ns_9s_9_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_comb_adder' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_add_9ns_9s_9_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_comb_adder' (33#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_add_9ns_9s_9_2_1.v:79]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_comb_adder__parameterized0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_add_9ns_9s_9_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_comb_adder__parameterized0' (33#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_add_9ns_9s_9_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_add_9ns_9s_9_2_1_Adder_0' (34#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_add_9ns_9s_9_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_add_9ns_9s_9_2_1' (35#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_add_9ns_9s_9_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_mul_30s_32ns_61_1_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mul_30s_32ns_61_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_mul_30s_32ns_61_1_1' (36#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mul_30s_32ns_61_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_mux_325_32_1_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mux_325_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_mux_325_32_1_1' (37#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mux_325_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_mux_3233_32_1_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mux_3233_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_mux_3233_32_1_1' (38#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_mux_3233_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_sdiv_23ns_15s_10_27_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sdiv_23ns_15s_10_27_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_sdiv_23ns_15s_10_27_1_divider' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sdiv_23ns_15s_10_27_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element loop[22].divisor_tmp_reg[23] was removed.  [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sdiv_23ns_15s_10_27_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_sdiv_23ns_15s_10_27_1_divider' (39#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sdiv_23ns_15s_10_27_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sdiv_23ns_15s_10_27_1.v:146]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_sdiv_23ns_15s_10_27_1' (40#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sdiv_23ns_15s_10_27_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col' (41#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1_DSP48_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1_DSP48_1' (42#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1' (43#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_s' (44#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_Loop_VITIS_LOOP_800_1_proc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_Loop_VITIS_LOOP_800_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_flow_control_loop_pipe' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_flow_control_loop_pipe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_flow_control_loop_pipe' (45#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_flow_control_loop_pipe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_Loop_VITIS_LOOP_800_1_proc' (46#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_Loop_VITIS_LOOP_800_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w10_d3_S' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w10_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w10_d3_S_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w10_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w10_d3_S_shiftReg' (47#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w10_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w10_d3_S' (48#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w10_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w11_d3_S' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w11_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w11_d3_S_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w11_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w11_d3_S_shiftReg' (49#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w11_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w11_d3_S' (50#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w11_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w21_d4_S' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w21_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w21_d4_S_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w21_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w21_d4_S_shiftReg' (51#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w21_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w21_d4_S' (52#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w21_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w16_d2_S' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w16_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w16_d2_S_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w16_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w16_d2_S_shiftReg' (53#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w16_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w16_d2_S' (54#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w16_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w8_d2_S' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w8_d2_S_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w8_d2_S_shiftReg' (55#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w8_d2_S' (56#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w10_d2_S' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w10_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w10_d2_S_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w10_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w10_d2_S_shiftReg' (57#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w10_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w10_d2_S' (58#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w10_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w11_d2_S' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w11_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fifo_w11_d2_S_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w11_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w11_d2_S_shiftReg' (59#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w11_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fifo_w11_d2_S' (60#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fifo_w11_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_26_U0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_26_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_26_U0_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_26_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_26_U0_shiftReg' (61#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_26_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_26_U0' (62#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_26_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_U0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_U0_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_U0_shiftReg' (63#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_U0' (64#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_127_U0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_127_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_127_U0_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_127_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_127_U0_shiftReg' (65#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_127_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_127_U0' (66#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFImageClip_720_1280_1_3_0_2_0_1280_127_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_1_U0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_1_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_1_U0_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_1_U0_shiftReg' (67#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_1_U0' (68#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFReadOutStream_720_1280_1_3_0_2_1280_1_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12xdS' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12xdS.v:42]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_start_for_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12xdS_shiftReg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12xdS.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12xdS_shiftReg' (69#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12xdS.v:8]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_start_for_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12xdS' (70#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_start_for_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12xdS.v:42]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s' (71#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_StereoBM_11_32_32_0_1_720_1280_1_false_s' (72#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_StereoBM_11_32_32_0_1_720_1280_1_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xfMat2AXILaser_1_720_1280_1_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xfMat2AXILaser_1_720_1280_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xfMat2AXILaser_1_720_1280_1_Pipeline_VITIS_LOOP_206_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xfMat2AXILaser_1_720_1280_1_Pipeline_VITIS_LOOP_206_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_xfMat2AXILaser_1_720_1280_1_Pipeline_VITIS_LOOP_206_1' (73#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xfMat2AXILaser_1_720_1280_1_Pipeline_VITIS_LOOP_206_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_atan2_cordic_float_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_atan2_cordic_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_atan2_generic_float_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_atan2_generic_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s' (74#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s' (75#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s' (76#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (77#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip' (92#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1' (93#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_atan2_generic_float_s' (94#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_atan2_generic_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip' (106#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0' (107#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_0_ip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_0_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_0_ip' (111#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_0_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_0' (112#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_atan2_cordic_float_s' (113#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_atan2_cordic_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip' (114#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1' (115#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip' (122#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1' (123#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip' (130#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1' (131#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sitofp_32s_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip' (132#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1' (133#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sitofp_32s_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip.v:60]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip' (136#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1' (137#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fpext_32ns_64_2_no_dsp_1_ip' (138#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fpext_32ns_64_2_no_dsp_1' (139#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (140#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/ip/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1' (141#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_13_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 3618.012 ; gain = 782.578 ; free physical = 4508 ; free virtual = 35562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 3618.012 ; gain = 782.578 ; free physical = 4259 ; free virtual = 35526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 3618.012 ; gain = 782.578 ; free physical = 4259 ; free virtual = 35526
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3618.012 ; gain = 0.000 ; free physical = 4743 ; free virtual = 36154
INFO: [Netlist 29-17] Analyzing 17029 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_stereolbm_accel_0_0/constraints/stereolbm_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_stereolbm_accel_0_0/constraints/stereolbm_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.runs/design_1_stereolbm_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.runs/design_1_stereolbm_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3951.488 ; gain = 0.000 ; free physical = 4792 ; free virtual = 36207
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 14 instances
  FDE => FDRE: 137 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3961.426 ; gain = 9.938 ; free physical = 4781 ; free virtual = 36194
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 3961.426 ; gain = 1125.992 ; free physical = 5340 ; free virtual = 36755
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'm_4_reg_4081_reg' and it is trimmed from '40' to '23' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_atan2_generic_float_s.v:1854]
WARNING: [Synth 8-3936] Found unconnected internal register 'result_V_reg_13395_pp0_iter134_reg_reg' and it is trimmed from '32' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols.v:9886]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'stereolbm_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'stereolbm_accel_control_s_axi'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_buf_V_RAM_S2P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_PipdEe:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:29 ; elapsed = 00:02:35 . Memory (MB): peak = 3961.426 ; gain = 1125.992 ; free physical = 357 ; free virtual = 30702
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1:/stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized2) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0:/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0:/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0:/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0:/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_13__parameterized1:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_13__parameterized1:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_13__parameterized1:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_13__parameterized1:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_13__parameterized1:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_13__parameterized1:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_13__parameterized1:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_13__parameterized1:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1:/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1:/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1:/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1:/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1:/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1:/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1:/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1:/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_uitofp_32ns_32_4_no_dsp_1:/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_sitofp_32s_32_4_no_dsp_1:/stereolbm_accel_sitofp_32s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fptrunc_64ns_32_2_no_dsp_1_U514/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fpext_32ns_64_2_no_dsp_1:/stereolbm_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_fpext_32ns_64_2_no_dsp_1:/stereolbm_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fpext_32ns_64_2_no_dsp_1:/stereolbm_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_fpext_32ns_64_2_no_dsp_1:/stereolbm_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_fpext_32ns_64_2_no_dsp_1:/stereolbm_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_accel_fpext_32ns_64_2_no_dsp_1:/stereolbm_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized2) to 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized91) to 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized91) to 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1:/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized91) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized91) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_10ns_4ns_12ns_22_4_1_U175/stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '45' to '22' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_10ns_4ns_12ns_22_4_1_U175/stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '22' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_am_addmul_10ns_4ns_12ns_22_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_stream_inL_U/B_V_data_1_payload_A_reg' and it is trimmed from '16' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_regslice_both.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_stream_inL_U/B_V_data_1_payload_B_reg' and it is trimmed from '16' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_regslice_both.v:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_stream_inR_U/B_V_data_1_payload_A_reg' and it is trimmed from '16' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_regslice_both.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_stream_inR_U/B_V_data_1_payload_B_reg' and it is trimmed from '16' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_regslice_both.v:90]
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_2_U/ram_reg"
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__4.
INFO: [Synth 8-3886] merging instance 'gskip_val_1_reg_44671_reg[25]' (FDE) to 'gskip_val_1_reg_44671_reg[26]'
INFO: [Synth 8-3886] merging instance 'gskip_val_1_reg_44671_reg[26]' (FDE) to 'gskip_val_1_reg_44671_reg[27]'
INFO: [Synth 8-3886] merging instance 'gskip_val_1_reg_44671_reg[27]' (FDE) to 'gskip_val_1_reg_44671_reg[28]'
INFO: [Synth 8-3886] merging instance 'gskip_val_1_reg_44671_reg[28]' (FDE) to 'gskip_val_1_reg_44671_reg[29]'
INFO: [Synth 8-3886] merging instance 'gskip_val_1_reg_44671_reg[29]' (FDE) to 'gskip_val_1_reg_44671_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln229_6_reg_44341_reg[3] )
INFO: [Synth 8-3886] merging instance 'gskip_val_5_reg_44902_reg[25]' (FDE) to 'gskip_val_5_reg_44902_reg[26]'
INFO: [Synth 8-3886] merging instance 'gskip_val_5_reg_44902_reg[26]' (FDE) to 'gskip_val_5_reg_44902_reg[27]'
INFO: [Synth 8-3886] merging instance 'gskip_val_5_reg_44902_reg[27]' (FDE) to 'gskip_val_5_reg_44902_reg[28]'
INFO: [Synth 8-3886] merging instance 'gskip_val_5_reg_44902_reg[28]' (FDE) to 'gskip_val_5_reg_44902_reg[29]'
INFO: [Synth 8-3886] merging instance 'gskip_val_5_reg_44902_reg[29]' (FDE) to 'gskip_val_5_reg_44902_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_9_reg_44914_reg[25]' (FDE) to 'gskip_val_9_reg_44914_reg[26]'
INFO: [Synth 8-3886] merging instance 'gskip_val_9_reg_44914_reg[26]' (FDE) to 'gskip_val_9_reg_44914_reg[27]'
INFO: [Synth 8-3886] merging instance 'gskip_val_9_reg_44914_reg[27]' (FDE) to 'gskip_val_9_reg_44914_reg[28]'
INFO: [Synth 8-3886] merging instance 'gskip_val_9_reg_44914_reg[28]' (FDE) to 'gskip_val_9_reg_44914_reg[29]'
INFO: [Synth 8-3886] merging instance 'gskip_val_9_reg_44914_reg[29]' (FDE) to 'gskip_val_9_reg_44914_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_13_reg_44946_reg[25]' (FDE) to 'gskip_val_13_reg_44946_reg[26]'
INFO: [Synth 8-3886] merging instance 'gskip_val_13_reg_44946_reg[26]' (FDE) to 'gskip_val_13_reg_44946_reg[27]'
INFO: [Synth 8-3886] merging instance 'gskip_val_13_reg_44946_reg[27]' (FDE) to 'gskip_val_13_reg_44946_reg[28]'
INFO: [Synth 8-3886] merging instance 'gskip_val_13_reg_44946_reg[28]' (FDE) to 'gskip_val_13_reg_44946_reg[29]'
INFO: [Synth 8-3886] merging instance 'gskip_val_13_reg_44946_reg[29]' (FDE) to 'gskip_val_13_reg_44946_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_17_reg_44968_reg[25]' (FDE) to 'gskip_val_17_reg_44968_reg[26]'
INFO: [Synth 8-3886] merging instance 'gskip_val_17_reg_44968_reg[26]' (FDE) to 'gskip_val_17_reg_44968_reg[27]'
INFO: [Synth 8-3886] merging instance 'gskip_val_17_reg_44968_reg[27]' (FDE) to 'gskip_val_17_reg_44968_reg[28]'
INFO: [Synth 8-3886] merging instance 'gskip_val_17_reg_44968_reg[28]' (FDE) to 'gskip_val_17_reg_44968_reg[29]'
INFO: [Synth 8-3886] merging instance 'gskip_val_17_reg_44968_reg[29]' (FDE) to 'gskip_val_17_reg_44968_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_21_reg_44995_reg[25]' (FDE) to 'gskip_val_21_reg_44995_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_21_reg_44995_reg[26]' (FDE) to 'gskip_val_21_reg_44995_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_21_reg_44995_reg[27]' (FDE) to 'gskip_val_21_reg_44995_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_21_reg_44995_reg[28]' (FDE) to 'gskip_val_21_reg_44995_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_21_reg_44995_reg[29]' (FDE) to 'gskip_val_21_reg_44995_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_25_reg_45076_reg[25]' (FDE) to 'gskip_val_25_reg_45076_reg[26]'
INFO: [Synth 8-3886] merging instance 'gskip_val_25_reg_45076_reg[26]' (FDE) to 'gskip_val_25_reg_45076_reg[27]'
INFO: [Synth 8-3886] merging instance 'gskip_val_25_reg_45076_reg[27]' (FDE) to 'gskip_val_25_reg_45076_reg[28]'
INFO: [Synth 8-3886] merging instance 'gskip_val_25_reg_45076_reg[28]' (FDE) to 'gskip_val_25_reg_45076_reg[29]'
INFO: [Synth 8-3886] merging instance 'gskip_val_25_reg_45076_reg[29]' (FDE) to 'gskip_val_25_reg_45076_reg[30]'
INFO: [Synth 8-3886] merging instance 'gskip_val_29_reg_45108_reg[25]' (FDE) to 'gskip_val_29_reg_45108_reg[26]'
INFO: [Synth 8-3886] merging instance 'gskip_val_29_reg_45108_reg[26]' (FDE) to 'gskip_val_29_reg_45108_reg[27]'
INFO: [Synth 8-3886] merging instance 'gskip_val_29_reg_45108_reg[27]' (FDE) to 'gskip_val_29_reg_45108_reg[28]'
INFO: [Synth 8-3886] merging instance 'gskip_val_29_reg_45108_reg[28]' (FDE) to 'gskip_val_29_reg_45108_reg[29]'
INFO: [Synth 8-3886] merging instance 'gskip_val_29_reg_45108_reg[29]' (FDE) to 'gskip_val_29_reg_45108_reg[30]'
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/left_line_buf_V_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "stereolbm_accel_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col__GB4/right_line_buf_V_9_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cast718_cast_reg_43107_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U147/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U147/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U146/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U146/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U145/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U145/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U143/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U143/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U144/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U144/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U141/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U141/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U142/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U142/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U139/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U139/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U140/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U140/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U137/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U137/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U138/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U138/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U133/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U133/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U134/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U134/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U136/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U136/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U135/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U135/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U152/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U152/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U153/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U153/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U151/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U151/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U150/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U150/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U148/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U148/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U149/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U149/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_9ns_9s_9_2_1_U154/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_9ns_9s_9_2_1_U154/\stereolbm_accel_add_9ns_9s_9_2_1_Adder_0_U/bin_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_tmp_l_reg_4314_reg[7] )
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[0]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[1]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[2]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[3]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[3]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[4]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[4]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[5]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[5]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[6]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[7]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[8]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[8]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[9]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[9]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[10]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[10]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[11]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[11]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[12]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[12]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[13]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[13]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[14]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[14]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[15]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[15]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[16]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[16]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[17]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[17]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[18]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[18]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[19]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[19]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[20]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[20]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[21]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[21]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[22]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[22]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[23]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[23]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[24]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[24]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[25]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[25]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[26]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[26]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[27]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[27]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[28]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[28]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[29]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[29]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[30]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[30]' (FDRE) to 'ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter1_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[12]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[13]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[14]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[15]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[16]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[17]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[18]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[19]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[20]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[21]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[22]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[23]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[24]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[25]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[26]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[27]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[28]' (FDE) to 'ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln666_13_reg_3741_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\trunc_ln666_28_reg_3792_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln666_43_reg_3843_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln666_58_reg_3889_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln666_73_reg_3930_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln666_88_reg_3976_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln666_100_reg_4007_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln666_112_reg_4043_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_retval_0_reg_332_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\trunc_ln666_121_reg_4064_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U527/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U527/opcode_buf1_reg[4] )
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_5_max_dsp_1_U530/din1_buf1_reg[63:0]' into 'dmul_64ns_64ns_64_5_max_dsp_1_U530/din0_buf1_reg[63:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_5_max_dsp_1_U529/ce_r_reg' into 'dmul_64ns_64ns_64_5_max_dsp_1_U530/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_5_max_dsp_1_U529/din1_buf1_reg[63:0]' into 'dmul_64ns_64ns_64_5_max_dsp_1_U529/din0_buf1_reg[63:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1.v:55]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fpext_32ns_64_2_no_dsp_1_U516/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fpext_32ns_64_2_no_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fpext_32ns_64_2_no_dsp_1_U515/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fpext_32ns_64_2_no_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U500/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U499/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U499/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_3_max_dsp_1_U500/din0_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U498/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U498/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_3_max_dsp_1_U499/din1_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U497/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U497/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_3_max_dsp_1_U500/din0_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U487/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U486/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U485/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U485/din1_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_4_full_dsp_1_U487/din1_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'dmul_64ns_64ns_64_5_max_dsp_1_U530/ce_r_reg' into 'dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1.v:51]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_3_max_dsp_1_U500/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fmul_32ns_32ns_32_3_max_dsp_1_U499/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__7.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U525/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U525/din0_buf1_reg[31:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/din0_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U522/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U522/opcode_buf1_reg[4:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U525/opcode_buf1_reg[4:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U521/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U521/din0_buf1_reg[31:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U522/din0_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U521/opcode_buf1_reg[4:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/opcode_buf1_reg[4:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U520/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U519/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U519/opcode_buf1_reg[4:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U520/opcode_buf1_reg[4:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U518/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U518/opcode_buf1_reg[4:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U525/opcode_buf1_reg[4:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U517/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U517/din0_buf1_reg[31:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U518/din0_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U517/opcode_buf1_reg[4:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/opcode_buf1_reg[4:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:95]
INFO: [Synth 8-4471] merging register 'sitofp_32s_32_4_no_dsp_1_U513/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sitofp_32s_32_4_no_dsp_1.v:44]
INFO: [Synth 8-4471] merging register 'sitofp_32s_32_4_no_dsp_1_U512/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_sitofp_32s_32_4_no_dsp_1.v:44]
INFO: [Synth 8-4471] merging register 'uitofp_32ns_32_4_no_dsp_1_U511/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1.v:44]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U496/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_3_max_dsp_1_U495/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U494/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U494/din1_buf1_reg[31:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/din1_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U493/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U493/din1_buf1_reg[31:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U520/din1_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:55]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U492/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U526/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_4_full_dsp_1_U492/din1_buf1_reg[31:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U520/din1_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1.v:55]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uitofp_32ns_32_4_no_dsp_1_U511/stereolbm_accel_uitofp_32ns_32_4_no_dsp_1_ip_u/inst /i_synth/\FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U526/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U526/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_13_viv__parameterized5.
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U523/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U524/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U523/din0_buf1_reg[31:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U524/din0_buf1_reg[31:0]' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-5544] ROM "fcmp_32ns_32ns_1_2_no_dsp_1_U524/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fcmp_32ns_32ns_1_2_no_dsp_1_U523/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fcmp_32ns_32ns_1_2_no_dsp_1_U524/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fcmp_32ns_32ns_1_2_no_dsp_1_U523/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'RT[26].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '3' to '2' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '15' to '14' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '21' to '20' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '27' to '26' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '33' to '32' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '39' to '38' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '45' to '44' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '51' to '50' bits. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fptrunc_64ns_32_2_no_dsp_1_U514/ce_r_reg' into 'dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fptrunc_64ns_32_2_no_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U524/ce_r_reg' into 'dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r_reg' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ipshared/0b54/hdl/verilog/stereolbm_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U523/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U523/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_21_no_dsp_1_U531/stereolbm_accel_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:16 . Memory (MB): peak = 3961.426 ; gain = 1125.992 ; free physical = 1889 ; free virtual = 32246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:18 ; elapsed = 00:04:28 . Memory (MB): peak = 3961.426 ; gain = 1125.992 ; free physical = 2073 ; free virtual = 32594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5584] The signal "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/ram_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_2_U/ram_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_6_U/ram_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/ram_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/ram_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_9_U/ram_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_2_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_3_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_4_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_4_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_6_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_6_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_7_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_7_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_8_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_8_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_9_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_9_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_4_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_4_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_5_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_5_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:43 ; elapsed = 00:06:56 . Memory (MB): peak = 4599.027 ; gain = 1763.594 ; free physical = 982 ; free virtual = 31537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60i_14_8/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60i_14_8/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60i_14_8/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60i_14_8/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60i_14_8/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60i_14_8/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_1/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_1/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_1/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60i_3/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:09 ; elapsed = 00:07:30 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 319 ; free virtual = 28991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/right_line_buf_V_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:40 ; elapsed = 00:08:02 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 321 ; free virtual = 29025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:41 ; elapsed = 00:08:02 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 359 ; free virtual = 29025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:56 ; elapsed = 00:08:18 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 1422 ; free virtual = 29924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:57 ; elapsed = 00:08:19 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 1362 ; free virtual = 29865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:59 ; elapsed = 00:08:21 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 323 ; free virtual = 28696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:00 ; elapsed = 00:08:22 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 377 ; free virtual = 28645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1908|
|2     |DSP48E1         |    56|
|3     |DSP_ALU         |    24|
|6     |DSP_A_B_DATA    |    24|
|12    |DSP_C_DATA      |    24|
|14    |DSP_MULTIPLIER  |    24|
|17    |DSP_M_DATA      |    24|
|19    |DSP_OUTPUT      |    24|
|24    |DSP_PREADD      |    24|
|25    |DSP_PREADD_DATA |    24|
|29    |LUT1            |   990|
|30    |LUT2            |  8541|
|31    |LUT3            | 14501|
|32    |LUT4            |  5481|
|33    |LUT5            |  8967|
|34    |LUT6            | 16721|
|35    |MUXCY           |  8758|
|36    |MUXF7           |  4262|
|37    |MUXF8           |  1985|
|38    |RAM64M8         |   147|
|39    |RAMB18E2        |    20|
|41    |SRL16E          |  1718|
|42    |SRLC32E         |   227|
|43    |XORCY           |  7574|
|44    |FDE             |   137|
|45    |FDRE            | 32399|
|46    |FDSE            |  1362|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:01 ; elapsed = 00:08:23 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 332 ; free virtual = 28624
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6317 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:31 ; elapsed = 00:08:01 . Memory (MB): peak = 4610.953 ; gain = 1432.105 ; free physical = 7031 ; free virtual = 37280
Synthesis Optimization Complete : Time (s): cpu = 00:08:06 ; elapsed = 00:08:30 . Memory (MB): peak = 4610.953 ; gain = 1775.520 ; free physical = 7029 ; free virtual = 37281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4610.953 ; gain = 0.000 ; free physical = 6840 ; free virtual = 37121
INFO: [Netlist 29-17] Analyzing 24851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4655.055 ; gain = 0.000 ; free physical = 7369 ; free virtual = 37690
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1781 instances were transformed.
  (CARRY4) => CARRY8: 1417 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  FDE => FDRE: 137 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 147 instances

Synth Design complete, checksum: 25be728f
INFO: [Common 17-83] Releasing license: Synthesis
770 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:39 ; elapsed = 00:09:04 . Memory (MB): peak = 4655.055 ; gain = 1910.621 ; free physical = 7659 ; free virtual = 37986
INFO: [Common 17-1381] The checkpoint '/home/joinet/HLS/final_project/final_project.runs/design_1_stereolbm_accel_0_0_synth_1/design_1_stereolbm_accel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4687.070 ; gain = 32.016 ; free physical = 8293 ; free virtual = 38997
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4687.070 ; gain = 0.000 ; free physical = 7208 ; free virtual = 38045
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_stereolbm_accel_0_0, cache-ID = a07bcd38b34bbf61
INFO: [Coretcl 2-1174] Renamed 2896 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/joinet/HLS/final_project/final_project.runs/design_1_stereolbm_accel_0_0_synth_1/design_1_stereolbm_accel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4687.070 ; gain = 0.000 ; free physical = 8244 ; free virtual = 39155
INFO: [runtcl-4] Executing : report_utilization -file design_1_stereolbm_accel_0_0_utilization_synth.rpt -pb design_1_stereolbm_accel_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4687.070 ; gain = 0.000 ; free physical = 6942 ; free virtual = 38066
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 01:23:24 2022...
