{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 22:49:43 2018 " "Info: Processing started: Fri Jan 05 22:49:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ALU -c CPU_ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ALU -c CPU_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU-ALU_architecture " "Info: Found design unit 1: CPU_ALU-ALU_architecture" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU " "Info: Found entity 1: CPU_ALU" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_ALU " "Info: Elaborating entity \"CPU_ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M CPU_ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at CPU_ALU.vhd(22): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_out CPU_ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at CPU_ALU.vhd(20): inferring latch(es) for signal or variable \"ALU_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c CPU_ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at CPU_ALU.vhd(20): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ss CPU_ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at CPU_ALU.vhd(20): inferring latch(es) for signal or variable \"ss\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ss\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"c\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[0\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[1\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[2\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[3\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[4\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[5\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[6\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] CPU_ALU.vhd(20) " "Info (10041): Inferred latch for \"ALU_out\[7\]\" at CPU_ALU.vhd(20)" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_out\[0\]\$latch " "Warning: Latch ALU_out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_out\[1\]\$latch " "Warning: Latch ALU_out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_out\[2\]\$latch " "Warning: Latch ALU_out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_out\[3\]\$latch " "Warning: Latch ALU_out\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_out\[4\]\$latch " "Warning: Latch ALU_out\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_out\[5\]\$latch " "Warning: Latch ALU_out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_out\[6\]\$latch " "Warning: Latch ALU_out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_out\[7\]\$latch " "Warning: Latch ALU_out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[0\]" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Info: Implemented 43 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 22:49:44 2018 " "Info: Processing ended: Fri Jan 05 22:49:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
