# Why HPWL is Bad? ğŸš«ğŸ“

## Presentation Outline ğŸ—’ï¸
1. Introduction to HPWL
2. Clock Tree Synthesis Perspective â°
3. Retiming Perspective ğŸ”„
4. The HPWL Problem âŒ
5. Better Approaches âœ…
6. Q&A â“

---

## 1. What is HPWL? ğŸ“

**Half-Perimeter Wire Length** - A common metric for estimating wire length in physical design

HPWL = (max_x - min_x) + (max_y - min_y)

**Key Issues:**
- ğŸ¯ Poor topology prediction
- ğŸ“ˆ Underestimates multi-pin nets
- ğŸ”€ Misses critical routing paths
- â±ï¸ Weak delay correlation

## 2. Clock Tree Synthesis Perspective â°

**Goal:** Create balanced clock trees

- Elmore delay model is not accurate, but "good enough" âœ…

---

## 3. Retiming Perspective ğŸ”„

**Goal:** Optimize flip-flop positions

- Wire-load model is not accurate, but "good enough" âœ…

---

## 4. The HPWL Problem âŒ

**What We Want:**

```
        # OUT
        |
    #---o
        |
        +--------O------+
               IN       | 
                        o-----#
                        |
                        #
```

**What We Get:**

```
                 # OUT
                 |
              +--o------------#
     IN       |
    O---------o
              | 
              o------#
              |   
              #
```


---

## 5. Better Approaches ??? 

1. **Steiner Wire Length** ğŸŒ²
   - More accurate for multi-pin nets
   - Better topology prediction

2. **Routability-Aware Metrics** ğŸ—ºï¸
   - Congestion estimation
   - Layer-aware costing

3. **Look-Ahead Routing** ğŸ”®
   - Fast global routing
   - Real RC extraction


