INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yit/src/Facu/tec1/practico/project_1/project_1.srcs/sources_1/new/maquina100.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maquina_100
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yit/src/Facu/tec1/practico/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
