<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_alcreg.h source code [netbsd/sys/dev/pci/if_alcreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="alc_chain_data,alc_hw_stats,alc_ident,alc_ring_data,alc_rxdesc,alc_softc,alc_txdesc,cmb,rx_desc,rx_rdesc,smb,tx_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_alcreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_alcreg.h.html'>if_alcreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_alcreg.h,v 1.6 2016/12/29 19:22:51 leot Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_alcreg.h,v 1.1 2009/08/08 09:31:13 kevlo Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2009, Pyun YongHyeon &lt;yongari@FreeBSD.org&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice unmodified, this list of conditions, and the following</i></td></tr>
<tr><th id="12">12</th><td><i> *    disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="18">18</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="20">20</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="21">21</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="22">22</th><td><i> * DAMATES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="23">23</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="24">24</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="25">25</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="26">26</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="27">27</th><td><i> * SUCH DAMATE.</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> * $FreeBSD: src/sys/dev/alc/if_alcreg.h,v 1.1 2009/06/10 02:07:58 yongari Exp $</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span>	<span class="macro" data-ref="_M/_IF_ALCREG_H">_IF_ALCREG_H</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_IF_ALCREG_H" data-ref="_M/_IF_ALCREG_H">_IF_ALCREG_H</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/ALC_PCIR_BAR" data-ref="_M/ALC_PCIR_BAR">ALC_PCIR_BAR</dfn>			0x10</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ATHEROS_AR8152_B_V10" data-ref="_M/ATHEROS_AR8152_B_V10">ATHEROS_AR8152_B_V10</dfn>		0xC0</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/ATHEROS_AR8152_B_V11" data-ref="_M/ATHEROS_AR8152_B_V11">ATHEROS_AR8152_B_V11</dfn>		0xC1</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> * Atheros AR816x/AR817x revisions</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AR816X_REV_A0" data-ref="_M/AR816X_REV_A0">AR816X_REV_A0</dfn>			0</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AR816X_REV_A1" data-ref="_M/AR816X_REV_A1">AR816X_REV_A1</dfn>			1</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AR816X_REV_B0" data-ref="_M/AR816X_REV_B0">AR816X_REV_B0</dfn>			2</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/AR816X_REV_C0" data-ref="_M/AR816X_REV_C0">AR816X_REV_C0</dfn>			3</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/AR816X_REV_SHIFT" data-ref="_M/AR816X_REV_SHIFT">AR816X_REV_SHIFT</dfn>		3</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR816X_REV" data-ref="_M/AR816X_REV">AR816X_REV</dfn>(x)			((x) &gt;&gt; AR816X_REV_SHIFT)</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* 0x0000 - 0x02FF : PCIe configuration space */</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/ALC_PEX_UNC_ERR_SEV" data-ref="_M/ALC_PEX_UNC_ERR_SEV">ALC_PEX_UNC_ERR_SEV</dfn>		0x10C</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_TRN" data-ref="_M/PEX_UNC_ERR_SEV_TRN">PEX_UNC_ERR_SEV_TRN</dfn>		0x00000001</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_DLP" data-ref="_M/PEX_UNC_ERR_SEV_DLP">PEX_UNC_ERR_SEV_DLP</dfn>		0x00000010</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_PSN_TLP" data-ref="_M/PEX_UNC_ERR_SEV_PSN_TLP">PEX_UNC_ERR_SEV_PSN_TLP</dfn>		0x00001000</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_FCP" data-ref="_M/PEX_UNC_ERR_SEV_FCP">PEX_UNC_ERR_SEV_FCP</dfn>		0x00002000</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_CPL_TO" data-ref="_M/PEX_UNC_ERR_SEV_CPL_TO">PEX_UNC_ERR_SEV_CPL_TO</dfn>		0x00004000</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_CA" data-ref="_M/PEX_UNC_ERR_SEV_CA">PEX_UNC_ERR_SEV_CA</dfn>		0x00008000</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_UC" data-ref="_M/PEX_UNC_ERR_SEV_UC">PEX_UNC_ERR_SEV_UC</dfn>		0x00010000</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_ROV" data-ref="_M/PEX_UNC_ERR_SEV_ROV">PEX_UNC_ERR_SEV_ROV</dfn>		0x00020000</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_MLFP" data-ref="_M/PEX_UNC_ERR_SEV_MLFP">PEX_UNC_ERR_SEV_MLFP</dfn>		0x00040000</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_ECRC" data-ref="_M/PEX_UNC_ERR_SEV_ECRC">PEX_UNC_ERR_SEV_ECRC</dfn>		0x00080000</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/PEX_UNC_ERR_SEV_UR" data-ref="_M/PEX_UNC_ERR_SEV_UR">PEX_UNC_ERR_SEV_UR</dfn>		0x00100000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/ALC_EEPROM_LD" data-ref="_M/ALC_EEPROM_LD">ALC_EEPROM_LD</dfn>			0x204	/* AR816x */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_START" data-ref="_M/EEPROM_LD_START">EEPROM_LD_START</dfn>			0x00000001</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_IDLE" data-ref="_M/EEPROM_LD_IDLE">EEPROM_LD_IDLE</dfn>			0x00000010</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_DONE" data-ref="_M/EEPROM_LD_DONE">EEPROM_LD_DONE</dfn>			0x00000000</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_PROGRESS" data-ref="_M/EEPROM_LD_PROGRESS">EEPROM_LD_PROGRESS</dfn>		0x00000020</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_EXIST" data-ref="_M/EEPROM_LD_EXIST">EEPROM_LD_EXIST</dfn>			0x00000100</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_EEPROM_EXIST" data-ref="_M/EEPROM_LD_EEPROM_EXIST">EEPROM_LD_EEPROM_EXIST</dfn>		0x00000200</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_FLASH_EXIST" data-ref="_M/EEPROM_LD_FLASH_EXIST">EEPROM_LD_FLASH_EXIST</dfn>		0x00000400</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_FLASH_END_ADDR_MASK" data-ref="_M/EEPROM_LD_FLASH_END_ADDR_MASK">EEPROM_LD_FLASH_END_ADDR_MASK</dfn>	0x03FF0000</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_LD_FLASH_END_ADDR_SHIFT" data-ref="_M/EEPROM_LD_FLASH_END_ADDR_SHIFT">EEPROM_LD_FLASH_END_ADDR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/ALC_TWSI_CFG" data-ref="_M/ALC_TWSI_CFG">ALC_TWSI_CFG</dfn>			0x218</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/TWSI_CFG_SW_LD_START" data-ref="_M/TWSI_CFG_SW_LD_START">TWSI_CFG_SW_LD_START</dfn>		0x00000800</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/TWSI_CFG_HW_LD_START" data-ref="_M/TWSI_CFG_HW_LD_START">TWSI_CFG_HW_LD_START</dfn>		0x00001000</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/TWSI_CFG_LD_EXIST" data-ref="_M/TWSI_CFG_LD_EXIST">TWSI_CFG_LD_EXIST</dfn>		0x00400000</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/ALC_SLD" data-ref="_M/ALC_SLD">ALC_SLD</dfn>				0x218	/* AR816x */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/SLD_START" data-ref="_M/SLD_START">SLD_START</dfn>			0x00000800</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/SLD_PROGRESS" data-ref="_M/SLD_PROGRESS">SLD_PROGRESS</dfn>			0x00001000</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/SLD_IDLE" data-ref="_M/SLD_IDLE">SLD_IDLE</dfn>			0x00002000</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/SLD_SLVADDR_MASK" data-ref="_M/SLD_SLVADDR_MASK">SLD_SLVADDR_MASK</dfn>		0x007F0000</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/SLD_EXIST" data-ref="_M/SLD_EXIST">SLD_EXIST</dfn>			0x00800000</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/SLD_FREQ_MASK" data-ref="_M/SLD_FREQ_MASK">SLD_FREQ_MASK</dfn>			0x03000000</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/SLD_FREQ_100K" data-ref="_M/SLD_FREQ_100K">SLD_FREQ_100K</dfn>			0x00000000</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/SLD_FREQ_200K" data-ref="_M/SLD_FREQ_200K">SLD_FREQ_200K</dfn>			0x01000000</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/SLD_FREQ_300K" data-ref="_M/SLD_FREQ_300K">SLD_FREQ_300K</dfn>			0x02000000</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/SLD_FREQ_400K" data-ref="_M/SLD_FREQ_400K">SLD_FREQ_400K</dfn>			0x03000000</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/ALC_PCIE_PHYMISC" data-ref="_M/ALC_PCIE_PHYMISC">ALC_PCIE_PHYMISC</dfn>		0x1000</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PCIE_PHYMISC_FORCE_RCV_DET" data-ref="_M/PCIE_PHYMISC_FORCE_RCV_DET">PCIE_PHYMISC_FORCE_RCV_DET</dfn>	0x00000004</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/ALC_PCIE_PHYMISC2" data-ref="_M/ALC_PCIE_PHYMISC2">ALC_PCIE_PHYMISC2</dfn>		0x1004</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/PCIE_PHYMISC2_SERDES_CDR_MASK" data-ref="_M/PCIE_PHYMISC2_SERDES_CDR_MASK">PCIE_PHYMISC2_SERDES_CDR_MASK</dfn>	0x00030000</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/PCIE_PHYMISC2_SERDES_TH_MASK" data-ref="_M/PCIE_PHYMISC2_SERDES_TH_MASK">PCIE_PHYMISC2_SERDES_TH_MASK</dfn>	0x000C0000</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/PCIE_PHYMISC2_SERDES_CDR_SHIFT" data-ref="_M/PCIE_PHYMISC2_SERDES_CDR_SHIFT">PCIE_PHYMISC2_SERDES_CDR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/PCIE_PHYMISC2_SERDES_TH_SHIFT" data-ref="_M/PCIE_PHYMISC2_SERDES_TH_SHIFT">PCIE_PHYMISC2_SERDES_TH_SHIFT</dfn>	18</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/ALC_TWSI_DEBUG" data-ref="_M/ALC_TWSI_DEBUG">ALC_TWSI_DEBUG</dfn>			0x1108</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/TWSI_DEBUG_DEV_EXIST" data-ref="_M/TWSI_DEBUG_DEV_EXIST">TWSI_DEBUG_DEV_EXIST</dfn>		0x20000000</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/ALC_PDLL_TRNS1" data-ref="_M/ALC_PDLL_TRNS1">ALC_PDLL_TRNS1</dfn>			0x1104</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/PDLL_TRNS1_D3PLLOFF_ENB" data-ref="_M/PDLL_TRNS1_D3PLLOFF_ENB">PDLL_TRNS1_D3PLLOFF_ENB</dfn>		0x00000800</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/ALC_EEPROM_CFG" data-ref="_M/ALC_EEPROM_CFG">ALC_EEPROM_CFG</dfn>			0x12C0</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_CFG_DATA_HI_MASK" data-ref="_M/EEPROM_CFG_DATA_HI_MASK">EEPROM_CFG_DATA_HI_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_CFG_ADDR_MASK" data-ref="_M/EEPROM_CFG_ADDR_MASK">EEPROM_CFG_ADDR_MASK</dfn>		0x03FF0000</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_CFG_ACK" data-ref="_M/EEPROM_CFG_ACK">EEPROM_CFG_ACK</dfn>			0x40000000</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_CFG_RW" data-ref="_M/EEPROM_CFG_RW">EEPROM_CFG_RW</dfn>			0x80000000</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_CFG_DATA_HI_SHIFT" data-ref="_M/EEPROM_CFG_DATA_HI_SHIFT">EEPROM_CFG_DATA_HI_SHIFT</dfn>	0</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/EEPROM_CFG_ADDR_SHIFT" data-ref="_M/EEPROM_CFG_ADDR_SHIFT">EEPROM_CFG_ADDR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/ALC_EEPROM_DATA_LO" data-ref="_M/ALC_EEPROM_DATA_LO">ALC_EEPROM_DATA_LO</dfn>		0x12C4</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/ALC_OPT_CFG" data-ref="_M/ALC_OPT_CFG">ALC_OPT_CFG</dfn>			0x12F0</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/OPT_CFG_CLK_ENB" data-ref="_M/OPT_CFG_CLK_ENB">OPT_CFG_CLK_ENB</dfn>			0x00000002</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/ALC_PM_CFG" data-ref="_M/ALC_PM_CFG">ALC_PM_CFG</dfn>			0x12F8</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_SERDES_ENB" data-ref="_M/PM_CFG_SERDES_ENB">PM_CFG_SERDES_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_RBER_ENB" data-ref="_M/PM_CFG_RBER_ENB">PM_CFG_RBER_ENB</dfn>			0x00000002</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_CLK_REQ_ENB" data-ref="_M/PM_CFG_CLK_REQ_ENB">PM_CFG_CLK_REQ_ENB</dfn>		0x00000004</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_ASPM_L1_ENB" data-ref="_M/PM_CFG_ASPM_L1_ENB">PM_CFG_ASPM_L1_ENB</dfn>		0x00000008</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_SERDES_L1_ENB" data-ref="_M/PM_CFG_SERDES_L1_ENB">PM_CFG_SERDES_L1_ENB</dfn>		0x00000010</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_SERDES_PLL_L1_ENB" data-ref="_M/PM_CFG_SERDES_PLL_L1_ENB">PM_CFG_SERDES_PLL_L1_ENB</dfn>	0x00000020</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_SERDES_PD_EX_L1" data-ref="_M/PM_CFG_SERDES_PD_EX_L1">PM_CFG_SERDES_PD_EX_L1</dfn>		0x00000040</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_SERDES_BUDS_RX_L1_ENB" data-ref="_M/PM_CFG_SERDES_BUDS_RX_L1_ENB">PM_CFG_SERDES_BUDS_RX_L1_ENB</dfn>	0x00000080</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_L0S_ENTRY_TIMER_MASK" data-ref="_M/PM_CFG_L0S_ENTRY_TIMER_MASK">PM_CFG_L0S_ENTRY_TIMER_MASK</dfn>	0x00000F00</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_RX_L1_AFTER_L0S" data-ref="_M/PM_CFG_RX_L1_AFTER_L0S">PM_CFG_RX_L1_AFTER_L0S</dfn>		0x00000800</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_ASPM_L0S_ENB" data-ref="_M/PM_CFG_ASPM_L0S_ENB">PM_CFG_ASPM_L0S_ENB</dfn>		0x00001000</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_CLK_SWH_L1" data-ref="_M/PM_CFG_CLK_SWH_L1">PM_CFG_CLK_SWH_L1</dfn>		0x00002000</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_CLK_PWM_VER1_1" data-ref="_M/PM_CFG_CLK_PWM_VER1_1">PM_CFG_CLK_PWM_VER1_1</dfn>		0x00004000</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_PCIE_RECV" data-ref="_M/PM_CFG_PCIE_RECV">PM_CFG_PCIE_RECV</dfn>		0x00008000</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_L1_ENTRY_TIMER_MASK" data-ref="_M/PM_CFG_L1_ENTRY_TIMER_MASK">PM_CFG_L1_ENTRY_TIMER_MASK</dfn>	0x000F0000</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_L1_ENTRY_TIMER_816X_MASK" data-ref="_M/PM_CFG_L1_ENTRY_TIMER_816X_MASK">PM_CFG_L1_ENTRY_TIMER_816X_MASK</dfn>	0x00070000</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_TX_L1_AFTER_L0S" data-ref="_M/PM_CFG_TX_L1_AFTER_L0S">PM_CFG_TX_L1_AFTER_L0S</dfn>		0x00080000</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_PM_REQ_TIMER_MASK" data-ref="_M/PM_CFG_PM_REQ_TIMER_MASK">PM_CFG_PM_REQ_TIMER_MASK</dfn>	0x00F00000</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_LCKDET_TIMER_MASK" data-ref="_M/PM_CFG_LCKDET_TIMER_MASK">PM_CFG_LCKDET_TIMER_MASK</dfn>	0x0F000000</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_EN_BUFS_RX_L0S" data-ref="_M/PM_CFG_EN_BUFS_RX_L0S">PM_CFG_EN_BUFS_RX_L0S</dfn>		0x10000000</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_SA_DLY_ENB" data-ref="_M/PM_CFG_SA_DLY_ENB">PM_CFG_SA_DLY_ENB</dfn>		0x20000000</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_MAC_ASPM_CHK" data-ref="_M/PM_CFG_MAC_ASPM_CHK">PM_CFG_MAC_ASPM_CHK</dfn>		0x40000000</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_HOTRST" data-ref="_M/PM_CFG_HOTRST">PM_CFG_HOTRST</dfn>			0x80000000</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_L0S_ENTRY_TIMER_SHIFT" data-ref="_M/PM_CFG_L0S_ENTRY_TIMER_SHIFT">PM_CFG_L0S_ENTRY_TIMER_SHIFT</dfn>	8</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_L1_ENTRY_TIMER_SHIFT" data-ref="_M/PM_CFG_L1_ENTRY_TIMER_SHIFT">PM_CFG_L1_ENTRY_TIMER_SHIFT</dfn>	16</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_PM_REQ_TIMER_SHIFT" data-ref="_M/PM_CFG_PM_REQ_TIMER_SHIFT">PM_CFG_PM_REQ_TIMER_SHIFT</dfn>	20</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_LCKDET_TIMER_SHIFT" data-ref="_M/PM_CFG_LCKDET_TIMER_SHIFT">PM_CFG_LCKDET_TIMER_SHIFT</dfn>	24</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/PM_CFG_L0S_ENTRY_TIMER_DEFAULT" data-ref="_M/PM_CFG_L0S_ENTRY_TIMER_DEFAULT">PM_CFG_L0S_ENTRY_TIMER_DEFAULT</dfn>	6</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_L1_ENTRY_TIMER_DEFAULT" data-ref="_M/PM_CFG_L1_ENTRY_TIMER_DEFAULT">PM_CFG_L1_ENTRY_TIMER_DEFAULT</dfn>	1</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_L1_ENTRY_TIMER_816X_DEFAULT" data-ref="_M/PM_CFG_L1_ENTRY_TIMER_816X_DEFAULT">PM_CFG_L1_ENTRY_TIMER_816X_DEFAULT</dfn>	4</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_LCKDET_TIMER_DEFAULT" data-ref="_M/PM_CFG_LCKDET_TIMER_DEFAULT">PM_CFG_LCKDET_TIMER_DEFAULT</dfn>	12</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_PM_REQ_TIMER_DEFAULT" data-ref="_M/PM_CFG_PM_REQ_TIMER_DEFAULT">PM_CFG_PM_REQ_TIMER_DEFAULT</dfn>	12</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/PM_CFG_PM_REQ_TIMER_816X_DEFAULT" data-ref="_M/PM_CFG_PM_REQ_TIMER_816X_DEFAULT">PM_CFG_PM_REQ_TIMER_816X_DEFAULT</dfn>	15</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/ALC_LTSSM_ID_CFG" data-ref="_M/ALC_LTSSM_ID_CFG">ALC_LTSSM_ID_CFG</dfn>		0x12FC</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/LTSSM_ID_WRO_ENB" data-ref="_M/LTSSM_ID_WRO_ENB">LTSSM_ID_WRO_ENB</dfn>		0x00001000</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/ALC_MASTER_CFG" data-ref="_M/ALC_MASTER_CFG">ALC_MASTER_CFG</dfn>			0x1400</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/MASTER_RESET" data-ref="_M/MASTER_RESET">MASTER_RESET</dfn>			0x00000001</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/MASTER_TEST_MODE_MASK" data-ref="_M/MASTER_TEST_MODE_MASK">MASTER_TEST_MODE_MASK</dfn>		0x0000000C</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/MASTER_BERT_START" data-ref="_M/MASTER_BERT_START">MASTER_BERT_START</dfn>		0x00000010</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/MASTER_WAKEN_25M" data-ref="_M/MASTER_WAKEN_25M">MASTER_WAKEN_25M</dfn>		0x00000020</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/MASTER_OOB_DIS_OFF" data-ref="_M/MASTER_OOB_DIS_OFF">MASTER_OOB_DIS_OFF</dfn>		0x00000040</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/MASTER_SA_TIMER_ENB" data-ref="_M/MASTER_SA_TIMER_ENB">MASTER_SA_TIMER_ENB</dfn>		0x00000080</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/MASTER_MTIMER_ENB" data-ref="_M/MASTER_MTIMER_ENB">MASTER_MTIMER_ENB</dfn>		0x00000100</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/MASTER_MANUAL_INTR_ENB" data-ref="_M/MASTER_MANUAL_INTR_ENB">MASTER_MANUAL_INTR_ENB</dfn>		0x00000200</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/MASTER_IM_TX_TIMER_ENB" data-ref="_M/MASTER_IM_TX_TIMER_ENB">MASTER_IM_TX_TIMER_ENB</dfn>		0x00000400</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/MASTER_IM_RX_TIMER_ENB" data-ref="_M/MASTER_IM_RX_TIMER_ENB">MASTER_IM_RX_TIMER_ENB</dfn>		0x00000800</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CLK_SEL_DIS" data-ref="_M/MASTER_CLK_SEL_DIS">MASTER_CLK_SEL_DIS</dfn>		0x00001000</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CLK_SWH_MODE" data-ref="_M/MASTER_CLK_SWH_MODE">MASTER_CLK_SWH_MODE</dfn>		0x00002000</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/MASTER_INTR_RD_CLR" data-ref="_M/MASTER_INTR_RD_CLR">MASTER_INTR_RD_CLR</dfn>		0x00004000</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CHIP_REV_MASK" data-ref="_M/MASTER_CHIP_REV_MASK">MASTER_CHIP_REV_MASK</dfn>		0x00FF0000</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CHIP_ID_MASK" data-ref="_M/MASTER_CHIP_ID_MASK">MASTER_CHIP_ID_MASK</dfn>		0x7F000000</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/MASTER_OTP_SEL" data-ref="_M/MASTER_OTP_SEL">MASTER_OTP_SEL</dfn>			0x80000000</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/MASTER_TEST_MODE_SHIFT" data-ref="_M/MASTER_TEST_MODE_SHIFT">MASTER_TEST_MODE_SHIFT</dfn>		2</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CHIP_REV_SHIFT" data-ref="_M/MASTER_CHIP_REV_SHIFT">MASTER_CHIP_REV_SHIFT</dfn>		16</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/MASTER_CHIP_ID_SHIFT" data-ref="_M/MASTER_CHIP_ID_SHIFT">MASTER_CHIP_ID_SHIFT</dfn>		24</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i>/* Number of ticks per usec for AR813x/AR815x. */</i></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/ALC_TICK_USECS" data-ref="_M/ALC_TICK_USECS">ALC_TICK_USECS</dfn>			2</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/ALC_USECS" data-ref="_M/ALC_USECS">ALC_USECS</dfn>(x)			((x) / ALC_TICK_USECS)</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/ALC_MANUAL_TIMER" data-ref="_M/ALC_MANUAL_TIMER">ALC_MANUAL_TIMER</dfn>		0x1404</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/ALC_IM_TIMER" data-ref="_M/ALC_IM_TIMER">ALC_IM_TIMER</dfn>			0x1408</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/IM_TIMER_TX_MASK" data-ref="_M/IM_TIMER_TX_MASK">IM_TIMER_TX_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/IM_TIMER_RX_MASK" data-ref="_M/IM_TIMER_RX_MASK">IM_TIMER_RX_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/IM_TIMER_TX_SHIFT" data-ref="_M/IM_TIMER_TX_SHIFT">IM_TIMER_TX_SHIFT</dfn>		0</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/IM_TIMER_RX_SHIFT" data-ref="_M/IM_TIMER_RX_SHIFT">IM_TIMER_RX_SHIFT</dfn>		16</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/ALC_IM_TIMER_MIN" data-ref="_M/ALC_IM_TIMER_MIN">ALC_IM_TIMER_MIN</dfn>		0</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/ALC_IM_TIMER_MAX" data-ref="_M/ALC_IM_TIMER_MAX">ALC_IM_TIMER_MAX</dfn>		130000	/* 130ms */</u></td></tr>
<tr><th id="195">195</th><td><i>/*</i></td></tr>
<tr><th id="196">196</th><td><i> * 100us will ensure alc(4) wouldn't generate more than 10000 Rx</i></td></tr>
<tr><th id="197">197</th><td><i> * interrupts in a second.</i></td></tr>
<tr><th id="198">198</th><td><i> */</i></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/ALC_IM_RX_TIMER_DEFAULT" data-ref="_M/ALC_IM_RX_TIMER_DEFAULT">ALC_IM_RX_TIMER_DEFAULT</dfn>		100	/* 100us */</u></td></tr>
<tr><th id="200">200</th><td><i>/*</i></td></tr>
<tr><th id="201">201</th><td><i> * alc(4) does not rely on Tx completion interrupts, so set it</i></td></tr>
<tr><th id="202">202</th><td><i> * somewhat large value to reduce Tx completion interrupts.</i></td></tr>
<tr><th id="203">203</th><td><i> */</i></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/ALC_IM_TX_TIMER_DEFAULT" data-ref="_M/ALC_IM_TX_TIMER_DEFAULT">ALC_IM_TX_TIMER_DEFAULT</dfn>		1000	/* 1ms */</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/ALC_GPHY_CFG" data-ref="_M/ALC_GPHY_CFG">ALC_GPHY_CFG</dfn>			0x140C	/* 16 bits, 32 bits on AR816x */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_EXT_RESET" data-ref="_M/GPHY_CFG_EXT_RESET">GPHY_CFG_EXT_RESET</dfn>		0x0001</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_RTL_MODE" data-ref="_M/GPHY_CFG_RTL_MODE">GPHY_CFG_RTL_MODE</dfn>		0x0002</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_LED_MODE" data-ref="_M/GPHY_CFG_LED_MODE">GPHY_CFG_LED_MODE</dfn>		0x0004</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_ANEG_NOW" data-ref="_M/GPHY_CFG_ANEG_NOW">GPHY_CFG_ANEG_NOW</dfn>		0x0008</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_RECV_ANEG" data-ref="_M/GPHY_CFG_RECV_ANEG">GPHY_CFG_RECV_ANEG</dfn>		0x0010</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_GATE_25M_ENB" data-ref="_M/GPHY_CFG_GATE_25M_ENB">GPHY_CFG_GATE_25M_ENB</dfn>		0x0020</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_LPW_EXIT" data-ref="_M/GPHY_CFG_LPW_EXIT">GPHY_CFG_LPW_EXIT</dfn>		0x0040</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_PHY_IDDQ" data-ref="_M/GPHY_CFG_PHY_IDDQ">GPHY_CFG_PHY_IDDQ</dfn>		0x0080</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_PHY_IDDQ_DIS" data-ref="_M/GPHY_CFG_PHY_IDDQ_DIS">GPHY_CFG_PHY_IDDQ_DIS</dfn>		0x0100</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_PCLK_SEL_DIS" data-ref="_M/GPHY_CFG_PCLK_SEL_DIS">GPHY_CFG_PCLK_SEL_DIS</dfn>		0x0200</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_HIB_EN" data-ref="_M/GPHY_CFG_HIB_EN">GPHY_CFG_HIB_EN</dfn>			0x0400</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_HIB_PULSE" data-ref="_M/GPHY_CFG_HIB_PULSE">GPHY_CFG_HIB_PULSE</dfn>		0x0800</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_SEL_ANA_RESET" data-ref="_M/GPHY_CFG_SEL_ANA_RESET">GPHY_CFG_SEL_ANA_RESET</dfn>		0x1000</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_PHY_PLL_ON" data-ref="_M/GPHY_CFG_PHY_PLL_ON">GPHY_CFG_PHY_PLL_ON</dfn>		0x2000</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_PWDOWN_HW" data-ref="_M/GPHY_CFG_PWDOWN_HW">GPHY_CFG_PWDOWN_HW</dfn>		0x4000</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_PHY_PLL_BYPASS" data-ref="_M/GPHY_CFG_PHY_PLL_BYPASS">GPHY_CFG_PHY_PLL_BYPASS</dfn>		0x8000</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/GPHY_CFG_100AB_ENB" data-ref="_M/GPHY_CFG_100AB_ENB">GPHY_CFG_100AB_ENB</dfn>		0x00020000</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/ALC_IDLE_STATUS" data-ref="_M/ALC_IDLE_STATUS">ALC_IDLE_STATUS</dfn>			0x1410</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_RXMAC" data-ref="_M/IDLE_STATUS_RXMAC">IDLE_STATUS_RXMAC</dfn>		0x00000001</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_TXMAC" data-ref="_M/IDLE_STATUS_TXMAC">IDLE_STATUS_TXMAC</dfn>		0x00000002</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_RXQ" data-ref="_M/IDLE_STATUS_RXQ">IDLE_STATUS_RXQ</dfn>			0x00000004</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_TXQ" data-ref="_M/IDLE_STATUS_TXQ">IDLE_STATUS_TXQ</dfn>			0x00000008</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_DMARD" data-ref="_M/IDLE_STATUS_DMARD">IDLE_STATUS_DMARD</dfn>		0x00000010</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_DMAWR" data-ref="_M/IDLE_STATUS_DMAWR">IDLE_STATUS_DMAWR</dfn>		0x00000020</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_SMB" data-ref="_M/IDLE_STATUS_SMB">IDLE_STATUS_SMB</dfn>			0x00000040</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/IDLE_STATUS_CMB" data-ref="_M/IDLE_STATUS_CMB">IDLE_STATUS_CMB</dfn>			0x00000080</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/ALC_MDIO" data-ref="_M/ALC_MDIO">ALC_MDIO</dfn>			0x1414</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DATA_MASK" data-ref="_M/MDIO_DATA_MASK">MDIO_DATA_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/MDIO_REG_ADDR_MASK" data-ref="_M/MDIO_REG_ADDR_MASK">MDIO_REG_ADDR_MASK</dfn>		0x001F0000</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OP_READ" data-ref="_M/MDIO_OP_READ">MDIO_OP_READ</dfn>			0x00200000</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OP_WRITE" data-ref="_M/MDIO_OP_WRITE">MDIO_OP_WRITE</dfn>			0x00000000</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/MDIO_SUP_PREAMBLE" data-ref="_M/MDIO_SUP_PREAMBLE">MDIO_SUP_PREAMBLE</dfn>		0x00400000</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OP_EXECUTE" data-ref="_M/MDIO_OP_EXECUTE">MDIO_OP_EXECUTE</dfn>			0x00800000</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_4" data-ref="_M/MDIO_CLK_25_4">MDIO_CLK_25_4</dfn>			0x00000000</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_6" data-ref="_M/MDIO_CLK_25_6">MDIO_CLK_25_6</dfn>			0x02000000</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_8" data-ref="_M/MDIO_CLK_25_8">MDIO_CLK_25_8</dfn>			0x03000000</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_10" data-ref="_M/MDIO_CLK_25_10">MDIO_CLK_25_10</dfn>			0x04000000</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_14" data-ref="_M/MDIO_CLK_25_14">MDIO_CLK_25_14</dfn>			0x05000000</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_20" data-ref="_M/MDIO_CLK_25_20">MDIO_CLK_25_20</dfn>			0x06000000</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CLK_25_128" data-ref="_M/MDIO_CLK_25_128">MDIO_CLK_25_128</dfn>			0x07000000</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/MDIO_OP_BUSY" data-ref="_M/MDIO_OP_BUSY">MDIO_OP_BUSY</dfn>			0x08000000</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/MDIO_AP_ENB" data-ref="_M/MDIO_AP_ENB">MDIO_AP_ENB</dfn>			0x10000000</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/MDIO_MODE_EXT" data-ref="_M/MDIO_MODE_EXT">MDIO_MODE_EXT</dfn>			0x40000000</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/MDIO_DATA_SHIFT" data-ref="_M/MDIO_DATA_SHIFT">MDIO_DATA_SHIFT</dfn>			0</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/MDIO_REG_ADDR_SHIFT" data-ref="_M/MDIO_REG_ADDR_SHIFT">MDIO_REG_ADDR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/MDIO_REG_ADDR" data-ref="_M/MDIO_REG_ADDR">MDIO_REG_ADDR</dfn>(x)	\</u></td></tr>
<tr><th id="256">256</th><td><u>	(((x) &lt;&lt; MDIO_REG_ADDR_SHIFT) &amp; MDIO_REG_ADDR_MASK)</u></td></tr>
<tr><th id="257">257</th><td><i>/* Default PHY address. */</i></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/ALC_PHY_ADDR" data-ref="_M/ALC_PHY_ADDR">ALC_PHY_ADDR</dfn>			0</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/ALC_PHY_STATUS" data-ref="_M/ALC_PHY_STATUS">ALC_PHY_STATUS</dfn>			0x1418</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/PHY_STATUS_RECV_ENB" data-ref="_M/PHY_STATUS_RECV_ENB">PHY_STATUS_RECV_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/PHY_STATUS_GENERAL_MASK" data-ref="_M/PHY_STATUS_GENERAL_MASK">PHY_STATUS_GENERAL_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/PHY_STATUS_OE_PWSP_MASK" data-ref="_M/PHY_STATUS_OE_PWSP_MASK">PHY_STATUS_OE_PWSP_MASK</dfn>		0x07FF0000</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/PHY_STATUS_LPW_STATE" data-ref="_M/PHY_STATUS_LPW_STATE">PHY_STATUS_LPW_STATE</dfn>		0x80000000</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/PHY_STATIS_OE_PWSP_SHIFT" data-ref="_M/PHY_STATIS_OE_PWSP_SHIFT">PHY_STATIS_OE_PWSP_SHIFT</dfn>	16</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><i>/* Packet memory BIST. */</i></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/ALC_BIST0" data-ref="_M/ALC_BIST0">ALC_BIST0</dfn>			0x141C</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/BIST0_ENB" data-ref="_M/BIST0_ENB">BIST0_ENB</dfn>			0x00000001</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/BIST0_SRAM_FAIL" data-ref="_M/BIST0_SRAM_FAIL">BIST0_SRAM_FAIL</dfn>			0x00000002</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/BIST0_FUSE_FLAG" data-ref="_M/BIST0_FUSE_FLAG">BIST0_FUSE_FLAG</dfn>			0x00000004</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* PCIe retry buffer BIST. */</i></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/ALC_BIST1" data-ref="_M/ALC_BIST1">ALC_BIST1</dfn>			0x1420</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/BIST1_ENB" data-ref="_M/BIST1_ENB">BIST1_ENB</dfn>			0x00000001</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/BIST1_SRAM_FAIL" data-ref="_M/BIST1_SRAM_FAIL">BIST1_SRAM_FAIL</dfn>			0x00000002</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/BIST1_FUSE_FLAG" data-ref="_M/BIST1_FUSE_FLAG">BIST1_FUSE_FLAG</dfn>			0x00000004</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/ALC_SERDES_LOCK" data-ref="_M/ALC_SERDES_LOCK">ALC_SERDES_LOCK</dfn>			0x1424</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/SERDES_LOCK_DET" data-ref="_M/SERDES_LOCK_DET">SERDES_LOCK_DET</dfn>			0x00000001</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/SERDES_LOCK_DET_ENB" data-ref="_M/SERDES_LOCK_DET_ENB">SERDES_LOCK_DET_ENB</dfn>		0x00000002</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/SERDES_MAC_CLK_SLOWDOWN" data-ref="_M/SERDES_MAC_CLK_SLOWDOWN">SERDES_MAC_CLK_SLOWDOWN</dfn>		0x00020000</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/SERDES_PHY_CLK_SLOWDOWN" data-ref="_M/SERDES_PHY_CLK_SLOWDOWN">SERDES_PHY_CLK_SLOWDOWN</dfn>		0x00040000</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/ALC_LPI_CTL" data-ref="_M/ALC_LPI_CTL">ALC_LPI_CTL</dfn>			0x1440</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/LPI_CTL_ENB" data-ref="_M/LPI_CTL_ENB">LPI_CTL_ENB</dfn>			0x00000001</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/ALC_EXT_MDIO" data-ref="_M/ALC_EXT_MDIO">ALC_EXT_MDIO</dfn>			0x1448</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/EXT_MDIO_REG_MASK" data-ref="_M/EXT_MDIO_REG_MASK">EXT_MDIO_REG_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/EXT_MDIO_DEVADDR_MASK" data-ref="_M/EXT_MDIO_DEVADDR_MASK">EXT_MDIO_DEVADDR_MASK</dfn>		0x001F0000</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/EXT_MDIO_REG_SHIFT" data-ref="_M/EXT_MDIO_REG_SHIFT">EXT_MDIO_REG_SHIFT</dfn>		0</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/EXT_MDIO_DEVADDR_SHIFT" data-ref="_M/EXT_MDIO_DEVADDR_SHIFT">EXT_MDIO_DEVADDR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/EXT_MDIO_REG" data-ref="_M/EXT_MDIO_REG">EXT_MDIO_REG</dfn>(x)		\</u></td></tr>
<tr><th id="295">295</th><td><u>	(((x) &lt;&lt; EXT_MDIO_REG_SHIFT) &amp; EXT_MDIO_REG_MASK)</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/EXT_MDIO_DEVADDR" data-ref="_M/EXT_MDIO_DEVADDR">EXT_MDIO_DEVADDR</dfn>(x)	\</u></td></tr>
<tr><th id="297">297</th><td><u>	(((x) &lt;&lt; EXT_MDIO_DEVADDR_SHIFT) &amp; EXT_MDIO_DEVADDR_MASK)</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/ALC_IDLE_DECISN_TIMER" data-ref="_M/ALC_IDLE_DECISN_TIMER">ALC_IDLE_DECISN_TIMER</dfn>		0x1474</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/IDLE_DECISN_TIMER_DEFAULT_1MS" data-ref="_M/IDLE_DECISN_TIMER_DEFAULT_1MS">IDLE_DECISN_TIMER_DEFAULT_1MS</dfn>	0x400</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/ALC_MAC_CFG" data-ref="_M/ALC_MAC_CFG">ALC_MAC_CFG</dfn>			0x1480</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_ENB" data-ref="_M/MAC_CFG_TX_ENB">MAC_CFG_TX_ENB</dfn>			0x00000001</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_RX_ENB" data-ref="_M/MAC_CFG_RX_ENB">MAC_CFG_RX_ENB</dfn>			0x00000002</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_FC" data-ref="_M/MAC_CFG_TX_FC">MAC_CFG_TX_FC</dfn>			0x00000004</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_RX_FC" data-ref="_M/MAC_CFG_RX_FC">MAC_CFG_RX_FC</dfn>			0x00000008</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_LOOP" data-ref="_M/MAC_CFG_LOOP">MAC_CFG_LOOP</dfn>			0x00000010</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_FULL_DUPLEX" data-ref="_M/MAC_CFG_FULL_DUPLEX">MAC_CFG_FULL_DUPLEX</dfn>		0x00000020</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_CRC_ENB" data-ref="_M/MAC_CFG_TX_CRC_ENB">MAC_CFG_TX_CRC_ENB</dfn>		0x00000040</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_AUTO_PAD" data-ref="_M/MAC_CFG_TX_AUTO_PAD">MAC_CFG_TX_AUTO_PAD</dfn>		0x00000080</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_LENCHK" data-ref="_M/MAC_CFG_TX_LENCHK">MAC_CFG_TX_LENCHK</dfn>		0x00000100</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_RX_JUMBO_ENB" data-ref="_M/MAC_CFG_RX_JUMBO_ENB">MAC_CFG_RX_JUMBO_ENB</dfn>		0x00000200</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_PREAMBLE_MASK" data-ref="_M/MAC_CFG_PREAMBLE_MASK">MAC_CFG_PREAMBLE_MASK</dfn>		0x00003C00</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_VLAN_TAG_STRIP" data-ref="_M/MAC_CFG_VLAN_TAG_STRIP">MAC_CFG_VLAN_TAG_STRIP</dfn>		0x00004000</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_PROMISC" data-ref="_M/MAC_CFG_PROMISC">MAC_CFG_PROMISC</dfn>			0x00008000</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_PAUSE" data-ref="_M/MAC_CFG_TX_PAUSE">MAC_CFG_TX_PAUSE</dfn>		0x00010000</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SCNT" data-ref="_M/MAC_CFG_SCNT">MAC_CFG_SCNT</dfn>			0x00020000</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SYNC_RST_TX" data-ref="_M/MAC_CFG_SYNC_RST_TX">MAC_CFG_SYNC_RST_TX</dfn>		0x00040000</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SIM_RST_TX" data-ref="_M/MAC_CFG_SIM_RST_TX">MAC_CFG_SIM_RST_TX</dfn>		0x00080000</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SPEED_MASK" data-ref="_M/MAC_CFG_SPEED_MASK">MAC_CFG_SPEED_MASK</dfn>		0x00300000</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SPEED_10_100" data-ref="_M/MAC_CFG_SPEED_10_100">MAC_CFG_SPEED_10_100</dfn>		0x00100000</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SPEED_1000" data-ref="_M/MAC_CFG_SPEED_1000">MAC_CFG_SPEED_1000</dfn>		0x00200000</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_DBG_TX_BACKOFF" data-ref="_M/MAC_CFG_DBG_TX_BACKOFF">MAC_CFG_DBG_TX_BACKOFF</dfn>		0x00400000</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_TX_JUMBO_ENB" data-ref="_M/MAC_CFG_TX_JUMBO_ENB">MAC_CFG_TX_JUMBO_ENB</dfn>		0x00800000</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_RXCSUM_ENB" data-ref="_M/MAC_CFG_RXCSUM_ENB">MAC_CFG_RXCSUM_ENB</dfn>		0x01000000</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_ALLMULTI" data-ref="_M/MAC_CFG_ALLMULTI">MAC_CFG_ALLMULTI</dfn>		0x02000000</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_BCAST" data-ref="_M/MAC_CFG_BCAST">MAC_CFG_BCAST</dfn>			0x04000000</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_DBG" data-ref="_M/MAC_CFG_DBG">MAC_CFG_DBG</dfn>			0x08000000</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SINGLE_PAUSE_ENB" data-ref="_M/MAC_CFG_SINGLE_PAUSE_ENB">MAC_CFG_SINGLE_PAUSE_ENB</dfn>	0x10000000</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_HASH_ALG_CRC32" data-ref="_M/MAC_CFG_HASH_ALG_CRC32">MAC_CFG_HASH_ALG_CRC32</dfn>		0x20000000</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_SPEED_MODE_SW" data-ref="_M/MAC_CFG_SPEED_MODE_SW">MAC_CFG_SPEED_MODE_SW</dfn>		0x40000000</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_FAST_PAUSE" data-ref="_M/MAC_CFG_FAST_PAUSE">MAC_CFG_FAST_PAUSE</dfn>		0x80000000</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_PREAMBLE_SHIFT" data-ref="_M/MAC_CFG_PREAMBLE_SHIFT">MAC_CFG_PREAMBLE_SHIFT</dfn>		10</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG_PREAMBLE_DEFAULT" data-ref="_M/MAC_CFG_PREAMBLE_DEFAULT">MAC_CFG_PREAMBLE_DEFAULT</dfn>	7</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/ALC_IPG_IFG_CFG" data-ref="_M/ALC_IPG_IFG_CFG">ALC_IPG_IFG_CFG</dfn>			0x1484</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPGT_MASK" data-ref="_M/IPG_IFG_IPGT_MASK">IPG_IFG_IPGT_MASK</dfn>		0x0000007F</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_MIFG_MASK" data-ref="_M/IPG_IFG_MIFG_MASK">IPG_IFG_MIFG_MASK</dfn>		0x0000FF00</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG1_MASK" data-ref="_M/IPG_IFG_IPG1_MASK">IPG_IFG_IPG1_MASK</dfn>		0x007F0000</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG2_MASK" data-ref="_M/IPG_IFG_IPG2_MASK">IPG_IFG_IPG2_MASK</dfn>		0x7F000000</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPGT_SHIFT" data-ref="_M/IPG_IFG_IPGT_SHIFT">IPG_IFG_IPGT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPGT_DEFAULT" data-ref="_M/IPG_IFG_IPGT_DEFAULT">IPG_IFG_IPGT_DEFAULT</dfn>		0x60</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_MIFG_SHIFT" data-ref="_M/IPG_IFG_MIFG_SHIFT">IPG_IFG_MIFG_SHIFT</dfn>		8</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_MIFG_DEFAULT" data-ref="_M/IPG_IFG_MIFG_DEFAULT">IPG_IFG_MIFG_DEFAULT</dfn>		0x50</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG1_SHIFT" data-ref="_M/IPG_IFG_IPG1_SHIFT">IPG_IFG_IPG1_SHIFT</dfn>		16</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG1_DEFAULT" data-ref="_M/IPG_IFG_IPG1_DEFAULT">IPG_IFG_IPG1_DEFAULT</dfn>		0x40</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG2_SHIFT" data-ref="_M/IPG_IFG_IPG2_SHIFT">IPG_IFG_IPG2_SHIFT</dfn>		24</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/IPG_IFG_IPG2_DEFAULT" data-ref="_M/IPG_IFG_IPG2_DEFAULT">IPG_IFG_IPG2_DEFAULT</dfn>		0x60</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i>/* Station address. */</i></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/ALC_PAR0" data-ref="_M/ALC_PAR0">ALC_PAR0</dfn>			0x1488</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/ALC_PAR1" data-ref="_M/ALC_PAR1">ALC_PAR1</dfn>			0x148C</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/* 64bit multicast hash register. */</i></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/ALC_MAR0" data-ref="_M/ALC_MAR0">ALC_MAR0</dfn>			0x1490</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/ALC_MAR1" data-ref="_M/ALC_MAR1">ALC_MAR1</dfn>			0x1494</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/* half-duplex parameter configuration. */</i></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/ALC_HDPX_CFG" data-ref="_M/ALC_HDPX_CFG">ALC_HDPX_CFG</dfn>			0x1498</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_LCOL_MASK" data-ref="_M/HDPX_CFG_LCOL_MASK">HDPX_CFG_LCOL_MASK</dfn>		0x000003FF</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_RETRY_MASK" data-ref="_M/HDPX_CFG_RETRY_MASK">HDPX_CFG_RETRY_MASK</dfn>		0x0000F000</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_EXC_DEF_EN" data-ref="_M/HDPX_CFG_EXC_DEF_EN">HDPX_CFG_EXC_DEF_EN</dfn>		0x00010000</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_NO_BACK_C" data-ref="_M/HDPX_CFG_NO_BACK_C">HDPX_CFG_NO_BACK_C</dfn>		0x00020000</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_NO_BACK_P" data-ref="_M/HDPX_CFG_NO_BACK_P">HDPX_CFG_NO_BACK_P</dfn>		0x00040000</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_ABEBE" data-ref="_M/HDPX_CFG_ABEBE">HDPX_CFG_ABEBE</dfn>			0x00080000</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_ABEBT_MASK" data-ref="_M/HDPX_CFG_ABEBT_MASK">HDPX_CFG_ABEBT_MASK</dfn>		0x00F00000</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_JAMIPG_MASK" data-ref="_M/HDPX_CFG_JAMIPG_MASK">HDPX_CFG_JAMIPG_MASK</dfn>		0x0F000000</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_LCOL_SHIFT" data-ref="_M/HDPX_CFG_LCOL_SHIFT">HDPX_CFG_LCOL_SHIFT</dfn>		0</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_LCOL_DEFAULT" data-ref="_M/HDPX_CFG_LCOL_DEFAULT">HDPX_CFG_LCOL_DEFAULT</dfn>		0x37</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_RETRY_SHIFT" data-ref="_M/HDPX_CFG_RETRY_SHIFT">HDPX_CFG_RETRY_SHIFT</dfn>		12</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_RETRY_DEFAULT" data-ref="_M/HDPX_CFG_RETRY_DEFAULT">HDPX_CFG_RETRY_DEFAULT</dfn>		0x0F</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_ABEBT_SHIFT" data-ref="_M/HDPX_CFG_ABEBT_SHIFT">HDPX_CFG_ABEBT_SHIFT</dfn>		20</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_ABEBT_DEFAULT" data-ref="_M/HDPX_CFG_ABEBT_DEFAULT">HDPX_CFG_ABEBT_DEFAULT</dfn>		0x0A</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_JAMIPG_SHIFT" data-ref="_M/HDPX_CFG_JAMIPG_SHIFT">HDPX_CFG_JAMIPG_SHIFT</dfn>		24</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/HDPX_CFG_JAMIPG_DEFAULT" data-ref="_M/HDPX_CFG_JAMIPG_DEFAULT">HDPX_CFG_JAMIPG_DEFAULT</dfn>		0x07</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/ALC_FRAME_SIZE" data-ref="_M/ALC_FRAME_SIZE">ALC_FRAME_SIZE</dfn>			0x149C</u></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/ALC_WOL_CFG" data-ref="_M/ALC_WOL_CFG">ALC_WOL_CFG</dfn>			0x14A0</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN" data-ref="_M/WOL_CFG_PATTERN">WOL_CFG_PATTERN</dfn>			0x00000001</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN_ENB" data-ref="_M/WOL_CFG_PATTERN_ENB">WOL_CFG_PATTERN_ENB</dfn>		0x00000002</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_MAGIC" data-ref="_M/WOL_CFG_MAGIC">WOL_CFG_MAGIC</dfn>			0x00000004</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_MAGIC_ENB" data-ref="_M/WOL_CFG_MAGIC_ENB">WOL_CFG_MAGIC_ENB</dfn>		0x00000008</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_LINK_CHG" data-ref="_M/WOL_CFG_LINK_CHG">WOL_CFG_LINK_CHG</dfn>		0x00000010</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_LINK_CHG_ENB" data-ref="_M/WOL_CFG_LINK_CHG_ENB">WOL_CFG_LINK_CHG_ENB</dfn>		0x00000020</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN_DET" data-ref="_M/WOL_CFG_PATTERN_DET">WOL_CFG_PATTERN_DET</dfn>		0x00000100</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_MAGIC_DET" data-ref="_M/WOL_CFG_MAGIC_DET">WOL_CFG_MAGIC_DET</dfn>		0x00000200</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_LINK_CHG_DET" data-ref="_M/WOL_CFG_LINK_CHG_DET">WOL_CFG_LINK_CHG_DET</dfn>		0x00000400</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_CLK_SWITCH_ENB" data-ref="_M/WOL_CFG_CLK_SWITCH_ENB">WOL_CFG_CLK_SWITCH_ENB</dfn>		0x00008000</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN0" data-ref="_M/WOL_CFG_PATTERN0">WOL_CFG_PATTERN0</dfn>		0x00010000</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN1" data-ref="_M/WOL_CFG_PATTERN1">WOL_CFG_PATTERN1</dfn>		0x00020000</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN2" data-ref="_M/WOL_CFG_PATTERN2">WOL_CFG_PATTERN2</dfn>		0x00040000</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN3" data-ref="_M/WOL_CFG_PATTERN3">WOL_CFG_PATTERN3</dfn>		0x00080000</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN4" data-ref="_M/WOL_CFG_PATTERN4">WOL_CFG_PATTERN4</dfn>		0x00100000</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN5" data-ref="_M/WOL_CFG_PATTERN5">WOL_CFG_PATTERN5</dfn>		0x00200000</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/WOL_CFG_PATTERN6" data-ref="_M/WOL_CFG_PATTERN6">WOL_CFG_PATTERN6</dfn>		0x00400000</u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><i>/* WOL pattern length. */</i></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/ALC_PATTERN_CFG0" data-ref="_M/ALC_PATTERN_CFG0">ALC_PATTERN_CFG0</dfn>		0x14A4</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_0_LEN_MASK" data-ref="_M/PATTERN_CFG_0_LEN_MASK">PATTERN_CFG_0_LEN_MASK</dfn>		0x0000007F</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_1_LEN_MASK" data-ref="_M/PATTERN_CFG_1_LEN_MASK">PATTERN_CFG_1_LEN_MASK</dfn>		0x00007F00</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_2_LEN_MASK" data-ref="_M/PATTERN_CFG_2_LEN_MASK">PATTERN_CFG_2_LEN_MASK</dfn>		0x007F0000</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_3_LEN_MASK" data-ref="_M/PATTERN_CFG_3_LEN_MASK">PATTERN_CFG_3_LEN_MASK</dfn>		0x7F000000</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/ALC_PATTERN_CFG1" data-ref="_M/ALC_PATTERN_CFG1">ALC_PATTERN_CFG1</dfn>		0x14A8</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_4_LEN_MASK" data-ref="_M/PATTERN_CFG_4_LEN_MASK">PATTERN_CFG_4_LEN_MASK</dfn>		0x0000007F</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_5_LEN_MASK" data-ref="_M/PATTERN_CFG_5_LEN_MASK">PATTERN_CFG_5_LEN_MASK</dfn>		0x00007F00</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/PATTERN_CFG_6_LEN_MASK" data-ref="_M/PATTERN_CFG_6_LEN_MASK">PATTERN_CFG_6_LEN_MASK</dfn>		0x007F0000</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/* RSS */</i></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY0" data-ref="_M/ALC_RSS_KEY0">ALC_RSS_KEY0</dfn>			0x14B0</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY1" data-ref="_M/ALC_RSS_KEY1">ALC_RSS_KEY1</dfn>			0x14B4</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY2" data-ref="_M/ALC_RSS_KEY2">ALC_RSS_KEY2</dfn>			0x14B8</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY3" data-ref="_M/ALC_RSS_KEY3">ALC_RSS_KEY3</dfn>			0x14BC</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY4" data-ref="_M/ALC_RSS_KEY4">ALC_RSS_KEY4</dfn>			0x14C0</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY5" data-ref="_M/ALC_RSS_KEY5">ALC_RSS_KEY5</dfn>			0x14C4</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY6" data-ref="_M/ALC_RSS_KEY6">ALC_RSS_KEY6</dfn>			0x14C8</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY7" data-ref="_M/ALC_RSS_KEY7">ALC_RSS_KEY7</dfn>			0x14CC</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY8" data-ref="_M/ALC_RSS_KEY8">ALC_RSS_KEY8</dfn>			0x14D0</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_KEY9" data-ref="_M/ALC_RSS_KEY9">ALC_RSS_KEY9</dfn>			0x14D4</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_IDT_TABLE0" data-ref="_M/ALC_RSS_IDT_TABLE0">ALC_RSS_IDT_TABLE0</dfn>		0x14E0</u></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/ALC_TD_PRI2_HEAD_ADDR_LO" data-ref="_M/ALC_TD_PRI2_HEAD_ADDR_LO">ALC_TD_PRI2_HEAD_ADDR_LO</dfn>	0x14E0	/* AR816x */</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_IDT_TABLE1" data-ref="_M/ALC_RSS_IDT_TABLE1">ALC_RSS_IDT_TABLE1</dfn>		0x14E4</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/ALC_TD_PRI3_HEAD_ADDR_LO" data-ref="_M/ALC_TD_PRI3_HEAD_ADDR_LO">ALC_TD_PRI3_HEAD_ADDR_LO</dfn>	0x14E4	/* AR816x */</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_IDT_TABLE2" data-ref="_M/ALC_RSS_IDT_TABLE2">ALC_RSS_IDT_TABLE2</dfn>		0x14E8</u></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_IDT_TABLE3" data-ref="_M/ALC_RSS_IDT_TABLE3">ALC_RSS_IDT_TABLE3</dfn>		0x14EC</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_IDT_TABLE4" data-ref="_M/ALC_RSS_IDT_TABLE4">ALC_RSS_IDT_TABLE4</dfn>		0x14F0</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_IDT_TABLE5" data-ref="_M/ALC_RSS_IDT_TABLE5">ALC_RSS_IDT_TABLE5</dfn>		0x14F4</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_IDT_TABLE6" data-ref="_M/ALC_RSS_IDT_TABLE6">ALC_RSS_IDT_TABLE6</dfn>		0x14F8</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_IDT_TABLE7" data-ref="_M/ALC_RSS_IDT_TABLE7">ALC_RSS_IDT_TABLE7</dfn>		0x14FC</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_RD0_ADDR" data-ref="_M/ALC_SRAM_RD0_ADDR">ALC_SRAM_RD0_ADDR</dfn>		0x1500</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_RD1_ADDR" data-ref="_M/ALC_SRAM_RD1_ADDR">ALC_SRAM_RD1_ADDR</dfn>		0x1504</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_RD2_ADDR" data-ref="_M/ALC_SRAM_RD2_ADDR">ALC_SRAM_RD2_ADDR</dfn>		0x1508</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_RD3_ADDR" data-ref="_M/ALC_SRAM_RD3_ADDR">ALC_SRAM_RD3_ADDR</dfn>		0x150C</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/RD_HEAD_ADDR_MASK" data-ref="_M/RD_HEAD_ADDR_MASK">RD_HEAD_ADDR_MASK</dfn>		0x000003FF</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/RD_TAIL_ADDR_MASK" data-ref="_M/RD_TAIL_ADDR_MASK">RD_TAIL_ADDR_MASK</dfn>		0x03FF0000</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/RD_HEAD_ADDR_SHIFT" data-ref="_M/RD_HEAD_ADDR_SHIFT">RD_HEAD_ADDR_SHIFT</dfn>		0</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/RD_TAIL_ADDR_SHIFT" data-ref="_M/RD_TAIL_ADDR_SHIFT">RD_TAIL_ADDR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD_NIC_LEN0" data-ref="_M/ALC_RD_NIC_LEN0">ALC_RD_NIC_LEN0</dfn>			0x1510	/* 8 bytes unit */</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/RD_NIC_LEN_MASK" data-ref="_M/RD_NIC_LEN_MASK">RD_NIC_LEN_MASK</dfn>			0x000003FF</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD_NIC_LEN1" data-ref="_M/ALC_RD_NIC_LEN1">ALC_RD_NIC_LEN1</dfn>			0x1514</u></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_TD_ADDR" data-ref="_M/ALC_SRAM_TD_ADDR">ALC_SRAM_TD_ADDR</dfn>		0x1518</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/TD_HEAD_ADDR_MASK" data-ref="_M/TD_HEAD_ADDR_MASK">TD_HEAD_ADDR_MASK</dfn>		0x000003FF</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/TD_TAIL_ADDR_MASK" data-ref="_M/TD_TAIL_ADDR_MASK">TD_TAIL_ADDR_MASK</dfn>		0x03FF0000</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/TD_HEAD_ADDR_SHIFT" data-ref="_M/TD_HEAD_ADDR_SHIFT">TD_HEAD_ADDR_SHIFT</dfn>		0</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/TD_TAIL_ADDR_SHIFT" data-ref="_M/TD_TAIL_ADDR_SHIFT">TD_TAIL_ADDR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_TD_LEN" data-ref="_M/ALC_SRAM_TD_LEN">ALC_SRAM_TD_LEN</dfn>			0x151C	/* 8 bytes unit */</u></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/SRAM_TD_LEN_MASK" data-ref="_M/SRAM_TD_LEN_MASK">SRAM_TD_LEN_MASK</dfn>		0x000003FF</u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_RX_FIFO_ADDR" data-ref="_M/ALC_SRAM_RX_FIFO_ADDR">ALC_SRAM_RX_FIFO_ADDR</dfn>		0x1520</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_RX_FIFO_LEN" data-ref="_M/ALC_SRAM_RX_FIFO_LEN">ALC_SRAM_RX_FIFO_LEN</dfn>		0x1524</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/SRAM_RX_FIFO_LEN_MASK" data-ref="_M/SRAM_RX_FIFO_LEN_MASK">SRAM_RX_FIFO_LEN_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/SRAM_RX_FIFO_LEN_SHIFT" data-ref="_M/SRAM_RX_FIFO_LEN_SHIFT">SRAM_RX_FIFO_LEN_SHIFT</dfn>		0</u></td></tr>
<tr><th id="483">483</th><td> </td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_TX_FIFO_ADDR" data-ref="_M/ALC_SRAM_TX_FIFO_ADDR">ALC_SRAM_TX_FIFO_ADDR</dfn>		0x1528</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_TX_FIFO_LEN" data-ref="_M/ALC_SRAM_TX_FIFO_LEN">ALC_SRAM_TX_FIFO_LEN</dfn>		0x152C</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/ALC_SRAM_TCPH_ADDR" data-ref="_M/ALC_SRAM_TCPH_ADDR">ALC_SRAM_TCPH_ADDR</dfn>		0x1530</u></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/SRAM_TCPH_ADDR_MASK" data-ref="_M/SRAM_TCPH_ADDR_MASK">SRAM_TCPH_ADDR_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/SRAM_PATH_ADDR_MASK" data-ref="_M/SRAM_PATH_ADDR_MASK">SRAM_PATH_ADDR_MASK</dfn>		0x0FFF0000</u></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/SRAM_TCPH_ADDR_SHIFT" data-ref="_M/SRAM_TCPH_ADDR_SHIFT">SRAM_TCPH_ADDR_SHIFT</dfn>		0</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/SRAM_PKTH_ADDR_SHIFT" data-ref="_M/SRAM_PKTH_ADDR_SHIFT">SRAM_PKTH_ADDR_SHIFT</dfn>		16</u></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/ALC_DMA_BLOCK" data-ref="_M/ALC_DMA_BLOCK">ALC_DMA_BLOCK</dfn>			0x1534</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/DMA_BLOCK_LOAD" data-ref="_M/DMA_BLOCK_LOAD">DMA_BLOCK_LOAD</dfn>			0x00000001</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_BASE_ADDR_HI" data-ref="_M/ALC_RX_BASE_ADDR_HI">ALC_RX_BASE_ADDR_HI</dfn>		0x1540</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/ALC_TX_BASE_ADDR_HI" data-ref="_M/ALC_TX_BASE_ADDR_HI">ALC_TX_BASE_ADDR_HI</dfn>		0x1544</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/ALC_SMB_BASE_ADDR_HI" data-ref="_M/ALC_SMB_BASE_ADDR_HI">ALC_SMB_BASE_ADDR_HI</dfn>		0x1548</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/ALC_SMB_BASE_ADDR_LO" data-ref="_M/ALC_SMB_BASE_ADDR_LO">ALC_SMB_BASE_ADDR_LO</dfn>		0x154C</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD0_HEAD_ADDR_LO" data-ref="_M/ALC_RD0_HEAD_ADDR_LO">ALC_RD0_HEAD_ADDR_LO</dfn>		0x1550</u></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD1_HEAD_ADDR_LO" data-ref="_M/ALC_RD1_HEAD_ADDR_LO">ALC_RD1_HEAD_ADDR_LO</dfn>		0x1554</u></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD2_HEAD_ADDR_LO" data-ref="_M/ALC_RD2_HEAD_ADDR_LO">ALC_RD2_HEAD_ADDR_LO</dfn>		0x1558</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD3_HEAD_ADDR_LO" data-ref="_M/ALC_RD3_HEAD_ADDR_LO">ALC_RD3_HEAD_ADDR_LO</dfn>		0x155C</u></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD_RING_CNT" data-ref="_M/ALC_RD_RING_CNT">ALC_RD_RING_CNT</dfn>			0x1560</u></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/RD_RING_CNT_MASK" data-ref="_M/RD_RING_CNT_MASK">RD_RING_CNT_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/RD_RING_CNT_SHIFT" data-ref="_M/RD_RING_CNT_SHIFT">RD_RING_CNT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_BUF_SIZE" data-ref="_M/ALC_RX_BUF_SIZE">ALC_RX_BUF_SIZE</dfn>			0x1564</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/RX_BUF_SIZE_MASK" data-ref="_M/RX_BUF_SIZE_MASK">RX_BUF_SIZE_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="519">519</th><td><i>/*</i></td></tr>
<tr><th id="520">520</th><td><i> * If larger buffer size than 1536 is specified the controller</i></td></tr>
<tr><th id="521">521</th><td><i> * will be locked up. This is hardware limitation.</i></td></tr>
<tr><th id="522">522</th><td><i> */</i></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/RX_BUF_SIZE_MAX" data-ref="_M/RX_BUF_SIZE_MAX">RX_BUF_SIZE_MAX</dfn>			1536</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/ALC_RRD0_HEAD_ADDR_LO" data-ref="_M/ALC_RRD0_HEAD_ADDR_LO">ALC_RRD0_HEAD_ADDR_LO</dfn>		0x1568</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/ALC_RRD1_HEAD_ADDR_LO" data-ref="_M/ALC_RRD1_HEAD_ADDR_LO">ALC_RRD1_HEAD_ADDR_LO</dfn>		0x156C</u></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/ALC_RRD2_HEAD_ADDR_LO" data-ref="_M/ALC_RRD2_HEAD_ADDR_LO">ALC_RRD2_HEAD_ADDR_LO</dfn>		0x1570</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/ALC_RRD3_HEAD_ADDR_LO" data-ref="_M/ALC_RRD3_HEAD_ADDR_LO">ALC_RRD3_HEAD_ADDR_LO</dfn>		0x1574</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/ALC_RRD_RING_CNT" data-ref="_M/ALC_RRD_RING_CNT">ALC_RRD_RING_CNT</dfn>		0x1578</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/RRD_RING_CNT_MASK" data-ref="_M/RRD_RING_CNT_MASK">RRD_RING_CNT_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/RRD_RING_CNT_SHIFT" data-ref="_M/RRD_RING_CNT_SHIFT">RRD_RING_CNT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/ALC_TDH_HEAD_ADDR_LO" data-ref="_M/ALC_TDH_HEAD_ADDR_LO">ALC_TDH_HEAD_ADDR_LO</dfn>		0x157C</u></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/ALC_TD_PRI1_HEAD_ADDR_LO" data-ref="_M/ALC_TD_PRI1_HEAD_ADDR_LO">ALC_TD_PRI1_HEAD_ADDR_LO</dfn>	0x157C	/* AR816x */</u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/ALC_TDL_HEAD_ADDR_LO" data-ref="_M/ALC_TDL_HEAD_ADDR_LO">ALC_TDL_HEAD_ADDR_LO</dfn>		0x1580</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/ALC_TD_PRI0_HEAD_ADDR_LO" data-ref="_M/ALC_TD_PRI0_HEAD_ADDR_LO">ALC_TD_PRI0_HEAD_ADDR_LO</dfn>	0x1580	/* AR816x */</u></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/ALC_TD_RING_CNT" data-ref="_M/ALC_TD_RING_CNT">ALC_TD_RING_CNT</dfn>			0x1584</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/TD_RING_CNT_MASK" data-ref="_M/TD_RING_CNT_MASK">TD_RING_CNT_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/TD_RING_CNT_SHIFT" data-ref="_M/TD_RING_CNT_SHIFT">TD_RING_CNT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/ALC_CMB_BASE_ADDR_LO" data-ref="_M/ALC_CMB_BASE_ADDR_LO">ALC_CMB_BASE_ADDR_LO</dfn>		0x1588</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/ALC_TXQ_CFG" data-ref="_M/ALC_TXQ_CFG">ALC_TXQ_CFG</dfn>			0x1590</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TD_BURST_MASK" data-ref="_M/TXQ_CFG_TD_BURST_MASK">TXQ_CFG_TD_BURST_MASK</dfn>		0x0000000F</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_IP_OPTION_ENB" data-ref="_M/TXQ_CFG_IP_OPTION_ENB">TXQ_CFG_IP_OPTION_ENB</dfn>		0x00000010</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_ENB" data-ref="_M/TXQ_CFG_ENB">TXQ_CFG_ENB</dfn>			0x00000020</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_ENHANCED_MODE" data-ref="_M/TXQ_CFG_ENHANCED_MODE">TXQ_CFG_ENHANCED_MODE</dfn>		0x00000040</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_8023_ENB" data-ref="_M/TXQ_CFG_8023_ENB">TXQ_CFG_8023_ENB</dfn>		0x00000080</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TX_FIFO_BURST_MASK" data-ref="_M/TXQ_CFG_TX_FIFO_BURST_MASK">TXQ_CFG_TX_FIFO_BURST_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TD_BURST_SHIFT" data-ref="_M/TXQ_CFG_TD_BURST_SHIFT">TXQ_CFG_TD_BURST_SHIFT</dfn>		0</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TD_BURST_DEFAULT" data-ref="_M/TXQ_CFG_TD_BURST_DEFAULT">TXQ_CFG_TD_BURST_DEFAULT</dfn>	5</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/TXQ_CFG_TX_FIFO_BURST_SHIFT" data-ref="_M/TXQ_CFG_TX_FIFO_BURST_SHIFT">TXQ_CFG_TX_FIFO_BURST_SHIFT</dfn>	16</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/ALC_TSO_OFFLOAD_THRESH" data-ref="_M/ALC_TSO_OFFLOAD_THRESH">ALC_TSO_OFFLOAD_THRESH</dfn>		0x1594	/* 8 bytes unit */</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/TSO_OFFLOAD_THRESH_MASK" data-ref="_M/TSO_OFFLOAD_THRESH_MASK">TSO_OFFLOAD_THRESH_MASK</dfn>		0x000007FF</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/TSO_OFFLOAD_ERRLGPKT_DROP_ENB" data-ref="_M/TSO_OFFLOAD_ERRLGPKT_DROP_ENB">TSO_OFFLOAD_ERRLGPKT_DROP_ENB</dfn>	0x00000800</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/TSO_OFFLOAD_THRESH_SHIFT" data-ref="_M/TSO_OFFLOAD_THRESH_SHIFT">TSO_OFFLOAD_THRESH_SHIFT</dfn>	0</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/TSO_OFFLOAD_THRESH_UNIT" data-ref="_M/TSO_OFFLOAD_THRESH_UNIT">TSO_OFFLOAD_THRESH_UNIT</dfn>		8</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/TSO_OFFLOAD_THRESH_UNIT_SHIFT" data-ref="_M/TSO_OFFLOAD_THRESH_UNIT_SHIFT">TSO_OFFLOAD_THRESH_UNIT_SHIFT</dfn>	3</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/ALC_TXF_WATER_MARK" data-ref="_M/ALC_TXF_WATER_MARK">ALC_TXF_WATER_MARK</dfn>		0x1598	/* 8 bytes unit */</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/TXF_WATER_MARK_HI_MASK" data-ref="_M/TXF_WATER_MARK_HI_MASK">TXF_WATER_MARK_HI_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/TXF_WATER_MARK_LO_MASK" data-ref="_M/TXF_WATER_MARK_LO_MASK">TXF_WATER_MARK_LO_MASK</dfn>		0x0FFF0000</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/TXF_WATER_MARK_BURST_ENB" data-ref="_M/TXF_WATER_MARK_BURST_ENB">TXF_WATER_MARK_BURST_ENB</dfn>	0x80000000</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/TXF_WATER_MARK_LO_SHIFT" data-ref="_M/TXF_WATER_MARK_LO_SHIFT">TXF_WATER_MARK_LO_SHIFT</dfn>		0</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/TXF_WATER_MARK_HI_SHIFT" data-ref="_M/TXF_WATER_MARK_HI_SHIFT">TXF_WATER_MARK_HI_SHIFT</dfn>		16</u></td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/ALC_THROUGHPUT_MON" data-ref="_M/ALC_THROUGHPUT_MON">ALC_THROUGHPUT_MON</dfn>		0x159C</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/THROUGHPUT_MON_RATE_MASK" data-ref="_M/THROUGHPUT_MON_RATE_MASK">THROUGHPUT_MON_RATE_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/THROUGHPUT_MON_ENB" data-ref="_M/THROUGHPUT_MON_ENB">THROUGHPUT_MON_ENB</dfn>		0x00000080</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/THROUGHPUT_MON_RATE_SHIFT" data-ref="_M/THROUGHPUT_MON_RATE_SHIFT">THROUGHPUT_MON_RATE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/ALC_RXQ_CFG" data-ref="_M/ALC_RXQ_CFG">ALC_RXQ_CFG</dfn>			0x15A0</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_MASK" data-ref="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_MASK">RXQ_CFG_ASPM_THROUGHPUT_LIMIT_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_NONE" data-ref="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_NONE">RXQ_CFG_ASPM_THROUGHPUT_LIMIT_NONE</dfn>	0x00000000</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_1M" data-ref="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_1M">RXQ_CFG_ASPM_THROUGHPUT_LIMIT_1M</dfn>	0x00000001</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_10M" data-ref="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_10M">RXQ_CFG_ASPM_THROUGHPUT_LIMIT_10M</dfn>	0x00000002</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_100M" data-ref="_M/RXQ_CFG_ASPM_THROUGHPUT_LIMIT_100M">RXQ_CFG_ASPM_THROUGHPUT_LIMIT_100M</dfn>	0x00000003</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_QUEUE1_ENB" data-ref="_M/RXQ_CFG_QUEUE1_ENB">RXQ_CFG_QUEUE1_ENB</dfn>		0x00000010</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_QUEUE2_ENB" data-ref="_M/RXQ_CFG_QUEUE2_ENB">RXQ_CFG_QUEUE2_ENB</dfn>		0x00000020</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_QUEUE3_ENB" data-ref="_M/RXQ_CFG_QUEUE3_ENB">RXQ_CFG_QUEUE3_ENB</dfn>		0x00000040</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_IPV6_CSUM_ENB" data-ref="_M/RXQ_CFG_IPV6_CSUM_ENB">RXQ_CFG_IPV6_CSUM_ENB</dfn>		0x00000080</u></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_HASH_TBL_LEN_MASK" data-ref="_M/RXQ_CFG_RSS_HASH_TBL_LEN_MASK">RXQ_CFG_RSS_HASH_TBL_LEN_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_HASH_IPV4" data-ref="_M/RXQ_CFG_RSS_HASH_IPV4">RXQ_CFG_RSS_HASH_IPV4</dfn>		0x00010000</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_HASH_IPV4_TCP" data-ref="_M/RXQ_CFG_RSS_HASH_IPV4_TCP">RXQ_CFG_RSS_HASH_IPV4_TCP</dfn>	0x00020000</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_HASH_IPV6" data-ref="_M/RXQ_CFG_RSS_HASH_IPV6">RXQ_CFG_RSS_HASH_IPV6</dfn>		0x00040000</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_HASH_IPV6_TCP" data-ref="_M/RXQ_CFG_RSS_HASH_IPV6_TCP">RXQ_CFG_RSS_HASH_IPV6_TCP</dfn>	0x00080000</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_BURST_MASK" data-ref="_M/RXQ_CFG_RD_BURST_MASK">RXQ_CFG_RD_BURST_MASK</dfn>		0x03F00000</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_MODE_DIS" data-ref="_M/RXQ_CFG_RSS_MODE_DIS">RXQ_CFG_RSS_MODE_DIS</dfn>		0x00000000</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_MODE_SQSINT" data-ref="_M/RXQ_CFG_RSS_MODE_SQSINT">RXQ_CFG_RSS_MODE_SQSINT</dfn>		0x04000000</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_MODE_MQUESINT" data-ref="_M/RXQ_CFG_RSS_MODE_MQUESINT">RXQ_CFG_RSS_MODE_MQUESINT</dfn>	0x08000000</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_MODE_MQUEMINT" data-ref="_M/RXQ_CFG_RSS_MODE_MQUEMINT">RXQ_CFG_RSS_MODE_MQUEMINT</dfn>	0x0C000000</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_NIP_QUEUE_SEL_TBL" data-ref="_M/RXQ_CFG_NIP_QUEUE_SEL_TBL">RXQ_CFG_NIP_QUEUE_SEL_TBL</dfn>	0x10000000</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_HASH_ENB" data-ref="_M/RXQ_CFG_RSS_HASH_ENB">RXQ_CFG_RSS_HASH_ENB</dfn>		0x20000000</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_CUT_THROUGH_ENB" data-ref="_M/RXQ_CFG_CUT_THROUGH_ENB">RXQ_CFG_CUT_THROUGH_ENB</dfn>		0x40000000</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_QUEUE0_ENB" data-ref="_M/RXQ_CFG_QUEUE0_ENB">RXQ_CFG_QUEUE0_ENB</dfn>		0x80000000</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RSS_HASH_TBL_LEN_SHIFT" data-ref="_M/RXQ_CFG_RSS_HASH_TBL_LEN_SHIFT">RXQ_CFG_RSS_HASH_TBL_LEN_SHIFT</dfn>	8</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_BURST_DEFAULT" data-ref="_M/RXQ_CFG_RD_BURST_DEFAULT">RXQ_CFG_RD_BURST_DEFAULT</dfn>	8</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_RD_BURST_SHIFT" data-ref="_M/RXQ_CFG_RD_BURST_SHIFT">RXQ_CFG_RD_BURST_SHIFT</dfn>		20</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_ENB" data-ref="_M/RXQ_CFG_ENB">RXQ_CFG_ENB</dfn>					\</u></td></tr>
<tr><th id="609">609</th><td><u>	(RXQ_CFG_QUEUE0_ENB | RXQ_CFG_QUEUE1_ENB |	\</u></td></tr>
<tr><th id="610">610</th><td><u>	 RXQ_CFG_QUEUE2_ENB | RXQ_CFG_QUEUE3_ENB)</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><i>/* AR816x specific bits */</i></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_RSS_HASH_IPV4" data-ref="_M/RXQ_CFG_816X_RSS_HASH_IPV4">RXQ_CFG_816X_RSS_HASH_IPV4</dfn>	0x00000004</u></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_RSS_HASH_IPV4_TCP" data-ref="_M/RXQ_CFG_816X_RSS_HASH_IPV4_TCP">RXQ_CFG_816X_RSS_HASH_IPV4_TCP</dfn>	0x00000008</u></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_RSS_HASH_IPV6" data-ref="_M/RXQ_CFG_816X_RSS_HASH_IPV6">RXQ_CFG_816X_RSS_HASH_IPV6</dfn>	0x00000010</u></td></tr>
<tr><th id="616">616</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_RSS_HASH_IPV6_TCP" data-ref="_M/RXQ_CFG_816X_RSS_HASH_IPV6_TCP">RXQ_CFG_816X_RSS_HASH_IPV6_TCP</dfn>	0x00000020</u></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_RSS_HASH_MASK" data-ref="_M/RXQ_CFG_816X_RSS_HASH_MASK">RXQ_CFG_816X_RSS_HASH_MASK</dfn>	0x0000003C</u></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_IPV6_PARSE_ENB" data-ref="_M/RXQ_CFG_816X_IPV6_PARSE_ENB">RXQ_CFG_816X_IPV6_PARSE_ENB</dfn>	0x00000080</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_IDT_TBL_SIZE_MASK" data-ref="_M/RXQ_CFG_816X_IDT_TBL_SIZE_MASK">RXQ_CFG_816X_IDT_TBL_SIZE_MASK</dfn>	0x0001FF00</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_IDT_TBL_SIZE_SHIFT" data-ref="_M/RXQ_CFG_816X_IDT_TBL_SIZE_SHIFT">RXQ_CFG_816X_IDT_TBL_SIZE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/RXQ_CFG_816X_IDT_TBL_SIZE_DEFAULT" data-ref="_M/RXQ_CFG_816X_IDT_TBL_SIZE_DEFAULT">RXQ_CFG_816X_IDT_TBL_SIZE_DEFAULT</dfn>	0x100</u></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_RD_FREE_THRESH" data-ref="_M/ALC_RX_RD_FREE_THRESH">ALC_RX_RD_FREE_THRESH</dfn>		0x15A4	/* 8 bytes unit. */</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/RX_RD_FREE_THRESH_HI_MASK" data-ref="_M/RX_RD_FREE_THRESH_HI_MASK">RX_RD_FREE_THRESH_HI_MASK</dfn>	0x0000003F</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/RX_RD_FREE_THRESH_LO_MASK" data-ref="_M/RX_RD_FREE_THRESH_LO_MASK">RX_RD_FREE_THRESH_LO_MASK</dfn>	0x00000FC0</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/RX_RD_FREE_THRESH_HI_SHIFT" data-ref="_M/RX_RD_FREE_THRESH_HI_SHIFT">RX_RD_FREE_THRESH_HI_SHIFT</dfn>	0</u></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/RX_RD_FREE_THRESH_LO_SHIFT" data-ref="_M/RX_RD_FREE_THRESH_LO_SHIFT">RX_RD_FREE_THRESH_LO_SHIFT</dfn>	6</u></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/RX_RD_FREE_THRESH_HI_DEFAULT" data-ref="_M/RX_RD_FREE_THRESH_HI_DEFAULT">RX_RD_FREE_THRESH_HI_DEFAULT</dfn>	16</u></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/RX_RD_FREE_THRESH_LO_DEFAULT" data-ref="_M/RX_RD_FREE_THRESH_LO_DEFAULT">RX_RD_FREE_THRESH_LO_DEFAULT</dfn>	8</u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_FIFO_PAUSE_THRESH" data-ref="_M/ALC_RX_FIFO_PAUSE_THRESH">ALC_RX_FIFO_PAUSE_THRESH</dfn>	0x15A8</u></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/RX_FIFO_PAUSE_THRESH_LO_MASK" data-ref="_M/RX_FIFO_PAUSE_THRESH_LO_MASK">RX_FIFO_PAUSE_THRESH_LO_MASK</dfn>	0x00000FFF</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/RX_FIFO_PAUSE_THRESH_HI_MASK" data-ref="_M/RX_FIFO_PAUSE_THRESH_HI_MASK">RX_FIFO_PAUSE_THRESH_HI_MASK</dfn>	0x0FFF0000</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/RX_FIFO_PAUSE_THRESH_LO_SHIFT" data-ref="_M/RX_FIFO_PAUSE_THRESH_LO_SHIFT">RX_FIFO_PAUSE_THRESH_LO_SHIFT</dfn>	0</u></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/RX_FIFO_PAUSE_THRESH_HI_SHIFT" data-ref="_M/RX_FIFO_PAUSE_THRESH_HI_SHIFT">RX_FIFO_PAUSE_THRESH_HI_SHIFT</dfn>	16</u></td></tr>
<tr><th id="636">636</th><td><i>/*</i></td></tr>
<tr><th id="637">637</th><td><i> * Size = tx-packet(1522) + IPG(12) + SOF(8) + 64(Pause) + IPG(12) + SOF(8) +</i></td></tr>
<tr><th id="638">638</th><td><i> *	  rx-packet(1522) + delay-of-link(64)</i></td></tr>
<tr><th id="639">639</th><td><i> *	= 3212.</i></td></tr>
<tr><th id="640">640</th><td><i> */</i></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/RX_FIFO_PAUSE_816X_RSVD" data-ref="_M/RX_FIFO_PAUSE_816X_RSVD">RX_FIFO_PAUSE_816X_RSVD</dfn>		3212</u></td></tr>
<tr><th id="642">642</th><td> </td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD_DMA_CFG" data-ref="_M/ALC_RD_DMA_CFG">ALC_RD_DMA_CFG</dfn>			0x15AC</u></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/RD_DMA_CFG_THRESH_MASK" data-ref="_M/RD_DMA_CFG_THRESH_MASK">RD_DMA_CFG_THRESH_MASK</dfn>		0x00000FFF	/* 8 bytes unit */</u></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/RD_DMA_CFG_TIMER_MASK" data-ref="_M/RD_DMA_CFG_TIMER_MASK">RD_DMA_CFG_TIMER_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/RD_DMA_CFG_THRESH_SHIFT" data-ref="_M/RD_DMA_CFG_THRESH_SHIFT">RD_DMA_CFG_THRESH_SHIFT</dfn>		0</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/RD_DMA_CFG_TIMER_SHIFT" data-ref="_M/RD_DMA_CFG_TIMER_SHIFT">RD_DMA_CFG_TIMER_SHIFT</dfn>		16</u></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/RD_DMA_CFG_THRESH_DEFAULT" data-ref="_M/RD_DMA_CFG_THRESH_DEFAULT">RD_DMA_CFG_THRESH_DEFAULT</dfn>	0x100</u></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/RD_DMA_CFG_TIMER_DEFAULT" data-ref="_M/RD_DMA_CFG_TIMER_DEFAULT">RD_DMA_CFG_TIMER_DEFAULT</dfn>	0</u></td></tr>
<tr><th id="650">650</th><td><u>#define	<dfn class="macro" id="_M/RD_DMA_CFG_TICK_USECS" data-ref="_M/RD_DMA_CFG_TICK_USECS">RD_DMA_CFG_TICK_USECS</dfn>		8</u></td></tr>
<tr><th id="651">651</th><td><u>#define	<dfn class="macro" id="_M/ALC_RD_DMA_CFG_USECS" data-ref="_M/ALC_RD_DMA_CFG_USECS">ALC_RD_DMA_CFG_USECS</dfn>(x)		((x) / RD_DMA_CFG_TICK_USECS)</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_HASH_VALUE" data-ref="_M/ALC_RSS_HASH_VALUE">ALC_RSS_HASH_VALUE</dfn>		0x15B0</u></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_HASH_FLAG" data-ref="_M/ALC_RSS_HASH_FLAG">ALC_RSS_HASH_FLAG</dfn>		0x15B4</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><u>#define	<dfn class="macro" id="_M/ALC_RSS_CPU" data-ref="_M/ALC_RSS_CPU">ALC_RSS_CPU</dfn>			0x15B8</u></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><u>#define	<dfn class="macro" id="_M/ALC_DMA_CFG" data-ref="_M/ALC_DMA_CFG">ALC_DMA_CFG</dfn>			0x15C0</u></td></tr>
<tr><th id="660">660</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_IN_ORDER" data-ref="_M/DMA_CFG_IN_ORDER">DMA_CFG_IN_ORDER</dfn>		0x00000001</u></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_ENH_ORDER" data-ref="_M/DMA_CFG_ENH_ORDER">DMA_CFG_ENH_ORDER</dfn>		0x00000002</u></td></tr>
<tr><th id="662">662</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_OUT_ORDER" data-ref="_M/DMA_CFG_OUT_ORDER">DMA_CFG_OUT_ORDER</dfn>		0x00000004</u></td></tr>
<tr><th id="663">663</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RCB_64" data-ref="_M/DMA_CFG_RCB_64">DMA_CFG_RCB_64</dfn>			0x00000000</u></td></tr>
<tr><th id="664">664</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RCB_128" data-ref="_M/DMA_CFG_RCB_128">DMA_CFG_RCB_128</dfn>			0x00000008</u></td></tr>
<tr><th id="665">665</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_PEND_AUTO_RST" data-ref="_M/DMA_CFG_PEND_AUTO_RST">DMA_CFG_PEND_AUTO_RST</dfn>		0x00000008</u></td></tr>
<tr><th id="666">666</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_128" data-ref="_M/DMA_CFG_RD_BURST_128">DMA_CFG_RD_BURST_128</dfn>		0x00000000</u></td></tr>
<tr><th id="667">667</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_256" data-ref="_M/DMA_CFG_RD_BURST_256">DMA_CFG_RD_BURST_256</dfn>		0x00000010</u></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_512" data-ref="_M/DMA_CFG_RD_BURST_512">DMA_CFG_RD_BURST_512</dfn>		0x00000020</u></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_1024" data-ref="_M/DMA_CFG_RD_BURST_1024">DMA_CFG_RD_BURST_1024</dfn>		0x00000030</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_2048" data-ref="_M/DMA_CFG_RD_BURST_2048">DMA_CFG_RD_BURST_2048</dfn>		0x00000040</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_4096" data-ref="_M/DMA_CFG_RD_BURST_4096">DMA_CFG_RD_BURST_4096</dfn>		0x00000050</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_128" data-ref="_M/DMA_CFG_WR_BURST_128">DMA_CFG_WR_BURST_128</dfn>		0x00000000</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_256" data-ref="_M/DMA_CFG_WR_BURST_256">DMA_CFG_WR_BURST_256</dfn>		0x00000080</u></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_512" data-ref="_M/DMA_CFG_WR_BURST_512">DMA_CFG_WR_BURST_512</dfn>		0x00000100</u></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_1024" data-ref="_M/DMA_CFG_WR_BURST_1024">DMA_CFG_WR_BURST_1024</dfn>		0x00000180</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_2048" data-ref="_M/DMA_CFG_WR_BURST_2048">DMA_CFG_WR_BURST_2048</dfn>		0x00000200</u></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_4096" data-ref="_M/DMA_CFG_WR_BURST_4096">DMA_CFG_WR_BURST_4096</dfn>		0x00000280</u></td></tr>
<tr><th id="678">678</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_REQ_PRI" data-ref="_M/DMA_CFG_RD_REQ_PRI">DMA_CFG_RD_REQ_PRI</dfn>		0x00000400</u></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_DELAY_CNT_MASK" data-ref="_M/DMA_CFG_RD_DELAY_CNT_MASK">DMA_CFG_RD_DELAY_CNT_MASK</dfn>	0x0000F800</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_DELAY_CNT_MASK" data-ref="_M/DMA_CFG_WR_DELAY_CNT_MASK">DMA_CFG_WR_DELAY_CNT_MASK</dfn>	0x000F0000</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_CMB_ENB" data-ref="_M/DMA_CFG_CMB_ENB">DMA_CFG_CMB_ENB</dfn>			0x00100000</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_SMB_ENB" data-ref="_M/DMA_CFG_SMB_ENB">DMA_CFG_SMB_ENB</dfn>			0x00200000</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_CMB_NOW" data-ref="_M/DMA_CFG_CMB_NOW">DMA_CFG_CMB_NOW</dfn>			0x00400000</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_SMB_DIS" data-ref="_M/DMA_CFG_SMB_DIS">DMA_CFG_SMB_DIS</dfn>			0x01000000</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_CHNL_SEL_MASK" data-ref="_M/DMA_CFG_RD_CHNL_SEL_MASK">DMA_CFG_RD_CHNL_SEL_MASK</dfn>	0x0C000000</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_CHNL_SEL_1" data-ref="_M/DMA_CFG_RD_CHNL_SEL_1">DMA_CFG_RD_CHNL_SEL_1</dfn>		0x00000000</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_CHNL_SEL_2" data-ref="_M/DMA_CFG_RD_CHNL_SEL_2">DMA_CFG_RD_CHNL_SEL_2</dfn>		0x04000000</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_CHNL_SEL_3" data-ref="_M/DMA_CFG_RD_CHNL_SEL_3">DMA_CFG_RD_CHNL_SEL_3</dfn>		0x08000000</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_CHNL_SEL_4" data-ref="_M/DMA_CFG_RD_CHNL_SEL_4">DMA_CFG_RD_CHNL_SEL_4</dfn>		0x0C000000</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WSRAM_RDCTL" data-ref="_M/DMA_CFG_WSRAM_RDCTL">DMA_CFG_WSRAM_RDCTL</dfn>		0x10000000</u></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_PEND_CLR" data-ref="_M/DMA_CFG_RD_PEND_CLR">DMA_CFG_RD_PEND_CLR</dfn>		0x20000000</u></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_PEND_CLR" data-ref="_M/DMA_CFG_WR_PEND_CLR">DMA_CFG_WR_PEND_CLR</dfn>		0x40000000</u></td></tr>
<tr><th id="693">693</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_SMB_NOW" data-ref="_M/DMA_CFG_SMB_NOW">DMA_CFG_SMB_NOW</dfn>			0x80000000</u></td></tr>
<tr><th id="694">694</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_MASK" data-ref="_M/DMA_CFG_RD_BURST_MASK">DMA_CFG_RD_BURST_MASK</dfn>		0x07</u></td></tr>
<tr><th id="695">695</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_BURST_SHIFT" data-ref="_M/DMA_CFG_RD_BURST_SHIFT">DMA_CFG_RD_BURST_SHIFT</dfn>		4</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_MASK" data-ref="_M/DMA_CFG_WR_BURST_MASK">DMA_CFG_WR_BURST_MASK</dfn>		0x07</u></td></tr>
<tr><th id="697">697</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_BURST_SHIFT" data-ref="_M/DMA_CFG_WR_BURST_SHIFT">DMA_CFG_WR_BURST_SHIFT</dfn>		7</u></td></tr>
<tr><th id="698">698</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_DELAY_CNT_SHIFT" data-ref="_M/DMA_CFG_RD_DELAY_CNT_SHIFT">DMA_CFG_RD_DELAY_CNT_SHIFT</dfn>	11</u></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_DELAY_CNT_SHIFT" data-ref="_M/DMA_CFG_WR_DELAY_CNT_SHIFT">DMA_CFG_WR_DELAY_CNT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="700">700</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_RD_DELAY_CNT_DEFAULT" data-ref="_M/DMA_CFG_RD_DELAY_CNT_DEFAULT">DMA_CFG_RD_DELAY_CNT_DEFAULT</dfn>	15</u></td></tr>
<tr><th id="701">701</th><td><u>#define	<dfn class="macro" id="_M/DMA_CFG_WR_DELAY_CNT_DEFAULT" data-ref="_M/DMA_CFG_WR_DELAY_CNT_DEFAULT">DMA_CFG_WR_DELAY_CNT_DEFAULT</dfn>	4</u></td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/ALC_SMB_STAT_TIMER" data-ref="_M/ALC_SMB_STAT_TIMER">ALC_SMB_STAT_TIMER</dfn>		0x15C4</u></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/SMB_STAT_TIMER_MASK" data-ref="_M/SMB_STAT_TIMER_MASK">SMB_STAT_TIMER_MASK</dfn>		0x00FFFFFF</u></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/SMB_STAT_TIMER_SHIFT" data-ref="_M/SMB_STAT_TIMER_SHIFT">SMB_STAT_TIMER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/ALC_CMB_TD_THRESH" data-ref="_M/ALC_CMB_TD_THRESH">ALC_CMB_TD_THRESH</dfn>		0x15C8</u></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/CMB_TD_THRESH_MASK" data-ref="_M/CMB_TD_THRESH_MASK">CMB_TD_THRESH_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/CMB_TD_THRESH_SHIFT" data-ref="_M/CMB_TD_THRESH_SHIFT">CMB_TD_THRESH_SHIFT</dfn>		0</u></td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/ALC_CMB_TX_TIMER" data-ref="_M/ALC_CMB_TX_TIMER">ALC_CMB_TX_TIMER</dfn>		0x15CC</u></td></tr>
<tr><th id="712">712</th><td><u>#define	<dfn class="macro" id="_M/CMB_TX_TIMER_MASK" data-ref="_M/CMB_TX_TIMER_MASK">CMB_TX_TIMER_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/CMB_TX_TIMER_SHIFT" data-ref="_M/CMB_TX_TIMER_SHIFT">CMB_TX_TIMER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><u>#define	<dfn class="macro" id="_M/ALC_MSI_MAP_TBL1" data-ref="_M/ALC_MSI_MAP_TBL1">ALC_MSI_MAP_TBL1</dfn>		0x15D0</u></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><u>#define	<dfn class="macro" id="_M/ALC_MSI_ID_MAP" data-ref="_M/ALC_MSI_ID_MAP">ALC_MSI_ID_MAP</dfn>			0x15D4</u></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/ALC_MSI_MAP_TBL2" data-ref="_M/ALC_MSI_MAP_TBL2">ALC_MSI_MAP_TBL2</dfn>		0x15D8</u></td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_RD0_PROD_IDX" data-ref="_M/ALC_MBOX_RD0_PROD_IDX">ALC_MBOX_RD0_PROD_IDX</dfn>		0x15E0</u></td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_RD1_PROD_IDX" data-ref="_M/ALC_MBOX_RD1_PROD_IDX">ALC_MBOX_RD1_PROD_IDX</dfn>		0x15E4</u></td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_RD2_PROD_IDX" data-ref="_M/ALC_MBOX_RD2_PROD_IDX">ALC_MBOX_RD2_PROD_IDX</dfn>		0x15E8</u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_RD3_PROD_IDX" data-ref="_M/ALC_MBOX_RD3_PROD_IDX">ALC_MBOX_RD3_PROD_IDX</dfn>		0x15EC</u></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_RD_PROD_MASK" data-ref="_M/ALC_MBOX_RD_PROD_MASK">ALC_MBOX_RD_PROD_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="730">730</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD_PROD_SHIFT" data-ref="_M/MBOX_RD_PROD_SHIFT">MBOX_RD_PROD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PROD_IDX" data-ref="_M/ALC_MBOX_TD_PROD_IDX">ALC_MBOX_TD_PROD_IDX</dfn>		0x15F0</u></td></tr>
<tr><th id="733">733</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_PROD_HI_IDX_MASK" data-ref="_M/MBOX_TD_PROD_HI_IDX_MASK">MBOX_TD_PROD_HI_IDX_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="734">734</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_PROD_LO_IDX_MASK" data-ref="_M/MBOX_TD_PROD_LO_IDX_MASK">MBOX_TD_PROD_LO_IDX_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="735">735</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_PROD_HI_IDX_SHIFT" data-ref="_M/MBOX_TD_PROD_HI_IDX_SHIFT">MBOX_TD_PROD_HI_IDX_SHIFT</dfn>	0</u></td></tr>
<tr><th id="736">736</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_PROD_LO_IDX_SHIFT" data-ref="_M/MBOX_TD_PROD_LO_IDX_SHIFT">MBOX_TD_PROD_LO_IDX_SHIFT</dfn>	16</u></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PRI1_PROD_IDX" data-ref="_M/ALC_MBOX_TD_PRI1_PROD_IDX">ALC_MBOX_TD_PRI1_PROD_IDX</dfn>	0x15F0	/* 16 bits AR816x */</u></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PRI0_PROD_IDX" data-ref="_M/ALC_MBOX_TD_PRI0_PROD_IDX">ALC_MBOX_TD_PRI0_PROD_IDX</dfn>	0x15F2	/* 16 bits AR816x */</u></td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_CONS_IDX" data-ref="_M/ALC_MBOX_TD_CONS_IDX">ALC_MBOX_TD_CONS_IDX</dfn>		0x15F4</u></td></tr>
<tr><th id="743">743</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_CONS_HI_IDX_MASK" data-ref="_M/MBOX_TD_CONS_HI_IDX_MASK">MBOX_TD_CONS_HI_IDX_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="744">744</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_CONS_LO_IDX_MASK" data-ref="_M/MBOX_TD_CONS_LO_IDX_MASK">MBOX_TD_CONS_LO_IDX_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_CONS_HI_IDX_SHIFT" data-ref="_M/MBOX_TD_CONS_HI_IDX_SHIFT">MBOX_TD_CONS_HI_IDX_SHIFT</dfn>	0</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/MBOX_TD_CONS_LO_IDX_SHIFT" data-ref="_M/MBOX_TD_CONS_LO_IDX_SHIFT">MBOX_TD_CONS_LO_IDX_SHIFT</dfn>	16</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PRI1_CONS_IDX" data-ref="_M/ALC_MBOX_TD_PRI1_CONS_IDX">ALC_MBOX_TD_PRI1_CONS_IDX</dfn>	0x15F4	/* 16 bits AR816x */</u></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PRI0_CONS_IDX" data-ref="_M/ALC_MBOX_TD_PRI0_CONS_IDX">ALC_MBOX_TD_PRI0_CONS_IDX</dfn>	0x15F6	/* 16 bits AR816x */</u></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_RD01_CONS_IDX" data-ref="_M/ALC_MBOX_RD01_CONS_IDX">ALC_MBOX_RD01_CONS_IDX</dfn>		0x15F8</u></td></tr>
<tr><th id="753">753</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD0_CONS_IDX_MASK" data-ref="_M/MBOX_RD0_CONS_IDX_MASK">MBOX_RD0_CONS_IDX_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="754">754</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD1_CONS_IDX_MASK" data-ref="_M/MBOX_RD1_CONS_IDX_MASK">MBOX_RD1_CONS_IDX_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="755">755</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD0_CONS_IDX_SHIFT" data-ref="_M/MBOX_RD0_CONS_IDX_SHIFT">MBOX_RD0_CONS_IDX_SHIFT</dfn>		0</u></td></tr>
<tr><th id="756">756</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD1_CONS_IDX_SHIFT" data-ref="_M/MBOX_RD1_CONS_IDX_SHIFT">MBOX_RD1_CONS_IDX_SHIFT</dfn>		16</u></td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_RD23_CONS_IDX" data-ref="_M/ALC_MBOX_RD23_CONS_IDX">ALC_MBOX_RD23_CONS_IDX</dfn>		0x15FC</u></td></tr>
<tr><th id="759">759</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD2_CONS_IDX_MASK" data-ref="_M/MBOX_RD2_CONS_IDX_MASK">MBOX_RD2_CONS_IDX_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="760">760</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD3_CONS_IDX_MASK" data-ref="_M/MBOX_RD3_CONS_IDX_MASK">MBOX_RD3_CONS_IDX_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="761">761</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD2_CONS_IDX_SHIFT" data-ref="_M/MBOX_RD2_CONS_IDX_SHIFT">MBOX_RD2_CONS_IDX_SHIFT</dfn>		0</u></td></tr>
<tr><th id="762">762</th><td><u>#define	<dfn class="macro" id="_M/MBOX_RD3_CONS_IDX_SHIFT" data-ref="_M/MBOX_RD3_CONS_IDX_SHIFT">MBOX_RD3_CONS_IDX_SHIFT</dfn>		16</u></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/ALC_INTR_STATUS" data-ref="_M/ALC_INTR_STATUS">ALC_INTR_STATUS</dfn>			0x1600</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/INTR_SMB" data-ref="_M/INTR_SMB">INTR_SMB</dfn>			0x00000001</u></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/INTR_TIMER" data-ref="_M/INTR_TIMER">INTR_TIMER</dfn>			0x00000002</u></td></tr>
<tr><th id="767">767</th><td><u>#define	<dfn class="macro" id="_M/INTR_MANUAL_TIMER" data-ref="_M/INTR_MANUAL_TIMER">INTR_MANUAL_TIMER</dfn>		0x00000004</u></td></tr>
<tr><th id="768">768</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_FIFO_OFLOW" data-ref="_M/INTR_RX_FIFO_OFLOW">INTR_RX_FIFO_OFLOW</dfn>		0x00000008</u></td></tr>
<tr><th id="769">769</th><td><u>#define	<dfn class="macro" id="_M/INTR_RD0_UNDERRUN" data-ref="_M/INTR_RD0_UNDERRUN">INTR_RD0_UNDERRUN</dfn>		0x00000010</u></td></tr>
<tr><th id="770">770</th><td><u>#define	<dfn class="macro" id="_M/INTR_RD1_UNDERRUN" data-ref="_M/INTR_RD1_UNDERRUN">INTR_RD1_UNDERRUN</dfn>		0x00000020</u></td></tr>
<tr><th id="771">771</th><td><u>#define	<dfn class="macro" id="_M/INTR_RD2_UNDERRUN" data-ref="_M/INTR_RD2_UNDERRUN">INTR_RD2_UNDERRUN</dfn>		0x00000040</u></td></tr>
<tr><th id="772">772</th><td><u>#define	<dfn class="macro" id="_M/INTR_RD3_UNDERRUN" data-ref="_M/INTR_RD3_UNDERRUN">INTR_RD3_UNDERRUN</dfn>		0x00000080</u></td></tr>
<tr><th id="773">773</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_FIFO_UNDERRUN" data-ref="_M/INTR_TX_FIFO_UNDERRUN">INTR_TX_FIFO_UNDERRUN</dfn>		0x00000100</u></td></tr>
<tr><th id="774">774</th><td><u>#define	<dfn class="macro" id="_M/INTR_DMA_RD_TO_RST" data-ref="_M/INTR_DMA_RD_TO_RST">INTR_DMA_RD_TO_RST</dfn>		0x00000200</u></td></tr>
<tr><th id="775">775</th><td><u>#define	<dfn class="macro" id="_M/INTR_DMA_WR_TO_RST" data-ref="_M/INTR_DMA_WR_TO_RST">INTR_DMA_WR_TO_RST</dfn>		0x00000400</u></td></tr>
<tr><th id="776">776</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_CREDIT" data-ref="_M/INTR_TX_CREDIT">INTR_TX_CREDIT</dfn>			0x00000800</u></td></tr>
<tr><th id="777">777</th><td><u>#define	<dfn class="macro" id="_M/INTR_GPHY" data-ref="_M/INTR_GPHY">INTR_GPHY</dfn>			0x00001000</u></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/INTR_GPHY_LOW_PW" data-ref="_M/INTR_GPHY_LOW_PW">INTR_GPHY_LOW_PW</dfn>		0x00002000</u></td></tr>
<tr><th id="779">779</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ_TO_RST" data-ref="_M/INTR_TXQ_TO_RST">INTR_TXQ_TO_RST</dfn>			0x00004000</u></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_PKT0" data-ref="_M/INTR_TX_PKT0">INTR_TX_PKT0</dfn>			0x00008000</u></td></tr>
<tr><th id="781">781</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT0" data-ref="_M/INTR_RX_PKT0">INTR_RX_PKT0</dfn>			0x00010000</u></td></tr>
<tr><th id="782">782</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT1" data-ref="_M/INTR_RX_PKT1">INTR_RX_PKT1</dfn>			0x00020000</u></td></tr>
<tr><th id="783">783</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT2" data-ref="_M/INTR_RX_PKT2">INTR_RX_PKT2</dfn>			0x00040000</u></td></tr>
<tr><th id="784">784</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT3" data-ref="_M/INTR_RX_PKT3">INTR_RX_PKT3</dfn>			0x00080000</u></td></tr>
<tr><th id="785">785</th><td><u>#define	<dfn class="macro" id="_M/INTR_MAC_RX" data-ref="_M/INTR_MAC_RX">INTR_MAC_RX</dfn>			0x00100000</u></td></tr>
<tr><th id="786">786</th><td><u>#define	<dfn class="macro" id="_M/INTR_MAC_TX" data-ref="_M/INTR_MAC_TX">INTR_MAC_TX</dfn>			0x00200000</u></td></tr>
<tr><th id="787">787</th><td><u>#define	<dfn class="macro" id="_M/INTR_UNDERRUN" data-ref="_M/INTR_UNDERRUN">INTR_UNDERRUN</dfn>			0x00400000</u></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/INTR_FRAME_ERROR" data-ref="_M/INTR_FRAME_ERROR">INTR_FRAME_ERROR</dfn>		0x00800000</u></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/INTR_FRAME_OK" data-ref="_M/INTR_FRAME_OK">INTR_FRAME_OK</dfn>			0x01000000</u></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/INTR_CSUM_ERROR" data-ref="_M/INTR_CSUM_ERROR">INTR_CSUM_ERROR</dfn>			0x02000000</u></td></tr>
<tr><th id="791">791</th><td><u>#define	<dfn class="macro" id="_M/INTR_PHY_LINK_DOWN" data-ref="_M/INTR_PHY_LINK_DOWN">INTR_PHY_LINK_DOWN</dfn>		0x04000000</u></td></tr>
<tr><th id="792">792</th><td><u>#define	<dfn class="macro" id="_M/INTR_DIS_INT" data-ref="_M/INTR_DIS_INT">INTR_DIS_INT</dfn>			0x80000000</u></td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><i>/* INTR status for AR816x/AR817x  4 TX queues, 8 RX queues */</i></td></tr>
<tr><th id="795">795</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_PKT1" data-ref="_M/INTR_TX_PKT1">INTR_TX_PKT1</dfn>			0x00000020</u></td></tr>
<tr><th id="796">796</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_PKT2" data-ref="_M/INTR_TX_PKT2">INTR_TX_PKT2</dfn>			0x00000040</u></td></tr>
<tr><th id="797">797</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_PKT3" data-ref="_M/INTR_TX_PKT3">INTR_TX_PKT3</dfn>			0x00000080</u></td></tr>
<tr><th id="798">798</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT4" data-ref="_M/INTR_RX_PKT4">INTR_RX_PKT4</dfn>			0x08000000</u></td></tr>
<tr><th id="799">799</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT5" data-ref="_M/INTR_RX_PKT5">INTR_RX_PKT5</dfn>			0x10000000</u></td></tr>
<tr><th id="800">800</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT6" data-ref="_M/INTR_RX_PKT6">INTR_RX_PKT6</dfn>			0x20000000</u></td></tr>
<tr><th id="801">801</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT7" data-ref="_M/INTR_RX_PKT7">INTR_RX_PKT7</dfn>			0x40000000</u></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><i>/* Interrupt Mask Register */</i></td></tr>
<tr><th id="804">804</th><td><u>#define	<dfn class="macro" id="_M/ALC_INTR_MASK" data-ref="_M/ALC_INTR_MASK">ALC_INTR_MASK</dfn>			0x1604</u></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td><u>#<span data-ppcond="806">ifdef</span>	<span class="macro" data-ref="_M/notyet">notyet</span></u></td></tr>
<tr><th id="807">807</th><td><u>#define	INTR_RX_PKT					\</u></td></tr>
<tr><th id="808">808</th><td><u>	(INTR_RX_PKT0 | INTR_RX_PKT1 | INTR_RX_PKT2 |	\</u></td></tr>
<tr><th id="809">809</th><td><u>	 INTR_RX_PKT3)</u></td></tr>
<tr><th id="810">810</th><td><u>#define	INTR_RD_UNDERRUN				\</u></td></tr>
<tr><th id="811">811</th><td><u>	(INTR_RD0_UNDERRUN | INTR_RD1_UNDERRUN |	\</u></td></tr>
<tr><th id="812">812</th><td><u>	INTR_RD2_UNDERRUN | INTR_RD3_UNDERRUN)</u></td></tr>
<tr><th id="813">813</th><td><u>#<span data-ppcond="806">else</span></u></td></tr>
<tr><th id="814">814</th><td><u>#define	<dfn class="macro" id="_M/INTR_TX_PKT" data-ref="_M/INTR_TX_PKT">INTR_TX_PKT</dfn>			INTR_TX_PKT0</u></td></tr>
<tr><th id="815">815</th><td><u>#define	<dfn class="macro" id="_M/INTR_RX_PKT" data-ref="_M/INTR_RX_PKT">INTR_RX_PKT</dfn>			INTR_RX_PKT0</u></td></tr>
<tr><th id="816">816</th><td><u>#define	<dfn class="macro" id="_M/INTR_RD_UNDERRUN" data-ref="_M/INTR_RD_UNDERRUN">INTR_RD_UNDERRUN</dfn>		INTR_RD0_UNDERRUN</u></td></tr>
<tr><th id="817">817</th><td><u>#<span data-ppcond="806">endif</span></u></td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td><u>#define	<dfn class="macro" id="_M/ALC_INTRS" data-ref="_M/ALC_INTRS">ALC_INTRS</dfn>					\</u></td></tr>
<tr><th id="820">820</th><td><u>	(INTR_DMA_RD_TO_RST | INTR_DMA_WR_TO_RST |	\</u></td></tr>
<tr><th id="821">821</th><td><u>	INTR_TXQ_TO_RST	| INTR_RX_PKT | INTR_TX_PKT |	\</u></td></tr>
<tr><th id="822">822</th><td><u>	INTR_RX_FIFO_OFLOW | INTR_RD_UNDERRUN |		\</u></td></tr>
<tr><th id="823">823</th><td><u>	INTR_TX_FIFO_UNDERRUN)</u></td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><u>#define	<dfn class="macro" id="_M/ALC_INTR_RETRIG_TIMER" data-ref="_M/ALC_INTR_RETRIG_TIMER">ALC_INTR_RETRIG_TIMER</dfn>		0x1608</u></td></tr>
<tr><th id="826">826</th><td><u>#define	<dfn class="macro" id="_M/INTR_RETRIG_TIMER_MASK" data-ref="_M/INTR_RETRIG_TIMER_MASK">INTR_RETRIG_TIMER_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="827">827</th><td><u>#define	<dfn class="macro" id="_M/INTR_RETRIG_TIMER_SHIFT" data-ref="_M/INTR_RETRIG_TIMER_SHIFT">INTR_RETRIG_TIMER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/ALC_HDS_CFG" data-ref="_M/ALC_HDS_CFG">ALC_HDS_CFG</dfn>			0x160C</u></td></tr>
<tr><th id="830">830</th><td><u>#define	<dfn class="macro" id="_M/HDS_CFG_ENB" data-ref="_M/HDS_CFG_ENB">HDS_CFG_ENB</dfn>			0x00000001</u></td></tr>
<tr><th id="831">831</th><td><u>#define	<dfn class="macro" id="_M/HDS_CFG_BACKFILLSIZE_MASK" data-ref="_M/HDS_CFG_BACKFILLSIZE_MASK">HDS_CFG_BACKFILLSIZE_MASK</dfn>	0x000FFF00</u></td></tr>
<tr><th id="832">832</th><td><u>#define	<dfn class="macro" id="_M/HDS_CFG_MAX_HDRSIZE_MASK" data-ref="_M/HDS_CFG_MAX_HDRSIZE_MASK">HDS_CFG_MAX_HDRSIZE_MASK</dfn>	0xFFF00000</u></td></tr>
<tr><th id="833">833</th><td><u>#define	<dfn class="macro" id="_M/HDS_CFG_BACKFILLSIZE_SHIFT" data-ref="_M/HDS_CFG_BACKFILLSIZE_SHIFT">HDS_CFG_BACKFILLSIZE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="834">834</th><td><u>#define	<dfn class="macro" id="_M/HDS_CFG_MAX_HDRSIZE_SHIFT" data-ref="_M/HDS_CFG_MAX_HDRSIZE_SHIFT">HDS_CFG_MAX_HDRSIZE_SHIFT</dfn>	20</u></td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PRI3_PROD_IDX" data-ref="_M/ALC_MBOX_TD_PRI3_PROD_IDX">ALC_MBOX_TD_PRI3_PROD_IDX</dfn>	0x1618	/* 16 bits AR816x */</u></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PRI2_PROD_IDX" data-ref="_M/ALC_MBOX_TD_PRI2_PROD_IDX">ALC_MBOX_TD_PRI2_PROD_IDX</dfn>	0x161A	/* 16 bits AR816x */</u></td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PRI3_CONS_IDX" data-ref="_M/ALC_MBOX_TD_PRI3_CONS_IDX">ALC_MBOX_TD_PRI3_CONS_IDX</dfn>	0x161C	/* 16 bits AR816x */</u></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/ALC_MBOX_TD_PRI2_CONS_IDX" data-ref="_M/ALC_MBOX_TD_PRI2_CONS_IDX">ALC_MBOX_TD_PRI2_CONS_IDX</dfn>	0x161E	/* 16 bits AR816x */</u></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><i>/* AR813x/AR815x registers for MAC statistics */</i></td></tr>
<tr><th id="845">845</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_MIB_BASE" data-ref="_M/ALC_RX_MIB_BASE">ALC_RX_MIB_BASE</dfn>			0x1700</u></td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td><u>#define	<dfn class="macro" id="_M/ALC_TX_MIB_BASE" data-ref="_M/ALC_TX_MIB_BASE">ALC_TX_MIB_BASE</dfn>			0x1760</u></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><u>#define	<dfn class="macro" id="_M/ALC_DRV" data-ref="_M/ALC_DRV">ALC_DRV</dfn>				0x1804	/* AR816x */</u></td></tr>
<tr><th id="850">850</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD10LMT_1M" data-ref="_M/DRV_ASPM_SPD10LMT_1M">DRV_ASPM_SPD10LMT_1M</dfn>		0x00000000</u></td></tr>
<tr><th id="851">851</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD10LMT_10M" data-ref="_M/DRV_ASPM_SPD10LMT_10M">DRV_ASPM_SPD10LMT_10M</dfn>		0x00000001</u></td></tr>
<tr><th id="852">852</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD10LMT_100M" data-ref="_M/DRV_ASPM_SPD10LMT_100M">DRV_ASPM_SPD10LMT_100M</dfn>		0x00000002</u></td></tr>
<tr><th id="853">853</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD10LMT_NO" data-ref="_M/DRV_ASPM_SPD10LMT_NO">DRV_ASPM_SPD10LMT_NO</dfn>		0x00000003</u></td></tr>
<tr><th id="854">854</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD10LMT_MASK" data-ref="_M/DRV_ASPM_SPD10LMT_MASK">DRV_ASPM_SPD10LMT_MASK</dfn>		0x00000003</u></td></tr>
<tr><th id="855">855</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD100LMT_1M" data-ref="_M/DRV_ASPM_SPD100LMT_1M">DRV_ASPM_SPD100LMT_1M</dfn>		0x00000000</u></td></tr>
<tr><th id="856">856</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD100LMT_10M" data-ref="_M/DRV_ASPM_SPD100LMT_10M">DRV_ASPM_SPD100LMT_10M</dfn>		0x00000004</u></td></tr>
<tr><th id="857">857</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD100LMT_100M" data-ref="_M/DRV_ASPM_SPD100LMT_100M">DRV_ASPM_SPD100LMT_100M</dfn>		0x00000008</u></td></tr>
<tr><th id="858">858</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD100LMT_NO" data-ref="_M/DRV_ASPM_SPD100LMT_NO">DRV_ASPM_SPD100LMT_NO</dfn>		0x0000000C</u></td></tr>
<tr><th id="859">859</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD100LMT_MASK" data-ref="_M/DRV_ASPM_SPD100LMT_MASK">DRV_ASPM_SPD100LMT_MASK</dfn>		0x0000000C</u></td></tr>
<tr><th id="860">860</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD1000LMT_100M" data-ref="_M/DRV_ASPM_SPD1000LMT_100M">DRV_ASPM_SPD1000LMT_100M</dfn>	0x00000000</u></td></tr>
<tr><th id="861">861</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD1000LMT_NO" data-ref="_M/DRV_ASPM_SPD1000LMT_NO">DRV_ASPM_SPD1000LMT_NO</dfn>		0x00000010</u></td></tr>
<tr><th id="862">862</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD1000LMT_1M" data-ref="_M/DRV_ASPM_SPD1000LMT_1M">DRV_ASPM_SPD1000LMT_1M</dfn>		0x00000020</u></td></tr>
<tr><th id="863">863</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD1000LMT_10M" data-ref="_M/DRV_ASPM_SPD1000LMT_10M">DRV_ASPM_SPD1000LMT_10M</dfn>		0x00000030</u></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/DRV_ASPM_SPD1000LMT_MASK" data-ref="_M/DRV_ASPM_SPD1000LMT_MASK">DRV_ASPM_SPD1000LMT_MASK</dfn>	0x00000000</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/DRV_WOLCAP_BIOS_EN" data-ref="_M/DRV_WOLCAP_BIOS_EN">DRV_WOLCAP_BIOS_EN</dfn>		0x00000100</u></td></tr>
<tr><th id="866">866</th><td><u>#define	<dfn class="macro" id="_M/DRV_WOLMAGIC_EN" data-ref="_M/DRV_WOLMAGIC_EN">DRV_WOLMAGIC_EN</dfn>			0x00000200</u></td></tr>
<tr><th id="867">867</th><td><u>#define	<dfn class="macro" id="_M/DRV_WOLLINKUP_EN" data-ref="_M/DRV_WOLLINKUP_EN">DRV_WOLLINKUP_EN</dfn>		0x00000400</u></td></tr>
<tr><th id="868">868</th><td><u>#define	<dfn class="macro" id="_M/DRV_WOLPATTERN_EN" data-ref="_M/DRV_WOLPATTERN_EN">DRV_WOLPATTERN_EN</dfn>		0x00000800</u></td></tr>
<tr><th id="869">869</th><td><u>#define	<dfn class="macro" id="_M/DRV_AZ_EN" data-ref="_M/DRV_AZ_EN">DRV_AZ_EN</dfn>			0x00001000</u></td></tr>
<tr><th id="870">870</th><td><u>#define	<dfn class="macro" id="_M/DRV_WOLS5_BIOS_EN" data-ref="_M/DRV_WOLS5_BIOS_EN">DRV_WOLS5_BIOS_EN</dfn>		0x00010000</u></td></tr>
<tr><th id="871">871</th><td><u>#define	<dfn class="macro" id="_M/DRV_WOLS5_EN" data-ref="_M/DRV_WOLS5_EN">DRV_WOLS5_EN</dfn>			0x00020000</u></td></tr>
<tr><th id="872">872</th><td><u>#define	<dfn class="macro" id="_M/DRV_DISABLE" data-ref="_M/DRV_DISABLE">DRV_DISABLE</dfn>			0x00040000</u></td></tr>
<tr><th id="873">873</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_MASK" data-ref="_M/DRV_PHY_MASK">DRV_PHY_MASK</dfn>			0x1FE00000</u></td></tr>
<tr><th id="874">874</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_EEE" data-ref="_M/DRV_PHY_EEE">DRV_PHY_EEE</dfn>			0x00200000</u></td></tr>
<tr><th id="875">875</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_APAUSE" data-ref="_M/DRV_PHY_APAUSE">DRV_PHY_APAUSE</dfn>			0x00400000</u></td></tr>
<tr><th id="876">876</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_PAUSE" data-ref="_M/DRV_PHY_PAUSE">DRV_PHY_PAUSE</dfn>			0x00800000</u></td></tr>
<tr><th id="877">877</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_DUPLEX" data-ref="_M/DRV_PHY_DUPLEX">DRV_PHY_DUPLEX</dfn>			0x01000000</u></td></tr>
<tr><th id="878">878</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_10" data-ref="_M/DRV_PHY_10">DRV_PHY_10</dfn>			0x02000000</u></td></tr>
<tr><th id="879">879</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_100" data-ref="_M/DRV_PHY_100">DRV_PHY_100</dfn>			0x04000000</u></td></tr>
<tr><th id="880">880</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_1000" data-ref="_M/DRV_PHY_1000">DRV_PHY_1000</dfn>			0x08000000</u></td></tr>
<tr><th id="881">881</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_AUTO" data-ref="_M/DRV_PHY_AUTO">DRV_PHY_AUTO</dfn>			0x10000000</u></td></tr>
<tr><th id="882">882</th><td><u>#define	<dfn class="macro" id="_M/DRV_PHY_SHIFT" data-ref="_M/DRV_PHY_SHIFT">DRV_PHY_SHIFT</dfn>			21</u></td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><u>#define	<dfn class="macro" id="_M/ALC_CLK_GATING_CFG" data-ref="_M/ALC_CLK_GATING_CFG">ALC_CLK_GATING_CFG</dfn>		0x1814</u></td></tr>
<tr><th id="885">885</th><td><u>#define	<dfn class="macro" id="_M/CLK_GATING_DMAW_ENB" data-ref="_M/CLK_GATING_DMAW_ENB">CLK_GATING_DMAW_ENB</dfn>		0x0001</u></td></tr>
<tr><th id="886">886</th><td><u>#define	<dfn class="macro" id="_M/CLK_GATING_DMAR_ENB" data-ref="_M/CLK_GATING_DMAR_ENB">CLK_GATING_DMAR_ENB</dfn>		0x0002</u></td></tr>
<tr><th id="887">887</th><td><u>#define	<dfn class="macro" id="_M/CLK_GATING_TXQ_ENB" data-ref="_M/CLK_GATING_TXQ_ENB">CLK_GATING_TXQ_ENB</dfn>		0x0004</u></td></tr>
<tr><th id="888">888</th><td><u>#define	<dfn class="macro" id="_M/CLK_GATING_RXQ_ENB" data-ref="_M/CLK_GATING_RXQ_ENB">CLK_GATING_RXQ_ENB</dfn>		0x0008</u></td></tr>
<tr><th id="889">889</th><td><u>#define	<dfn class="macro" id="_M/CLK_GATING_TXMAC_ENB" data-ref="_M/CLK_GATING_TXMAC_ENB">CLK_GATING_TXMAC_ENB</dfn>		0x0010</u></td></tr>
<tr><th id="890">890</th><td><u>#define	<dfn class="macro" id="_M/CLK_GATING_RXMAC_ENB" data-ref="_M/CLK_GATING_RXMAC_ENB">CLK_GATING_RXMAC_ENB</dfn>		0x0020</u></td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><u>#define	<dfn class="macro" id="_M/ALC_DEBUG_DATA0" data-ref="_M/ALC_DEBUG_DATA0">ALC_DEBUG_DATA0</dfn>			0x1900</u></td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><u>#define	<dfn class="macro" id="_M/ALC_DEBUG_DATA1" data-ref="_M/ALC_DEBUG_DATA1">ALC_DEBUG_DATA1</dfn>			0x1904</u></td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td><u>#define	<dfn class="macro" id="_M/ALC_MSI_RETRANS_TIMER" data-ref="_M/ALC_MSI_RETRANS_TIMER">ALC_MSI_RETRANS_TIMER</dfn>		0x1920</u></td></tr>
<tr><th id="897">897</th><td><u>#define	<dfn class="macro" id="_M/MSI_RETRANS_TIMER_MASK" data-ref="_M/MSI_RETRANS_TIMER_MASK">MSI_RETRANS_TIMER_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="898">898</th><td><u>#define	<dfn class="macro" id="_M/MSI_RETRANS_MASK_SEL_STD" data-ref="_M/MSI_RETRANS_MASK_SEL_STD">MSI_RETRANS_MASK_SEL_STD</dfn>	0x00000000</u></td></tr>
<tr><th id="899">899</th><td><u>#define	<dfn class="macro" id="_M/MSI_RETRANS_MASK_SEL_LINE" data-ref="_M/MSI_RETRANS_MASK_SEL_LINE">MSI_RETRANS_MASK_SEL_LINE</dfn>	0x00010000</u></td></tr>
<tr><th id="900">900</th><td><u>#define	<dfn class="macro" id="_M/MSI_RETRANS_TIMER_SHIFT" data-ref="_M/MSI_RETRANS_TIMER_SHIFT">MSI_RETRANS_TIMER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><u>#define	<dfn class="macro" id="_M/ALC_WRR" data-ref="_M/ALC_WRR">ALC_WRR</dfn>				0x1938</u></td></tr>
<tr><th id="903">903</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI0_MASK" data-ref="_M/WRR_PRI0_MASK">WRR_PRI0_MASK</dfn>			0x0000001F</u></td></tr>
<tr><th id="904">904</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI1_MASK" data-ref="_M/WRR_PRI1_MASK">WRR_PRI1_MASK</dfn>			0x00001F00</u></td></tr>
<tr><th id="905">905</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI2_MASK" data-ref="_M/WRR_PRI2_MASK">WRR_PRI2_MASK</dfn>			0x001F0000</u></td></tr>
<tr><th id="906">906</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI3_MASK" data-ref="_M/WRR_PRI3_MASK">WRR_PRI3_MASK</dfn>			0x1F000000</u></td></tr>
<tr><th id="907">907</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI_RESTRICT_MASK" data-ref="_M/WRR_PRI_RESTRICT_MASK">WRR_PRI_RESTRICT_MASK</dfn>		0x60000000</u></td></tr>
<tr><th id="908">908</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI_RESTRICT_ALL" data-ref="_M/WRR_PRI_RESTRICT_ALL">WRR_PRI_RESTRICT_ALL</dfn>		0x00000000</u></td></tr>
<tr><th id="909">909</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI_RESTRICT_HI" data-ref="_M/WRR_PRI_RESTRICT_HI">WRR_PRI_RESTRICT_HI</dfn>		0x20000000</u></td></tr>
<tr><th id="910">910</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI_RESTRICT_HI2" data-ref="_M/WRR_PRI_RESTRICT_HI2">WRR_PRI_RESTRICT_HI2</dfn>		0x40000000</u></td></tr>
<tr><th id="911">911</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI_RESTRICT_NONE" data-ref="_M/WRR_PRI_RESTRICT_NONE">WRR_PRI_RESTRICT_NONE</dfn>		0x60000000</u></td></tr>
<tr><th id="912">912</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI0_SHIFT" data-ref="_M/WRR_PRI0_SHIFT">WRR_PRI0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="913">913</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI1_SHIFT" data-ref="_M/WRR_PRI1_SHIFT">WRR_PRI1_SHIFT</dfn>			8</u></td></tr>
<tr><th id="914">914</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI2_SHIFT" data-ref="_M/WRR_PRI2_SHIFT">WRR_PRI2_SHIFT</dfn>			16</u></td></tr>
<tr><th id="915">915</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI3_SHIFT" data-ref="_M/WRR_PRI3_SHIFT">WRR_PRI3_SHIFT</dfn>			24</u></td></tr>
<tr><th id="916">916</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI_DEFAULT" data-ref="_M/WRR_PRI_DEFAULT">WRR_PRI_DEFAULT</dfn>			4</u></td></tr>
<tr><th id="917">917</th><td><u>#define	<dfn class="macro" id="_M/WRR_PRI_RESTRICT_SHIFT" data-ref="_M/WRR_PRI_RESTRICT_SHIFT">WRR_PRI_RESTRICT_SHIFT</dfn>		29</u></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><u>#define	<dfn class="macro" id="_M/ALC_HQTD_CFG" data-ref="_M/ALC_HQTD_CFG">ALC_HQTD_CFG</dfn>			0x193C</u></td></tr>
<tr><th id="920">920</th><td><u>#define	<dfn class="macro" id="_M/HQTD_CFG_Q1_BURST_MASK" data-ref="_M/HQTD_CFG_Q1_BURST_MASK">HQTD_CFG_Q1_BURST_MASK</dfn>		0x0000000F</u></td></tr>
<tr><th id="921">921</th><td><u>#define	<dfn class="macro" id="_M/HQTD_CFG_Q2_BURST_MASK" data-ref="_M/HQTD_CFG_Q2_BURST_MASK">HQTD_CFG_Q2_BURST_MASK</dfn>		0x000000F0</u></td></tr>
<tr><th id="922">922</th><td><u>#define	<dfn class="macro" id="_M/HQTD_CFG_Q3_BURST_MASK" data-ref="_M/HQTD_CFG_Q3_BURST_MASK">HQTD_CFG_Q3_BURST_MASK</dfn>		0x00000F00</u></td></tr>
<tr><th id="923">923</th><td><u>#define	<dfn class="macro" id="_M/HQTD_CFG_BURST_ENB" data-ref="_M/HQTD_CFG_BURST_ENB">HQTD_CFG_BURST_ENB</dfn>		0x80000000</u></td></tr>
<tr><th id="924">924</th><td><u>#define	<dfn class="macro" id="_M/HQTD_CFG_Q1_BURST_SHIFT" data-ref="_M/HQTD_CFG_Q1_BURST_SHIFT">HQTD_CFG_Q1_BURST_SHIFT</dfn>		0</u></td></tr>
<tr><th id="925">925</th><td><u>#define	<dfn class="macro" id="_M/HQTD_CFG_Q2_BURST_SHIFT" data-ref="_M/HQTD_CFG_Q2_BURST_SHIFT">HQTD_CFG_Q2_BURST_SHIFT</dfn>		4</u></td></tr>
<tr><th id="926">926</th><td><u>#define	<dfn class="macro" id="_M/HQTD_CFG_Q3_BURST_SHIFT" data-ref="_M/HQTD_CFG_Q3_BURST_SHIFT">HQTD_CFG_Q3_BURST_SHIFT</dfn>		8</u></td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><u>#define	<dfn class="macro" id="_M/ALC_MISC" data-ref="_M/ALC_MISC">ALC_MISC</dfn>			0x19C0</u></td></tr>
<tr><th id="929">929</th><td><u>#define	<dfn class="macro" id="_M/MISC_INTNLOSC_OPEN" data-ref="_M/MISC_INTNLOSC_OPEN">MISC_INTNLOSC_OPEN</dfn>		0x00000008</u></td></tr>
<tr><th id="930">930</th><td><u>#define	<dfn class="macro" id="_M/MISC_ISO_ENB" data-ref="_M/MISC_ISO_ENB">MISC_ISO_ENB</dfn>			0x00001000</u></td></tr>
<tr><th id="931">931</th><td><u>#define	<dfn class="macro" id="_M/MISC_PSW_OCP_MASK" data-ref="_M/MISC_PSW_OCP_MASK">MISC_PSW_OCP_MASK</dfn>		0x00E00000</u></td></tr>
<tr><th id="932">932</th><td><u>#define	<dfn class="macro" id="_M/MISC_PSW_OCP_SHIFT" data-ref="_M/MISC_PSW_OCP_SHIFT">MISC_PSW_OCP_SHIFT</dfn>		21</u></td></tr>
<tr><th id="933">933</th><td><u>#define	<dfn class="macro" id="_M/MISC_PSW_OCP_DEFAULT" data-ref="_M/MISC_PSW_OCP_DEFAULT">MISC_PSW_OCP_DEFAULT</dfn>		7</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><u>#define	<dfn class="macro" id="_M/ALC_MISC2" data-ref="_M/ALC_MISC2">ALC_MISC2</dfn>			0x19C8</u></td></tr>
<tr><th id="936">936</th><td><u>#define	<dfn class="macro" id="_M/MISC2_CALB_START" data-ref="_M/MISC2_CALB_START">MISC2_CALB_START</dfn>		0x00000001</u></td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><u>#define	<dfn class="macro" id="_M/ALC_MISC3" data-ref="_M/ALC_MISC3">ALC_MISC3</dfn>			0x19CC</u></td></tr>
<tr><th id="939">939</th><td><u>#define	<dfn class="macro" id="_M/MISC3_25M_NOTO_INTNL" data-ref="_M/MISC3_25M_NOTO_INTNL">MISC3_25M_NOTO_INTNL</dfn>		0x00000001</u></td></tr>
<tr><th id="940">940</th><td><u>#define	<dfn class="macro" id="_M/MISC3_25M_BY_SW" data-ref="_M/MISC3_25M_BY_SW">MISC3_25M_BY_SW</dfn>			0x00000002</u></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><u>#define	<dfn class="macro" id="_M/ALC_MII_DBG_ADDR" data-ref="_M/ALC_MII_DBG_ADDR">ALC_MII_DBG_ADDR</dfn>		0x1D</u></td></tr>
<tr><th id="943">943</th><td><u>#define	<dfn class="macro" id="_M/ALC_MII_DBG_DATA" data-ref="_M/ALC_MII_DBG_DATA">ALC_MII_DBG_DATA</dfn>		0x1E</u></td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td><u>#define	<dfn class="macro" id="_M/MII_ANA_CFG0" data-ref="_M/MII_ANA_CFG0">MII_ANA_CFG0</dfn>			0x00</u></td></tr>
<tr><th id="946">946</th><td><u>#define	<dfn class="macro" id="_M/ANA_RESTART_CAL" data-ref="_M/ANA_RESTART_CAL">ANA_RESTART_CAL</dfn>			0x0001</u></td></tr>
<tr><th id="947">947</th><td><u>#define	<dfn class="macro" id="_M/ANA_MANUL_SWICH_ON_MASK" data-ref="_M/ANA_MANUL_SWICH_ON_MASK">ANA_MANUL_SWICH_ON_MASK</dfn>		0x001E</u></td></tr>
<tr><th id="948">948</th><td><u>#define	<dfn class="macro" id="_M/ANA_MAN_ENABLE" data-ref="_M/ANA_MAN_ENABLE">ANA_MAN_ENABLE</dfn>			0x0020</u></td></tr>
<tr><th id="949">949</th><td><u>#define	<dfn class="macro" id="_M/ANA_SEL_HSP" data-ref="_M/ANA_SEL_HSP">ANA_SEL_HSP</dfn>			0x0040</u></td></tr>
<tr><th id="950">950</th><td><u>#define	<dfn class="macro" id="_M/ANA_EN_HB" data-ref="_M/ANA_EN_HB">ANA_EN_HB</dfn>			0x0080</u></td></tr>
<tr><th id="951">951</th><td><u>#define	<dfn class="macro" id="_M/ANA_EN_HBIAS" data-ref="_M/ANA_EN_HBIAS">ANA_EN_HBIAS</dfn>			0x0100</u></td></tr>
<tr><th id="952">952</th><td><u>#define	<dfn class="macro" id="_M/ANA_OEN_125M" data-ref="_M/ANA_OEN_125M">ANA_OEN_125M</dfn>			0x0200</u></td></tr>
<tr><th id="953">953</th><td><u>#define	<dfn class="macro" id="_M/ANA_EN_LCKDT" data-ref="_M/ANA_EN_LCKDT">ANA_EN_LCKDT</dfn>			0x0400</u></td></tr>
<tr><th id="954">954</th><td><u>#define	<dfn class="macro" id="_M/ANA_LCKDT_PHY" data-ref="_M/ANA_LCKDT_PHY">ANA_LCKDT_PHY</dfn>			0x0800</u></td></tr>
<tr><th id="955">955</th><td><u>#define	<dfn class="macro" id="_M/ANA_AFE_MODE" data-ref="_M/ANA_AFE_MODE">ANA_AFE_MODE</dfn>			0x1000</u></td></tr>
<tr><th id="956">956</th><td><u>#define	<dfn class="macro" id="_M/ANA_VCO_SLOW" data-ref="_M/ANA_VCO_SLOW">ANA_VCO_SLOW</dfn>			0x2000</u></td></tr>
<tr><th id="957">957</th><td><u>#define	<dfn class="macro" id="_M/ANA_VCO_FAST" data-ref="_M/ANA_VCO_FAST">ANA_VCO_FAST</dfn>			0x4000</u></td></tr>
<tr><th id="958">958</th><td><u>#define	<dfn class="macro" id="_M/ANA_SEL_CLK125M_DSP" data-ref="_M/ANA_SEL_CLK125M_DSP">ANA_SEL_CLK125M_DSP</dfn>		0x8000</u></td></tr>
<tr><th id="959">959</th><td><u>#define	<dfn class="macro" id="_M/ANA_MANUL_SWICH_ON_SHIFT" data-ref="_M/ANA_MANUL_SWICH_ON_SHIFT">ANA_MANUL_SWICH_ON_SHIFT</dfn>	1</u></td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_ANACTL" data-ref="_M/MII_DBG_ANACTL">MII_DBG_ANACTL</dfn>			0x00</u></td></tr>
<tr><th id="962">962</th><td><u>#define	<dfn class="macro" id="_M/DBG_ANACTL_DEFAULT" data-ref="_M/DBG_ANACTL_DEFAULT">DBG_ANACTL_DEFAULT</dfn>		0x02EF</u></td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><u>#define	<dfn class="macro" id="_M/MII_ANA_CFG4" data-ref="_M/MII_ANA_CFG4">MII_ANA_CFG4</dfn>			0x04</u></td></tr>
<tr><th id="965">965</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_MASK" data-ref="_M/ANA_IECHO_ADJ_MASK">ANA_IECHO_ADJ_MASK</dfn>		0x0F</u></td></tr>
<tr><th id="966">966</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_3_MASK" data-ref="_M/ANA_IECHO_ADJ_3_MASK">ANA_IECHO_ADJ_3_MASK</dfn>		0x000F</u></td></tr>
<tr><th id="967">967</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_2_MASK" data-ref="_M/ANA_IECHO_ADJ_2_MASK">ANA_IECHO_ADJ_2_MASK</dfn>		0x00F0</u></td></tr>
<tr><th id="968">968</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_1_MASK" data-ref="_M/ANA_IECHO_ADJ_1_MASK">ANA_IECHO_ADJ_1_MASK</dfn>		0x0F00</u></td></tr>
<tr><th id="969">969</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_0_MASK" data-ref="_M/ANA_IECHO_ADJ_0_MASK">ANA_IECHO_ADJ_0_MASK</dfn>		0xF000</u></td></tr>
<tr><th id="970">970</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_3_SHIFT" data-ref="_M/ANA_IECHO_ADJ_3_SHIFT">ANA_IECHO_ADJ_3_SHIFT</dfn>		0</u></td></tr>
<tr><th id="971">971</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_2_SHIFT" data-ref="_M/ANA_IECHO_ADJ_2_SHIFT">ANA_IECHO_ADJ_2_SHIFT</dfn>		4</u></td></tr>
<tr><th id="972">972</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_1_SHIFT" data-ref="_M/ANA_IECHO_ADJ_1_SHIFT">ANA_IECHO_ADJ_1_SHIFT</dfn>		8</u></td></tr>
<tr><th id="973">973</th><td><u>#define	<dfn class="macro" id="_M/ANA_IECHO_ADJ_0_SHIFT" data-ref="_M/ANA_IECHO_ADJ_0_SHIFT">ANA_IECHO_ADJ_0_SHIFT</dfn>		12</u></td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_SYSMODCTL" data-ref="_M/MII_DBG_SYSMODCTL">MII_DBG_SYSMODCTL</dfn>		0x04</u></td></tr>
<tr><th id="976">976</th><td><u>#define	<dfn class="macro" id="_M/DBG_SYSMODCTL_DEFAULT" data-ref="_M/DBG_SYSMODCTL_DEFAULT">DBG_SYSMODCTL_DEFAULT</dfn>		0xBB8B</u></td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td><u>#define	<dfn class="macro" id="_M/MII_ANA_CFG5" data-ref="_M/MII_ANA_CFG5">MII_ANA_CFG5</dfn>			0x05</u></td></tr>
<tr><th id="979">979</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_CDR_BW_MASK" data-ref="_M/ANA_SERDES_CDR_BW_MASK">ANA_SERDES_CDR_BW_MASK</dfn>		0x0003</u></td></tr>
<tr><th id="980">980</th><td><u>#define	<dfn class="macro" id="_M/ANA_MS_PAD_DBG" data-ref="_M/ANA_MS_PAD_DBG">ANA_MS_PAD_DBG</dfn>			0x0004</u></td></tr>
<tr><th id="981">981</th><td><u>#define	<dfn class="macro" id="_M/ANA_SPEEDUP_DBG" data-ref="_M/ANA_SPEEDUP_DBG">ANA_SPEEDUP_DBG</dfn>			0x0008</u></td></tr>
<tr><th id="982">982</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_TH_LOS_MASK" data-ref="_M/ANA_SERDES_TH_LOS_MASK">ANA_SERDES_TH_LOS_MASK</dfn>		0x0030</u></td></tr>
<tr><th id="983">983</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_EN_DEEM" data-ref="_M/ANA_SERDES_EN_DEEM">ANA_SERDES_EN_DEEM</dfn>		0x0040</u></td></tr>
<tr><th id="984">984</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_TXELECIDLE" data-ref="_M/ANA_SERDES_TXELECIDLE">ANA_SERDES_TXELECIDLE</dfn>		0x0080</u></td></tr>
<tr><th id="985">985</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_BEACON" data-ref="_M/ANA_SERDES_BEACON">ANA_SERDES_BEACON</dfn>		0x0100</u></td></tr>
<tr><th id="986">986</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_HALFTXDR" data-ref="_M/ANA_SERDES_HALFTXDR">ANA_SERDES_HALFTXDR</dfn>		0x0200</u></td></tr>
<tr><th id="987">987</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_SEL_HSP" data-ref="_M/ANA_SERDES_SEL_HSP">ANA_SERDES_SEL_HSP</dfn>		0x0400</u></td></tr>
<tr><th id="988">988</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_EN_PLL" data-ref="_M/ANA_SERDES_EN_PLL">ANA_SERDES_EN_PLL</dfn>		0x0800</u></td></tr>
<tr><th id="989">989</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_EN" data-ref="_M/ANA_SERDES_EN">ANA_SERDES_EN</dfn>			0x1000</u></td></tr>
<tr><th id="990">990</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_EN_LCKDT" data-ref="_M/ANA_SERDES_EN_LCKDT">ANA_SERDES_EN_LCKDT</dfn>		0x2000</u></td></tr>
<tr><th id="991">991</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_CDR_BW_SHIFT" data-ref="_M/ANA_SERDES_CDR_BW_SHIFT">ANA_SERDES_CDR_BW_SHIFT</dfn>		0</u></td></tr>
<tr><th id="992">992</th><td><u>#define	<dfn class="macro" id="_M/ANA_SERDES_TH_LOS_SHIFT" data-ref="_M/ANA_SERDES_TH_LOS_SHIFT">ANA_SERDES_TH_LOS_SHIFT</dfn>		4</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_SRDSYSMOD" data-ref="_M/MII_DBG_SRDSYSMOD">MII_DBG_SRDSYSMOD</dfn>		0x05</u></td></tr>
<tr><th id="995">995</th><td><u>#define	<dfn class="macro" id="_M/DBG_SRDSYSMOD_DEFAULT" data-ref="_M/DBG_SRDSYSMOD_DEFAULT">DBG_SRDSYSMOD_DEFAULT</dfn>		0x2C46</u></td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td><u>#define	<dfn class="macro" id="_M/MII_ANA_CFG11" data-ref="_M/MII_ANA_CFG11">MII_ANA_CFG11</dfn>			0x0B</u></td></tr>
<tr><th id="998">998</th><td><u>#define	<dfn class="macro" id="_M/ANA_PS_HIB_EN" data-ref="_M/ANA_PS_HIB_EN">ANA_PS_HIB_EN</dfn>			0x8000</u></td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_HIBNEG" data-ref="_M/MII_DBG_HIBNEG">MII_DBG_HIBNEG</dfn>			0x0B</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define	<dfn class="macro" id="_M/DBG_HIBNEG_HIB_PULSE" data-ref="_M/DBG_HIBNEG_HIB_PULSE">DBG_HIBNEG_HIB_PULSE</dfn>		0x1000</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define	<dfn class="macro" id="_M/DBG_HIBNEG_PSHIB_EN" data-ref="_M/DBG_HIBNEG_PSHIB_EN">DBG_HIBNEG_PSHIB_EN</dfn>		0x8000</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define	<dfn class="macro" id="_M/DBG_HIBNEG_DEFAULT" data-ref="_M/DBG_HIBNEG_DEFAULT">DBG_HIBNEG_DEFAULT</dfn>		0xBC40</u></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><u>#define	<dfn class="macro" id="_M/MII_ANA_CFG18" data-ref="_M/MII_ANA_CFG18">MII_ANA_CFG18</dfn>			0x12</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define	<dfn class="macro" id="_M/ANA_TEST_MODE_10BT_01MASK" data-ref="_M/ANA_TEST_MODE_10BT_01MASK">ANA_TEST_MODE_10BT_01MASK</dfn>	0x0003</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define	<dfn class="macro" id="_M/ANA_LOOP_SEL_10BT" data-ref="_M/ANA_LOOP_SEL_10BT">ANA_LOOP_SEL_10BT</dfn>		0x0004</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define	<dfn class="macro" id="_M/ANA_RGMII_MODE_SW" data-ref="_M/ANA_RGMII_MODE_SW">ANA_RGMII_MODE_SW</dfn>		0x0008</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define	<dfn class="macro" id="_M/ANA_EN_LONGECABLE" data-ref="_M/ANA_EN_LONGECABLE">ANA_EN_LONGECABLE</dfn>		0x0010</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define	<dfn class="macro" id="_M/ANA_TEST_MODE_10BT_2" data-ref="_M/ANA_TEST_MODE_10BT_2">ANA_TEST_MODE_10BT_2</dfn>		0x0020</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define	<dfn class="macro" id="_M/ANA_EN_10BT_IDLE" data-ref="_M/ANA_EN_10BT_IDLE">ANA_EN_10BT_IDLE</dfn>		0x0400</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define	<dfn class="macro" id="_M/ANA_EN_MASK_TB" data-ref="_M/ANA_EN_MASK_TB">ANA_EN_MASK_TB</dfn>			0x0800</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define	<dfn class="macro" id="_M/ANA_TRIGGER_SEL_TIMER_MASK" data-ref="_M/ANA_TRIGGER_SEL_TIMER_MASK">ANA_TRIGGER_SEL_TIMER_MASK</dfn>	0x3000</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define	<dfn class="macro" id="_M/ANA_INTERVAL_SEL_TIMER_MASK" data-ref="_M/ANA_INTERVAL_SEL_TIMER_MASK">ANA_INTERVAL_SEL_TIMER_MASK</dfn>	0xC000</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define	<dfn class="macro" id="_M/ANA_TEST_MODE_10BT_01SHIFT" data-ref="_M/ANA_TEST_MODE_10BT_01SHIFT">ANA_TEST_MODE_10BT_01SHIFT</dfn>	0</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define	<dfn class="macro" id="_M/ANA_TRIGGER_SEL_TIMER_SHIFT" data-ref="_M/ANA_TRIGGER_SEL_TIMER_SHIFT">ANA_TRIGGER_SEL_TIMER_SHIFT</dfn>	12</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define	<dfn class="macro" id="_M/ANA_INTERVAL_SEL_TIMER_SHIFT" data-ref="_M/ANA_INTERVAL_SEL_TIMER_SHIFT">ANA_INTERVAL_SEL_TIMER_SHIFT</dfn>	14</u></td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_TST10BTCFG" data-ref="_M/MII_DBG_TST10BTCFG">MII_DBG_TST10BTCFG</dfn>		0x12</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define	<dfn class="macro" id="_M/DBG_TST10BTCFG_DEFAULT" data-ref="_M/DBG_TST10BTCFG_DEFAULT">DBG_TST10BTCFG_DEFAULT</dfn>		0x4C04</u></td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_AZ_ANADECT" data-ref="_M/MII_DBG_AZ_ANADECT">MII_DBG_AZ_ANADECT</dfn>		0x15</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define	<dfn class="macro" id="_M/DBG_AZ_ANADECT_DEFAULT" data-ref="_M/DBG_AZ_ANADECT_DEFAULT">DBG_AZ_ANADECT_DEFAULT</dfn>		0x3220</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define	<dfn class="macro" id="_M/DBG_AZ_ANADECT_LONG" data-ref="_M/DBG_AZ_ANADECT_LONG">DBG_AZ_ANADECT_LONG</dfn>		0x3210</u></td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_MSE16DB" data-ref="_M/MII_DBG_MSE16DB">MII_DBG_MSE16DB</dfn>			0x18</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define	<dfn class="macro" id="_M/DBG_MSE16DB_UP" data-ref="_M/DBG_MSE16DB_UP">DBG_MSE16DB_UP</dfn>			0x05EA</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define	<dfn class="macro" id="_M/DBG_MSE16DB_DOWN" data-ref="_M/DBG_MSE16DB_DOWN">DBG_MSE16DB_DOWN</dfn>		0x02EA</u></td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_MSE20DB" data-ref="_M/MII_DBG_MSE20DB">MII_DBG_MSE20DB</dfn>			0x1C</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define	<dfn class="macro" id="_M/DBG_MSE20DB_TH_MASK" data-ref="_M/DBG_MSE20DB_TH_MASK">DBG_MSE20DB_TH_MASK</dfn>		0x01FC</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define	<dfn class="macro" id="_M/DBG_MSE20DB_TH_DEFAULT" data-ref="_M/DBG_MSE20DB_TH_DEFAULT">DBG_MSE20DB_TH_DEFAULT</dfn>		0x2E</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define	<dfn class="macro" id="_M/DBG_MSE20DB_TH_HI" data-ref="_M/DBG_MSE20DB_TH_HI">DBG_MSE20DB_TH_HI</dfn>		0x54</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define	<dfn class="macro" id="_M/DBG_MSE20DB_TH_SHIFT" data-ref="_M/DBG_MSE20DB_TH_SHIFT">DBG_MSE20DB_TH_SHIFT</dfn>		2</u></td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_AGC" data-ref="_M/MII_DBG_AGC">MII_DBG_AGC</dfn>			0x23</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define	<dfn class="macro" id="_M/DBG_AGC_2_VGA_MASK" data-ref="_M/DBG_AGC_2_VGA_MASK">DBG_AGC_2_VGA_MASK</dfn>		0x3F00</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define	<dfn class="macro" id="_M/DBG_AGC_2_VGA_SHIFT" data-ref="_M/DBG_AGC_2_VGA_SHIFT">DBG_AGC_2_VGA_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define	<dfn class="macro" id="_M/DBG_AGC_LONG1G_LIMT" data-ref="_M/DBG_AGC_LONG1G_LIMT">DBG_AGC_LONG1G_LIMT</dfn>		40</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define	<dfn class="macro" id="_M/DBG_AGC_LONG100M_LIMT" data-ref="_M/DBG_AGC_LONG100M_LIMT">DBG_AGC_LONG100M_LIMT</dfn>		44</u></td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td><u>#define	<dfn class="macro" id="_M/MII_ANA_CFG41" data-ref="_M/MII_ANA_CFG41">MII_ANA_CFG41</dfn>			0x29</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define	<dfn class="macro" id="_M/ANA_TOP_PS_EN" data-ref="_M/ANA_TOP_PS_EN">ANA_TOP_PS_EN</dfn>			0x8000</u></td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_LEGCYPS" data-ref="_M/MII_DBG_LEGCYPS">MII_DBG_LEGCYPS</dfn>			0x29</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define	<dfn class="macro" id="_M/DBG_LEGCYPS_ENB" data-ref="_M/DBG_LEGCYPS_ENB">DBG_LEGCYPS_ENB</dfn>			0x8000</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define	<dfn class="macro" id="_M/DBG_LEGCYPS_DEFAULT" data-ref="_M/DBG_LEGCYPS_DEFAULT">DBG_LEGCYPS_DEFAULT</dfn>		0x129D</u></td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><u>#define	<dfn class="macro" id="_M/MII_ANA_CFG54" data-ref="_M/MII_ANA_CFG54">MII_ANA_CFG54</dfn>			0x36</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define	<dfn class="macro" id="_M/ANA_LONG_CABLE_TH_100_MASK" data-ref="_M/ANA_LONG_CABLE_TH_100_MASK">ANA_LONG_CABLE_TH_100_MASK</dfn>	0x003F</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define	<dfn class="macro" id="_M/ANA_DESERVED" data-ref="_M/ANA_DESERVED">ANA_DESERVED</dfn>			0x0040</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define	<dfn class="macro" id="_M/ANA_EN_LIT_CH" data-ref="_M/ANA_EN_LIT_CH">ANA_EN_LIT_CH</dfn>			0x0080</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define	<dfn class="macro" id="_M/ANA_SHORT_CABLE_TH_100_MASK" data-ref="_M/ANA_SHORT_CABLE_TH_100_MASK">ANA_SHORT_CABLE_TH_100_MASK</dfn>	0x3F00</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define	<dfn class="macro" id="_M/ANA_BP_BAD_LINK_ACCUM" data-ref="_M/ANA_BP_BAD_LINK_ACCUM">ANA_BP_BAD_LINK_ACCUM</dfn>		0x4000</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define	<dfn class="macro" id="_M/ANA_BP_SMALL_BW" data-ref="_M/ANA_BP_SMALL_BW">ANA_BP_SMALL_BW</dfn>			0x8000</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define	<dfn class="macro" id="_M/ANA_LONG_CABLE_TH_100_SHIFT" data-ref="_M/ANA_LONG_CABLE_TH_100_SHIFT">ANA_LONG_CABLE_TH_100_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define	<dfn class="macro" id="_M/ANA_SHORT_CABLE_TH_100_SHIFT" data-ref="_M/ANA_SHORT_CABLE_TH_100_SHIFT">ANA_SHORT_CABLE_TH_100_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_TST100BTCFG" data-ref="_M/MII_DBG_TST100BTCFG">MII_DBG_TST100BTCFG</dfn>		0x36</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define	<dfn class="macro" id="_M/DBG_TST100BTCFG_DEFAULT" data-ref="_M/DBG_TST100BTCFG_DEFAULT">DBG_TST100BTCFG_DEFAULT</dfn>		0xE12C</u></td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_GREENCFG" data-ref="_M/MII_DBG_GREENCFG">MII_DBG_GREENCFG</dfn>		0x3B</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define	<dfn class="macro" id="_M/DBG_GREENCFG_DEFAULT" data-ref="_M/DBG_GREENCFG_DEFAULT">DBG_GREENCFG_DEFAULT</dfn>		0x7078</u></td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><u>#define	<dfn class="macro" id="_M/MII_DBG_GREENCFG2" data-ref="_M/MII_DBG_GREENCFG2">MII_DBG_GREENCFG2</dfn>		0x3D</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define	<dfn class="macro" id="_M/DBG_GREENCFG2_GATE_DFSE_EN" data-ref="_M/DBG_GREENCFG2_GATE_DFSE_EN">DBG_GREENCFG2_GATE_DFSE_EN</dfn>	0x0080</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define	<dfn class="macro" id="_M/DBG_GREENCFG2_BP_GREEN" data-ref="_M/DBG_GREENCFG2_BP_GREEN">DBG_GREENCFG2_BP_GREEN</dfn>		0x8000</u></td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><i>/* Device addr 3 */</i></td></tr>
<tr><th id="1070">1070</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_PCS" data-ref="_M/MII_EXT_PCS">MII_EXT_PCS</dfn>			3</u></td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_CLDCTL3" data-ref="_M/MII_EXT_CLDCTL3">MII_EXT_CLDCTL3</dfn>			0x8003</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define	<dfn class="macro" id="_M/EXT_CLDCTL3_BP_CABLE1TH_DET_GT" data-ref="_M/EXT_CLDCTL3_BP_CABLE1TH_DET_GT">EXT_CLDCTL3_BP_CABLE1TH_DET_GT</dfn>	0x8000</u></td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_CLDCTL5" data-ref="_M/MII_EXT_CLDCTL5">MII_EXT_CLDCTL5</dfn>			0x8005</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define	<dfn class="macro" id="_M/EXT_CLDCTL5_BP_VD_HLFBIAS" data-ref="_M/EXT_CLDCTL5_BP_VD_HLFBIAS">EXT_CLDCTL5_BP_VD_HLFBIAS</dfn>	0x4000</u></td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_CLDCTL6" data-ref="_M/MII_EXT_CLDCTL6">MII_EXT_CLDCTL6</dfn>			0x8006</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define	<dfn class="macro" id="_M/EXT_CLDCTL6_CAB_LEN_MASK" data-ref="_M/EXT_CLDCTL6_CAB_LEN_MASK">EXT_CLDCTL6_CAB_LEN_MASK</dfn>	0x00FF</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define	<dfn class="macro" id="_M/EXT_CLDCTL6_CAB_LEN_SHIFT" data-ref="_M/EXT_CLDCTL6_CAB_LEN_SHIFT">EXT_CLDCTL6_CAB_LEN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define	<dfn class="macro" id="_M/EXT_CLDCTL6_CAB_LEN_SHORT1G" data-ref="_M/EXT_CLDCTL6_CAB_LEN_SHORT1G">EXT_CLDCTL6_CAB_LEN_SHORT1G</dfn>	116</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define	<dfn class="macro" id="_M/EXT_CLDCTL6_CAB_LEN_SHORT100M" data-ref="_M/EXT_CLDCTL6_CAB_LEN_SHORT100M">EXT_CLDCTL6_CAB_LEN_SHORT100M</dfn>	152</u></td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_VDRVBIAS" data-ref="_M/MII_EXT_VDRVBIAS">MII_EXT_VDRVBIAS</dfn>		0x8062</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define	<dfn class="macro" id="_M/EXT_VDRVBIAS_DEFAULT" data-ref="_M/EXT_VDRVBIAS_DEFAULT">EXT_VDRVBIAS_DEFAULT</dfn>		3</u></td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><i>/* Device addr 7 */</i></td></tr>
<tr><th id="1088">1088</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_ANEG" data-ref="_M/MII_EXT_ANEG">MII_EXT_ANEG</dfn>			7</u></td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_ANEG_LOCAL_EEEADV" data-ref="_M/MII_EXT_ANEG_LOCAL_EEEADV">MII_EXT_ANEG_LOCAL_EEEADV</dfn>	0x3C</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define	<dfn class="macro" id="_M/ANEG_LOCA_EEEADV_100BT" data-ref="_M/ANEG_LOCA_EEEADV_100BT">ANEG_LOCA_EEEADV_100BT</dfn>		0x0002</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define	<dfn class="macro" id="_M/ANEG_LOCA_EEEADV_1000BT" data-ref="_M/ANEG_LOCA_EEEADV_1000BT">ANEG_LOCA_EEEADV_1000BT</dfn>		0x0004</u></td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_ANEG_AFE" data-ref="_M/MII_EXT_ANEG_AFE">MII_EXT_ANEG_AFE</dfn>		0x801A</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define	<dfn class="macro" id="_M/ANEG_AFEE_10BT_100M_TH" data-ref="_M/ANEG_AFEE_10BT_100M_TH">ANEG_AFEE_10BT_100M_TH</dfn>		0x0040</u></td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_ANEG_S3DIG10" data-ref="_M/MII_EXT_ANEG_S3DIG10">MII_EXT_ANEG_S3DIG10</dfn>		0x8023</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define	<dfn class="macro" id="_M/ANEG_S3DIG10_SL" data-ref="_M/ANEG_S3DIG10_SL">ANEG_S3DIG10_SL</dfn>			0x0001</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define	<dfn class="macro" id="_M/ANEG_S3DIG10_DEFAULT" data-ref="_M/ANEG_S3DIG10_DEFAULT">ANEG_S3DIG10_DEFAULT</dfn>		0</u></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><u>#define	<dfn class="macro" id="_M/MII_EXT_ANEG_NLP78" data-ref="_M/MII_EXT_ANEG_NLP78">MII_EXT_ANEG_NLP78</dfn>		0x8027</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define	<dfn class="macro" id="_M/ANEG_NLP78_120M_DEFAULT" data-ref="_M/ANEG_NLP78_120M_DEFAULT">ANEG_NLP78_120M_DEFAULT</dfn>		0x8A05</u></td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><i>/* Statistics counters collected by the MAC. */</i></td></tr>
<tr><th id="1105">1105</th><td><b>struct</b> <dfn class="type def" id="smb" title='smb' data-ref="smb" data-ref-filename="smb">smb</dfn> {</td></tr>
<tr><th id="1106">1106</th><td>	<i>/* Rx stats. */</i></td></tr>
<tr><th id="1107">1107</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_frames" title='smb::rx_frames' data-ref="smb::rx_frames" data-ref-filename="smb..rx_frames">rx_frames</dfn>;</td></tr>
<tr><th id="1108">1108</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_bcast_frames" title='smb::rx_bcast_frames' data-ref="smb::rx_bcast_frames" data-ref-filename="smb..rx_bcast_frames">rx_bcast_frames</dfn>;</td></tr>
<tr><th id="1109">1109</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_mcast_frames" title='smb::rx_mcast_frames' data-ref="smb::rx_mcast_frames" data-ref-filename="smb..rx_mcast_frames">rx_mcast_frames</dfn>;</td></tr>
<tr><th id="1110">1110</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pause_frames" title='smb::rx_pause_frames' data-ref="smb::rx_pause_frames" data-ref-filename="smb..rx_pause_frames">rx_pause_frames</dfn>;</td></tr>
<tr><th id="1111">1111</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_control_frames" title='smb::rx_control_frames' data-ref="smb::rx_control_frames" data-ref-filename="smb..rx_control_frames">rx_control_frames</dfn>;</td></tr>
<tr><th id="1112">1112</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_crcerrs" title='smb::rx_crcerrs' data-ref="smb::rx_crcerrs" data-ref-filename="smb..rx_crcerrs">rx_crcerrs</dfn>;</td></tr>
<tr><th id="1113">1113</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_lenerrs" title='smb::rx_lenerrs' data-ref="smb::rx_lenerrs" data-ref-filename="smb..rx_lenerrs">rx_lenerrs</dfn>;</td></tr>
<tr><th id="1114">1114</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_bytes" title='smb::rx_bytes' data-ref="smb::rx_bytes" data-ref-filename="smb..rx_bytes">rx_bytes</dfn>;</td></tr>
<tr><th id="1115">1115</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_runts" title='smb::rx_runts' data-ref="smb::rx_runts" data-ref-filename="smb..rx_runts">rx_runts</dfn>;</td></tr>
<tr><th id="1116">1116</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_fragments" title='smb::rx_fragments' data-ref="smb::rx_fragments" data-ref-filename="smb..rx_fragments">rx_fragments</dfn>;</td></tr>
<tr><th id="1117">1117</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_64" title='smb::rx_pkts_64' data-ref="smb::rx_pkts_64" data-ref-filename="smb..rx_pkts_64">rx_pkts_64</dfn>;</td></tr>
<tr><th id="1118">1118</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_65_127" title='smb::rx_pkts_65_127' data-ref="smb::rx_pkts_65_127" data-ref-filename="smb..rx_pkts_65_127">rx_pkts_65_127</dfn>;</td></tr>
<tr><th id="1119">1119</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_128_255" title='smb::rx_pkts_128_255' data-ref="smb::rx_pkts_128_255" data-ref-filename="smb..rx_pkts_128_255">rx_pkts_128_255</dfn>;</td></tr>
<tr><th id="1120">1120</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_256_511" title='smb::rx_pkts_256_511' data-ref="smb::rx_pkts_256_511" data-ref-filename="smb..rx_pkts_256_511">rx_pkts_256_511</dfn>;</td></tr>
<tr><th id="1121">1121</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_512_1023" title='smb::rx_pkts_512_1023' data-ref="smb::rx_pkts_512_1023" data-ref-filename="smb..rx_pkts_512_1023">rx_pkts_512_1023</dfn>;</td></tr>
<tr><th id="1122">1122</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_1024_1518" title='smb::rx_pkts_1024_1518' data-ref="smb::rx_pkts_1024_1518" data-ref-filename="smb..rx_pkts_1024_1518">rx_pkts_1024_1518</dfn>;</td></tr>
<tr><th id="1123">1123</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_1519_max" title='smb::rx_pkts_1519_max' data-ref="smb::rx_pkts_1519_max" data-ref-filename="smb..rx_pkts_1519_max">rx_pkts_1519_max</dfn>;</td></tr>
<tr><th id="1124">1124</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_truncated" title='smb::rx_pkts_truncated' data-ref="smb::rx_pkts_truncated" data-ref-filename="smb..rx_pkts_truncated">rx_pkts_truncated</dfn>;</td></tr>
<tr><th id="1125">1125</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_fifo_oflows" title='smb::rx_fifo_oflows' data-ref="smb::rx_fifo_oflows" data-ref-filename="smb..rx_fifo_oflows">rx_fifo_oflows</dfn>;</td></tr>
<tr><th id="1126">1126</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_rrs_errs" title='smb::rx_rrs_errs' data-ref="smb::rx_rrs_errs" data-ref-filename="smb..rx_rrs_errs">rx_rrs_errs</dfn>;</td></tr>
<tr><th id="1127">1127</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_alignerrs" title='smb::rx_alignerrs' data-ref="smb::rx_alignerrs" data-ref-filename="smb..rx_alignerrs">rx_alignerrs</dfn>;</td></tr>
<tr><th id="1128">1128</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_bcast_bytes" title='smb::rx_bcast_bytes' data-ref="smb::rx_bcast_bytes" data-ref-filename="smb..rx_bcast_bytes">rx_bcast_bytes</dfn>;</td></tr>
<tr><th id="1129">1129</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_mcast_bytes" title='smb::rx_mcast_bytes' data-ref="smb::rx_mcast_bytes" data-ref-filename="smb..rx_mcast_bytes">rx_mcast_bytes</dfn>;</td></tr>
<tr><th id="1130">1130</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::rx_pkts_filtered" title='smb::rx_pkts_filtered' data-ref="smb::rx_pkts_filtered" data-ref-filename="smb..rx_pkts_filtered">rx_pkts_filtered</dfn>;</td></tr>
<tr><th id="1131">1131</th><td>	<i>/* Tx stats. */</i></td></tr>
<tr><th id="1132">1132</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_frames" title='smb::tx_frames' data-ref="smb::tx_frames" data-ref-filename="smb..tx_frames">tx_frames</dfn>;</td></tr>
<tr><th id="1133">1133</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_bcast_frames" title='smb::tx_bcast_frames' data-ref="smb::tx_bcast_frames" data-ref-filename="smb..tx_bcast_frames">tx_bcast_frames</dfn>;</td></tr>
<tr><th id="1134">1134</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_mcast_frames" title='smb::tx_mcast_frames' data-ref="smb::tx_mcast_frames" data-ref-filename="smb..tx_mcast_frames">tx_mcast_frames</dfn>;</td></tr>
<tr><th id="1135">1135</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pause_frames" title='smb::tx_pause_frames' data-ref="smb::tx_pause_frames" data-ref-filename="smb..tx_pause_frames">tx_pause_frames</dfn>;</td></tr>
<tr><th id="1136">1136</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_excess_defer" title='smb::tx_excess_defer' data-ref="smb::tx_excess_defer" data-ref-filename="smb..tx_excess_defer">tx_excess_defer</dfn>;</td></tr>
<tr><th id="1137">1137</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_control_frames" title='smb::tx_control_frames' data-ref="smb::tx_control_frames" data-ref-filename="smb..tx_control_frames">tx_control_frames</dfn>;</td></tr>
<tr><th id="1138">1138</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_deferred" title='smb::tx_deferred' data-ref="smb::tx_deferred" data-ref-filename="smb..tx_deferred">tx_deferred</dfn>;</td></tr>
<tr><th id="1139">1139</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_bytes" title='smb::tx_bytes' data-ref="smb::tx_bytes" data-ref-filename="smb..tx_bytes">tx_bytes</dfn>;</td></tr>
<tr><th id="1140">1140</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_64" title='smb::tx_pkts_64' data-ref="smb::tx_pkts_64" data-ref-filename="smb..tx_pkts_64">tx_pkts_64</dfn>;</td></tr>
<tr><th id="1141">1141</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_65_127" title='smb::tx_pkts_65_127' data-ref="smb::tx_pkts_65_127" data-ref-filename="smb..tx_pkts_65_127">tx_pkts_65_127</dfn>;</td></tr>
<tr><th id="1142">1142</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_128_255" title='smb::tx_pkts_128_255' data-ref="smb::tx_pkts_128_255" data-ref-filename="smb..tx_pkts_128_255">tx_pkts_128_255</dfn>;</td></tr>
<tr><th id="1143">1143</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_256_511" title='smb::tx_pkts_256_511' data-ref="smb::tx_pkts_256_511" data-ref-filename="smb..tx_pkts_256_511">tx_pkts_256_511</dfn>;</td></tr>
<tr><th id="1144">1144</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_512_1023" title='smb::tx_pkts_512_1023' data-ref="smb::tx_pkts_512_1023" data-ref-filename="smb..tx_pkts_512_1023">tx_pkts_512_1023</dfn>;</td></tr>
<tr><th id="1145">1145</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_1024_1518" title='smb::tx_pkts_1024_1518' data-ref="smb::tx_pkts_1024_1518" data-ref-filename="smb..tx_pkts_1024_1518">tx_pkts_1024_1518</dfn>;</td></tr>
<tr><th id="1146">1146</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_1519_max" title='smb::tx_pkts_1519_max' data-ref="smb::tx_pkts_1519_max" data-ref-filename="smb..tx_pkts_1519_max">tx_pkts_1519_max</dfn>;</td></tr>
<tr><th id="1147">1147</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_single_colls" title='smb::tx_single_colls' data-ref="smb::tx_single_colls" data-ref-filename="smb..tx_single_colls">tx_single_colls</dfn>;</td></tr>
<tr><th id="1148">1148</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_multi_colls" title='smb::tx_multi_colls' data-ref="smb::tx_multi_colls" data-ref-filename="smb..tx_multi_colls">tx_multi_colls</dfn>;</td></tr>
<tr><th id="1149">1149</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_late_colls" title='smb::tx_late_colls' data-ref="smb::tx_late_colls" data-ref-filename="smb..tx_late_colls">tx_late_colls</dfn>;</td></tr>
<tr><th id="1150">1150</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_excess_colls" title='smb::tx_excess_colls' data-ref="smb::tx_excess_colls" data-ref-filename="smb..tx_excess_colls">tx_excess_colls</dfn>;</td></tr>
<tr><th id="1151">1151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_underrun" title='smb::tx_underrun' data-ref="smb::tx_underrun" data-ref-filename="smb..tx_underrun">tx_underrun</dfn>;</td></tr>
<tr><th id="1152">1152</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_desc_underrun" title='smb::tx_desc_underrun' data-ref="smb::tx_desc_underrun" data-ref-filename="smb..tx_desc_underrun">tx_desc_underrun</dfn>;</td></tr>
<tr><th id="1153">1153</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_lenerrs" title='smb::tx_lenerrs' data-ref="smb::tx_lenerrs" data-ref-filename="smb..tx_lenerrs">tx_lenerrs</dfn>;</td></tr>
<tr><th id="1154">1154</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_pkts_truncated" title='smb::tx_pkts_truncated' data-ref="smb::tx_pkts_truncated" data-ref-filename="smb..tx_pkts_truncated">tx_pkts_truncated</dfn>;</td></tr>
<tr><th id="1155">1155</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_bcast_bytes" title='smb::tx_bcast_bytes' data-ref="smb::tx_bcast_bytes" data-ref-filename="smb..tx_bcast_bytes">tx_bcast_bytes</dfn>;</td></tr>
<tr><th id="1156">1156</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::tx_mcast_bytes" title='smb::tx_mcast_bytes' data-ref="smb::tx_mcast_bytes" data-ref-filename="smb..tx_mcast_bytes">tx_mcast_bytes</dfn>;</td></tr>
<tr><th id="1157">1157</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="smb::updated" title='smb::updated' data-ref="smb::updated" data-ref-filename="smb..updated">updated</dfn>;</td></tr>
<tr><th id="1158">1158</th><td>};</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><i>/* CMB(Coalesing message block) */</i></td></tr>
<tr><th id="1161">1161</th><td><b>struct</b> <dfn class="type def" id="cmb" title='cmb' data-ref="cmb" data-ref-filename="cmb">cmb</dfn> {</td></tr>
<tr><th id="1162">1162</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cmb::cons" title='cmb::cons' data-ref="cmb::cons" data-ref-filename="cmb..cons">cons</dfn>;</td></tr>
<tr><th id="1163">1163</th><td>};</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td><i>/* Rx free descriptor */</i></td></tr>
<tr><th id="1166">1166</th><td><b>struct</b> <dfn class="type def" id="rx_desc" title='rx_desc' data-ref="rx_desc" data-ref-filename="rx_desc">rx_desc</dfn> {</td></tr>
<tr><th id="1167">1167</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rx_desc::addr" title='rx_desc::addr' data-ref="rx_desc::addr" data-ref-filename="rx_desc..addr">addr</dfn>;</td></tr>
<tr><th id="1168">1168</th><td>};</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td><i>/* Rx return descriptor */</i></td></tr>
<tr><th id="1171">1171</th><td><b>struct</b> <dfn class="type def" id="rx_rdesc" title='rx_rdesc' data-ref="rx_rdesc" data-ref-filename="rx_rdesc">rx_rdesc</dfn> {</td></tr>
<tr><th id="1172">1172</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_rdesc::rdinfo" title='rx_rdesc::rdinfo' data-ref="rx_rdesc::rdinfo" data-ref-filename="rx_rdesc..rdinfo">rdinfo</dfn>;</td></tr>
<tr><th id="1173">1173</th><td><u>#define	<dfn class="macro" id="_M/RRD_CSUM_MASK" data-ref="_M/RRD_CSUM_MASK">RRD_CSUM_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define	<dfn class="macro" id="_M/RRD_RD_CNT_MASK" data-ref="_M/RRD_RD_CNT_MASK">RRD_RD_CNT_MASK</dfn>			0x000F0000</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define	<dfn class="macro" id="_M/RRD_RD_IDX_MASK" data-ref="_M/RRD_RD_IDX_MASK">RRD_RD_IDX_MASK</dfn>			0xFFF00000</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define	<dfn class="macro" id="_M/RRD_CSUM_SHIFT" data-ref="_M/RRD_CSUM_SHIFT">RRD_CSUM_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define	<dfn class="macro" id="_M/RRD_RD_CNT_SHIFT" data-ref="_M/RRD_RD_CNT_SHIFT">RRD_RD_CNT_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define	<dfn class="macro" id="_M/RRD_RD_IDX_SHIFT" data-ref="_M/RRD_RD_IDX_SHIFT">RRD_RD_IDX_SHIFT</dfn>		20</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define	<dfn class="macro" id="_M/RRD_CSUM" data-ref="_M/RRD_CSUM">RRD_CSUM</dfn>(x)			\</u></td></tr>
<tr><th id="1180">1180</th><td><u>	(((x) &amp; RRD_CSUM_MASK) &gt;&gt; RRD_CSUM_SHIFT)</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define	<dfn class="macro" id="_M/RRD_RD_CNT" data-ref="_M/RRD_RD_CNT">RRD_RD_CNT</dfn>(x)			\</u></td></tr>
<tr><th id="1182">1182</th><td><u>	(((x) &amp; RRD_RD_CNT_MASK) &gt;&gt; RRD_RD_CNT_SHIFT)</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define	<dfn class="macro" id="_M/RRD_RD_IDX" data-ref="_M/RRD_RD_IDX">RRD_RD_IDX</dfn>(x)			\</u></td></tr>
<tr><th id="1184">1184</th><td><u>	(((x) &amp; RRD_RD_IDX_MASK) &gt;&gt; RRD_RD_IDX_SHIFT)</u></td></tr>
<tr><th id="1185">1185</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_rdesc::rss" title='rx_rdesc::rss' data-ref="rx_rdesc::rss" data-ref-filename="rx_rdesc..rss">rss</dfn>;</td></tr>
<tr><th id="1186">1186</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_rdesc::vtag" title='rx_rdesc::vtag' data-ref="rx_rdesc::vtag" data-ref-filename="rx_rdesc..vtag">vtag</dfn>;</td></tr>
<tr><th id="1187">1187</th><td><u>#define	<dfn class="macro" id="_M/RRD_VLAN_MASK" data-ref="_M/RRD_VLAN_MASK">RRD_VLAN_MASK</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define	<dfn class="macro" id="_M/RRD_HEAD_LEN_MASK" data-ref="_M/RRD_HEAD_LEN_MASK">RRD_HEAD_LEN_MASK</dfn>		0x00FF0000</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define	<dfn class="macro" id="_M/RRD_HDS_MASK" data-ref="_M/RRD_HDS_MASK">RRD_HDS_MASK</dfn>			0x03000000</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define	<dfn class="macro" id="_M/RRD_HDS_NONE" data-ref="_M/RRD_HDS_NONE">RRD_HDS_NONE</dfn>			0x00000000</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define	<dfn class="macro" id="_M/RRD_HDS_HEAD" data-ref="_M/RRD_HDS_HEAD">RRD_HDS_HEAD</dfn>			0x01000000</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define	<dfn class="macro" id="_M/RRD_HDS_DATA" data-ref="_M/RRD_HDS_DATA">RRD_HDS_DATA</dfn>			0x02000000</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define	<dfn class="macro" id="_M/RRD_CPU_MASK" data-ref="_M/RRD_CPU_MASK">RRD_CPU_MASK</dfn>			0x0C000000</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define	<dfn class="macro" id="_M/RRD_HASH_FLAG_MASK" data-ref="_M/RRD_HASH_FLAG_MASK">RRD_HASH_FLAG_MASK</dfn>		0xF0000000</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define	<dfn class="macro" id="_M/RRD_VLAN_SHIFT" data-ref="_M/RRD_VLAN_SHIFT">RRD_VLAN_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define	<dfn class="macro" id="_M/RRD_HEAD_LEN_SHIFT" data-ref="_M/RRD_HEAD_LEN_SHIFT">RRD_HEAD_LEN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define	<dfn class="macro" id="_M/RRD_HDS_SHIFT" data-ref="_M/RRD_HDS_SHIFT">RRD_HDS_SHIFT</dfn>			24</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define	<dfn class="macro" id="_M/RRD_CPU_SHIFT" data-ref="_M/RRD_CPU_SHIFT">RRD_CPU_SHIFT</dfn>			26</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define	<dfn class="macro" id="_M/RRD_HASH_FLAG_SHIFT" data-ref="_M/RRD_HASH_FLAG_SHIFT">RRD_HASH_FLAG_SHIFT</dfn>		28</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define	<dfn class="macro" id="_M/RRD_VLAN" data-ref="_M/RRD_VLAN">RRD_VLAN</dfn>(x)			\</u></td></tr>
<tr><th id="1201">1201</th><td><u>	(((x) &amp; RRD_VLAN_MASK) &gt;&gt; RRD_VLAN_SHIFT)</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define	<dfn class="macro" id="_M/RRD_HEAD_LEN" data-ref="_M/RRD_HEAD_LEN">RRD_HEAD_LEN</dfn>(x)			\</u></td></tr>
<tr><th id="1203">1203</th><td><u>	(((x) &amp; RRD_HEAD_LEN_MASK) &gt;&gt; RRD_HEAD_LEN_SHIFT)</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define	<dfn class="macro" id="_M/RRD_CPU" data-ref="_M/RRD_CPU">RRD_CPU</dfn>(x)			\</u></td></tr>
<tr><th id="1205">1205</th><td><u>	(((x) &amp; RRD_CPU_MASK) &gt;&gt; RRD_CPU_SHIFT)</u></td></tr>
<tr><th id="1206">1206</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_rdesc::status" title='rx_rdesc::status' data-ref="rx_rdesc::status" data-ref-filename="rx_rdesc..status">status</dfn>;</td></tr>
<tr><th id="1207">1207</th><td><u>#define	<dfn class="macro" id="_M/RRD_LEN_MASK" data-ref="_M/RRD_LEN_MASK">RRD_LEN_MASK</dfn>			0x00003FFF</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define	<dfn class="macro" id="_M/RRD_LEN_SHIFT" data-ref="_M/RRD_LEN_SHIFT">RRD_LEN_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define	<dfn class="macro" id="_M/RRD_TCP_UDPCSUM_NOK" data-ref="_M/RRD_TCP_UDPCSUM_NOK">RRD_TCP_UDPCSUM_NOK</dfn>		0x00004000</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define	<dfn class="macro" id="_M/RRD_IPCSUM_NOK" data-ref="_M/RRD_IPCSUM_NOK">RRD_IPCSUM_NOK</dfn>			0x00008000</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define	<dfn class="macro" id="_M/RRD_VLAN_TAG" data-ref="_M/RRD_VLAN_TAG">RRD_VLAN_TAG</dfn>			0x00010000</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define	<dfn class="macro" id="_M/RRD_PROTO_MASK" data-ref="_M/RRD_PROTO_MASK">RRD_PROTO_MASK</dfn>			0x000E0000</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define	<dfn class="macro" id="_M/RRD_PROTO_IPV4" data-ref="_M/RRD_PROTO_IPV4">RRD_PROTO_IPV4</dfn>			0x00020000</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define	<dfn class="macro" id="_M/RRD_PROTO_IPV6" data-ref="_M/RRD_PROTO_IPV6">RRD_PROTO_IPV6</dfn>			0x000C0000</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define	<dfn class="macro" id="_M/RRD_ERR_SUM" data-ref="_M/RRD_ERR_SUM">RRD_ERR_SUM</dfn>			0x00100000</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define	<dfn class="macro" id="_M/RRD_ERR_CRC" data-ref="_M/RRD_ERR_CRC">RRD_ERR_CRC</dfn>			0x00200000</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define	<dfn class="macro" id="_M/RRD_ERR_ALIGN" data-ref="_M/RRD_ERR_ALIGN">RRD_ERR_ALIGN</dfn>			0x00400000</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define	<dfn class="macro" id="_M/RRD_ERR_TRUNC" data-ref="_M/RRD_ERR_TRUNC">RRD_ERR_TRUNC</dfn>			0x00800000</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define	<dfn class="macro" id="_M/RRD_ERR_RUNT" data-ref="_M/RRD_ERR_RUNT">RRD_ERR_RUNT</dfn>			0x01000000</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define	<dfn class="macro" id="_M/RRD_ERR_ICMP" data-ref="_M/RRD_ERR_ICMP">RRD_ERR_ICMP</dfn>			0x02000000</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define	<dfn class="macro" id="_M/RRD_BCAST" data-ref="_M/RRD_BCAST">RRD_BCAST</dfn>			0x04000000</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define	<dfn class="macro" id="_M/RRD_MCAST" data-ref="_M/RRD_MCAST">RRD_MCAST</dfn>			0x08000000</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define	<dfn class="macro" id="_M/RRD_SNAP_LLC" data-ref="_M/RRD_SNAP_LLC">RRD_SNAP_LLC</dfn>			0x10000000</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define	<dfn class="macro" id="_M/RRD_ETHER" data-ref="_M/RRD_ETHER">RRD_ETHER</dfn>			0x00000000</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define	<dfn class="macro" id="_M/RRD_FIFO_FULL" data-ref="_M/RRD_FIFO_FULL">RRD_FIFO_FULL</dfn>			0x20000000</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define	<dfn class="macro" id="_M/RRD_ERR_LENGTH" data-ref="_M/RRD_ERR_LENGTH">RRD_ERR_LENGTH</dfn>			0x40000000</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define	<dfn class="macro" id="_M/RRD_VALID" data-ref="_M/RRD_VALID">RRD_VALID</dfn>			0x80000000</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define	<dfn class="macro" id="_M/RRD_BYTES" data-ref="_M/RRD_BYTES">RRD_BYTES</dfn>(x)			\</u></td></tr>
<tr><th id="1229">1229</th><td><u>	(((x) &amp; RRD_LEN_MASK) &gt;&gt; RRD_LEN_SHIFT)</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define	<dfn class="macro" id="_M/RRD_IPV4" data-ref="_M/RRD_IPV4">RRD_IPV4</dfn>(x)			\</u></td></tr>
<tr><th id="1231">1231</th><td><u>	(((x) &amp; RRD_PROTO_MASK) == RRD_PROTO_IPV4)</u></td></tr>
<tr><th id="1232">1232</th><td>};</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td><i>/* Tx descriptor */</i></td></tr>
<tr><th id="1235">1235</th><td><b>struct</b> <dfn class="type def" id="tx_desc" title='tx_desc' data-ref="tx_desc" data-ref-filename="tx_desc">tx_desc</dfn> {</td></tr>
<tr><th id="1236">1236</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tx_desc::len" title='tx_desc::len' data-ref="tx_desc::len" data-ref-filename="tx_desc..len">len</dfn>;</td></tr>
<tr><th id="1237">1237</th><td><u>#define	<dfn class="macro" id="_M/TD_BUFLEN_MASK" data-ref="_M/TD_BUFLEN_MASK">TD_BUFLEN_MASK</dfn>			0x00003FFF</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define	<dfn class="macro" id="_M/TD_VLAN_MASK" data-ref="_M/TD_VLAN_MASK">TD_VLAN_MASK</dfn>			0xFFFF0000</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define	<dfn class="macro" id="_M/TD_BUFLEN_SHIFT" data-ref="_M/TD_BUFLEN_SHIFT">TD_BUFLEN_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define	<dfn class="macro" id="_M/TX_BYTES" data-ref="_M/TX_BYTES">TX_BYTES</dfn>(x)			\</u></td></tr>
<tr><th id="1241">1241</th><td><u>	(((x) &lt;&lt; TD_BUFLEN_SHIFT) &amp; TD_BUFLEN_MASK)</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define	<dfn class="macro" id="_M/TD_VLAN_SHIFT" data-ref="_M/TD_VLAN_SHIFT">TD_VLAN_SHIFT</dfn>			16</u></td></tr>
<tr><th id="1243">1243</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tx_desc::flags" title='tx_desc::flags' data-ref="tx_desc::flags" data-ref-filename="tx_desc..flags">flags</dfn>;</td></tr>
<tr><th id="1244">1244</th><td><u>#define	<dfn class="macro" id="_M/TD_L4HDR_OFFSET_MASK" data-ref="_M/TD_L4HDR_OFFSET_MASK">TD_L4HDR_OFFSET_MASK</dfn>		0x000000FF	/* byte unit */</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define	<dfn class="macro" id="_M/TD_TCPHDR_OFFSET_MASK" data-ref="_M/TD_TCPHDR_OFFSET_MASK">TD_TCPHDR_OFFSET_MASK</dfn>		0x000000FF	/* byte unit */</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define	<dfn class="macro" id="_M/TD_PLOAD_OFFSET_MASK" data-ref="_M/TD_PLOAD_OFFSET_MASK">TD_PLOAD_OFFSET_MASK</dfn>		0x000000FF	/* 2 bytes unit */</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define	<dfn class="macro" id="_M/TD_CUSTOM_CSUM" data-ref="_M/TD_CUSTOM_CSUM">TD_CUSTOM_CSUM</dfn>			0x00000100</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define	<dfn class="macro" id="_M/TD_IPCSUM" data-ref="_M/TD_IPCSUM">TD_IPCSUM</dfn>			0x00000200</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define	<dfn class="macro" id="_M/TD_TCPCSUM" data-ref="_M/TD_TCPCSUM">TD_TCPCSUM</dfn>			0x00000400</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define	<dfn class="macro" id="_M/TD_UDPCSUM" data-ref="_M/TD_UDPCSUM">TD_UDPCSUM</dfn>			0x00000800</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define	<dfn class="macro" id="_M/TD_TSO" data-ref="_M/TD_TSO">TD_TSO</dfn>				0x00001000</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define	<dfn class="macro" id="_M/TD_TSO_DESCV1" data-ref="_M/TD_TSO_DESCV1">TD_TSO_DESCV1</dfn>			0x00000000</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define	<dfn class="macro" id="_M/TD_TSO_DESCV2" data-ref="_M/TD_TSO_DESCV2">TD_TSO_DESCV2</dfn>			0x00002000</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define	<dfn class="macro" id="_M/TD_CON_VLAN_TAG" data-ref="_M/TD_CON_VLAN_TAG">TD_CON_VLAN_TAG</dfn>			0x00004000</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define	<dfn class="macro" id="_M/TD_INS_VLAN_TAG" data-ref="_M/TD_INS_VLAN_TAG">TD_INS_VLAN_TAG</dfn>			0x00008000</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define	<dfn class="macro" id="_M/TD_IPV4_DESCV2" data-ref="_M/TD_IPV4_DESCV2">TD_IPV4_DESCV2</dfn>			0x00010000</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define	<dfn class="macro" id="_M/TD_LLC_SNAP" data-ref="_M/TD_LLC_SNAP">TD_LLC_SNAP</dfn>			0x00020000</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define	<dfn class="macro" id="_M/TD_ETHERNET" data-ref="_M/TD_ETHERNET">TD_ETHERNET</dfn>			0x00000000</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define	<dfn class="macro" id="_M/TD_CUSTOM_CSUM_OFFSET_MASK" data-ref="_M/TD_CUSTOM_CSUM_OFFSET_MASK">TD_CUSTOM_CSUM_OFFSET_MASK</dfn>	0x03FC0000	/* 2 bytes unit */</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define	<dfn class="macro" id="_M/TD_CUSTOM_CSUM_EVEN_PAD" data-ref="_M/TD_CUSTOM_CSUM_EVEN_PAD">TD_CUSTOM_CSUM_EVEN_PAD</dfn>		0x40000000</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define	<dfn class="macro" id="_M/TD_MSS_MASK" data-ref="_M/TD_MSS_MASK">TD_MSS_MASK</dfn>			0x7FFC0000</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define	<dfn class="macro" id="_M/TD_EOP" data-ref="_M/TD_EOP">TD_EOP</dfn>				0x80000000</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define	<dfn class="macro" id="_M/TD_L4HDR_OFFSET_SHIFT" data-ref="_M/TD_L4HDR_OFFSET_SHIFT">TD_L4HDR_OFFSET_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define	<dfn class="macro" id="_M/TD_TCPHDR_OFFSET_SHIFT" data-ref="_M/TD_TCPHDR_OFFSET_SHIFT">TD_TCPHDR_OFFSET_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define	<dfn class="macro" id="_M/TD_PLOAD_OFFSET_SHIFT" data-ref="_M/TD_PLOAD_OFFSET_SHIFT">TD_PLOAD_OFFSET_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define	<dfn class="macro" id="_M/TD_CUSTOM_CSUM_OFFSET_SHIFT" data-ref="_M/TD_CUSTOM_CSUM_OFFSET_SHIFT">TD_CUSTOM_CSUM_OFFSET_SHIFT</dfn>	18</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define	<dfn class="macro" id="_M/TD_MSS_SHIFT" data-ref="_M/TD_MSS_SHIFT">TD_MSS_SHIFT</dfn>			18</u></td></tr>
<tr><th id="1268">1268</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="tx_desc::addr" title='tx_desc::addr' data-ref="tx_desc::addr" data-ref-filename="tx_desc..addr">addr</dfn>;</td></tr>
<tr><th id="1269">1269</th><td>};</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><u>#define	<dfn class="macro" id="_M/ALC_TX_RING_CNT" data-ref="_M/ALC_TX_RING_CNT">ALC_TX_RING_CNT</dfn>		256</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define	<dfn class="macro" id="_M/ALC_TX_RING_ALIGN" data-ref="_M/ALC_TX_RING_ALIGN">ALC_TX_RING_ALIGN</dfn>	sizeof(struct tx_desc)</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_RING_CNT" data-ref="_M/ALC_RX_RING_CNT">ALC_RX_RING_CNT</dfn>		256</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_RING_ALIGN" data-ref="_M/ALC_RX_RING_ALIGN">ALC_RX_RING_ALIGN</dfn>	sizeof(struct rx_desc)</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_BUF_ALIGN" data-ref="_M/ALC_RX_BUF_ALIGN">ALC_RX_BUF_ALIGN</dfn>	4</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define	<dfn class="macro" id="_M/ALC_RR_RING_CNT" data-ref="_M/ALC_RR_RING_CNT">ALC_RR_RING_CNT</dfn>		ALC_RX_RING_CNT</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define	<dfn class="macro" id="_M/ALC_RR_RING_ALIGN" data-ref="_M/ALC_RR_RING_ALIGN">ALC_RR_RING_ALIGN</dfn>	sizeof(struct rx_rdesc)</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define	<dfn class="macro" id="_M/ALC_CMB_ALIGN" data-ref="_M/ALC_CMB_ALIGN">ALC_CMB_ALIGN</dfn>		8</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define	<dfn class="macro" id="_M/ALC_SMB_ALIGN" data-ref="_M/ALC_SMB_ALIGN">ALC_SMB_ALIGN</dfn>		8</u></td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td><u>#define	<dfn class="macro" id="_M/ALC_TSO_MAXSEGSIZE" data-ref="_M/ALC_TSO_MAXSEGSIZE">ALC_TSO_MAXSEGSIZE</dfn>	4096</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define	<dfn class="macro" id="_M/ALC_TSO_MAXSIZE" data-ref="_M/ALC_TSO_MAXSIZE">ALC_TSO_MAXSIZE</dfn>		(65535 + sizeof(struct ether_vlan_header))</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define	<dfn class="macro" id="_M/ALC_MAXTXSEGS" data-ref="_M/ALC_MAXTXSEGS">ALC_MAXTXSEGS</dfn>		32</u></td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td><u>#define	<dfn class="macro" id="_M/ALC_ADDR_LO" data-ref="_M/ALC_ADDR_LO">ALC_ADDR_LO</dfn>(x)		((uint64_t) (x) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define	<dfn class="macro" id="_M/ALC_ADDR_HI" data-ref="_M/ALC_ADDR_HI">ALC_ADDR_HI</dfn>(x)		((uint64_t) (x) &gt;&gt; 32)</u></td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td><u>#define	<dfn class="macro" id="_M/ALC_DESC_INC" data-ref="_M/ALC_DESC_INC">ALC_DESC_INC</dfn>(x, y)	((x) = ((x) + 1) % (y))</u></td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td><i>/* Water mark to kick reclaiming Tx buffers. */</i></td></tr>
<tr><th id="1291">1291</th><td><u>#define	<dfn class="macro" id="_M/ALC_TX_DESC_HIWAT" data-ref="_M/ALC_TX_DESC_HIWAT">ALC_TX_DESC_HIWAT</dfn>	((ALC_TX_RING_CNT * 6) / 10)</u></td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><i>/*</i></td></tr>
<tr><th id="1294">1294</th><td><i> * AR816x controllers support up to 16 messages but this driver</i></td></tr>
<tr><th id="1295">1295</th><td><i> * uses single message.</i></td></tr>
<tr><th id="1296">1296</th><td><i> */</i></td></tr>
<tr><th id="1297">1297</th><td><u>#define	<dfn class="macro" id="_M/ALC_MSI_MESSAGES" data-ref="_M/ALC_MSI_MESSAGES">ALC_MSI_MESSAGES</dfn>	1</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define	<dfn class="macro" id="_M/ALC_MSIX_MESSAGES" data-ref="_M/ALC_MSIX_MESSAGES">ALC_MSIX_MESSAGES</dfn>	1</u></td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td><u>#define	<dfn class="macro" id="_M/ALC_TX_RING_SZ" data-ref="_M/ALC_TX_RING_SZ">ALC_TX_RING_SZ</dfn>		\</u></td></tr>
<tr><th id="1301">1301</th><td><u>	(sizeof(struct tx_desc) * ALC_TX_RING_CNT)</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define	<dfn class="macro" id="_M/ALC_RX_RING_SZ" data-ref="_M/ALC_RX_RING_SZ">ALC_RX_RING_SZ</dfn>		\</u></td></tr>
<tr><th id="1303">1303</th><td><u>	(sizeof(struct rx_desc) * ALC_RX_RING_CNT)</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define	<dfn class="macro" id="_M/ALC_RR_RING_SZ" data-ref="_M/ALC_RR_RING_SZ">ALC_RR_RING_SZ</dfn>		\</u></td></tr>
<tr><th id="1305">1305</th><td><u>	(sizeof(struct rx_rdesc) * ALC_RR_RING_CNT)</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define	<dfn class="macro" id="_M/ALC_CMB_SZ" data-ref="_M/ALC_CMB_SZ">ALC_CMB_SZ</dfn>		(sizeof(struct cmb))</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define	<dfn class="macro" id="_M/ALC_SMB_SZ" data-ref="_M/ALC_SMB_SZ">ALC_SMB_SZ</dfn>		(sizeof(struct smb))</u></td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td><u>#define	<dfn class="macro" id="_M/ALC_PROC_MIN" data-ref="_M/ALC_PROC_MIN">ALC_PROC_MIN</dfn>		16</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define	<dfn class="macro" id="_M/ALC_PROC_MAX" data-ref="_M/ALC_PROC_MAX">ALC_PROC_MAX</dfn>		(ALC_RX_RING_CNT - 1)</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define	<dfn class="macro" id="_M/ALC_PROC_DEFAULT" data-ref="_M/ALC_PROC_DEFAULT">ALC_PROC_DEFAULT</dfn>	(ALC_RX_RING_CNT / 4)</u></td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><i>/*</i></td></tr>
<tr><th id="1314">1314</th><td><i> * The number of bits reserved for MSS in AR813x/AR815x controllers</i></td></tr>
<tr><th id="1315">1315</th><td><i> * are 13 bits. This limits the maximum interface MTU size in TSO</i></td></tr>
<tr><th id="1316">1316</th><td><i> * case(8191 + sizeof(struct ip) + sizeof(struct tcphdr)) as upper</i></td></tr>
<tr><th id="1317">1317</th><td><i> * stack should not generate TCP segments with MSS greater than the</i></td></tr>
<tr><th id="1318">1318</th><td><i> * limit. Also Atheros says that maximum MTU for TSO is 6KB.</i></td></tr>
<tr><th id="1319">1319</th><td><i> */</i></td></tr>
<tr><th id="1320">1320</th><td><u>#define	<dfn class="macro" id="_M/ALC_TSO_MTU" data-ref="_M/ALC_TSO_MTU">ALC_TSO_MTU</dfn>		(6 * 1024)</u></td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td><b>struct</b> <dfn class="type def" id="alc_rxdesc" title='alc_rxdesc' data-ref="alc_rxdesc" data-ref-filename="alc_rxdesc">alc_rxdesc</dfn> {</td></tr>
<tr><th id="1323">1323</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="alc_rxdesc::rx_m" title='alc_rxdesc::rx_m' data-ref="alc_rxdesc::rx_m" data-ref-filename="alc_rxdesc..rx_m">rx_m</dfn>;</td></tr>
<tr><th id="1324">1324</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="alc_rxdesc::rx_dmamap" title='alc_rxdesc::rx_dmamap' data-ref="alc_rxdesc::rx_dmamap" data-ref-filename="alc_rxdesc..rx_dmamap">rx_dmamap</dfn>;</td></tr>
<tr><th id="1325">1325</th><td>	<b>struct</b> <a class="type" href="#rx_desc" title='rx_desc' data-ref="rx_desc" data-ref-filename="rx_desc">rx_desc</a>		*<dfn class="decl field" id="alc_rxdesc::rx_desc" title='alc_rxdesc::rx_desc' data-ref="alc_rxdesc::rx_desc" data-ref-filename="alc_rxdesc..rx_desc">rx_desc</dfn>;</td></tr>
<tr><th id="1326">1326</th><td>};</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td><b>struct</b> <dfn class="type def" id="alc_txdesc" title='alc_txdesc' data-ref="alc_txdesc" data-ref-filename="alc_txdesc">alc_txdesc</dfn> {</td></tr>
<tr><th id="1329">1329</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="alc_txdesc::tx_m" title='alc_txdesc::tx_m' data-ref="alc_txdesc::tx_m" data-ref-filename="alc_txdesc..tx_m">tx_m</dfn>;</td></tr>
<tr><th id="1330">1330</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="alc_txdesc::tx_dmamap" title='alc_txdesc::tx_dmamap' data-ref="alc_txdesc::tx_dmamap" data-ref-filename="alc_txdesc..tx_dmamap">tx_dmamap</dfn>;</td></tr>
<tr><th id="1331">1331</th><td>};</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td><b>struct</b> <dfn class="type def" id="alc_ring_data" title='alc_ring_data' data-ref="alc_ring_data" data-ref-filename="alc_ring_data">alc_ring_data</dfn> {</td></tr>
<tr><th id="1334">1334</th><td>	<b>struct</b> <a class="type" href="#tx_desc" title='tx_desc' data-ref="tx_desc" data-ref-filename="tx_desc">tx_desc</a>		*<dfn class="decl field" id="alc_ring_data::alc_tx_ring" title='alc_ring_data::alc_tx_ring' data-ref="alc_ring_data::alc_tx_ring" data-ref-filename="alc_ring_data..alc_tx_ring">alc_tx_ring</dfn>;</td></tr>
<tr><th id="1335">1335</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_ring_data::alc_tx_ring_seg" title='alc_ring_data::alc_tx_ring_seg' data-ref="alc_ring_data::alc_tx_ring_seg" data-ref-filename="alc_ring_data..alc_tx_ring_seg">alc_tx_ring_seg</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="alc_ring_data::alc_tx_ring_paddr" title='alc_ring_data::alc_tx_ring_paddr' data-ref="alc_ring_data::alc_tx_ring_paddr" data-ref-filename="alc_ring_data..alc_tx_ring_paddr">alc_tx_ring_paddr</dfn>;</td></tr>
<tr><th id="1337">1337</th><td>	<b>struct</b> <a class="type" href="#rx_desc" title='rx_desc' data-ref="rx_desc" data-ref-filename="rx_desc">rx_desc</a>		*<dfn class="decl field" id="alc_ring_data::alc_rx_ring" title='alc_ring_data::alc_rx_ring' data-ref="alc_ring_data::alc_rx_ring" data-ref-filename="alc_ring_data..alc_rx_ring">alc_rx_ring</dfn>;</td></tr>
<tr><th id="1338">1338</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_ring_data::alc_rx_ring_seg" title='alc_ring_data::alc_rx_ring_seg' data-ref="alc_ring_data::alc_rx_ring_seg" data-ref-filename="alc_ring_data..alc_rx_ring_seg">alc_rx_ring_seg</dfn>;</td></tr>
<tr><th id="1339">1339</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="alc_ring_data::alc_rx_ring_paddr" title='alc_ring_data::alc_rx_ring_paddr' data-ref="alc_ring_data::alc_rx_ring_paddr" data-ref-filename="alc_ring_data..alc_rx_ring_paddr">alc_rx_ring_paddr</dfn>;</td></tr>
<tr><th id="1340">1340</th><td>	<b>struct</b> <a class="type" href="#rx_rdesc" title='rx_rdesc' data-ref="rx_rdesc" data-ref-filename="rx_rdesc">rx_rdesc</a>		*<dfn class="decl field" id="alc_ring_data::alc_rr_ring" title='alc_ring_data::alc_rr_ring' data-ref="alc_ring_data::alc_rr_ring" data-ref-filename="alc_ring_data..alc_rr_ring">alc_rr_ring</dfn>;</td></tr>
<tr><th id="1341">1341</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_ring_data::alc_rr_ring_seg" title='alc_ring_data::alc_rr_ring_seg' data-ref="alc_ring_data::alc_rr_ring_seg" data-ref-filename="alc_ring_data..alc_rr_ring_seg">alc_rr_ring_seg</dfn>;</td></tr>
<tr><th id="1342">1342</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="alc_ring_data::alc_rr_ring_paddr" title='alc_ring_data::alc_rr_ring_paddr' data-ref="alc_ring_data::alc_rr_ring_paddr" data-ref-filename="alc_ring_data..alc_rr_ring_paddr">alc_rr_ring_paddr</dfn>;</td></tr>
<tr><th id="1343">1343</th><td>	<b>struct</b> <a class="type" href="#cmb" title='cmb' data-ref="cmb" data-ref-filename="cmb">cmb</a>		*<dfn class="decl field" id="alc_ring_data::alc_cmb" title='alc_ring_data::alc_cmb' data-ref="alc_ring_data::alc_cmb" data-ref-filename="alc_ring_data..alc_cmb">alc_cmb</dfn>;</td></tr>
<tr><th id="1344">1344</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_ring_data::alc_cmb_seg" title='alc_ring_data::alc_cmb_seg' data-ref="alc_ring_data::alc_cmb_seg" data-ref-filename="alc_ring_data..alc_cmb_seg">alc_cmb_seg</dfn>;</td></tr>
<tr><th id="1345">1345</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="alc_ring_data::alc_cmb_paddr" title='alc_ring_data::alc_cmb_paddr' data-ref="alc_ring_data::alc_cmb_paddr" data-ref-filename="alc_ring_data..alc_cmb_paddr">alc_cmb_paddr</dfn>;</td></tr>
<tr><th id="1346">1346</th><td>	<b>struct</b> <a class="type" href="#smb" title='smb' data-ref="smb" data-ref-filename="smb">smb</a>		*<dfn class="decl field" id="alc_ring_data::alc_smb" title='alc_ring_data::alc_smb' data-ref="alc_ring_data::alc_smb" data-ref-filename="alc_ring_data..alc_smb">alc_smb</dfn>;</td></tr>
<tr><th id="1347">1347</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_ring_data::alc_smb_seg" title='alc_ring_data::alc_smb_seg' data-ref="alc_ring_data::alc_smb_seg" data-ref-filename="alc_ring_data..alc_smb_seg">alc_smb_seg</dfn>;</td></tr>
<tr><th id="1348">1348</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="alc_ring_data::alc_smb_paddr" title='alc_ring_data::alc_smb_paddr' data-ref="alc_ring_data::alc_smb_paddr" data-ref-filename="alc_ring_data..alc_smb_paddr">alc_smb_paddr</dfn>;</td></tr>
<tr><th id="1349">1349</th><td>};</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td><b>struct</b> <dfn class="type def" id="alc_chain_data" title='alc_chain_data' data-ref="alc_chain_data" data-ref-filename="alc_chain_data">alc_chain_data</dfn> {</td></tr>
<tr><th id="1352">1352</th><td>	<b>struct</b> <a class="type" href="#alc_txdesc" title='alc_txdesc' data-ref="alc_txdesc" data-ref-filename="alc_txdesc">alc_txdesc</a>	<dfn class="decl field" id="alc_chain_data::alc_txdesc" title='alc_chain_data::alc_txdesc' data-ref="alc_chain_data::alc_txdesc" data-ref-filename="alc_chain_data..alc_txdesc">alc_txdesc</dfn>[<a class="macro" href="#1271" title="256" data-ref="_M/ALC_TX_RING_CNT">ALC_TX_RING_CNT</a>];</td></tr>
<tr><th id="1353">1353</th><td>	<b>struct</b> <a class="type" href="#alc_rxdesc" title='alc_rxdesc' data-ref="alc_rxdesc" data-ref-filename="alc_rxdesc">alc_rxdesc</a>	<dfn class="decl field" id="alc_chain_data::alc_rxdesc" title='alc_chain_data::alc_rxdesc' data-ref="alc_chain_data::alc_rxdesc" data-ref-filename="alc_chain_data..alc_rxdesc">alc_rxdesc</dfn>[<a class="macro" href="#1273" title="256" data-ref="_M/ALC_RX_RING_CNT">ALC_RX_RING_CNT</a>];</td></tr>
<tr><th id="1354">1354</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="alc_chain_data::alc_tx_ring_map" title='alc_chain_data::alc_tx_ring_map' data-ref="alc_chain_data::alc_tx_ring_map" data-ref-filename="alc_chain_data..alc_tx_ring_map">alc_tx_ring_map</dfn>;</td></tr>
<tr><th id="1355">1355</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_chain_data::alc_tx_ring_seg" title='alc_chain_data::alc_tx_ring_seg' data-ref="alc_chain_data::alc_tx_ring_seg" data-ref-filename="alc_chain_data..alc_tx_ring_seg">alc_tx_ring_seg</dfn>;</td></tr>
<tr><th id="1356">1356</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="alc_chain_data::alc_rx_ring_map" title='alc_chain_data::alc_rx_ring_map' data-ref="alc_chain_data::alc_rx_ring_map" data-ref-filename="alc_chain_data..alc_rx_ring_map">alc_rx_ring_map</dfn>;</td></tr>
<tr><th id="1357">1357</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_chain_data::alc_rx_ring_seg" title='alc_chain_data::alc_rx_ring_seg' data-ref="alc_chain_data::alc_rx_ring_seg" data-ref-filename="alc_chain_data..alc_rx_ring_seg">alc_rx_ring_seg</dfn>;</td></tr>
<tr><th id="1358">1358</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="alc_chain_data::alc_rr_ring_map" title='alc_chain_data::alc_rr_ring_map' data-ref="alc_chain_data::alc_rr_ring_map" data-ref-filename="alc_chain_data..alc_rr_ring_map">alc_rr_ring_map</dfn>;</td></tr>
<tr><th id="1359">1359</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_chain_data::alc_rr_ring_seg" title='alc_chain_data::alc_rr_ring_seg' data-ref="alc_chain_data::alc_rr_ring_seg" data-ref-filename="alc_chain_data..alc_rr_ring_seg">alc_rr_ring_seg</dfn>;</td></tr>
<tr><th id="1360">1360</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="alc_chain_data::alc_rx_sparemap" title='alc_chain_data::alc_rx_sparemap' data-ref="alc_chain_data::alc_rx_sparemap" data-ref-filename="alc_chain_data..alc_rx_sparemap">alc_rx_sparemap</dfn>;</td></tr>
<tr><th id="1361">1361</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="alc_chain_data::alc_cmb_map" title='alc_chain_data::alc_cmb_map' data-ref="alc_chain_data::alc_cmb_map" data-ref-filename="alc_chain_data..alc_cmb_map">alc_cmb_map</dfn>;</td></tr>
<tr><th id="1362">1362</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_chain_data::alc_cmb_seg" title='alc_chain_data::alc_cmb_seg' data-ref="alc_chain_data::alc_cmb_seg" data-ref-filename="alc_chain_data..alc_cmb_seg">alc_cmb_seg</dfn>;</td></tr>
<tr><th id="1363">1363</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="alc_chain_data::alc_smb_map" title='alc_chain_data::alc_smb_map' data-ref="alc_chain_data::alc_smb_map" data-ref-filename="alc_chain_data..alc_smb_map">alc_smb_map</dfn>;</td></tr>
<tr><th id="1364">1364</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="alc_chain_data::alc_smb_seg" title='alc_chain_data::alc_smb_seg' data-ref="alc_chain_data::alc_smb_seg" data-ref-filename="alc_chain_data..alc_smb_seg">alc_smb_seg</dfn>;</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>	<em>int</em>			<dfn class="decl field" id="alc_chain_data::alc_tx_prod" title='alc_chain_data::alc_tx_prod' data-ref="alc_chain_data::alc_tx_prod" data-ref-filename="alc_chain_data..alc_tx_prod">alc_tx_prod</dfn>;</td></tr>
<tr><th id="1367">1367</th><td>	<em>int</em>			<dfn class="decl field" id="alc_chain_data::alc_tx_cons" title='alc_chain_data::alc_tx_cons' data-ref="alc_chain_data::alc_tx_cons" data-ref-filename="alc_chain_data..alc_tx_cons">alc_tx_cons</dfn>;</td></tr>
<tr><th id="1368">1368</th><td>	<em>int</em>			<dfn class="decl field" id="alc_chain_data::alc_tx_cnt" title='alc_chain_data::alc_tx_cnt' data-ref="alc_chain_data::alc_tx_cnt" data-ref-filename="alc_chain_data..alc_tx_cnt">alc_tx_cnt</dfn>;</td></tr>
<tr><th id="1369">1369</th><td>	<em>int</em>			<dfn class="decl field" id="alc_chain_data::alc_rx_cons" title='alc_chain_data::alc_rx_cons' data-ref="alc_chain_data::alc_rx_cons" data-ref-filename="alc_chain_data..alc_rx_cons">alc_rx_cons</dfn>;</td></tr>
<tr><th id="1370">1370</th><td>	<em>int</em>			<dfn class="decl field" id="alc_chain_data::alc_rr_cons" title='alc_chain_data::alc_rr_cons' data-ref="alc_chain_data::alc_rr_cons" data-ref-filename="alc_chain_data..alc_rr_cons">alc_rr_cons</dfn>;</td></tr>
<tr><th id="1371">1371</th><td>	<em>int</em>			<dfn class="decl field" id="alc_chain_data::alc_rxlen" title='alc_chain_data::alc_rxlen' data-ref="alc_chain_data::alc_rxlen" data-ref-filename="alc_chain_data..alc_rxlen">alc_rxlen</dfn>;</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="alc_chain_data::alc_rxhead" title='alc_chain_data::alc_rxhead' data-ref="alc_chain_data::alc_rxhead" data-ref-filename="alc_chain_data..alc_rxhead">alc_rxhead</dfn>;</td></tr>
<tr><th id="1374">1374</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="alc_chain_data::alc_rxtail" title='alc_chain_data::alc_rxtail' data-ref="alc_chain_data::alc_rxtail" data-ref-filename="alc_chain_data..alc_rxtail">alc_rxtail</dfn>;</td></tr>
<tr><th id="1375">1375</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="alc_chain_data::alc_rxprev_tail" title='alc_chain_data::alc_rxprev_tail' data-ref="alc_chain_data::alc_rxprev_tail" data-ref-filename="alc_chain_data..alc_rxprev_tail">alc_rxprev_tail</dfn>;</td></tr>
<tr><th id="1376">1376</th><td>};</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td><b>struct</b> <dfn class="type def" id="alc_hw_stats" title='alc_hw_stats' data-ref="alc_hw_stats" data-ref-filename="alc_hw_stats">alc_hw_stats</dfn> {</td></tr>
<tr><th id="1379">1379</th><td>	<i>/* Rx stats. */</i></td></tr>
<tr><th id="1380">1380</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_frames" title='alc_hw_stats::rx_frames' data-ref="alc_hw_stats::rx_frames" data-ref-filename="alc_hw_stats..rx_frames">rx_frames</dfn>;</td></tr>
<tr><th id="1381">1381</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_bcast_frames" title='alc_hw_stats::rx_bcast_frames' data-ref="alc_hw_stats::rx_bcast_frames" data-ref-filename="alc_hw_stats..rx_bcast_frames">rx_bcast_frames</dfn>;</td></tr>
<tr><th id="1382">1382</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_mcast_frames" title='alc_hw_stats::rx_mcast_frames' data-ref="alc_hw_stats::rx_mcast_frames" data-ref-filename="alc_hw_stats..rx_mcast_frames">rx_mcast_frames</dfn>;</td></tr>
<tr><th id="1383">1383</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pause_frames" title='alc_hw_stats::rx_pause_frames' data-ref="alc_hw_stats::rx_pause_frames" data-ref-filename="alc_hw_stats..rx_pause_frames">rx_pause_frames</dfn>;</td></tr>
<tr><th id="1384">1384</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_control_frames" title='alc_hw_stats::rx_control_frames' data-ref="alc_hw_stats::rx_control_frames" data-ref-filename="alc_hw_stats..rx_control_frames">rx_control_frames</dfn>;</td></tr>
<tr><th id="1385">1385</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_crcerrs" title='alc_hw_stats::rx_crcerrs' data-ref="alc_hw_stats::rx_crcerrs" data-ref-filename="alc_hw_stats..rx_crcerrs">rx_crcerrs</dfn>;</td></tr>
<tr><th id="1386">1386</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_lenerrs" title='alc_hw_stats::rx_lenerrs' data-ref="alc_hw_stats::rx_lenerrs" data-ref-filename="alc_hw_stats..rx_lenerrs">rx_lenerrs</dfn>;</td></tr>
<tr><th id="1387">1387</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="alc_hw_stats::rx_bytes" title='alc_hw_stats::rx_bytes' data-ref="alc_hw_stats::rx_bytes" data-ref-filename="alc_hw_stats..rx_bytes">rx_bytes</dfn>;</td></tr>
<tr><th id="1388">1388</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_runts" title='alc_hw_stats::rx_runts' data-ref="alc_hw_stats::rx_runts" data-ref-filename="alc_hw_stats..rx_runts">rx_runts</dfn>;</td></tr>
<tr><th id="1389">1389</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_fragments" title='alc_hw_stats::rx_fragments' data-ref="alc_hw_stats::rx_fragments" data-ref-filename="alc_hw_stats..rx_fragments">rx_fragments</dfn>;</td></tr>
<tr><th id="1390">1390</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_64" title='alc_hw_stats::rx_pkts_64' data-ref="alc_hw_stats::rx_pkts_64" data-ref-filename="alc_hw_stats..rx_pkts_64">rx_pkts_64</dfn>;</td></tr>
<tr><th id="1391">1391</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_65_127" title='alc_hw_stats::rx_pkts_65_127' data-ref="alc_hw_stats::rx_pkts_65_127" data-ref-filename="alc_hw_stats..rx_pkts_65_127">rx_pkts_65_127</dfn>;</td></tr>
<tr><th id="1392">1392</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_128_255" title='alc_hw_stats::rx_pkts_128_255' data-ref="alc_hw_stats::rx_pkts_128_255" data-ref-filename="alc_hw_stats..rx_pkts_128_255">rx_pkts_128_255</dfn>;</td></tr>
<tr><th id="1393">1393</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_256_511" title='alc_hw_stats::rx_pkts_256_511' data-ref="alc_hw_stats::rx_pkts_256_511" data-ref-filename="alc_hw_stats..rx_pkts_256_511">rx_pkts_256_511</dfn>;</td></tr>
<tr><th id="1394">1394</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_512_1023" title='alc_hw_stats::rx_pkts_512_1023' data-ref="alc_hw_stats::rx_pkts_512_1023" data-ref-filename="alc_hw_stats..rx_pkts_512_1023">rx_pkts_512_1023</dfn>;</td></tr>
<tr><th id="1395">1395</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_1024_1518" title='alc_hw_stats::rx_pkts_1024_1518' data-ref="alc_hw_stats::rx_pkts_1024_1518" data-ref-filename="alc_hw_stats..rx_pkts_1024_1518">rx_pkts_1024_1518</dfn>;</td></tr>
<tr><th id="1396">1396</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_1519_max" title='alc_hw_stats::rx_pkts_1519_max' data-ref="alc_hw_stats::rx_pkts_1519_max" data-ref-filename="alc_hw_stats..rx_pkts_1519_max">rx_pkts_1519_max</dfn>;</td></tr>
<tr><th id="1397">1397</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_truncated" title='alc_hw_stats::rx_pkts_truncated' data-ref="alc_hw_stats::rx_pkts_truncated" data-ref-filename="alc_hw_stats..rx_pkts_truncated">rx_pkts_truncated</dfn>;</td></tr>
<tr><th id="1398">1398</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_fifo_oflows" title='alc_hw_stats::rx_fifo_oflows' data-ref="alc_hw_stats::rx_fifo_oflows" data-ref-filename="alc_hw_stats..rx_fifo_oflows">rx_fifo_oflows</dfn>;</td></tr>
<tr><th id="1399">1399</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_rrs_errs" title='alc_hw_stats::rx_rrs_errs' data-ref="alc_hw_stats::rx_rrs_errs" data-ref-filename="alc_hw_stats..rx_rrs_errs">rx_rrs_errs</dfn>;</td></tr>
<tr><th id="1400">1400</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_alignerrs" title='alc_hw_stats::rx_alignerrs' data-ref="alc_hw_stats::rx_alignerrs" data-ref-filename="alc_hw_stats..rx_alignerrs">rx_alignerrs</dfn>;</td></tr>
<tr><th id="1401">1401</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="alc_hw_stats::rx_bcast_bytes" title='alc_hw_stats::rx_bcast_bytes' data-ref="alc_hw_stats::rx_bcast_bytes" data-ref-filename="alc_hw_stats..rx_bcast_bytes">rx_bcast_bytes</dfn>;</td></tr>
<tr><th id="1402">1402</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="alc_hw_stats::rx_mcast_bytes" title='alc_hw_stats::rx_mcast_bytes' data-ref="alc_hw_stats::rx_mcast_bytes" data-ref-filename="alc_hw_stats..rx_mcast_bytes">rx_mcast_bytes</dfn>;</td></tr>
<tr><th id="1403">1403</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::rx_pkts_filtered" title='alc_hw_stats::rx_pkts_filtered' data-ref="alc_hw_stats::rx_pkts_filtered" data-ref-filename="alc_hw_stats..rx_pkts_filtered">rx_pkts_filtered</dfn>;</td></tr>
<tr><th id="1404">1404</th><td>	<i>/* Tx stats. */</i></td></tr>
<tr><th id="1405">1405</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_frames" title='alc_hw_stats::tx_frames' data-ref="alc_hw_stats::tx_frames" data-ref-filename="alc_hw_stats..tx_frames">tx_frames</dfn>;</td></tr>
<tr><th id="1406">1406</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_bcast_frames" title='alc_hw_stats::tx_bcast_frames' data-ref="alc_hw_stats::tx_bcast_frames" data-ref-filename="alc_hw_stats..tx_bcast_frames">tx_bcast_frames</dfn>;</td></tr>
<tr><th id="1407">1407</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_mcast_frames" title='alc_hw_stats::tx_mcast_frames' data-ref="alc_hw_stats::tx_mcast_frames" data-ref-filename="alc_hw_stats..tx_mcast_frames">tx_mcast_frames</dfn>;</td></tr>
<tr><th id="1408">1408</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pause_frames" title='alc_hw_stats::tx_pause_frames' data-ref="alc_hw_stats::tx_pause_frames" data-ref-filename="alc_hw_stats..tx_pause_frames">tx_pause_frames</dfn>;</td></tr>
<tr><th id="1409">1409</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_excess_defer" title='alc_hw_stats::tx_excess_defer' data-ref="alc_hw_stats::tx_excess_defer" data-ref-filename="alc_hw_stats..tx_excess_defer">tx_excess_defer</dfn>;</td></tr>
<tr><th id="1410">1410</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_control_frames" title='alc_hw_stats::tx_control_frames' data-ref="alc_hw_stats::tx_control_frames" data-ref-filename="alc_hw_stats..tx_control_frames">tx_control_frames</dfn>;</td></tr>
<tr><th id="1411">1411</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_deferred" title='alc_hw_stats::tx_deferred' data-ref="alc_hw_stats::tx_deferred" data-ref-filename="alc_hw_stats..tx_deferred">tx_deferred</dfn>;</td></tr>
<tr><th id="1412">1412</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="alc_hw_stats::tx_bytes" title='alc_hw_stats::tx_bytes' data-ref="alc_hw_stats::tx_bytes" data-ref-filename="alc_hw_stats..tx_bytes">tx_bytes</dfn>;</td></tr>
<tr><th id="1413">1413</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pkts_64" title='alc_hw_stats::tx_pkts_64' data-ref="alc_hw_stats::tx_pkts_64" data-ref-filename="alc_hw_stats..tx_pkts_64">tx_pkts_64</dfn>;</td></tr>
<tr><th id="1414">1414</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pkts_65_127" title='alc_hw_stats::tx_pkts_65_127' data-ref="alc_hw_stats::tx_pkts_65_127" data-ref-filename="alc_hw_stats..tx_pkts_65_127">tx_pkts_65_127</dfn>;</td></tr>
<tr><th id="1415">1415</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pkts_128_255" title='alc_hw_stats::tx_pkts_128_255' data-ref="alc_hw_stats::tx_pkts_128_255" data-ref-filename="alc_hw_stats..tx_pkts_128_255">tx_pkts_128_255</dfn>;</td></tr>
<tr><th id="1416">1416</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pkts_256_511" title='alc_hw_stats::tx_pkts_256_511' data-ref="alc_hw_stats::tx_pkts_256_511" data-ref-filename="alc_hw_stats..tx_pkts_256_511">tx_pkts_256_511</dfn>;</td></tr>
<tr><th id="1417">1417</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pkts_512_1023" title='alc_hw_stats::tx_pkts_512_1023' data-ref="alc_hw_stats::tx_pkts_512_1023" data-ref-filename="alc_hw_stats..tx_pkts_512_1023">tx_pkts_512_1023</dfn>;</td></tr>
<tr><th id="1418">1418</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pkts_1024_1518" title='alc_hw_stats::tx_pkts_1024_1518' data-ref="alc_hw_stats::tx_pkts_1024_1518" data-ref-filename="alc_hw_stats..tx_pkts_1024_1518">tx_pkts_1024_1518</dfn>;</td></tr>
<tr><th id="1419">1419</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pkts_1519_max" title='alc_hw_stats::tx_pkts_1519_max' data-ref="alc_hw_stats::tx_pkts_1519_max" data-ref-filename="alc_hw_stats..tx_pkts_1519_max">tx_pkts_1519_max</dfn>;</td></tr>
<tr><th id="1420">1420</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_single_colls" title='alc_hw_stats::tx_single_colls' data-ref="alc_hw_stats::tx_single_colls" data-ref-filename="alc_hw_stats..tx_single_colls">tx_single_colls</dfn>;</td></tr>
<tr><th id="1421">1421</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_multi_colls" title='alc_hw_stats::tx_multi_colls' data-ref="alc_hw_stats::tx_multi_colls" data-ref-filename="alc_hw_stats..tx_multi_colls">tx_multi_colls</dfn>;</td></tr>
<tr><th id="1422">1422</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_late_colls" title='alc_hw_stats::tx_late_colls' data-ref="alc_hw_stats::tx_late_colls" data-ref-filename="alc_hw_stats..tx_late_colls">tx_late_colls</dfn>;</td></tr>
<tr><th id="1423">1423</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_excess_colls" title='alc_hw_stats::tx_excess_colls' data-ref="alc_hw_stats::tx_excess_colls" data-ref-filename="alc_hw_stats..tx_excess_colls">tx_excess_colls</dfn>;</td></tr>
<tr><th id="1424">1424</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_underrun" title='alc_hw_stats::tx_underrun' data-ref="alc_hw_stats::tx_underrun" data-ref-filename="alc_hw_stats..tx_underrun">tx_underrun</dfn>;</td></tr>
<tr><th id="1425">1425</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_desc_underrun" title='alc_hw_stats::tx_desc_underrun' data-ref="alc_hw_stats::tx_desc_underrun" data-ref-filename="alc_hw_stats..tx_desc_underrun">tx_desc_underrun</dfn>;</td></tr>
<tr><th id="1426">1426</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_lenerrs" title='alc_hw_stats::tx_lenerrs' data-ref="alc_hw_stats::tx_lenerrs" data-ref-filename="alc_hw_stats..tx_lenerrs">tx_lenerrs</dfn>;</td></tr>
<tr><th id="1427">1427</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="alc_hw_stats::tx_pkts_truncated" title='alc_hw_stats::tx_pkts_truncated' data-ref="alc_hw_stats::tx_pkts_truncated" data-ref-filename="alc_hw_stats..tx_pkts_truncated">tx_pkts_truncated</dfn>;</td></tr>
<tr><th id="1428">1428</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="alc_hw_stats::tx_bcast_bytes" title='alc_hw_stats::tx_bcast_bytes' data-ref="alc_hw_stats::tx_bcast_bytes" data-ref-filename="alc_hw_stats..tx_bcast_bytes">tx_bcast_bytes</dfn>;</td></tr>
<tr><th id="1429">1429</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="alc_hw_stats::tx_mcast_bytes" title='alc_hw_stats::tx_mcast_bytes' data-ref="alc_hw_stats::tx_mcast_bytes" data-ref-filename="alc_hw_stats..tx_mcast_bytes">tx_mcast_bytes</dfn>;</td></tr>
<tr><th id="1430">1430</th><td>};</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td><b>struct</b> <dfn class="type def" id="alc_ident" title='alc_ident' data-ref="alc_ident" data-ref-filename="alc_ident">alc_ident</dfn> {</td></tr>
<tr><th id="1433">1433</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="alc_ident::vendorid" title='alc_ident::vendorid' data-ref="alc_ident::vendorid" data-ref-filename="alc_ident..vendorid">vendorid</dfn>;</td></tr>
<tr><th id="1434">1434</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="alc_ident::deviceid" title='alc_ident::deviceid' data-ref="alc_ident::deviceid" data-ref-filename="alc_ident..deviceid">deviceid</dfn>;</td></tr>
<tr><th id="1435">1435</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="alc_ident::max_framelen" title='alc_ident::max_framelen' data-ref="alc_ident::max_framelen" data-ref-filename="alc_ident..max_framelen">max_framelen</dfn>;</td></tr>
<tr><th id="1436">1436</th><td>	<em>const</em> <em>char</em>	*<dfn class="decl field" id="alc_ident::name" title='alc_ident::name' data-ref="alc_ident::name" data-ref-filename="alc_ident..name">name</dfn>;</td></tr>
<tr><th id="1437">1437</th><td>};</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td><i>/*</i></td></tr>
<tr><th id="1440">1440</th><td><i> * Software state per device.</i></td></tr>
<tr><th id="1441">1441</th><td><i> */</i></td></tr>
<tr><th id="1442">1442</th><td><b>struct</b> <dfn class="type def" id="alc_softc" title='alc_softc' data-ref="alc_softc" data-ref-filename="alc_softc">alc_softc</dfn> {</td></tr>
<tr><th id="1443">1443</th><td>	<a class="typedef" href="../../sys/device_if.h.html#device_t" title='device_t' data-type='struct device *' data-ref="device_t" data-ref-filename="device_t">device_t</a>		<dfn class="decl field" id="alc_softc::sc_dev" title='alc_softc::sc_dev' data-ref="alc_softc::sc_dev" data-ref-filename="alc_softc..sc_dev">sc_dev</dfn>;</td></tr>
<tr><th id="1444">1444</th><td>	<b>struct</b> <a class="type" href="../../net/if_ether.h.html#ethercom" title='ethercom' data-ref="ethercom" data-ref-filename="ethercom">ethercom</a>		<dfn class="decl field" id="alc_softc::sc_ec" title='alc_softc::sc_ec' data-ref="alc_softc::sc_ec" data-ref-filename="alc_softc..sc_ec">sc_ec</dfn>;</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a>		<dfn class="decl field" id="alc_softc::sc_mem_bt" title='alc_softc::sc_mem_bt' data-ref="alc_softc::sc_mem_bt" data-ref-filename="alc_softc..sc_mem_bt">sc_mem_bt</dfn>;</td></tr>
<tr><th id="1447">1447</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a>	<dfn class="decl field" id="alc_softc::sc_mem_bh" title='alc_softc::sc_mem_bh' data-ref="alc_softc::sc_mem_bh" data-ref-filename="alc_softc..sc_mem_bh">sc_mem_bh</dfn>;</td></tr>
<tr><th id="1448">1448</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>		<dfn class="decl field" id="alc_softc::sc_mem_size" title='alc_softc::sc_mem_size' data-ref="alc_softc::sc_mem_size" data-ref-filename="alc_softc..sc_mem_size">sc_mem_size</dfn>;</td></tr>
<tr><th id="1449">1449</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="alc_softc::sc_dmat" title='alc_softc::sc_dmat' data-ref="alc_softc::sc_dmat" data-ref-filename="alc_softc..sc_dmat">sc_dmat</dfn>;</td></tr>
<tr><th id="1450">1450</th><td>	<a class="typedef" href="../../arch/x86/include/pci_machdep_common.h.html#pci_chipset_tag_t" title='pci_chipset_tag_t' data-type='struct pci_chipset_tag *' data-ref="pci_chipset_tag_t" data-ref-filename="pci_chipset_tag_t">pci_chipset_tag_t</a>	<dfn class="decl field" id="alc_softc::sc_pct" title='alc_softc::sc_pct' data-ref="alc_softc::sc_pct" data-ref-filename="alc_softc..sc_pct">sc_pct</dfn>;</td></tr>
<tr><th id="1451">1451</th><td>	<a class="typedef" href="../../arch/x86/include/pci_machdep_common.h.html#pcitag_t" title='pcitag_t' data-type='union x86_pci_tag_u' data-ref="pcitag_t" data-ref-filename="pcitag_t">pcitag_t</a>		<dfn class="decl field" id="alc_softc::sc_pcitag" title='alc_softc::sc_pcitag' data-ref="alc_softc::sc_pcitag" data-ref-filename="alc_softc..sc_pcitag">sc_pcitag</dfn>;</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>	<em>void</em>			*<dfn class="decl field" id="alc_softc::sc_irq_handle" title='alc_softc::sc_irq_handle' data-ref="alc_softc::sc_irq_handle" data-ref-filename="alc_softc..sc_irq_handle">sc_irq_handle</dfn>;</td></tr>
<tr><th id="1454">1454</th><td>	<b>struct</b> <a class="type" href="#alc_ident" title='alc_ident' data-ref="alc_ident" data-ref-filename="alc_ident">alc_ident</a>	*<dfn class="decl field" id="alc_softc::alc_ident" title='alc_softc::alc_ident' data-ref="alc_softc::alc_ident" data-ref-filename="alc_softc..alc_ident">alc_ident</dfn>;</td></tr>
<tr><th id="1455">1455</th><td>	<b>struct</b> <a class="type" href="../mii/miivar.h.html#mii_data" title='mii_data' data-ref="mii_data" data-ref-filename="mii_data">mii_data</a>		<dfn class="decl field" id="alc_softc::sc_miibus" title='alc_softc::sc_miibus' data-ref="alc_softc::sc_miibus" data-ref-filename="alc_softc..sc_miibus">sc_miibus</dfn>;</td></tr>
<tr><th id="1456">1456</th><td>	<em>int</em>			<dfn class="decl field" id="alc_softc::alc_rev" title='alc_softc::alc_rev' data-ref="alc_softc::alc_rev" data-ref-filename="alc_softc..alc_rev">alc_rev</dfn>;</td></tr>
<tr><th id="1457">1457</th><td>	<em>int</em>			<dfn class="decl field" id="alc_softc::alc_expcap" title='alc_softc::alc_expcap' data-ref="alc_softc::alc_expcap" data-ref-filename="alc_softc..alc_expcap">alc_expcap</dfn>;</td></tr>
<tr><th id="1458">1458</th><td>	<em>int</em>			<dfn class="decl field" id="alc_softc::alc_chip_rev" title='alc_softc::alc_chip_rev' data-ref="alc_softc::alc_chip_rev" data-ref-filename="alc_softc..alc_chip_rev">alc_chip_rev</dfn>;</td></tr>
<tr><th id="1459">1459</th><td>	<em>int</em>			<dfn class="decl field" id="alc_softc::alc_phyaddr" title='alc_softc::alc_phyaddr' data-ref="alc_softc::alc_phyaddr" data-ref-filename="alc_softc..alc_phyaddr">alc_phyaddr</dfn>;</td></tr>
<tr><th id="1460">1460</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="alc_softc::alc_eaddr" title='alc_softc::alc_eaddr' data-ref="alc_softc::alc_eaddr" data-ref-filename="alc_softc..alc_eaddr">alc_eaddr</dfn>[<a class="macro" href="../../net/if_ether.h.html#51" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];</td></tr>
<tr><th id="1461">1461</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="alc_softc::alc_dma_rd_burst" title='alc_softc::alc_dma_rd_burst' data-ref="alc_softc::alc_dma_rd_burst" data-ref-filename="alc_softc..alc_dma_rd_burst">alc_dma_rd_burst</dfn>;</td></tr>
<tr><th id="1462">1462</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="alc_softc::alc_dma_wr_burst" title='alc_softc::alc_dma_wr_burst' data-ref="alc_softc::alc_dma_wr_burst" data-ref-filename="alc_softc..alc_dma_wr_burst">alc_dma_wr_burst</dfn>;</td></tr>
<tr><th id="1463">1463</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="alc_softc::alc_rcb" title='alc_softc::alc_rcb' data-ref="alc_softc::alc_rcb" data-ref-filename="alc_softc..alc_rcb">alc_rcb</dfn>;</td></tr>
<tr><th id="1464">1464</th><td>	<em>int</em>			<dfn class="decl field" id="alc_softc::alc_flags" title='alc_softc::alc_flags' data-ref="alc_softc::alc_flags" data-ref-filename="alc_softc..alc_flags">alc_flags</dfn>;</td></tr>
<tr><th id="1465">1465</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_PCIE" data-ref="_M/ALC_FLAG_PCIE">ALC_FLAG_PCIE</dfn>		0x0001</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_PCIX" data-ref="_M/ALC_FLAG_PCIX">ALC_FLAG_PCIX</dfn>		0x0002</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_MSI" data-ref="_M/ALC_FLAG_MSI">ALC_FLAG_MSI</dfn>		0x0004</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_MSIX" data-ref="_M/ALC_FLAG_MSIX">ALC_FLAG_MSIX</dfn>		0x0008</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_FASTETHER" data-ref="_M/ALC_FLAG_FASTETHER">ALC_FLAG_FASTETHER</dfn>	0x0020</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_JUMBO" data-ref="_M/ALC_FLAG_JUMBO">ALC_FLAG_JUMBO</dfn>		0x0040</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_CMB_BUG" data-ref="_M/ALC_FLAG_CMB_BUG">ALC_FLAG_CMB_BUG</dfn>	0x0100</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_SMB_BUG" data-ref="_M/ALC_FLAG_SMB_BUG">ALC_FLAG_SMB_BUG</dfn>	0x0200</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_L0S" data-ref="_M/ALC_FLAG_L0S">ALC_FLAG_L0S</dfn>		0x0400</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_L1S" data-ref="_M/ALC_FLAG_L1S">ALC_FLAG_L1S</dfn>		0x0800</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_APS" data-ref="_M/ALC_FLAG_APS">ALC_FLAG_APS</dfn>		0x1000</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_AR816X_FAMILY" data-ref="_M/ALC_FLAG_AR816X_FAMILY">ALC_FLAG_AR816X_FAMILY</dfn>	0x2000</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_LINK_WAR" data-ref="_M/ALC_FLAG_LINK_WAR">ALC_FLAG_LINK_WAR</dfn>	0x4000</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define	<dfn class="macro" id="_M/ALC_FLAG_LINK" data-ref="_M/ALC_FLAG_LINK">ALC_FLAG_LINK</dfn>		0x8000</u></td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td>	<a class="typedef" href="../../sys/callout.h.html#callout_t" title='callout_t' data-type='struct callout' data-ref="callout_t" data-ref-filename="callout_t">callout_t</a>		<dfn class="decl field" id="alc_softc::sc_tick_ch" title='alc_softc::sc_tick_ch' data-ref="alc_softc::sc_tick_ch" data-ref-filename="alc_softc..sc_tick_ch">sc_tick_ch</dfn>;</td></tr>
<tr><th id="1481">1481</th><td>	<b>struct</b> <a class="type" href="#alc_hw_stats" title='alc_hw_stats' data-ref="alc_hw_stats" data-ref-filename="alc_hw_stats">alc_hw_stats</a>	<dfn class="decl field" id="alc_softc::alc_stats" title='alc_softc::alc_stats' data-ref="alc_softc::alc_stats" data-ref-filename="alc_softc..alc_stats">alc_stats</dfn>;</td></tr>
<tr><th id="1482">1482</th><td>	<b>struct</b> <a class="type" href="#alc_chain_data" title='alc_chain_data' data-ref="alc_chain_data" data-ref-filename="alc_chain_data">alc_chain_data</a>	<dfn class="decl field" id="alc_softc::alc_cdata" title='alc_softc::alc_cdata' data-ref="alc_softc::alc_cdata" data-ref-filename="alc_softc..alc_cdata">alc_cdata</dfn>;</td></tr>
<tr><th id="1483">1483</th><td>	<b>struct</b> <a class="type" href="#alc_ring_data" title='alc_ring_data' data-ref="alc_ring_data" data-ref-filename="alc_ring_data">alc_ring_data</a>	<dfn class="decl field" id="alc_softc::alc_rdata" title='alc_softc::alc_rdata' data-ref="alc_softc::alc_rdata" data-ref-filename="alc_softc..alc_rdata">alc_rdata</dfn>;</td></tr>
<tr><th id="1484">1484</th><td>	<em>int</em>			<dfn class="decl field" id="alc_softc::alc_int_rx_mod" title='alc_softc::alc_int_rx_mod' data-ref="alc_softc::alc_int_rx_mod" data-ref-filename="alc_softc..alc_int_rx_mod">alc_int_rx_mod</dfn>;</td></tr>
<tr><th id="1485">1485</th><td>	<em>int</em>			<dfn class="decl field" id="alc_softc::alc_int_tx_mod" title='alc_softc::alc_int_tx_mod' data-ref="alc_softc::alc_int_tx_mod" data-ref-filename="alc_softc..alc_int_tx_mod">alc_int_tx_mod</dfn>;</td></tr>
<tr><th id="1486">1486</th><td>	<em>int</em>			<dfn class="decl field" id="alc_softc::alc_buf_size" title='alc_softc::alc_buf_size' data-ref="alc_softc::alc_buf_size" data-ref-filename="alc_softc..alc_buf_size">alc_buf_size</dfn>;</td></tr>
<tr><th id="1487">1487</th><td>};</td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td><i>/* Register access macros. */</i></td></tr>
<tr><th id="1490">1490</th><td><u>#define	<dfn class="macro" id="_M/CSR_WRITE_4" data-ref="_M/CSR_WRITE_4">CSR_WRITE_4</dfn>(_sc, reg, val)	\</u></td></tr>
<tr><th id="1491">1491</th><td><u>	bus_space_write_4((_sc)-&gt;sc_mem_bt, (_sc)-&gt;sc_mem_bh, (reg), (val))</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define	<dfn class="macro" id="_M/CSR_WRITE_2" data-ref="_M/CSR_WRITE_2">CSR_WRITE_2</dfn>(_sc, reg, val)	\</u></td></tr>
<tr><th id="1493">1493</th><td><u>	bus_space_write_2((_sc)-&gt;sc_mem_bt, (_sc)-&gt;sc_mem_bh, (reg), (val))</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define	<dfn class="macro" id="_M/CSR_WRITE_1" data-ref="_M/CSR_WRITE_1">CSR_WRITE_1</dfn>(_sc, reg, val)	\</u></td></tr>
<tr><th id="1495">1495</th><td><u>	bus_space_write_1((_sc)-&gt;sc_mem_bt, (_sc)-&gt;sc_mem_bh, (reg), (val))</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define	<dfn class="macro" id="_M/CSR_READ_2" data-ref="_M/CSR_READ_2">CSR_READ_2</dfn>(_sc, reg)		\</u></td></tr>
<tr><th id="1497">1497</th><td><u>	bus_space_read_2((_sc)-&gt;sc_mem_bt, (_sc)-&gt;sc_mem_bh, (reg))</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define	<dfn class="macro" id="_M/CSR_READ_4" data-ref="_M/CSR_READ_4">CSR_READ_4</dfn>(_sc, reg)		\</u></td></tr>
<tr><th id="1499">1499</th><td><u>	bus_space_read_4((_sc)-&gt;sc_mem_bt, (_sc)-&gt;sc_mem_bh, (reg))</u></td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td><u>#define	<dfn class="macro" id="_M/ALC_RXCHAIN_RESET" data-ref="_M/ALC_RXCHAIN_RESET">ALC_RXCHAIN_RESET</dfn>(_sc)						\</u></td></tr>
<tr><th id="1502">1502</th><td><u>do {									\</u></td></tr>
<tr><th id="1503">1503</th><td><u>	(_sc)-&gt;alc_cdata.alc_rxhead = NULL;				\</u></td></tr>
<tr><th id="1504">1504</th><td><u>	(_sc)-&gt;alc_cdata.alc_rxtail = NULL;				\</u></td></tr>
<tr><th id="1505">1505</th><td><u>	(_sc)-&gt;alc_cdata.alc_rxprev_tail = NULL;			\</u></td></tr>
<tr><th id="1506">1506</th><td><u>	(_sc)-&gt;alc_cdata.alc_rxlen = 0;					\</u></td></tr>
<tr><th id="1507">1507</th><td><u>} while (0)</u></td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td><u>#define	<dfn class="macro" id="_M/ALC_TX_TIMEOUT" data-ref="_M/ALC_TX_TIMEOUT">ALC_TX_TIMEOUT</dfn>		5</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define	<dfn class="macro" id="_M/ALC_RESET_TIMEOUT" data-ref="_M/ALC_RESET_TIMEOUT">ALC_RESET_TIMEOUT</dfn>	100</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define	<dfn class="macro" id="_M/ALC_TIMEOUT" data-ref="_M/ALC_TIMEOUT">ALC_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define	<dfn class="macro" id="_M/ALC_PHY_TIMEOUT" data-ref="_M/ALC_PHY_TIMEOUT">ALC_PHY_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><i>/* For compatibility with FreeBSD */</i></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/IFM_UNKNOWN" data-ref="_M/IFM_UNKNOWN">IFM_UNKNOWN</dfn>		31</u></td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><u>#<span data-ppcond="32">endif</span>	/* _IF_ALCREG_H */</u></td></tr>
<tr><th id="1518">1518</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_alc.c.html'>netbsd/sys/dev/pci/if_alc.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
