INFO: [vitis-run 60-1548] Creating build summary session with primary output D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/background_subtractor_mog2\background_subtractor_mog2.hlsrun_csim_summary, at 07/21/24 21:46:26
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/background_subtractor_mog2 -config D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg -cmdlineconfig D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/background_subtractor_mog2/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jul 21 21:46:28 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Pear' on host 'laptop-pear' (Windows NT_amd64 version 10.0) on Sun Jul 21 21:46:29 -0400 2024
INFO: [HLS 200-10] In directory 'D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2'
INFO: [HLS 200-2005] Using work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/background_subtractor_mog2 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=bg_sub.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/bg_sub.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/bg_sub.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/bg_sub.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=bg_sub_tb.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/bg_sub_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'syn.top=bg_sub' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'csim.clean=0' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/background_subtractor_mog2/hls_config.cfg(11)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-200] Running executable
values read 0
1920x1080
16
calling cv subtract
cv subtract done
Size of img1 data buffer: 6220800
Depth of img1: 0
Size of img2 data buffer: 6220800
Depth of img2: 0
Size of hls_res data buffer: 6220800
Size of xf_cv_subtract port: 1555200
Bit depth of xf_cv_subtract: 2
caling xf_cv_subtract
xf_cv_subtract done
	Minimum error in intensity = 0
	Maximum error in intensity = 0
	Percentage of pixels above error threshold = 0
Test passed !
Test passed !
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
Variable 'unnamed' unknown source VariableId 438 is not part of the design space!--

WARNING: [SIM 211-200] Code Analyzer will not display the impact of 'tripcount' (Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1019:2) as the loop has been optimized out
WARNING: [SIM 211-200] Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1023:2: Pragma 'tripcount' has been kept but may be incorrect: The maximum tripcount in the pragma (810) is less than the maximum dynamic tripcount computed for the loop (1555200)
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 71.08 seconds; peak allocated memory: 176.016 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 15s
