Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: VUMeter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VUMeter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VUMeter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VUMeter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Student Data\XiLinx ISE Design Suite\VUMeter\serialCom.v" into library work
Parsing module <serialCom>.
Analyzing Verilog file "D:\Student Data\XiLinx ISE Design Suite\VUMeter\VUMeter.v" into library work
Parsing module <VUMeter>.
Parsing module <clkDiv>.
Parsing module <meterOp>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VUMeter>.

Elaborating module <clkDiv>.

Elaborating module <serialCom>.

Elaborating module <meterOp>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VUMeter>.
    Related source file is "D:\Student Data\XiLinx ISE Design Suite\VUMeter\VUMeter.v".
    Summary:
	no macro.
Unit <VUMeter> synthesized.

Synthesizing Unit <clkDiv>.
    Related source file is "D:\Student Data\XiLinx ISE Design Suite\VUMeter\VUMeter.v".
    Found 4-bit register for signal <div>.
    Found 4-bit adder for signal <div[3]_GND_2_o_add_0_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <clkDiv> synthesized.

Synthesizing Unit <serialCom>.
    Related source file is "D:\Student Data\XiLinx ISE Design Suite\VUMeter\serialCom.v".
        fsm1 = 2'b01
        fsm2 = 2'b10
        fsm3 = 2'b11
    Found 1-bit register for signal <CS2>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <CS>.
    Found 5-bit register for signal <cnt>.
    Found 12-bit register for signal <temp>.
    Found 12-bit register for signal <digital>.
    Found 2-bit register for signal <CSelect>.
    Found 1-bit register for signal <Begin>.
    Found finite state machine <FSM_0> for signal <CSelect>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_3_o_GND_3_o_sub_14_OUT> created at line 80.
    Found 5-bit adder for signal <cnt[4]_GND_3_o_add_20_OUT> created at line 83.
    Found 5-bit comparator greater for signal <cnt[4]_PWR_3_o_LessThan_2_o> created at line 57
    Found 5-bit comparator lessequal for signal <GND_3_o_cnt[4]_LessThan_9_o> created at line 75
    Found 32-bit comparator lessequal for signal <n0028> created at line 80
    Found 32-bit comparator lessequal for signal <n0030> created at line 80
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serialCom> synthesized.

Synthesizing Unit <meterOp>.
    Related source file is "D:\Student Data\XiLinx ISE Design Suite\VUMeter\VUMeter.v".
    Found 8-bit register for signal <led>.
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_3_o> created at line 91
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_4_o> created at line 93
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_6_o> created at line 97
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_7_o> created at line 99
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_8_o> created at line 101
    Found 12-bit comparator lessequal for signal <digital[11]_GND_5_o_LessThan_9_o> created at line 103
    Found 12-bit comparator greater for signal <GND_5_o_digital[11]_LessThan_10_o> created at line 105
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_20_o> created at line 110
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_21_o> created at line 112
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_22_o> created at line 114
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_23_o> created at line 116
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_24_o> created at line 118
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_25_o> created at line 120
    Found 12-bit comparator greater for signal <digital[11]_GND_5_o_LessThan_26_o> created at line 122
    Found 12-bit comparator lessequal for signal <digital[11]_GND_5_o_LessThan_27_o> created at line 124
    Found 12-bit comparator greater for signal <GND_5_o_digital[11]_LessThan_28_o> created at line 126
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <meterOp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 9
 1-bit register                                        : 4
 12-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 20
 12-bit comparator greater                             : 14
 12-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 39
 1-bit 2-to-1 multiplexer                              : 24
 12-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkDiv>.
The following registers are absorbed into counter <div>: 1 register on signal <div>.
Unit <clkDiv> synthesized (advanced).

Synthesizing (advanced) Unit <serialCom>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <serialCom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Counters                                             : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 20
 12-bit comparator greater                             : 14
 12-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 24
 12-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/FSM_0> on signal <CSelect[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 10    | 10
 11    | 11
-------------------
INFO:Xst:2261 - The FF/Latch <CS2> in Unit <serialCom> is equivalent to the following FF/Latch, which will be removed : <CS> 

Optimizing unit <VUMeter> ...

Optimizing unit <serialCom> ...

Optimizing unit <meterOp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VUMeter, actual ratio is 1.
FlipFlop U1/cnt_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VUMeter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 97
#      INV                         : 2
#      LUT2                        : 16
#      LUT3                        : 13
#      LUT4                        : 7
#      LUT5                        : 12
#      LUT6                        : 46
#      MUXF7                       : 1
# FlipFlops/Latches                : 47
#      FDC                         : 8
#      FDCE                        : 28
#      FDP                         : 3
#      FDR                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              47  out of  18224     0%  
 Number of Slice LUTs:                   96  out of   9112     1%  
    Number used as Logic:                96  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     97
   Number with an unused Flip Flop:      50  out of     97    51%  
   Number with an unused LUT:             1  out of     97     1%  
   Number of fully used LUT-FF pairs:    46  out of     97    47%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
U0/div_3                           | BUFG                   | 35    |
U1/done                            | NONE(U2/led_7)         | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.922ns (Maximum Frequency: 254.943MHz)
   Minimum input arrival time before clock: 4.887ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            U0/div_0 (FF)
  Destination:       U0/div_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U0/div_0 to U0/div_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  U0/div_0 (U0/div_0)
     INV:I->O              1   0.206   0.579  U0/Mcount_div_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          U0/div_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U0/div_3'
  Clock period: 3.922ns (frequency: 254.943MHz)
  Total number of paths / destination ports: 411 / 63
-------------------------------------------------------------------------
Delay:               3.922ns (Levels of Logic = 2)
  Source:            U1/cnt_3 (FF)
  Destination:       U1/temp_15 (FF)
  Source Clock:      U0/div_3 rising
  Destination Clock: U0/div_3 rising

  Data Path: U1/cnt_3 to U1/temp_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.447   1.256  U1/cnt_3 (U1/cnt_3)
     LUT6:I3->O            1   0.205   0.580  U1/_n0212_inv1 (U1/_n0212_inv1)
     LUT5:I4->O           12   0.205   0.908  U1/_n0212_inv2 (U1/_n0212_inv)
     FDCE:CE                   0.322          U1/temp_4
    ----------------------------------------
    Total                      3.922ns (1.179ns logic, 2.743ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/done'
  Clock period: 1.713ns (frequency: 583.686MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            U2/led_6 (FF)
  Destination:       U2/led_6 (FF)
  Source Clock:      U1/done rising
  Destination Clock: U1/done rising

  Data Path: U2/led_6 to U2/led_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.961  U2/led_6 (U2/led_6)
     LUT5:I0->O            1   0.203   0.000  U2/led_6_glue_set (U2/led_6_glue_set)
     FDR:D                     0.102          U2/led_6
    ----------------------------------------
    Total                      1.713ns (0.752ns logic, 0.961ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.043ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       U0/div_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to U0/div_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.222   1.391  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          U0/div_0
    ----------------------------------------
    Total                      3.043ns (1.652ns logic, 1.391ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U0/div_3'
  Total number of paths / destination ports: 71 / 47
-------------------------------------------------------------------------
Offset:              4.754ns (Levels of Logic = 4)
  Source:            switch (PAD)
  Destination:       U1/temp_11 (FF)
  Destination Clock: U0/div_3 rising

  Data Path: switch to U1/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   1.210  switch_IBUF (switch_IBUF)
     LUT3:I0->O            1   0.205   0.924  U1/Mmux_CSelect[1]_temp[15]_wide_mux_33_OUT151_SW1 (N30)
     LUT5:I0->O            4   0.203   0.684  U1/Mmux_CSelect[1]_temp[15]_wide_mux_33_OUT1021 (U1/Mmux_CSelect[1]_temp[15]_wide_mux_33_OUT102)
     LUT6:I5->O            1   0.205   0.000  U1/Mmux_CSelect[1]_temp[15]_wide_mux_33_OUT71 (U1/CSelect[1]_temp[15]_wide_mux_33_OUT<4>)
     FDCE:D                    0.102          U1/temp_8
    ----------------------------------------
    Total                      4.754ns (1.937ns logic, 2.817ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/done'
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Offset:              4.887ns (Levels of Logic = 4)
  Source:            switch (PAD)
  Destination:       U2/led_1 (FF)
  Destination Clock: U1/done rising

  Data Path: switch to U2/led_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   1.346  switch_IBUF (switch_IBUF)
     LUT6:I0->O            1   0.203   0.924  U2/led[7]_led[7]_mux_37_OUT<1>3 (U2/led[7]_led[7]_mux_37_OUT<1>3)
     LUT5:I0->O            1   0.203   0.684  U2/led[7]_led[7]_mux_37_OUT<1>4 (U2/led[7]_led[7]_mux_37_OUT<1>)
     LUT5:I3->O            1   0.203   0.000  U2/led_1_glue_set (U2/led_1_glue_set)
     FDR:D                     0.102          U2/led_1
    ----------------------------------------
    Total                      4.887ns (1.933ns logic, 2.954ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/done'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            U2/led_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      U1/done rising

  Data Path: U2/led_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  U2/led_7 (U2/led_7)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            U0/div_3 (FF)
  Destination:       clk12 (PAD)
  Source Clock:      clk rising

  Data Path: U0/div_3 to clk12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/div_3 (U0/div_3)
     OBUF:I->O                 2.571          clk12_OBUF (clk12)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/div_3'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            U1/CS2 (FF)
  Destination:       CS (PAD)
  Source Clock:      U0/div_3 rising

  Data Path: U1/CS2 to CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.447   0.650  U1/CS2 (U1/CS2)
     OBUF:I->O                 2.571          CS_OBUF (CS)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U0/div_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U0/div_3       |    3.922|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/done
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U0/div_3       |    5.211|         |         |         |
U1/done        |    1.713|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.016|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.36 secs
 
--> 

Total memory usage is 255336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

