set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect/cl_axi_interconnect_in_context.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/cl_axi_interconnect/cl_axi_interconnect/cl_axi_interconnect_in_context.xdc id:1 order:EARLY scoped_inst:CL_DMA_PCIS_SLV/AXI_CROSSBAR} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/build/constraints/cl_clocks_aws.xdc rfile:../../../../constraints/cl_clocks_aws.xdc id:2 order:EARLY} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc id:3 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc id:4 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc id:5 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc id:6 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc id:7 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc id:8 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc id:9 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc id:10 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc id:11 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc id:12 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc id:13 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc id:14 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc id:15 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc id:16 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_1/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc rfile:../../../../../../../../common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc id:17 order:EARLY scoped_inst:SH_DDR/ddr_cores.DDR4_2/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc rfile:../../../../../../../../common/shell_v04261818/build/constraints/cl_ddr.xdc id:18} [current_design]
set_property SRC_FILE_INFO {cfile:/tigress/gchirkov/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/build/constraints/cl_synth_user.xdc rfile:../../../../constraints/cl_synth_user.xdc id:19} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:20 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:21 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:22 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:23 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:24 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:25 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:26 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:27 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:28 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:29 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:30 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:31 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:32 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:33 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:34 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:35 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:36 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:37 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:38 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:39 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:40 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:41 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:42 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:43 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:44 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:45 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:46 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:47 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:48 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:49 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:50 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:51 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:52 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:53 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:54 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:55 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:56 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:57 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:58 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:59 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:60 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:61 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:62 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:63 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:64 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:65 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:66 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:67 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:68 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:69 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:70 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:71 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:72 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:73 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:74 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:75 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:76 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:77 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:78 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:79 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:80 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:81 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:82 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:83 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:84 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:85 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:86 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:87 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:88 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:89 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:90 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:91 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:92 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:93 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:94 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:95 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:96 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:97 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:98 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:99 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:100 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:101 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:102 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:103 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:104 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:105 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:106 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:107 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:108 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:109 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:110 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:111 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:112 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:113 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:114 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:115 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:116 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:117 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:118 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:119 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:120 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:121 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:122 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:123 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:124 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:125 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:126 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:127 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:128 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:129 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:130 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:131 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:132 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:133 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:134 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:135 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:136 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:137 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:138 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:139 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:140 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:141 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:142 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:143 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:144 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:145 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:146 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:147 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:148 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:149 order:LATE scoped_inst:{SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:150 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:151 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:152 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:153 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:154 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:155 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:156 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:157 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:158 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:159 order:LATE scoped_inst:{SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:160 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:161 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:162 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:163 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:164 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:165 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:166 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:167 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:168 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:169 order:LATE scoped_inst:{SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:170 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:171 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:172 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:173 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:174 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:175 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:176 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:177 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:178 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:179 order:LATE scoped_inst:{SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:180 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:181 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:182 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:183 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:184 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:185 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:186 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:187 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:188 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:189 order:LATE scoped_inst:{SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:190 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:191 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:192 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:193 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:194 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:195 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:196 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:197 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:198 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../../../usr/licensed/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:199 order:LATE scoped_inst:{SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd} unmanaged:yes} [current_design]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/AXI_CROSSBAR]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 4 [get_pins CL_DMA_PCIS_SLV/AXI_CROSSBAR/ACLK]
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells CL_DMA_PCIS_SLV/AXI_CROSSBAR]
set_property src_info {type:XDC file:2 line:5 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 8.000 -name clk_main_a0 -waveform {0.000 4.000} [get_ports clk_main_a0]
set_property src_info {type:XDC file:2 line:6 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 16.000 -name clk_extra_a1 -waveform {0.000 8.000} [get_ports clk_extra_a1]
set_property src_info {type:XDC file:2 line:7 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 5.333 -name clk_extra_a2 -waveform {0.000 2.667} [get_ports clk_extra_a2]
set_property src_info {type:XDC file:2 line:8 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 4.000 -name clk_extra_a3 -waveform {0.000 2.000} [get_ports clk_extra_a3]
set_property src_info {type:XDC file:2 line:11 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 4.000 -name clk_extra_b0 -waveform {0.000 2.000} [get_ports clk_extra_b0]
set_property src_info {type:XDC file:2 line:12 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 8.000 -name clk_extra_b1 -waveform {0.000 4.000} [get_ports clk_extra_b1]
set_property src_info {type:XDC file:2 line:15 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.333 -name clk_extra_c0 -waveform {0.000 1.667} [get_ports clk_extra_c0]
set_property src_info {type:XDC file:2 line:16 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 2.500 -name clk_extra_c1 -waveform {0.000 1.250} [get_ports clk_extra_c1]
set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset]
set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset]
set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset]
set_property src_info {type:SCOPED_XDC file:6 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
set_property src_info {type:SCOPED_XDC file:7 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
set_property src_info {type:SCOPED_XDC file:8 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
set_property src_info {type:SCOPED_XDC file:9 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:12 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:13 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:14 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:15 line:7 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 3.332 -name CLK_300M_DIMM0_DP [get_ports CLK_300M_DIMM0_DP]
current_instance SH_DDR/ddr_cores.DDR4_0/inst
set_property src_info {type:SCOPED_XDC file:15 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_pins */u_ddr_cal_top/calDone*/C] 8
current_instance
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_A_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_A_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_A_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports M_A_PAR]
set_property src_info {type:SCOPED_XDC file:15 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_CS_N[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_MA[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports M_A_ACT_N]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_BA[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_BA[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_BG[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_BG[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_CKE[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_A_ODT[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_CLK_DP[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_A_CLK_DN[0]}]
current_instance SH_DDR/ddr_cores.DDR4_0/inst
set_property src_info {type:SCOPED_XDC file:15 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins u_ddr4_infrastructure/sys_rst]
set_property src_info {type:SCOPED_XDC file:15 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:15 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:15 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:15 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:15 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_mb_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:15 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
current_instance
set_property src_info {type:SCOPED_XDC file:16 line:7 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 3.332 -name CLK_300M_DIMM1_DP [get_ports CLK_300M_DIMM1_DP]
current_instance SH_DDR/ddr_cores.DDR4_1/inst
set_property src_info {type:SCOPED_XDC file:16 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_pins */u_ddr_cal_top/calDone*/C] 8
current_instance
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_B_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_B_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_B_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports M_B_PAR]
set_property src_info {type:SCOPED_XDC file:16 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_CS_N[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_MA[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports M_B_ACT_N]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_BA[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_BA[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_BG[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_BG[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_CKE[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_B_ODT[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_CLK_DP[0]}]
set_property src_info {type:SCOPED_XDC file:16 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_B_CLK_DN[0]}]
current_instance SH_DDR/ddr_cores.DDR4_1/inst
set_property src_info {type:SCOPED_XDC file:16 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins u_ddr4_infrastructure/sys_rst]
set_property src_info {type:SCOPED_XDC file:16 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:16 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:16 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:16 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:16 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_mb_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:16 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
current_instance
set_property src_info {type:SCOPED_XDC file:17 line:7 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 3.332 -name CLK_300M_DIMM3_DP [get_ports CLK_300M_DIMM3_DP]
current_instance SH_DDR/ddr_cores.DDR4_2/inst
set_property src_info {type:SCOPED_XDC file:17 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_pins */u_ddr_cal_top/calDone*/C] 8
current_instance
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {M_D_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {M_D_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {M_D_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports M_D_PAR]
set_property src_info {type:SCOPED_XDC file:17 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_CS_N[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_MA[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports M_D_ACT_N]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_BA[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_BA[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_BG[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_BG[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_CKE[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {M_D_ODT[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[63]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[62]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[61]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[60]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[59]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[58]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[57]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[56]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[55]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[54]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[53]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[52]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[51]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[50]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[49]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[48]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[47]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[46]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[45]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[44]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[43]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[42]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[41]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[40]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[39]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[38]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[37]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[36]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[35]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[34]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[33]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[32]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_ECC[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_ECC[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_ECC[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_ECC[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_ECC[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_ECC[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_ECC[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_ECC[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[31]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[30]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[29]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[28]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[27]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[26]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[25]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[24]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[23]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[22]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[21]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[20]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[19]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[18]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQ[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DP[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[16]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[7]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[15]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[6]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[14]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[5]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[13]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[4]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[17]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[8]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[12]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[3]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[11]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[2]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[10]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[1]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[9]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_DQS_DN[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_CLK_DP[0]}]
set_property src_info {type:SCOPED_XDC file:17 line:320 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {M_D_CLK_DN[0]}]
current_instance SH_DDR/ddr_cores.DDR4_2/inst
set_property src_info {type:SCOPED_XDC file:17 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins u_ddr4_infrastructure/sys_rst]
set_property src_info {type:SCOPED_XDC file:17 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:17 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:17 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:17 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:17 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_mb_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:17 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
current_instance
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout0 -source [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM0_DP [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout1 -source [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM0_DP [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout2 -source [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM0_DP [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout3 -source [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM0_DP [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT3]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout4 -source [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM0_DP [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT4]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout5 -source [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 5.831 11.662} -add -master_clock CLK_300M_DIMM0_DP [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout6 -source [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 2.083 4.165} -add -master_clock CLK_300M_DIMM0_DP [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout0_1 -source [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM1_DP [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout1_1 -source [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM1_DP [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout2_1 -source [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM1_DP [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout3_1 -source [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM1_DP [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT3]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout4_1 -source [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM1_DP [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT4]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout5_1 -source [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 5.831 11.662} -add -master_clock CLK_300M_DIMM1_DP [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout6_1 -source [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 2.083 4.165} -add -master_clock CLK_300M_DIMM1_DP [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout0_2 -source [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM3_DP [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout1_2 -source [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM3_DP [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout2_2 -source [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM3_DP [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT2]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout3_2 -source [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM3_DP [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT3]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout4_2 -source [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock CLK_300M_DIMM3_DP [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT4]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout5_2 -source [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 5.831 11.662} -add -master_clock CLK_300M_DIMM3_DP [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout6_2 -source [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 2.083 4.165} -add -master_clock CLK_300M_DIMM3_DP [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_0 -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0 [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0 [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_1 -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0 [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0 [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_2 -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0 [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0 [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_0_1 -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_1_1 -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_2_1 -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_0_2 -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_1_2 -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_2_2 -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 1 -add -master_clock mmcm_clkout0_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[0] [get_pins [list {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[2] [get_pins [list {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[1] [get_pins [list {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[0]_1 [get_pins [list {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[2]_1 [get_pins [list {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[1]_1 [get_pins [list {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[0]_2 [get_pins [list {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[2]_2 [get_pins [list {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_DIV} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[1]_2 [get_pins [list {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q} \
          {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_7} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_7} -source [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_1_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_1_FIFO_WRCLK_OUT_7} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_1_FIFO_WRCLK_OUT_7} -source [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_1 [get_pins {SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_2_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_FIFO_WRCLK_OUT} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_FIFO_WRCLK_OUT_1} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_FIFO_WRCLK_OUT_2} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_FIFO_WRCLK_OUT_3} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_2_FIFO_WRCLK_OUT_7} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_FIFO_WRCLK_OUT_4} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_FIFO_WRCLK_OUT_5} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_FIFO_WRCLK_OUT_6} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_2_FIFO_WRCLK_OUT_7} -source [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2]_2 [get_pins {SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:XDC file:18 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CLK_300M_DIMM0_DP]
set_property src_info {type:XDC file:18 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CLK_300M_DIMM0_DN]
set_property src_info {type:XDC file:18 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_48 [get_ports CLK_300M_DIMM0_DP]
set_property src_info {type:XDC file:18 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_48 [get_ports CLK_300M_DIMM0_DN]
set_property src_info {type:XDC file:18 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_BA[*]}]
set_property src_info {type:XDC file:18 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_BG[*]}]
set_property src_info {type:XDC file:18 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_CKE[*]}]
set_property src_info {type:XDC file:18 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_CS_N[*]}]
set_property src_info {type:XDC file:18 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_ODT[*]}]
set_property src_info {type:XDC file:18 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_MA[*]}]
set_property src_info {type:XDC file:18 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_BG[*]}]
set_property src_info {type:XDC file:18 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports M_A_ACT_N]
set_property src_info {type:XDC file:18 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports M_A_PAR]
set_property src_info {type:XDC file:18 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_A_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {M_A_DQ[*]}]
set_property src_info {type:XDC file:18 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {M_A_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {M_A_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {M_A_ECC[*]}]
set_property src_info {type:XDC file:18 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_BA[*]}]
set_property src_info {type:XDC file:18 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_BG[*]}]
set_property src_info {type:XDC file:18 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_CKE[*]}]
set_property src_info {type:XDC file:18 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_CS_N[*]}]
set_property src_info {type:XDC file:18 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_ODT[*]}]
set_property src_info {type:XDC file:18 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_MA[*]}]
set_property src_info {type:XDC file:18 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_BG[*]}]
set_property src_info {type:XDC file:18 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports M_A_ACT_N]
set_property src_info {type:XDC file:18 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports M_A_PAR]
set_property src_info {type:XDC file:18 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_DQ[*]}]
set_property src_info {type:XDC file:18 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_A_ECC[*]}]
set_property src_info {type:XDC file:18 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_BA[*]}]
set_property src_info {type:XDC file:18 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_BG[*]}]
set_property src_info {type:XDC file:18 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_CKE[*]}]
set_property src_info {type:XDC file:18 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_CS_N[*]}]
set_property src_info {type:XDC file:18 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_ODT[*]}]
set_property src_info {type:XDC file:18 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_MA[*]}]
set_property src_info {type:XDC file:18 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_BG[*]}]
set_property src_info {type:XDC file:18 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports M_A_ACT_N]
set_property src_info {type:XDC file:18 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports M_A_PAR]
set_property src_info {type:XDC file:18 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_DQ[*]}]
set_property src_info {type:XDC file:18 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_A_ECC[*]}]
set_property src_info {type:XDC file:18 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_A_DQ[*]}]
set_property src_info {type:XDC file:18 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_A_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_A_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_A_ECC[*]}]
set_property src_info {type:XDC file:18 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CLK_300M_DIMM1_DP]
set_property src_info {type:XDC file:18 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CLK_300M_DIMM1_DN]
set_property src_info {type:XDC file:18 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_48 [get_ports CLK_300M_DIMM1_DP]
set_property src_info {type:XDC file:18 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_48 [get_ports CLK_300M_DIMM1_DN]
set_property src_info {type:XDC file:18 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_BA[*]}]
set_property src_info {type:XDC file:18 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_BG[*]}]
set_property src_info {type:XDC file:18 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_CKE[*]}]
set_property src_info {type:XDC file:18 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_CS_N[*]}]
set_property src_info {type:XDC file:18 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_ODT[*]}]
set_property src_info {type:XDC file:18 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_MA[*]}]
set_property src_info {type:XDC file:18 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_BG[*]}]
set_property src_info {type:XDC file:18 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports M_B_ACT_N]
set_property src_info {type:XDC file:18 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports M_B_PAR]
set_property src_info {type:XDC file:18 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_B_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {M_B_DQ[*]}]
set_property src_info {type:XDC file:18 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {M_B_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {M_B_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {M_B_ECC[*]}]
set_property src_info {type:XDC file:18 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_BA[*]}]
set_property src_info {type:XDC file:18 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_BG[*]}]
set_property src_info {type:XDC file:18 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_CKE[*]}]
set_property src_info {type:XDC file:18 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_CS_N[*]}]
set_property src_info {type:XDC file:18 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_ODT[*]}]
set_property src_info {type:XDC file:18 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_MA[*]}]
set_property src_info {type:XDC file:18 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_BG[*]}]
set_property src_info {type:XDC file:18 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports M_B_ACT_N]
set_property src_info {type:XDC file:18 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports M_B_PAR]
set_property src_info {type:XDC file:18 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_DQ[*]}]
set_property src_info {type:XDC file:18 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_B_ECC[*]}]
set_property src_info {type:XDC file:18 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_BA[*]}]
set_property src_info {type:XDC file:18 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_BG[*]}]
set_property src_info {type:XDC file:18 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_CKE[*]}]
set_property src_info {type:XDC file:18 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_CS_N[*]}]
set_property src_info {type:XDC file:18 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_ODT[*]}]
set_property src_info {type:XDC file:18 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_MA[*]}]
set_property src_info {type:XDC file:18 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_BG[*]}]
set_property src_info {type:XDC file:18 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports M_B_ACT_N]
set_property src_info {type:XDC file:18 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports M_B_PAR]
set_property src_info {type:XDC file:18 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_DQ[*]}]
set_property src_info {type:XDC file:18 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_B_ECC[*]}]
set_property src_info {type:XDC file:18 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_B_DQ[*]}]
set_property src_info {type:XDC file:18 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_B_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_B_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_B_ECC[*]}]
set_property src_info {type:XDC file:18 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CLK_300M_DIMM3_DP]
set_property src_info {type:XDC file:18 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CLK_300M_DIMM3_DN]
set_property src_info {type:XDC file:18 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_48 [get_ports CLK_300M_DIMM3_DP]
set_property src_info {type:XDC file:18 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_48 [get_ports CLK_300M_DIMM3_DN]
set_property src_info {type:XDC file:18 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_BA[*]}]
set_property src_info {type:XDC file:18 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_BG[*]}]
set_property src_info {type:XDC file:18 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_CKE[*]}]
set_property src_info {type:XDC file:18 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_CS_N[*]}]
set_property src_info {type:XDC file:18 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_ODT[*]}]
set_property src_info {type:XDC file:18 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_MA[*]}]
set_property src_info {type:XDC file:18 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_BG[*]}]
set_property src_info {type:XDC file:18 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports M_D_ACT_N]
set_property src_info {type:XDC file:18 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports M_D_PAR]
set_property src_info {type:XDC file:18 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {M_D_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {M_D_DQ[*]}]
set_property src_info {type:XDC file:18 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {M_D_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {M_D_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {M_D_ECC[*]}]
set_property src_info {type:XDC file:18 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_BA[*]}]
set_property src_info {type:XDC file:18 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_BG[*]}]
set_property src_info {type:XDC file:18 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_CKE[*]}]
set_property src_info {type:XDC file:18 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_CS_N[*]}]
set_property src_info {type:XDC file:18 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_ODT[*]}]
set_property src_info {type:XDC file:18 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_MA[*]}]
set_property src_info {type:XDC file:18 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_BG[*]}]
set_property src_info {type:XDC file:18 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports M_D_ACT_N]
set_property src_info {type:XDC file:18 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports M_D_PAR]
set_property src_info {type:XDC file:18 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_DQ[*]}]
set_property src_info {type:XDC file:18 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {M_D_ECC[*]}]
set_property src_info {type:XDC file:18 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_BA[*]}]
set_property src_info {type:XDC file:18 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_BG[*]}]
set_property src_info {type:XDC file:18 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_CKE[*]}]
set_property src_info {type:XDC file:18 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_CS_N[*]}]
set_property src_info {type:XDC file:18 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_ODT[*]}]
set_property src_info {type:XDC file:18 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_MA[*]}]
set_property src_info {type:XDC file:18 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_BG[*]}]
set_property src_info {type:XDC file:18 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports M_D_ACT_N]
set_property src_info {type:XDC file:18 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports M_D_PAR]
set_property src_info {type:XDC file:18 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_CLK_DP[*]}]
set_property src_info {type:XDC file:18 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_CLK_DN[*]}]
set_property src_info {type:XDC file:18 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_DQ[*]}]
set_property src_info {type:XDC file:18 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {M_D_ECC[*]}]
set_property src_info {type:XDC file:18 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_D_DQ[*]}]
set_property src_info {type:XDC file:18 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_D_DQS_DP[*]}]
set_property src_info {type:XDC file:18 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_D_DQS_DN[*]}]
set_property src_info {type:XDC file:18 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_60 [get_ports {M_D_ECC[*]}]
set_property src_info {type:XDC file:19 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property MAX_FANOUT 50 [get_nets SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1]
set_property src_info {type:SCOPED_XDC file:20 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:21 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:22 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:23 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:24 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:25 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:26 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:27 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:28 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:29 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:30 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:31 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:32 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:33 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:34 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:35 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:36 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:37 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:38 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:39 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:40 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:41 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:42 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:43 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:44 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:45 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:46 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:47 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:48 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:49 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:50 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:51 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:52 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:53 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:54 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:55 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:56 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:57 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:58 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:59 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:60 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:61 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:62 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:63 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:64 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:65 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:66 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:67 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:68 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:69 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:70 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:71 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:72 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:73 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:74 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:75 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:76 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:77 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:78 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:79 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst}] -to [get_cells [list {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:140 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:141 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:142 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:143 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:144 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:145 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:146 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:147 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:148 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:149 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:150 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:151 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:152 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:153 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:154 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:155 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:156 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:157 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:158 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:159 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:160 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:161 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:162 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:163 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:164 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:165 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:166 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:167 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:168 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:169 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:170 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:171 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:172 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:173 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:174 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:175 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:176 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:177 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:178 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:179 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:180 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:181 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:182 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:183 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:184 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:185 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:186 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:187 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:188 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:189 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:190 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:191 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:192 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:193 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:194 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:195 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:196 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:197 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}
set_property src_info {type:SCOPED_XDC file:198 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}
set_property src_info {type:SCOPED_XDC file:199 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_OCL_SLV/AXIL_OCL_REG_SLC]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/DDR_A_TST_AXI4_REG_SLC_2]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/DDR_B_TST_AXI4_REG_SLC_2]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/DDR_A_TST_AXI4_REG_SLC_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/DDR_B_TST_AXI4_REG_SLC_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells CL_DMA_PCIS_SLV/PCI_AXL_REG_SLC]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_0/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_1/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells SH_DDR/ddr_cores.DDR4_2/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd}]
