{"vcs1":{"timestamp_begin":1678049555.590026616, "rt":0.41, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1678049556.058834408, "rt":0.38, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1678049556.489959670, "rt":0.19, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678049555.299147412}
{"VCS_COMP_START_TIME": 1678049555.299147412}
{"VCS_COMP_END_TIME": 1678049556.744925502}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338624}}
{"stitch_vcselab": {"peak_mem": 238960}}
