INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/2020.1_Projects/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/new/ring_osc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_osc
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/2020.1_Projects/Ring_Oscillator/Ring_Oscillator.srcs/sources_1/new/ring_osc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_osc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/2020.1_Projects/Ring_Oscillator/Ring_Oscillator.srcs/sim_1/new/tb_ring_osc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ring_osc_top
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Xilinx/Vivado/2020.1_Projects/Ring_Oscillator/Ring_Oscillator.srcs/sim_1/new/tb_ring_osc_top.v:49]
