m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation
Eencoder
Z0 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
32
Z3 !s110 1716659411
!i10b 1
Z4 w1716653086
!i122 175
Z5 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation
Z6 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/encoder.vhd
Z7 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/encoder.vhd
l0
L9 1
VWQ66[^a2l@R8fIEFc6zle1
!s100 j]lc7AQBdgc5US0?;9ZXG2
Z8 OV;C;2020.1;71
Z9 !s108 1716659411.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/encoder.vhd|
Z11 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/encoder.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Aencoder_rtl
R0
R1
R2
Z14 DEx4 work 7 encoder 0 22 WQ66[^a2l@R8fIEFc6zle1
32
R3
!i10b 1
!i122 175
l39
L18 49
V6infM[P]7;l[C<n4L1XAQ0
!s100 V?`=i0Kn524WS@6fll;931
R8
R9
R10
R11
!i113 1
R12
R13
Eencoder_tb
Z15 DPx4 work 7 pack_tb 0 22 VLRFnhV[1M^DV7T:zEL5d3
Z16 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R0
R1
R2
32
Z17 !s110 1716659412
!i10b 1
Z18 w1716148983
!i122 181
R5
Z19 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/encoder_tb.vhd
Z20 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/encoder_tb.vhd
l0
L9 1
Vj7S>jH`j<bcDB82P8Z_O]2
!s100 D>Dho8N=[?Y3SRZQUIO2<0
R8
Z21 !s108 1716659412.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/encoder_tb.vhd|
Z23 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/encoder_tb.vhd|
!i113 1
R12
R13
Aencoder_behav
R14
R15
R16
R0
R1
R2
DEx4 work 10 encoder_tb 0 22 j7S>jH`j<bcDB82P8Z_O]2
32
R17
!i10b 1
!i122 181
l21
L12 120
VzHF<;>kPFVjXaD2;5XBnJ2
!s100 7b:471CN6FgDP?jJRaPgH3
R8
R21
R22
R23
!i113 1
R12
R13
Efifo
Z24 w1716674707
R0
R1
R2
!i122 204
R5
Z25 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo.vhd
Z26 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo.vhd
l0
L11 1
Ve4cN7jFjM3NC9OZ4VYH^j3
!s100 aSmkYDOeX_OP18SO?gVS30
R8
32
Z27 !s110 1716753455
!i10b 1
Z28 !s108 1716753454.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo.vhd|
Z30 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo.vhd|
!i113 1
R12
R13
Afifo_rtl
Z31 DEx4 work 8 fifo_ram 0 22 Yf`9im4Qe[cPVc<nT4SZ32
Z32 DEx4 work 12 fifo_control 0 22 Km87O4WbGFhHQQ?T0h[dT0
R0
R1
R2
Z33 DEx4 work 4 fifo 0 22 e4cN7jFjM3NC9OZ4VYH^j3
!i122 204
l35
Z34 L23 53
Z35 VfgV?AOfA]`<F1STG4Ub_V2
Z36 !s100 I]LNODZ7XTIz@@mZNJO:^1
R8
32
R27
!i10b 1
R28
R29
R30
!i113 1
R12
R13
Efifo_control
R0
R1
R2
32
R17
!i10b 1
Z37 w1716641641
!i122 179
R5
Z38 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo_control.vhd
Z39 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo_control.vhd
l0
Z40 L12 1
VKm87O4WbGFhHQQ?T0h[dT0
!s100 od9]K^`4>oFTWHQ=dA]YJ0
R8
R21
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo_control.vhd|
Z42 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo_control.vhd|
!i113 1
R12
R13
Afifo_control_rtl
R0
R1
R2
R32
32
R17
!i10b 1
!i122 179
l31
L24 39
Vi`dRl4_KLd5nekFMn`jLd1
!s100 ]4KH5;mT1;gLZW0CBgRRa1
R8
R21
R41
R42
!i113 1
R12
R13
Efifo_control_tb
R15
R16
R0
R1
R2
32
Z43 !s110 1716659413
!i10b 1
Z44 w1716636693
!i122 186
R5
Z45 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_control_tb.vhd
Z46 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_control_tb.vhd
l0
L9 1
VWE6WIPDeV]`i<A]UMnIZ]0
!s100 HDzQCQ=nBFU53nP_IHB;_0
R8
Z47 !s108 1716659413.000000
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_control_tb.vhd|
Z49 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_control_tb.vhd|
!i113 1
R12
R13
Afifo_control_behav
R32
R15
R16
R0
R1
R2
DEx4 work 15 fifo_control_tb 0 22 WE6WIPDeV]`i<A]UMnIZ]0
32
R43
!i10b 1
!i122 186
l26
L12 78
V3AQ5WlSg@3h:lMYcHzCSH3
!s100 :cA7fOY1UelnAZP`JQzZI0
R8
R47
R48
R49
!i113 1
R12
R13
Efifo_ram
R0
R1
R2
32
R17
!i10b 1
Z50 w1716240341
!i122 180
R5
Z51 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo_ram.vhd
Z52 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo_ram.vhd
l0
R40
VYf`9im4Qe[cPVc<nT4SZ32
!s100 l4b^2^1ZF<GIDUiD<kW<@3
R8
R21
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo_ram.vhd|
Z54 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/fifo/fifo_ram.vhd|
!i113 1
R12
R13
Afifo_ram_rtl
R0
R1
R2
R31
32
R17
!i10b 1
!i122 180
l28
L23 16
VTYRQYg<i00g3z]?aN9@2e1
!s100 [A=W>bfW]Pc_bQ=R;oj>Y3
R8
R21
R53
R54
!i113 1
R12
R13
Efifo_ram_tb
R15
R16
R0
R1
R2
32
R43
!i10b 1
Z55 w1716248536
!i122 185
R5
Z56 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_ram_tb.vhd
Z57 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_ram_tb.vhd
l0
L9 1
VfVjC?<YcR;6<RfO89RR8X0
!s100 8_6D]e<TIJz]EnYSWQ7^P1
R8
R47
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_ram_tb.vhd|
Z59 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_ram_tb.vhd|
!i113 1
R12
R13
Afifo_ram_behav
R31
R15
R16
R0
R1
R2
DEx4 work 11 fifo_ram_tb 0 22 fVjC?<YcR;6<RfO89RR8X0
32
R43
!i10b 1
!i122 185
l24
L12 140
V<YYFmhZPRMIhIz@nlnERQ2
!s100 3@5gaej=T`kcKj[]l^I9`1
R8
R47
R58
R59
!i113 1
R12
R13
Efifo_tb
Z60 w1716675173
R15
R16
R0
R1
R2
!i122 203
R5
Z61 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_tb.vhd
Z62 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_tb.vhd
l0
L9 1
V3mE56B6nd;06]GRX1NeKI1
!s100 <Gz:?UKob@WjH:N`G:N0_2
R8
32
Z63 !s110 1716753452
!i10b 1
Z64 !s108 1716753451.000000
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_tb.vhd|
Z66 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/fifo_tb.vhd|
!i113 1
R12
R13
Afifo_behav
R33
R15
R16
R0
R1
R2
DEx4 work 7 fifo_tb 0 22 3mE56B6nd;06]GRX1NeKI1
!i122 203
l24
L12 71
VG<0ozl_9^QEGlc:Xd;FJO0
!s100 kSWWJ:D3078T>684o`LDG2
R8
32
R63
!i10b 1
R64
R65
R66
!i113 1
R12
R13
Ppack_tb
R0
R1
R2
32
b1
R17
!i10b 1
b1
!i122 182
w1711661093
R5
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/pack_tb_header.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/pack_tb_header.vhd
l0
L5 1
VVLRFnhV[1M^DV7T:zEL5d3
!s100 TEcfl97TH4X@@NC75C?Ko2
R8
b1
R21
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/pack_tb_header.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/pack_tb_header.vhd|
!i113 1
R12
R13
Bbody
R15
R0
R1
R2
32
R17
!i10b 1
!i122 182
w1711660441
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/pack_tb_body.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/pack_tb_body.vhd
l0
L7 1
V1QAI50iOLbXM=b_z2HmYB0
!s100 H7TLlMmRZ>YoVAkdkhfb10
R8
R21
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/pack_tb_body.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/pack_tb_body.vhd|
!i113 1
R12
R13
Ergb_display
R0
R1
R2
32
Z67 !s110 1716659414
!i10b 1
Z68 w1716653095
!i122 189
R5
Z69 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/rgb_display.vhd
Z70 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/rgb_display.vhd
l0
L22 1
Vj0m4m[YJ[76B:kO@Vz93K0
!s100 nC=C[=gU?7Bl>c3mc^Td80
R8
Z71 !s108 1716659414.000000
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/rgb_display.vhd|
Z73 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/rgb_display.vhd|
!i113 1
R12
R13
Argb_display_rtl
Z74 DEx4 work 6 spi_tx 0 22 heACLWF1]j9?E[DLE3?LN1
R33
R14
Z75 DEx4 work 7 uart_rx 0 22 3:BQY=d7@@SoT154k543X1
DEx9 altera_mf 3 pll 0 22 I<G4QOD_ZEQgzD=e71_LR0
R0
R1
R2
Z76 DEx4 work 11 rgb_display 0 22 j0m4m[YJ[76B:kO@Vz93K0
32
R67
!i10b 1
!i122 189
l50
L39 61
VclKFE22oTe<hG=OUPTaY61
!s100 kM47AQl@?:PTi4kb:h2ca2
R8
R71
R72
R73
!i113 1
R12
R13
Ergb_display_tb
R15
R16
R0
R1
R2
32
R67
!i10b 1
Z77 w1716413951
!i122 188
R5
Z78 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/rgb_display_tb.vhd
Z79 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/rgb_display_tb.vhd
l0
L9 1
VdBSHa3d@nzhgCiG8W2]2K0
!s100 a]HhP4R6^E:Q>zdFV?bLb2
R8
R47
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/rgb_display_tb.vhd|
Z81 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/rgb_display_tb.vhd|
!i113 1
R12
R13
Argb_display_behav
R76
R15
R16
R0
R1
R2
DEx4 work 14 rgb_display_tb 0 22 dBSHa3d@nzhgCiG8W2]2K0
32
R67
!i10b 1
!i122 188
l40
L12 184
V`EFkVXZl61k^n^0Q9k1ND0
!s100 nc<@ERkOJEFA>jJ^0[GOM3
R8
R47
R80
R81
!i113 1
R12
R13
Espi_tx
R0
R1
R2
32
Z82 !s110 1716665211
!i10b 1
Z83 w1716663701
!i122 190
R5
Z84 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/spi_tx.vhd
Z85 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/spi_tx.vhd
l0
L16 1
VheACLWF1]j9?E[DLE3?LN1
!s100 e6>]KnYDdX>Ie@:MdTG0Z3
R8
Z86 !s108 1716665211.000000
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/spi_tx.vhd|
Z88 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/spi_tx.vhd|
!i113 1
R12
R13
Aspi_tx_rtl
R0
R1
R2
R74
32
R82
!i10b 1
!i122 190
l128
L31 325
VAKKk42kkG]7L:R6MgNN0F1
!s100 MzdRB<KNJ<]Gz^VeBGmgA1
R8
R86
R87
R88
!i113 1
R12
R13
Espi_tx_tb
R15
R16
R0
R1
R2
32
Z89 !s110 1716665754
!i10b 1
Z90 w1716665729
!i122 191
R5
Z91 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/spi_tx_tb.vhd
Z92 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/spi_tx_tb.vhd
l0
L9 1
Vo]eofMiJKN8J:oH45_B^<3
!s100 S`biP4aalKk]UfTTJ_jiA0
R8
Z93 !s108 1716665754.000000
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/spi_tx_tb.vhd|
Z95 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/spi_tx_tb.vhd|
!i113 1
R12
R13
Aspi_tx_behav
R74
R15
R16
R0
R1
R2
DEx4 work 9 spi_tx_tb 0 22 o]eofMiJKN8J:oH45_B^<3
32
R89
!i10b 1
!i122 191
l30
L12 148
VUiKVbjARC_lH^hWh?M>a53
!s100 ii5NBl7CnQaD]B[VW^n7G1
R8
R93
R94
R95
!i113 1
R12
R13
Euart_rx
R0
R1
R2
32
Z96 !s110 1716665842
!i10b 1
Z97 w1716663648
!i122 192
R5
Z98 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/uart_rx.vhd
Z99 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/uart_rx.vhd
l0
L13 1
V3:BQY=d7@@SoT154k543X1
!s100 oE1<<@`AMQ`DYXT6fkWD11
R8
Z100 !s108 1716665842.000000
Z101 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/uart_rx.vhd|
Z102 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/src/lib/uart_rx.vhd|
!i113 1
R12
R13
Auart_rx_rtl
R0
R1
R2
R75
32
R96
!i10b 1
!i122 192
l42
L23 88
V^n;0]LT8<a3:NQQHU=Z>X3
!s100 G4[U_Vz^ne>Bn:]=12Z=V3
R8
R100
R101
R102
!i113 1
R12
R13
Euart_rx_tb
R15
R16
R0
R1
R2
32
R43
!i10b 1
Z103 w1716148631
!i122 184
R5
Z104 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/uart_rx_tb.vhd
Z105 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/uart_rx_tb.vhd
l0
L9 1
Vn<oN_`B@]Jd6KHF<W8n4K2
!s100 _M==S8ogIaD1AgYYB]oj32
R8
R47
Z106 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/uart_rx_tb.vhd|
Z107 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P11_ILI9341_HC06_FIFO/simulation/testbench/uart_rx_tb.vhd|
!i113 1
R12
R13
Auart_rx_behav
R75
R15
R16
R0
R1
R2
DEx4 work 10 uart_rx_tb 0 22 n<oN_`B@]Jd6KHF<W8n4K2
32
R43
!i10b 1
!i122 184
l24
L12 133
V@02Ro7i57_IV[im@om2oO1
!s100 NLB<iNd0NQjU5`PAzVIO]1
R8
R47
R106
R107
!i113 1
R12
R13
