--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248428 paths analyzed, 30395 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.943ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk00000018 (SLICE_X77Y89.CIN), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk00000018 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.943ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_addfp/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y107.XQ     Tcko                  0.360   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X40Y146.F2     net (fanout=606)      2.554   tfm_inst/CalculateVdd_mux
    SLICE_X40Y146.X      Tilo                  0.195   N4387
                                                       tfm_inst/addfpa<28>38_SW0
    SLICE_X55Y137.F1     net (fanout=1)        1.537   N4387
    SLICE_X55Y137.X      Tilo                  0.194   tfm_inst/addfpa<28>38
                                                       tfm_inst/addfpa<28>38
    SLICE_X69Y76.F1      net (fanout=1)        2.543   tfm_inst/addfpa<28>38
    SLICE_X69Y76.X       Tilo                  0.194   tfm_inst/inst_addfp/sig00000323
                                                       tfm_inst/addfpa<28>80
    SLICE_X77Y88.G1      net (fanout=5)        1.380   tfm_inst/addfpa<28>
    SLICE_X77Y88.COUT    Topcyg                0.559   tfm_inst/inst_addfp/sig0000033d
                                                       tfm_inst/inst_addfp/blk0000029a
                                                       tfm_inst/inst_addfp/blk0000004f
    SLICE_X77Y89.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000033d
    SLICE_X77Y89.CLK     Tcinck                0.427   tfm_inst/inst_addfp/sig00000422
                                                       tfm_inst/inst_addfp/sig0000033d_rt
                                                       tfm_inst/inst_addfp/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      9.943ns (1.929ns logic, 8.014ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk00000018 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.830ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y121.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X40Y146.G1     net (fanout=192)      1.366   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X40Y146.Y      Tilo                  0.195   N4387
                                                       tfm_inst/addfpa<28>20
    SLICE_X40Y146.F1     net (fanout=1)        0.900   tfm_inst/addfpa<28>20/O
    SLICE_X40Y146.X      Tilo                  0.195   N4387
                                                       tfm_inst/addfpa<28>38_SW0
    SLICE_X55Y137.F1     net (fanout=1)        1.537   N4387
    SLICE_X55Y137.X      Tilo                  0.194   tfm_inst/addfpa<28>38
                                                       tfm_inst/addfpa<28>38
    SLICE_X69Y76.F1      net (fanout=1)        2.543   tfm_inst/addfpa<28>38
    SLICE_X69Y76.X       Tilo                  0.194   tfm_inst/inst_addfp/sig00000323
                                                       tfm_inst/addfpa<28>80
    SLICE_X77Y88.G1      net (fanout=5)        1.380   tfm_inst/addfpa<28>
    SLICE_X77Y88.COUT    Topcyg                0.559   tfm_inst/inst_addfp/sig0000033d
                                                       tfm_inst/inst_addfp/blk0000029a
                                                       tfm_inst/inst_addfp/blk0000004f
    SLICE_X77Y89.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000033d
    SLICE_X77Y89.CLK     Tcinck                0.427   tfm_inst/inst_addfp/sig00000422
                                                       tfm_inst/inst_addfp/sig0000033d_rt
                                                       tfm_inst/inst_addfp/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      9.830ns (2.104ns logic, 7.726ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk00000018 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.709ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk00000018
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y119.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X40Y131.G3     net (fanout=218)      1.267   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X40Y131.Y      Tilo                  0.195   N4357
                                                       tfm_inst/addfpa<23>20
    SLICE_X40Y131.F1     net (fanout=1)        0.648   tfm_inst/addfpa<23>20/O
    SLICE_X40Y131.X      Tilo                  0.195   N4357
                                                       tfm_inst/addfpa<23>38_SW0
    SLICE_X50Y111.F4     net (fanout=1)        1.593   N4357
    SLICE_X50Y111.X      Tilo                  0.195   tfm_inst/addfpa<23>38
                                                       tfm_inst/addfpa<23>38
    SLICE_X69Y75.F3      net (fanout=1)        2.532   tfm_inst/addfpa<23>38
    SLICE_X69Y75.X       Tilo                  0.194   tfm_inst/inst_addfp/sig0000031e
                                                       tfm_inst/addfpa<23>80
    SLICE_X77Y88.F2      net (fanout=5)        1.530   tfm_inst/addfpa<23>
    SLICE_X77Y88.COUT    Topcyf                0.573   tfm_inst/inst_addfp/sig0000033d
                                                       tfm_inst/inst_addfp/blk000002a2
                                                       tfm_inst/inst_addfp/blk00000050
                                                       tfm_inst/inst_addfp/blk0000004f
    SLICE_X77Y89.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000033d
    SLICE_X77Y89.CLK     Tcinck                0.427   tfm_inst/inst_addfp/sig00000422
                                                       tfm_inst/inst_addfp/sig0000033d_rt
                                                       tfm_inst/inst_addfp/blk00000018
    -------------------------------------------------  ---------------------------
    Total                                      9.709ns (2.139ns logic, 7.570ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk0000009d (SLICE_X56Y177.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000009d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.868ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/b0.inst_fixed2float/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y125.G1     net (fanout=656)      3.649   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y125.Y      Tilo                  0.195   N4263
                                                       tfm_inst/fixed2floata<0>42
    SLICE_X44Y125.F3     net (fanout=2)        0.218   tfm_inst/N298
    SLICE_X44Y125.X      Tilo                  0.195   N4263
                                                       tfm_inst/fixed2floatce8_SW0
    SLICE_X44Y127.G4     net (fanout=1)        0.342   N4263
    SLICE_X44Y127.Y      Tilo                  0.195   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce8
    SLICE_X44Y127.F3     net (fanout=1)        0.213   tfm_inst/fixed2floatce8/O
    SLICE_X44Y127.X      Tilo                  0.195   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X56Y177.CE     net (fanout=99)       3.752   tfm_inst/fixed2floatce
    SLICE_X56Y177.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig00000161
                                                       tfm_inst/b0.inst_fixed2float/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      9.868ns (1.694ns logic, 8.174ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000009d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.519ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/b0.inst_fixed2float/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y119.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X44Y154.G2     net (fanout=218)      3.032   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X44Y154.Y      Tilo                  0.195   N4575
                                                       tfm_inst/fixed2floatce22_SW0
    SLICE_X44Y154.F4     net (fanout=1)        0.159   tfm_inst/fixed2floatce22_SW0/O
    SLICE_X44Y154.X      Tilo                  0.195   N4575
                                                       tfm_inst/fixed2floatce48_SW0
    SLICE_X44Y127.F4     net (fanout=1)        1.077   N4575
    SLICE_X44Y127.X      Tilo                  0.195   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X56Y177.CE     net (fanout=99)       3.752   tfm_inst/fixed2floatce
    SLICE_X56Y177.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig00000161
                                                       tfm_inst/b0.inst_fixed2float/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      9.519ns (1.499ns logic, 8.020ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000009d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.403ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/b0.inst_fixed2float/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.YQ     Tcko                  0.340   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X44Y154.F2     net (fanout=692)      3.290   tfm_inst/CalculatePixOS_mux
    SLICE_X44Y154.X      Tilo                  0.195   N4575
                                                       tfm_inst/fixed2floatce48_SW0
    SLICE_X44Y127.F4     net (fanout=1)        1.077   N4575
    SLICE_X44Y127.X      Tilo                  0.195   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X56Y177.CE     net (fanout=99)       3.752   tfm_inst/fixed2floatce
    SLICE_X56Y177.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig00000161
                                                       tfm_inst/b0.inst_fixed2float/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      9.403ns (1.284ns logic, 8.119ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk0000009c (SLICE_X56Y177.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000009c (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.868ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/b0.inst_fixed2float/blk0000009c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y125.G1     net (fanout=656)      3.649   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y125.Y      Tilo                  0.195   N4263
                                                       tfm_inst/fixed2floata<0>42
    SLICE_X44Y125.F3     net (fanout=2)        0.218   tfm_inst/N298
    SLICE_X44Y125.X      Tilo                  0.195   N4263
                                                       tfm_inst/fixed2floatce8_SW0
    SLICE_X44Y127.G4     net (fanout=1)        0.342   N4263
    SLICE_X44Y127.Y      Tilo                  0.195   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce8
    SLICE_X44Y127.F3     net (fanout=1)        0.213   tfm_inst/fixed2floatce8/O
    SLICE_X44Y127.X      Tilo                  0.195   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X56Y177.CE     net (fanout=99)       3.752   tfm_inst/fixed2floatce
    SLICE_X56Y177.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig00000161
                                                       tfm_inst/b0.inst_fixed2float/blk0000009c
    -------------------------------------------------  ---------------------------
    Total                                      9.868ns (1.694ns logic, 8.174ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000009c (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.519ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/b0.inst_fixed2float/blk0000009c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y119.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X44Y154.G2     net (fanout=218)      3.032   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X44Y154.Y      Tilo                  0.195   N4575
                                                       tfm_inst/fixed2floatce22_SW0
    SLICE_X44Y154.F4     net (fanout=1)        0.159   tfm_inst/fixed2floatce22_SW0/O
    SLICE_X44Y154.X      Tilo                  0.195   N4575
                                                       tfm_inst/fixed2floatce48_SW0
    SLICE_X44Y127.F4     net (fanout=1)        1.077   N4575
    SLICE_X44Y127.X      Tilo                  0.195   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X56Y177.CE     net (fanout=99)       3.752   tfm_inst/fixed2floatce
    SLICE_X56Y177.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig00000161
                                                       tfm_inst/b0.inst_fixed2float/blk0000009c
    -------------------------------------------------  ---------------------------
    Total                                      9.519ns (1.499ns logic, 8.020ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000009c (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.403ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/b0.inst_fixed2float/blk0000009c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.YQ     Tcko                  0.340   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X44Y154.F2     net (fanout=692)      3.290   tfm_inst/CalculatePixOS_mux
    SLICE_X44Y154.X      Tilo                  0.195   N4575
                                                       tfm_inst/fixed2floatce48_SW0
    SLICE_X44Y127.F4     net (fanout=1)        1.077   N4575
    SLICE_X44Y127.X      Tilo                  0.195   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X56Y177.CE     net (fanout=99)       3.752   tfm_inst/fixed2floatce
    SLICE_X56Y177.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig00000161
                                                       tfm_inst/b0.inst_fixed2float/blk0000009c
    -------------------------------------------------  ---------------------------
    Total                                      9.403ns (1.284ns logic, 8.119ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X1Y19.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.123 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X1Y19.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e8
    DSP48_X1Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X1Y19.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.123 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X1Y19.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000f1
    DSP48_X1Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X1Y19.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.123 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X1Y19.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e9
    DSP48_X1Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X3Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X2Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X1Y21.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.943|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 248428 paths, 0 nets, and 56857 connections

Design statistics:
   Minimum period:   9.943ns{1}   (Maximum frequency: 100.573MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 10 21:44:22 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 685 MB



