<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>AMCNTENSET1</reg_short_name>
        
        <reg_long_name>Activity Monitors Count Enable Set Register 1</reg_long_name>

        <power_domain_text>It is <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> whether AMCNTENSET1 is implemented in the Core power domain or in the Debug power domain</power_domain_text>


      
        <reg_condition otherwise="RES0">when FEAT_AMUv1 is implemented</reg_condition>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>AMU</reg_component>
    <reg_offset><hexnumber>0xC04</hexnumber></reg_offset>
    <reg_instance>AMCNTENSET1</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value>

      </reg_reset_value>

      <reg_mappings>
        



      
      <reg_mapping>
        
  

    

    <mapped_name filename="AArch64-amcntenset1_el0.xml">AMCNTENSET1_EL0</mapped_name>
  <mapped_type>Architectural</mapped_type>
      <mapped_execution_state>AArch64</mapped_execution_state>
    <mapped_from_startbit>31</mapped_from_startbit>
    <mapped_from_endbit>0</mapped_from_endbit>
    <mapped_to_startbit>31</mapped_to_startbit>
    <mapped_to_endbit>0</mapped_to_endbit>
    <mapped_from_rangeset output="31:0">
      <range>
        <msb>31</msb>
        <lsb>0</lsb>
      </range>
    </mapped_from_rangeset>
    <mapped_to_rangeset output="31:0">
      <range>
        <msb>31</msb>
        <lsb>0</lsb>
      </range>
    </mapped_to_rangeset>

      </reg_mapping>
      
      <reg_mapping>
        
  

    

    <mapped_name filename="AArch32-amcntenset1.xml">AMCNTENSET1</mapped_name>
  <mapped_type>Architectural</mapped_type>
      <mapped_execution_state>AArch32</mapped_execution_state>
    <mapped_from_startbit>31</mapped_from_startbit>
    <mapped_from_endbit>0</mapped_from_endbit>
    <mapped_to_startbit>31</mapped_to_startbit>
    <mapped_to_endbit>0</mapped_to_endbit>
    <mapped_from_rangeset output="31:0">
      <range>
        <msb>31</msb>
        <lsb>0</lsb>
      </range>
    </mapped_from_rangeset>
    <mapped_to_rangeset output="31:0">
      <range>
        <msb>31</msb>
        <lsb>0</lsb>
      </range>
    </mapped_to_rangeset>

      </reg_mapping>

      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Enable control bits for the auxiliary activity monitors event counters, <register_link state="ext" id="ext-amevcntr1n.xml">AMEVCNTR1&lt;n&gt;</register_link>.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>Activity Monitors registers</reg_group>
      </reg_groups>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>AMCNTENSET1 is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_16" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>31</field_msb>
    <field_lsb>16</field_lsb>
    <rel_range>31:16</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-15_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="True" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>P&lt;n&gt;</field_name>
    <field_msb>15</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>15:0</rel_range>
    <field_description order="before"><para>Activity monitor event counter enable bit for <register_link state="ext" id="ext-amevcntr1n.xml">AMEVCNTR1&lt;n&gt;</register_link>.</para>
<para>When N is less than 16, bits [15:N] are RAZ, where N is the value in <register_link state="ext" id="ext-amcgcr.xml">AMCGCR</register_link>.CG1NC.</para>
<para>Possible values of each bit are:</para></field_description>
    <field_array_indexes index_variable="n" element_size="1" range_specifier="n">
      <field_array_index>
        <field_array_start>15</field_array_start>
        <field_array_end>0</field_array_end>
      </field_array_index>
    </field_array_indexes>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>When read, means that <register_link state="ext" id="ext-amevcntr1n.xml">AMEVCNTR1&lt;n&gt;</register_link> is disabled.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>When read, means that <register_link state="ext" id="ext-amevcntr1n.xml">AMEVCNTR1&lt;n&gt;</register_link> is enabled.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset reset_type="AMU">
        <field_reset_number>0</field_reset_number>
      </field_reset>
    </field_resets>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_16" msb="31" lsb="16"/>
  <fieldat id="fieldset_0-15_0" label="P15" msb="15" lsb="15"/>
  <fieldat id="fieldset_0-15_0" label="P14" msb="14" lsb="14"/>
  <fieldat id="fieldset_0-15_0" label="P13" msb="13" lsb="13"/>
  <fieldat id="fieldset_0-15_0" label="P12" msb="12" lsb="12"/>
  <fieldat id="fieldset_0-15_0" label="P11" msb="11" lsb="11"/>
  <fieldat id="fieldset_0-15_0" label="P10" msb="10" lsb="10"/>
  <fieldat id="fieldset_0-15_0" label="P9" msb="9" lsb="9"/>
  <fieldat id="fieldset_0-15_0" label="P8" msb="8" lsb="8"/>
  <fieldat id="fieldset_0-15_0" label="P7" msb="7" lsb="7"/>
  <fieldat id="fieldset_0-15_0" label="P6" msb="6" lsb="6"/>
  <fieldat id="fieldset_0-15_0" label="P5" msb="5" lsb="5"/>
  <fieldat id="fieldset_0-15_0" label="P4" msb="4" lsb="4"/>
  <fieldat id="fieldset_0-15_0" label="P3" msb="3" lsb="3"/>
  <fieldat id="fieldset_0-15_0" label="P2" msb="2" lsb="2"/>
  <fieldat id="fieldset_0-15_0" label="P1" msb="1" lsb="1"/>
  <fieldat id="fieldset_0-15_0" label="P0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <para>If the number of auxiliary activity monitor event counters implemented is zero, reads of AMCNTENSET1 are RAZ. Software must treat reserved accesses as <arm-defined-word>RES0</arm-defined-word>. See <xref browsertext="'Access requirements for reserved and unallocated registers'" filename="I_requirements_for_memory__.fm" linkend="CEGBCACC"/>.</para>

      </access_permission_text>
      <access_permission_text>
        <note><para>The number of auxiliary activity monitor counters implemented is zero exactly when <register_link state="ext" id="ext-amcfgr.xml">AMCFGR</register_link>.NCG == <binarynumber>0b0000</binarynumber>.</para></note>
      </access_permission_text>






      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>