FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Venkataramani, G
AF Venkataramani, Guru
TI Special Issue on Security and Privacy-Preserving Execution Environments
SO IEEE MICRO
LA English
DT Article
DE Special issues and sections; Computer security; Privacy; Computer
   architecture; Machine learning algorithms; Cryptography; Nonvolatile
   memory; Computational modeling; System analysis and design; Digital
   preservation
AB This Special Issue on Security and Privacy-Preserving Execution Environments highlights emerging security and privacy challenges and explores the novel computer architectures that effectively address these issues. The articles cover a wide-ranging set of topics, including security of neural networks, nonvolatile and persistent memory technologies, acceleration of postquantum cryptography (PQC) and homomorphic encryption (HE), and detection of trojan circuits without golden models, to name a few. The articles present a vivid illustration of the newer threat vectors as well as outline opportunities to fortify computer architectures against attackers targeting system security and privacy.
C1 [Venkataramani, Guru] George Washington Univ, Washington, DC 20052 USA.
C3 George Washington University
RP Venkataramani, G (corresponding author), George Washington Univ, Washington, DC 20052 USA.
EM guruv@gwu.edu
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 6
EP 7
DI 10.1109/MM.2023.3302730
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500004
OA Bronze
DA 2024-07-18
ER

PT J
AU Christie, D
   Clark, M
   Schulte, M
AF Christie, Dave
   Clark, Mike
   Schulte, Mike
TI What Made Us Stronger: An Inside Look Back at the History of AMD
   Microprocessor Development
SO IEEE MICRO
LA English
DT Article
AB AMD has transformed into an industry leader, overcoming decades of challenges that have made the company more competitive. In this article, we offer an overview of the history of AMD microprocessor development, with an insider's look at some of the engineering challenges, triumphs, and lessons along the way.
C1 [Christie, Dave; Clark, Mike; Schulte, Mike] AMD, Sunnyvale, CA 94085 USA.
RP Christie, D (corresponding author), AMD, Sunnyvale, CA 94085 USA.
EM david.christie@amd.com; michaelt.clark@amd.com; michael.schulte@amd.com
OI Schulte, Michael/0000-0003-1305-406X; Clark,
   Michael/0000-0001-8937-1315; Christie, David/0000-0002-8104-1212
CR Bircher W. L., 2014, P IEEE CUSTOM INTEGR, P1, DOI DOI 10.1109/CICC.2014.6946043
   Burd T, 2019, IEEE J SOLID-ST CIRC, V54, P133, DOI 10.1109/JSSC.2018.2873584
   Burgess B, 2011, IEEE MICRO, V31, P16, DOI 10.1109/MM.2011.2
   Butler M, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.23
   Christie D, 1996, IEEE MICRO, V16, P16, DOI 10.1109/40.491459
   Clark M, 2016, IEEE HOT CHIP SYMP
   Evers M., HOT CHIPS, P2021
   Johnson Mike, 1991, Superscalar Microprocessor Design
   Kalish H., 1998, AMD K6 3D PROCESSOR
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Meyer D., 1998, MICROPROCESSOR FORUM
   Pabst T., 1999, NEW ATHLON PROCESSOR
   Suggs D, 2020, IEEE MICRO, V40, P45, DOI 10.1109/MM.2020.2974217
NR 13
TC 0
Z9 0
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 29
EP 36
DI 10.1109/MM.2021.3115616
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100007
DA 2024-07-18
ER

PT J
AU Henry, GG
AF Henry, G. Glenn
TI From Mainframes to Microprocessors
SO IEEE MICRO
LA English
DT Article
C1 [Henry, G. Glenn] IBM Corp, Armonk, NY USA.
   [Henry, G. Glenn] Dell, Round Rock, TX USA.
C3 International Business Machines (IBM); Dell Incorporated
EM glennh@centtech.com
NR 0
TC 0
Z9 0
U1 1
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 89
EP 96
DI 10.1109/MM.2021.3112877
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100015
DA 2024-07-18
ER

PT J
AU Iyer, R
   De, V
   Illikkal, R
   Koufaty, D
   Chitlur, S
   Herdrich, A
   Khellah, M
   Hamzaoglu, F
   Karl, E
AF Iyer, Ravi
   De, Vivek
   Illikkal, Ramesh
   Koufaty, David
   Chitlur, Shushan
   Herdrich, Andrew
   Khellah, Muhammad
   Hamzaoglu, Fatih
   Karl, Eric
TI Advances in Microprocessor Cache Architectures Over the Last 25 Years
SO IEEE MICRO
LA English
DT Article
AB Over the last 25 years, the use of caches has advanced significantly in mainstream microprocessors to address the memory wall challenge. As we transformed microprocessors from single-core to multicore to manycore, innovations in the architecture, design, and management of on-die cache hierarchy were critical to enabling scaling in performance and efficiency. In addition, at the system level, as input/output (I/O) devices (e.g., networking) and accelerators (domain-specific) started to interact with general-purpose cores across shared memory, advancements in caching became important as a way of minimizing data movement and enabling faster communication. In this article, we cover some of the major advancements in cache research and development that have improved the performance and efficiency of microprocessor servers over the last 25 years. We will reflect upon several techniques including shared and distributed last-level caches (including data placement and coherence), cache Quality of Service (addressing interference between workloads), direct cache access (placing I/O data directly into CPU caches), and extending caching to off-die accelerators (CXL.cache). We will also outline potential future directions for cache research and development over the next 25 years.
C1 [Iyer, Ravi; De, Vivek; Illikkal, Ramesh; Koufaty, David; Chitlur, Shushan; Herdrich, Andrew; Khellah, Muhammad; Hamzaoglu, Fatih; Karl, Eric] Intel Corp, Hillsboro, OR 97124 USA.
C3 Intel Corporation
RP Iyer, R (corresponding author), Intel Corp, Hillsboro, OR 97124 USA.
EM ravishankar.iyer@intel.com; vivek.de@intel.com;
   Ramesh.g.illikkal@intel.com; david.a.koufaty@intel.com;
   bhushan.chitlur@intel.com; Andrew.J.Herdrich@intel.com;
   mad.m.khellah@intel.com; Fatih.hamzaoglu@intel.com;
   Eric.a.karl@intel.com
CR [Anonymous], 2017, Intel xeon processor scalable family technical overview
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Herdrich A, 2016, INT S HIGH PERF COMP, P657, DOI 10.1109/HPCA.2016.7446102
   Huggahalli R, 2005, CONF PROC INT SYMP C, P50, DOI 10.1109/ISCA.2005.23
   Iyer R., 2004, Proc. 18th Annual Int'l Conf. Supercomputing, P257
   Iyer R, 2007, PERF E R SI, V35, P25
   Karl E., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P230, DOI 10.1109/ISSCC.2012.6176988
   Khellah M, 2008, SYMP VLSI CIRCUITS, P48, DOI 10.1109/VLSIC.2008.4585947
   Khellah M, 2007, IEEE J SOLID-ST CIRC, V42, P233, DOI 10.1109/JSSC.2006.888357
   Kumar A., 2017, P HOT CHIPS 29 CUP C
   Kumar Rajesh, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P58, DOI 10.1109/ISSCC.2009.4977306
   Kurd Nasser A., 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P96, DOI 10.1109/ISSCC.2010.5434033
   Papazian Irma Esmer, 2020, 2020 IEEE Hot Chips 32 Symposium (HCS), DOI 10.1109/HCS49909.2020.9220434
   Sharma DebendraDas., 2019, Compute Express Link
   Yuan YF, 2021, CONF PROC INT SYMP C, P112, DOI 10.1109/ISCA52012.2021.00018
   Zhao L, 2010, PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), P121, DOI 10.1145/1787275.1787314
NR 16
TC 4
Z9 5
U1 5
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 78
EP 88
DI 10.1109/MM.2021.3114903
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100014
DA 2024-07-18
ER

PT J
AU Kattan, H
   Chung, SW
   Henkel, J
   Amrouch, H
AF Kattan, Hammam
   Chung, Sung Woo
   Henkel, Joerg
   Amrouch, Hussam
TI On-Demand Mobile CPU Cooling With Thin-Film Thermoelectric Array
SO IEEE MICRO
LA English
DT Article
AB On-demand cooling is inevitable to maximize the processor's performance, while fulfilling thermal constraints-this holds more in advanced technologies, where localized hotspots change during runtime. In this work, we propose to adopt an array of thin-film thermoelectric (TE) devices, which is integrated within the chip packaging, for both cooling and energy-harvesting purposes. Each TE device within the array can be during the runtime enabled either for energy harvesting or on-demand cooling. Our approach is implemented and evaluated using a mature finite elements analysis tool in which a commercial multicore mobile chip is modeled after careful calibrations together with state-of-the-art TE devices. Results demonstrate that our approach reduces the peak temperature by up to 24 degrees C and the average temperature by 10 degrees C across various benchmarks with the cost of 67.5 mW. Additionally, the harvested energy from the array of TE devices compensates for 89% of the required cooling energy.
C1 [Kattan, Hammam] Karlsruhe Inst Technol, Chair Embedded Syst CES, D-76131 Karlsruhe, Germany.
   [Chung, Sung Woo] Korea Univ, Dept Comp Sci, Seoul 136713, South Korea.
   [Henkel, Joerg] Karlsruhe Inst Technol, Embedded Syst, D-76131 Karlsruhe, Germany.
   [Amrouch, Hussam] Univ Stuttgart, Elect Engn Fac, Semicond Test & Reliabil STAR Chair Comp Sci, D-70174 Stuttgart, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology; Korea
   University; Helmholtz Association; Karlsruhe Institute of Technology;
   University of Stuttgart
RP Kattan, H (corresponding author), Karlsruhe Inst Technol, Chair Embedded Syst CES, D-76131 Karlsruhe, Germany.
EM hammam.kattan@hotmail.com; swchung@korea.ac.kr; henkel@kit.edu;
   amrouch@iti.uni-stuttgart.de
RI Amrouch, Hussam/AFH-5124-2022
OI Amrouch, Hussam/0000-0002-5649-3102; Kattan, Hammam/0000-0002-3226-4479
CR Amrouch H, 2019, IEEE T COMPUT, V68, P1647, DOI 10.1109/TC.2019.2916869
   [Anonymous], 2017, 2017 IEEE WIR POW TR
   Choday SH, 2013, IEEE T COMP PACK MAN, V3, P2059, DOI 10.1109/TCPMT.2013.2273873
   Chowdhury I, 2009, NAT NANOTECHNOL, V4, P235, DOI [10.1038/nnano.2008.417, 10.1038/NNANO.2008.417]
   Dai YT, 2018, ACM SIGPLAN NOTICES, V53, P243, DOI [10.1145/3173162.3173188, 10.1145/3296957.3173188]
   Gong YH, 2018, IEEE DES TEST, V35, P55, DOI 10.1109/MDAT.2017.2695958
   Khdr H, 2019, IEEE T COMPUT, V68, P53, DOI 10.1109/TC.2018.2848276
   Lee H., 2016, THERMOELECTRICS DESI
   Luo ZH, 2018, IEEE T CIRCUITS-I, V65, P1744, DOI 10.1109/TCSI.2017.2757505
   Rowe D. M, 2005, THERMOELECTRICS HDB
NR 10
TC 11
Z9 12
U1 0
U2 19
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2021
VL 41
IS 4
BP 67
EP 73
DI 10.1109/MM.2021.3061335
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TF2LI
UT WOS:000670543100010
DA 2024-07-18
ER

PT J
AU Olmedilla, C
   Escudero-Sahuquillo, J
   Garcia-Garcia, PJ
   Alfaro-Cortes, F
   Sanchez, JL
   Quiles, FJ
   Sun, WH
   Yu, X
   Xu, YH
   Duato, J
AF Olmedilla, Cristina
   Escudero-Sahuquillo, Jesus
   Javier Garcia-Garcia, Pedro
   Alfaro-Cortes, Francisco
   Sanchez, Jose L.
   Quiles, Francisco J.
   Sun, Wenhao
   Yu, Xiang
   Xu, Yonghui
   Duato, Jose
TI DVL-Lossy: Isolating Congesting Flows to Optimize Packet Dropping in
   Lossy Data-Center Networks
SO IEEE MICRO
LA English
DT Article
AB The performance of lossy data-center networks (DCNs) may degrade due to packet dropping (and possible retransmission) under congestion. In this article, we propose and evaluate a solution to deal with congestion in lossy DCNs, based on the same approach as the dynamic virtual lanes technique, previously proposed for lossless DCNs. This approach consists of isolating congesting flows in special queues, so that they do not share queues with noncongesting ones. This reduces the probability of standard queues becoming congested, thus reducing the dropping (and retransmission) of noncongesting packets and improving network performance. The experiment results confirm that these benefits are achieved by adding just a single special queue per switch port.
C1 [Olmedilla, Cristina; Escudero-Sahuquillo, Jesus; Javier Garcia-Garcia, Pedro; Alfaro-Cortes, Francisco; Sanchez, Jose L.; Quiles, Francisco J.] Univ Castilla La Mancha, Dept Comp Syst, Albacete Campus, Ciudad Real 02001, Spain.
   [Sun, Wenhao; Yu, Xiang; Xu, Yonghui] Huawei Technol Co Ltd, Shenzhen 518129, Peoples R China.
   [Duato, Jose] Univ Politecn Valencia, Valencia 46022, Spain.
C3 Universidad de Castilla-La Mancha; Huawei Technologies; Universitat
   Politecnica de Valencia
RP Olmedilla, C (corresponding author), Univ Castilla La Mancha, Dept Comp Syst, Albacete Campus, Ciudad Real 02001, Spain.
EM cristina.olmedilla@uclm.es; jesus.escudero@uclm.es;
   pedrojavier.garcia@uclm.es; fco.alfaro@uclm.es; jose.sgarcia@uclm.es;
   francisco.quiles@uclm.es; sam.sunwenhao@huawei.com;
   yolanda.yu@huawei.com; xuyonghuil@huawei.com; jduato@disca.upv.es
RI Escudero-Sahuquillo, Jesus/I-6313-2017; Olmedilla,
   Cristina/ABA-4107-2022; Sánchez, José L./M-3057-2019; García, Pedro
   Javier García/R-6688-2017; Quiles, Francisco J./ABE-3887-2021
OI Escudero-Sahuquillo, Jesus/0000-0003-0835-8624; Olmedilla,
   Cristina/0000-0003-1239-0846; Sánchez, José L./0000-0002-3498-9174;
   García, Pedro Javier García/0000-0002-7350-6067; Quiles, Francisco
   J./0000-0002-8966-6225; Duato, Jose/0000-0002-7785-0607
FU Spanish MCIU [RTI2018-098156-B-C52]; European Commission
   [RTI2018-098156-B-C52]; JCCM [SBPLY/17/180501/000498]; Universidad de
   Castilla-La Mancha [31/07/2014]
FX Thisworkwas supported in part by the Spanish MCIU and European
   Commission under Project RTI2018-098156-B-C52 (MCIU/FEDER) and in part
   by JCCM under Project SBPLY/17/180501/000498. The work of Jesus
   EscuderoSahuquillo was supported by Universidad de Castilla-La Mancha
   with a postdoc position (resolution 31/07/2014).
CR Alizadeh M, 2008, ANN ALLERTON CONF, P1270, DOI 10.1109/ALLERTON.2008.4797706
   [Anonymous], 2017, NS3 SIMULATOR RDMA C
   Bai W, 2017, PROCEEDINGS OF THE 2017 ASIA-PACIFIC WORKSHOP ON NETWORKING (APNET '17), P29, DOI 10.1145/3106989.3107003
   Congdon, 2018, IEEE 802 NENDICA REP
   Gonzalez-Naharro L, 2019, NEAT'19: PROCEEDINGS OF THE 2019 ACM SIGCOMM WORKSHOP ON NETWORKING FOR EMERGING APPLICATIONS AND TECHNOLOGIES, P15, DOI 10.1145/3341558.3342200
   Mittal R, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P313, DOI 10.1145/3230543.3230557
   Mittal R, 2015, ACM SIGCOMM COMP COM, V45, P537, DOI 10.1145/2829988.2787510
   Olmedilla C, P 27 IEEE S HIGH PER, V2020, P47
   Ramakrishnan K., 2001, The Addition of Explicit Congestion Notification (ECN) to IP
   Roy A, 2015, ACM SIGCOMM COMP COM, V45, P123, DOI 10.1145/2829988.2787472
   Zhu YB, 2015, ACM SIGCOMM COMP COM, V45, P523, DOI 10.1145/2785956.2787484
   Zhu YB, 2016, PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT'16), P313, DOI 10.1145/2999572.2999593
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 37
EP 44
DI 10.1109/MM.2020.3042263
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000007
DA 2024-07-18
ER

PT J
AU Nagendra, NP
   Ayers, G
   August, DI
   Cho, HK
   Kanev, S
   Kozyrakis, C
   Krishnamurthy, T
   Litz, H
   Moseley, T
   Ranganathan, P
AF Nagendra, Nayana Prasad
   Ayers, Grant
   August, David I.
   Cho, Hyoun Kyu
   Kanev, Svilen
   Kozyrakis, Christos
   Krishnamurthy, Trivikram
   Litz, Heiner
   Moseley, Tipp
   Ranganathan, Parthasarathy
TI AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale
   Computers
SO IEEE MICRO
LA English
DT Article
DE Prefetching; Optimization; Servers; Hardware; Databases; Complexity
   theory
AB It is well known that the datacenters hosting today's cloud services waste a significant number of cycles on front-end stalls. However, prior work has provided little insights about the source of these front-end stalls and how to address them. This work analyzes the cause of instruction cache misses at a fleet-wide scale and proposes a new compiler-driven software code prefetching strategy to reduce instruction caches misses by 90%.
C1 [Nagendra, Nayana Prasad] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
   [Ayers, Grant; Cho, Hyoun Kyu] Google, Mountain View, CA USA.
   [August, David I.] Princeton Univ, Dept Comp Sci, Liberty Res Grp, Princeton, NJ 08544 USA.
   [Kanev, Svilen] Google, Translating Datactr Performance Anal Insights Per, Mountain View, CA USA.
   [Kozyrakis, Christos] Stanford Univ, Elect Engn & Comp Sci, Stanford, CA 94305 USA.
   [Krishnamurthy, Trivikram] Nvidia, Santa Clara, CA USA.
   [Litz, Heiner] Univ Calif Santa Cruz, Comp Sci & Engn Dept, Santa Cruz, CA 95064 USA.
   [Moseley, Tipp] Google, Datactr Scale Performance Anal, Mountain View, CA USA.
   [Ranganathan, Parthasarathy] Google, Nextgenerat Syst, Mountain View, CA USA.
C3 Princeton University; Google Incorporated; Princeton University; Google
   Incorporated; Stanford University; Nvidia Corporation; University of
   California System; University of California Santa Cruz; Google
   Incorporated; Google Incorporated
RP Nagendra, NP (corresponding author), Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
EM nagendra@cs.princeton.edu; ayers@cs.stanford.edu; august@princeton.edu;
   netforce@google.com; skanev@google.com; christos@cs.stanford.edu;
   trivikram.krishnamurthy@gmail.com; hlitz@ucsc.edu; tipp@google.com;
   partha.ranganathan@google.com
FU NSF [CCF-1823559]
FX This work was supported by the NSF Award CCF-1823559. Nayana Prasad
   Nagendra and Grant Ayers contributed equally to this work.
CR Ayers G, 2018, INT S HIGH PERF COMP, P643, DOI 10.1109/HPCA.2018.00061
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   Kumar R, 2018, ACM SIGPLAN NOTICES, V53, P30, DOI [10.1145/3173162.3173178, 10.1145/3296957.3173178]
   Ren G, 2010, IEEE MICRO, V30, P65, DOI 10.1109/MM.2010.68
   Sanchez D., 2013, P 40 ANN INT S COMP, P475
NR 5
TC 4
Z9 6
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 56
EP 63
DI 10.1109/MM.2020.2986212
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100008
DA 2024-07-18
ER

PT J
AU Roy, S
   Kaushik, A
   Agrawal, R
   Gergen, J
   Rouwet, W
   Arends, J
AF Roy, Sourav
   Kaushik, Arvind
   Agrawal, Rajkumar
   Gergen, Joseph
   Rouwet, Wim
   Arends, John
TI A High-Throughput Network Processor Architecture for Latency-Critical
   Applications
SO IEEE MICRO
LA English
DT Article
AB This article presents the recent advancements on the Advanced IO Processor (AIOP), a network processor architecture designed by NXP Semiconductors. The AIOP is a multicore accelerated computing architecture where each core is equipped with dedicated hardware for rapid task switching on every hardware accelerator call. A hardware preemption controller snoops on the accelerator completions and sends task preemption requests to the cores, thus reducing the latency of real-time tasks. A technique of priority thresholding is used to avoid latency uncertainty on lower priority tasks and head-of-line blocking. In this way, the AIOP handles the conflicting requirements of high throughput and low latency for next-generation wireless applications such as WiFi and 5G. In presence of frequent preemptions, the throughput reduces by only 3% on AIOP, compared to 25% on a similar network processor. Moreover, the absolute throughput and latency numbers are 2X better. The area and power overhead of adding hardware taskscheduling and preemption is only about 3%.
C1 [Roy, Sourav] NXP Semicond, Digital Networking Grp, Noida, India.
   [Kaushik, Arvind] NXP Semicond, Noida, India.
   [Agrawal, Rajkumar] NXP Semicond, IP Design Grp, Noida, India.
   [Gergen, Joseph; Rouwet, Wim] NXP Semicond, Digital Networking Grp, Austin, TX USA.
   [Arends, John] NXP Semicond, Austin, TX USA.
C3 NXP Semiconductors; NXP Semiconductors
RP Roy, S (corresponding author), NXP Semicond, Digital Networking Grp, Noida, India.
EM sourav.roy@nxp.com; arvind.kaushik@nxp.com; raj.agrawal@nxp.com;
   joseph.gergen@nxp.com; wim.rouwet@nxp.com; john.arends@nxp.com
CR Allen JR, 2003, IBM J RES DEV, V47, P177, DOI 10.1147/rd.472.0177
   [Anonymous], 2017, QORIQ LAYERSCAPE LA1
   Papaefstathiou I, 2004, IEEE MICRO, V24, P20, DOI 10.1109/MM.2004.55
   Park JJK, 2015, ACM SIGPLAN NOTICES, V50, P593, DOI [10.1145/2775054.2694346, 10.1145/2694344.2694346]
   Roy S, 2013, 2013 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS), P157, DOI 10.1109/ANCS.2013.6665198
   SNYDER JS, 1995, MICROPROCESS MICROSY, V19, P35, DOI 10.1016/0141-9331(95)93086-X
   Zhou XR, 2006, DES AUT CON, P352, DOI 10.1109/DAC.2006.229281
NR 7
TC 1
Z9 3
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 50
EP 56
DI 10.1109/MM.2019.2958896
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000008
DA 2024-07-18
ER

PT J
AU Asgari, B
   Hadidi, R
   Kim, H
   Yalamanehili, S
AF Asgari, Bahar
   Hadidi, Ramyad
   Kim, Hyesoon
   Yalamanehili, Sudhakar
TI ERIDANUS: Efficiently Running Inference of DNNs Using Systolic Arrays
SO IEEE MICRO
LA English
DT Article
AB Systolic arrays with promising attributes, such as high degree of concurrent computation and high data-reuse rate, are attractive solutions for dense linear algebra. Recently, systolic arrays have been used for accelerating the inference of deep neural networks (DNNs). However, as sparsification mechanisms are applied to DNNs during or after training, DNN inference is usually a sparse problem. Therefore, it cannot fully benefit from the fundamental advantages offered by systolic arrays. To solve this challenge, we propose Eridanus, an approach to structured pruning that produces DNNs compatible with the synchronous and rhythmic flow of data from memory to systolic arrays.
C1 [Asgari, Bahar] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Hadidi, Ramyad] Georgia Inst Technol, Comp Sci, Atlanta, GA 30332 USA.
   [Kim, Hyesoon] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
   [Yalamanehili, Sudhakar] Georgia Inst Technol, Sch Elect & Comp Engn, Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology
RP Asgari, B (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
EM bahar.asgari@ga-tech.edu; rhadidi@gatech.edu; hyesoon.kim@gatech.edu;
   sudha@gatech.edu
RI Hadidi, Ramyad/N-9454-2019; Asgari, Bahar/HJG-7096-2022
OI Hadidi, Ramyad/0000-0002-8731-1084; Asgari, Bahar/0000-0003-2305-9892
FU National Science Foundation NSF CCF [1533767]; Direct For Computer &
   Info Scie & Enginr; Division of Computing and Communication Foundations
   [1533767] Funding Source: National Science Foundation
FX The authors gratefully acknowledge the support of the National Science
   Foundation NSF CCF under Grant 1533767.
CR [Anonymous], 2016, INT C LEARNING REPRE
   [Anonymous], 2016, PRUNING CONVOLUTIONA
   [Anonymous], 2017, ARXIV PREPRINT ARXIV
   [Anonymous], GOING FULL UTILIZATI
   [Anonymous], 2019, P 56 ANN DES AUT C 2
   Anwar S, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3005348
   Catanzaro B., 2014, ARXIV NEURAL EVOLUTI
   Han S., 2015, ARXIV151000149
   Kung HT, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P821, DOI 10.1145/3297858.3304028
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Wen W, 2016, ADV NEUR IN, V29
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
NR 12
TC 17
Z9 21
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 46
EP 54
DI 10.1109/MM.2019.2930057
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600007
DA 2024-07-18
ER

PT J
AU Eckert, C
   Wang, XW
   Wang, JC
   Subramaniyan, A
   Iyer, R
   Sylvester, D
   Blaauw, D
   Das, R
AF Eckert, Charles
   Wang, Xiaowei
   Wang, Jingcheng
   Subramaniyan, Arun
   Iyer, Ravi
   Sylvester, Dennis
   Blaauw, David
   Das, Reetuparna
TI <i>Neural Cache</i>: Bit-Serial In-Cache Acceleration of Deep Neural
   Networks
SO IEEE MICRO
LA English
DT Article
AB This article presents Neural Cache architecture, which repurposes cache structures to transform them into massively parallel compute units capable of running inferences for deep neural networks. Techniques to do in situ arithmetic in SRAM arrays create efficient data mapping, and reducing data movement is proposed. Neural Cache architecture is capable of fully executing convolutional, fully connected, and pooling layers in cache. Our experimental results show that the proposed architecture can improve efficiency over a GPU by 128 x while requiring a minimal area overhead of 2%.
C1 [Eckert, Charles; Wang, Xiaowei; Subramaniyan, Arun; Das, Reetuparna] Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Wang, Jingcheng] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Iyer, Ravi] Intel Corp, Santa Clara, CA 95051 USA.
   [Sylvester, Dennis] Univ Michigan, Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Blaauw, David] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan; Intel Corporation; University
   of Michigan System; University of Michigan; University of Michigan
   System; University of Michigan
RP Eckert, C (corresponding author), Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA.
EM eckertch@umich.edu; xiaoweiw@umich.edu; jiwang@umich.edu;
   arunsub@umich.edu; ravishankar.iyer@intel.com; dmcs@umich.edu;
   blaauw@umich.edu; reetudas@umich.edu
RI Wang, Xiaowei/AAP-1687-2021
OI Das, Reetuparna/0000-0002-5894-8342
FU NSF [CAREER-1652294]; Intel Gift Award
FX The authors would like to thank members of the M-Bits research group for
   their feedback. This work was supported in part by the NSF
   CAREER-1652294 Award and the Intel Gift Award.
CR Aga S, 2017, INT S HIGH PERF COMP, P481, DOI 10.1109/HPCA.2017.21
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Chung  E., 2017, P HOT CHIPS S HIGH P
   Huang M, 2013, IEEE J SOLID-ST CIRC, V48, P1954, DOI 10.1109/JSSC.2013.2258815
   Jeloka S, 2016, IEEE J SOLID-ST CIRC, V51, P1009, DOI 10.1109/JSSC.2016.2515510
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Patterson D, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.592312
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Srivastava P, 2018, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA.2018.00015
   Wang  J., 2019, P IEEE INT SOL STAT
   2018, PROC ACM IEEE 45TH A, P383, DOI DOI 10.1109/ISCA.2018.00040
NR 12
TC 7
Z9 9
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 11
EP 19
DI 10.1109/MM.2019.2908101
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700003
DA 2024-07-18
ER

PT J
AU Turakhia, Y
   Bejerano, G
   Dally, WJ
AF Turakhia, Yatish
   Bejerano, Gill
   Dally, William J.
TI Darwin: A Genomics Coprocessor
SO IEEE MICRO
LA English
DT Article
AB Long read sequencing is promising as it provides knowledge of a full spectrum of mutations in the human genome and generates more contiguous de novo assemblies. But high error rate in long reads imposes a computational barrier for genome assembly. Darwin, a specialized coprocessor, which provides orders of magnitude speedup over conventional processors in long read assembly, can eliminate this barrier.
C1 [Turakhia, Yatish] Stanford Univ, Elect Engn, Stanford, CA 94305 USA.
   [Bejerano, Gill] Stanford Univ, Stanford, CA 94305 USA.
   [Dally, William J.] Stanford Univ, Comp Sci, Stanford, CA 94305 USA.
   [Dally, William J.] NVIDIA, Res, Santa Clara, CA USA.
C3 Stanford University; Stanford University; Stanford University; Nvidia
   Corporation
RP Turakhia, Y (corresponding author), Stanford Univ, Elect Engn, Stanford, CA 94305 USA.
EM yatisht@stanford.edu; bejerano@stanford.edu; dally@stanford.edu
RI Turakhia, Yatish/HHM-6048-2022
CR [Anonymous], BIORXIV
   [Anonymous], 1998, Biological Sequence Analysis: Probabilistic Models of Proteins and Nucleic Acids
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Huddleston J, 2017, GENOME RES, V27, P677, DOI 10.1101/gr.214007.116
   Lewin HA, 2018, P NATL ACAD SCI USA, V115, P4325, DOI 10.1073/pnas.1720115115
   Li H., 2013, arXiv, DOI 10.48550/arXiv.1303.3997
   Myers G, 2014, LECT N BIOINFORMAT, V8701, P52, DOI 10.1007/978-3-662-44753-6_5
   Sekar A, 2016, NATURE, V530, P177, DOI 10.1038/nature16549
   Sovic I, 2016, NAT COMMUN, V7, DOI 10.1038/ncomms11307
   Stephens ZD, 2015, PLOS BIOL, V13, DOI 10.1371/journal.pbio.1002195
   Turakhia Y, 2019, INT S HIGH PERF COMP, P359, DOI 10.1109/HPCA.2019.00050
   Turakhia Y, 2018, ACM SIGPLAN NOTICES, V53, P199, DOI [10.1145/3296957.3173193, 10.1145/3173162.3173193]
NR 12
TC 4
Z9 4
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 29
EP 37
DI 10.1109/MM.2019.2910009
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Delimitrou, C
   Kozyrakis, C
AF Delimitrou, Christina
   Kozyrakis, Christos
TI Uncovering the Security Implications of Cloud Multi-Tenancy with Bolt
SO IEEE MICRO
LA English
DT Article
AB Cloud providers routinely schedule multiple applications per physical host to increase efficiency. The resulting interference on shared resources often leads to performance degradation and, more importantly, security vulnerabilities. Interference can leak important information about an application, ranging from a service's placement to confidential data, such as private keys. We present Bolt, a practical system that accurately detects the type and characteristics of applications sharing a cloud platform based on the interference an adversary sees on shared resources. Bolt leverages online data mining techniques that only require 2-5 seconds for detection. In a multi-user study on Amazon Elastic Compute Cloud (EC2), Bolt correctly identifies the characteristics of 385 out of a set of 436 diverse workloads. Extracting this information enables a wide spectrum of previously impractical cloud attacks, including denial of service (DoS) attacks that increase tail latency by 140X, as well as resource freeing attacks (RFAs), and co-residency attacks. Finally, we show that, while advanced isolation mechanisms such as cache partitioning lower detection accuracy, they are insufficient to eliminate these vulnerabilities altogether. To do so, one must either disallow core sharing or allow it only between threads of the same application, leading to significant inefficiencies and performance penalties.
C1 [Delimitrou, Christina] Cornell Univ, Dept Elect & Comp Engn, Ithaca, NY 14853 USA.
   [Delimitrou, Christina] Cornell Univ, Dept Comp Sci, Ithaca, NY 14853 USA.
   [Kozyrakis, Christos] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
   [Kozyrakis, Christos] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
C3 Cornell University; Cornell University; Stanford University; Stanford
   University
RP Delimitrou, C (corresponding author), Cornell Univ, Dept Elect & Comp Engn, Ithaca, NY 14853 USA.; Delimitrou, C (corresponding author), Cornell Univ, Dept Comp Sci, Ithaca, NY 14853 USA.
EM delimitrou@cornell.edu; kozyraki@stanford.edu
CR [Anonymous], ACM C COMP COMM SEC
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Darwish M., 2013, I SOC
   Delimitrou C., 2017, INT C ARCH SUPP PROG
   Delimitrou C., 2016, INT C ARCH SUPP PROG
   Delimitrou C., 2014, INT C ARCH SUPP PROG
   Delimitrou C., 2013, INT C ARCH SUPP PROG
   Lo D., 2015, INT S COMP ARCH ISCA
   Martin R., 2013, INT S COMP ARCH ISCA
   Sanchez D., 2011, INT S COMP ARCH ISCA
   Varadarajan V., 2012, ACM C COMP COMM SEC
   Wang Huaibin, 2012, J COMPUTERS
   Zhang Y., 2012, PROCEEDINGS
NR 13
TC 0
Z9 0
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 86
EP 97
DI 10.1109/MM.2018.032271065
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500011
DA 2024-07-18
ER

PT J
AU Volos, S
   Jevdjic, D
   Falsafi, B
   Grot, B
AF Volos, Stavros
   Jevdjic, Djordje
   Falsafi, Babak
   Grot, Boris
TI FAT CACHES FOR SCALE-OUT SERVERS
SO IEEE MICRO
LA English
DT Article
AB The authors propose a high-capacity cache architecture that leverages emerging high-bandwidth memory modules. High-capacity caches capture the secondary data working sets of scale-out workloads while uncovering significant spatiotemporal locality across data objects. Unlike state-of-theart dram caches employing in-memory block-level metadata, the proposed cache is organized in pages, enabling a practical tag array, which can be implemented in the logic die of the high-bandwidth memory modules.
C1 [Volos, Stavros] Microsoft Res, Cambridge, England.
   [Jevdjic, Djordje] Univ Washington, Seattle, WA 98195 USA.
   [Falsafi, Babak] Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, Lausanne, Switzerland.
   [Grot, Boris] Univ Edinburgh, Sch Informat, Edinburgh EH8 9YL, Midlothian, Scotland.
C3 Microsoft; University of Washington; University of Washington Seattle;
   Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; University of Edinburgh
RP Volos, S (corresponding author), Microsoft Res, Cambridge, England.
EM svolos@microsoft.com; jevdjic@cs.washington.edu; babak.falsafi@epfl.ch;
   boris.grot@ed.ac.uk
OI Grot, Boris/0000-0001-6525-0762
FU NanoTera project "YINS"
FX We thank Cansu Kaynak, Onur Kocberber, and the anonymous reviewers for
   their insightful feedback and comments on earlier versions of this
   article. This work was partially supported by the NanoTera project
   "YINS."
CR [Anonymous], 2010, C4555503803 CISC
   Black B, 2006, INT SYMP MICROARCH, P469
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Grot B., 2016, MSRTR201620
   Grot B, 2012, IEEE MICRO, V32, P52, DOI 10.1109/MM.2012.71
   Jevdjic D, 2014, INT SYMP MICROARCH, P25, DOI 10.1109/MICRO.2014.51
   Jevdjic Djordje., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, P404, DOI [10.1145/2508148.2485957, DOI 10.1145/2508148.2485957]
   [姜学松 Jiang Xuesong], 2010, [高分子通报, Polymer Bulletin], P1
   Loh GH, 2011, INT SYMP MICROARCH, P454
   Lotfi-Kamran P, 2012, CONF PROC INT SYMP C, P500, DOI 10.1109/ISCA.2012.6237043
   Qureshi MK, 2012, INT SYMP MICROARCH, P235, DOI 10.1109/MICRO.2012.30
   Volos S., 2015, THESIS
   Volos S, 2014, INT SYMP MICROARCH, P545, DOI 10.1109/MICRO.2014.44
   Wenisch TF, 2006, IEEE MICRO, V26, P18, DOI 10.1109/MM.2006.79
NR 15
TC 11
Z9 14
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2017
VL 37
IS 2
BP 90
EP 103
DI 10.1109/MM.2017.32
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EV4JT
UT WOS:000401726500011
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Ahmad, M
   Michael, CJ
   Khan, O
AF Ahmad, Masab
   Michael, Christopher J.
   Khan, Omer
TI EFFICIENT SITUATIONAL SCHEDULING OF GRAPH WORKLOADS ON SINGLE-CHIP
   MULTICORES AND GPUS
SO IEEE MICRO
LA English
DT Article
ID BENCHMARK SUITE
AB IN THIS ARTICLE, THE AUTHORS PROPOSE A SITUATIONALLY ADAPTIVE SCHEDULER (SAS) THAT EXPLOITS CONCURRENCY CHOICES STEMMING FROM INPUT DEPENDENCE FOR GRAPH ANALYTICS. THE FRAMEWORK PICKS THE RIGHT ARCHITECTURAL CHOICES IN A REAL-TIME EXECUTION ENVIRONMENT ENCOMPASSING OFFLINE LEARNING AND ONLINE SCHEDULING. SAS-ASSISTED EXECUTION IN A REAL-TIME SETUP PROVIDES GEOMETRIC PERFORMANCE GAINS OF 30 TO 50 PERCENT FOR GPUS AND LARGE-SCALE MULTICORES.
C1 [Ahmad, Masab; Khan, Omer] Univ Connecticut, Elect & Comp Engn Dept, Storrs, CT 06269 USA.
   [Michael, Christopher J.] Naval Res Lab, Washington, DC 20375 USA.
C3 University of Connecticut; United States Department of Defense; United
   States Navy; Naval Research Laboratory
RP Ahmad, M (corresponding author), Univ Connecticut, Elect & Comp Engn Dept, Storrs, CT 06269 USA.
EM masab.ahmad@uconn.edu; chris.michael@nrlssc.navy.mil; khan@uconn.edu
FU Semiconductor Research Corporation (SRC); US Government under Naval
   Research Laboratory; Department of Education GAANN Fellowship
FX This work was supported in part by Semiconductor Research Corporation
   (SRC). This work was also funded in part by the US Government under a
   grant by the Naval Research Laboratory and a Department of Education
   GAANN Fellowship. We thank the anonymous reviewers for their
   constructive feedback.
CR Ahmad M, 2015, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2015.11
   [Anonymous], 2004, P ICML 04 P 21 INT C, DOI [10.1145/1015330.1015415, DOI 10.1145/1015330.1015415]
   [Anonymous], 2006, GTgraph: A Synthetic Graph Generator Suite
   Ansel J, 2014, INT CONFER PARA, P303, DOI 10.1145/2628071.2628092
   Carter M., 2016, INHABITAT       0126
   Che S, 2013, I S WORKL CHAR PROC, P185, DOI 10.1109/IISWC.2013.6704684
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Hagan MT, 1997, NEURAL NETWORK DESIG
   Leskovec J., 2014, SNAP Datasets: Stanford large network dataset collection
   Leskovec J, 2010, J MACH LEARN RES, V11, P985
   Lichtman JW, 2014, NAT NEUROSCI, V17, P1448, DOI 10.1038/nn.3837
   Phothilimthana PM, 2013, ACM SIGPLAN NOTICES, V48, P431, DOI 10.1145/2499368.2451162
   Satish N, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P979, DOI 10.1145/2588555.2610518
NR 13
TC 4
Z9 4
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2017
VL 37
IS 1
BP 30
EP 40
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP1CT
UT WOS:000397123700006
DA 2024-07-18
ER

PT J
AU Putic, M
   Varshneya, AJ
   Stan, MR
AF Putic, Mateja
   Varshneya, A. J.
   Stan, Mircea R.
TI HIERARCHICAL TEMPORAL MEMORY ON THE AUTOMATA PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB KEY CORRESPONDENCES BETWEEN COUNTER-EXTENDED NONDETERMINISTIC FINITE AUTOMATA AND THE HIERARCHICAL TEMPORAL MEMORY (HTM) ACTIVATION MODEL INDICATE USE OF THE AUTOMATA PROCESSOR AS AN EFFICIENT HARDWARE ACCELERATOR. IN THIS ARTICLE, THE AUTHORS INTRODUCE A METHODOLOGY FOR SYNTHESIZING HTM ON THE AUTOMATA PROCESSOR, DEMONSTRATE THREE PREDICTION APPLICATIONS ON THEIR MODEL, AND SHOW ITS POTENTIAL TO ACHIEVE BETWEEN 137 TO 446 TIMES SPEEDUP OVER THE CPU.
C1 [Putic, Mateja] Univ Virginia, High Performance Low Power HPLP Lab, Charlottesville, VA 22903 USA.
   [Varshneya, A. J.; Stan, Mircea R.] Univ Virginia, HPLP Lab, Charlottesville, VA 22903 USA.
   [Stan, Mircea R.] Univ Virginia, Dept Elect & Comp Engn, Charlottesville, VA 22903 USA.
C3 University of Virginia; University of Virginia; University of Virginia
RP Putic, M (corresponding author), Univ Virginia, High Performance Low Power HPLP Lab, Charlottesville, VA 22903 USA.
EM mp3t@virginia.edu; ajv4dg@virginia.edu; mircea@virginia.edu
RI Stan, Mircea/L-6219-2019
OI Stan, Mircea/0000-0003-0577-9976
FU C-FAR, one of the six SRC STARnet Centers; MARCO; DARPA; NSF; CIT;
   Micron; University of Virginia Center for Automata Processing; Division
   of Computing and Communication Foundations; Direct For Computer & Info
   Scie & Enginr [1451571] Funding Source: National Science Foundation
FX This work was funded in part by C-FAR, one of the six SRC STARnet
   Centers, and sponsored by MARCO, DARPA, NSF, CIT, Micron, and the
   University of Virginia Center for Automata Processing. We also thank the
   anonymous reviewers for their valuable feedback.
CR [Anonymous], 2011, Hierarchical temporal memory including htm cortical learning algorithms
   [Anonymous], 2015, PROPERTIES SPARSE DI
   Billaudelle S., 2015, PORTING HTM MODELS H
   Deshpande M., 2011, THESIS
   Dlugosch P, 2014, IEEE T PARALL DISTR, V25, P3088, DOI 10.1109/TPDS.2014.8
   Hawkins J., 2006, CISC VIS NETW IND GL
   Wadden Jack, 2016, Technical Report CS2016-03
   Zhou X., 2012, THESIS
   Zyarah A.M., 2015, THESIS
NR 9
TC 7
Z9 7
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2017
VL 37
IS 1
BP 52
EP 59
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP1CT
UT WOS:000397123700008
DA 2024-07-18
ER

PT J
AU Engel, A
   Koch, A
AF Engel, Andreas
   Koch, Andreas
TI HETEROGENEOUS WIRELESS SENSOR NODES THAT TARGET THE INTERNET OF THINGS
SO IEEE MICRO
LA English
DT Article
AB This article summarizes the architectural design decisions of the hardware-accelerated low-power mote (halomote), which combines a field-programmable gate array for energy-efficient data aggregation with a radio system on chip for network management. The authors show halomote's power consumption improvements over typical software processors of wireless sensor networks for two use cases based on general data compression and application-specific feature extraction.
C1 [Engel, Andreas] Tech Univ Darmstadt, Darmstadt, Germany.
   [Koch, Andreas] Tech Univ Darmstadt, Dept Comp Sci, Darmstadt, Germany.
   [Koch, Andreas] Tech Univ Darmstadt, Dept Comp Sci, Embedded Syst & Applicat Grp, Darmstadt, Germany.
C3 Technical University of Darmstadt; Technical University of Darmstadt;
   Technical University of Darmstadt
RP Engel, A (corresponding author), Tech Univ Darmstadt, Darmstadt, Germany.
EM engel@esa.cs.tu-darmstadt.de; koch@esa.cs.tu-darmstadt.de
CR Berder O., 2010, Architecture of Computing Systems (ARCS), P1
   Bocca M, 2011, COMPUT-AIDED CIV INF, V26, P483, DOI 10.1111/j.1467-8667.2011.00718.x
   de la Piedra A, 2012, SENSORS-BASEL, V12, P12235, DOI 10.3390/s120912235
   Engel A., 2012, P C DES ARCH SIGN IM, P43
   Engel A., 2014, LECT NOTES COMPUTER, V8405, P167
   Engel A, 2015, 2015 IEEE 40TH LOCAL COMPUTER NETWORKS CONFERENCE WORKSHOPS (LCN WORKSHOPS), P636, DOI 10.1109/LCNW.2015.7365908
   Goh K., 2012, P 7 IEEE C IND EL AP, DOI [10.1109/ICIEA.2012.6361045, DOI 10.1109/ICIEA.2012.6361045]
   Nylanden T., 2012, P INT C EMB COMP SYS, DOI [10.1109/SAMOS.2012.6404164, DOI 10.1109/SAMOS.2012.6404164]
   Nylanden T., 2011, P INT C EMB COM SYST, DOI [10.1109/SAMOS.2011.6045452, DOI 10.1109/SAM0S.2011.6045452]
   Rosello V., 2011, P 37 ANN C IEEE IND, DOI [10.1109/IECON.2011.6119933, DOI 10.1109/IECON.2011.6119933]
   Stelte B., 2010, P 6 INT WIRELESS COM, P539
   Vera-Salas L., 2010, P INT C REC COMP FPG, DOI [10.1109/ReConFig.2010.48, DOI 10.1109/REC0NFIG.2010.48]
   Zhiyong C., 2009, P IEEE INT C AUT LOG, DOI [10.1109/ICAL.2009.5262805, DOI 10.1109/ICAL.2009.5262805]
NR 13
TC 31
Z9 34
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2016
VL 36
IS 6
BP 8
EP 15
DI 10.1109/MM.2016.100
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6EA
UT WOS:000390422600003
DA 2024-07-18
ER

PT J
AU Akin, B
   Franchetti, F
   Hoe, JC
AF Akin, Berkin
   Franchetti, Franz
   Hoe, James C.
TI HAMLET ARCHITECTURE FOR PARALLEL DATA REORGANIZATION IN MEMORY
SO IEEE MICRO
LA English
DT Article
AB 3D-STACKED INTEGRATION OF DRAM AND LOGIC LAYERS USING THROUGH-SILICON VIA PROVIDES AN EFFICIENT SUBSTRATE TO IMPLEMENT NEAR-DATA PROCESSING (NDP) SYSTEMS. HOWEVER, STRICT AREA, POWER, AND THERMAL BUDGETS LIMIT THE COMPLEXITY OF THE PROCESSING ELEMENTS IN THE MEMORY STACK. THIS ARTICLE FOCUSES ON IN-MEMORY DATA REORGANIZATION PERFORMED IN PARALLEL WITH HOST PROCESSOR MEMORY ACCESSES AND PROVIDES MECHANISMS TO HANDLE ISSUES SUCH AS INTERFERENCE, BANDWIDTH ALLOCATION, AND COHERENCE.
C1 [Akin, Berkin] Intel Labs, Santa Clara, CA USA.
   [Franchetti, Franz; Hoe, James C.] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Intel Corporation; Carnegie Mellon University
RP Akin, B (corresponding author), Intel Labs, Santa Clara, CA USA.; Franchetti, F; Hoe, JC (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
EM berkin.akin@intel.com; franzf@ece.cmu.edu; jhoe@ece.cmu.edu
RI Akin, Berkin/AAL-6380-2021
FU DARPA PERFECT program [HR0011-13-2-0007]
FX This work was sponsored by the DARPA PERFECT program under agreement
   HR0011-13-2-0007. The content, views, and conclusions presented in this
   document do not necessarily reflect the position or the policy of DARPA
   or the US government; no official endorsement should be inferred.
CR Akin Berkin, 2014, 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), P3898, DOI 10.1109/ICASSP.2014.6854332
   Akin B, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P131, DOI 10.1145/2749469.2750397
   Akin Berkin., 2014, High Performance Extreme Computing Conference (HPEC), 2014 IEEE, P1
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Che Shuai, 2011, P INT C HIGH PERFORM, P13, DOI 10.1145/2063384.2063401
   GOKHALE M, 1995, COMPUTER, V28, P23, DOI 10.1109/2.375174
   Guo Q., 2014, WONDP
   High Bandwidth Memory (HBM) DRAM, 2013, HIGH BANDW MEM HBM D
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   Oskin M, 1998, CONF PROC INT SYMP C, P192, DOI 10.1109/ISCA.1998.694774
   Sudan K, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P219
NR 11
TC 6
Z9 9
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2016
VL 36
IS 1
BP 14
EP 23
DI 10.1109/MM.2015.129
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DG8US
UT WOS:000372359700010
DA 2024-07-18
ER

PT J
AU Gu, JL
   Sun, YH
   Lumetta, SS
   Kumar, R
AF Gu, Junli
   Sun, Yihe
   Lumetta, Steven S.
   Kumar, Rakesh
TI MOPED: ACCELERATING DATA COMMUNICATION ON FUTURE CMPS
SO IEEE MICRO
LA English
DT Article
AB The message orchestration and performance enhancement device (moped) provides an explicit hardware communication mechanism that offloads synchronization and data communication from cpus to enable overlap between computation and communication, while also transferring data efficiently. The device achieves significant improvement in performance of real applications and reduction of on-chip cache misses, off-chip memory misses, and application execution time.
C1 [Sun, Yihe] Tsinghua Univ, Inst Microelect, Dept Microelect & Nanoelect, Beijing 100084, Peoples R China.
   [Lumetta, Steven S.] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA.
   [Kumar, Rakesh] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
C3 Tsinghua University; University of Illinois System; University of
   Illinois Urbana-Champaign; University of Illinois System; University of
   Illinois Urbana-Champaign
RP Sun, YH (corresponding author), Tsinghua Univ, Inst Microelect, Dept Microelect & Nanoelect, Beijing 100084, Peoples R China.
EM yhsun@tsinghua.edu.cn
RI Kumar, Rakesh/ABD-1065-2020
OI Kumar, Rakesh/0000-0001-7664-0803
FU National Science Foundation; National Science Foundation of China;
   Intel; Advanced Micro Devices; Information Trust Institute of the
   University of Illinois at Urbana-Champaign; Hewlett-Packard Company
FX This work was made possible with the support of the National Science
   Foundation, National Science Foundation of China, Intel, Advanced Micro
   Devices, the Information Trust Institute of the University of Illinois
   at Urbana-Champaign, and the Hewlett-Packard Company through its
   Adaptive Enterprise Grid Program.
CR Buntinas D, 2006, PROC INT CONF PARAL, P487, DOI 10.1109/ICPP.2006.31
   CHATTERJEE N, 2009, P WORKSH UN CHIPS SY, P61
   GU J, 2011, P 17 IEEE INT S HIGH, P111
   GU J, 2010, P 2 INT FOR NEXT GEN, DOI DOI 10.1145/1882453.1882457
   HOWARD H, 2010, P IEEE INT SOL STAT, P108
   Kumar R, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P115, DOI 10.1007/978-1-4419-6460-1_5
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
NR 7
TC 1
Z9 1
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2011
VL 31
IS 4
BP 42
EP 50
DI 10.1109/MM.2011.63
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 798TF
UT WOS:000293234400006
DA 2024-07-18
ER

PT J
AU Iyer, R
   Srinivasan, S
   Tickoo, O
   Fang, Z
   Illikkal, R
   Zhang, S
   Chadha, V
   Stillwell, PM
   Lee, SE
AF Iyer, Ravi
   Srinivasan, Sadagopan
   Tickoo, Omesh
   Fang, Zhen
   Illikkal, Ramesh
   Zhang, Steven
   Chadha, Vineet
   Stillwell, Paul M., Jr.
   Lee, Seung Eun
TI COGNISERVE: HETEROGENEOUS SERVER ARCHITECTURE FOR LARGE-SCALE
   RECOGNITION
SO IEEE MICRO
LA English
DT Article
AB As smart mobile devices become pervasive, vendors are offering rich features supported by cloud-based servers to enhance the user experience. Such servers implement large-scale computing environments, where target data is compared to a massive preloaded database. Cogniserve is a highly efficient recognition server for large-scale recognition that employs a heterogeneous architecture to provide low-power, high-throughput cores, along with application-specific accelerators.
C1 [Lee, Seung Eun] Seoul Natl Univ Sci & Technol, Elect & Informat Engn Dept, Seoul, South Korea.
C3 Seoul National University of Science & Technology
RP Iyer, R (corresponding author), JF2-58,2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM ravishankar.iyer@intel.com
CR Andersen DG, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P1
   Barroso LA, 2003, IEEE MICRO, V23, P22, DOI 10.1109/MM.2003.1196112
   Bay H, 2008, COMPUT VIS IMAGE UND, V110, P346, DOI 10.1016/j.cviu.2007.09.014
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Reddi VJ, 2010, CONF PROC INT SYMP C, P314, DOI 10.1145/1816038.1816002
   TAKACS G, 2008, P 1 ACM INT C MULT I, P427
   Telidevara A, 2010, IEEE INT WORKS INFOR
NR 7
TC 16
Z9 22
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2011
VL 31
IS 3
BP 20
EP 31
DI 10.1109/MM.2011.37
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 775GB
UT WOS:000291445700003
DA 2024-07-18
ER

PT J
AU Kelm, JH
   Johnson, DR
   Tuohy, W
   Lumetta, SS
   Patel, SJ
AF Kelm, John H.
   Johnson, Daniel R.
   Tuohy, William
   Lumetta, Steven S.
   Patel, Sanjay J.
TI COHESION: AN ADAPTIVE HYBRID MEMORY MODEL FOR ACCELERATORS
SO IEEE MICRO
LA English
DT Article
AB Cohesion is a hybrid memory model that enables fine-grained temporal data reassignment between hardware-and software-managed coherence domains, allowing systems to support both. Cohesion can dynamically adapt to the sharing needs of both applications and runtimes requiring neither copy operations nor multiple address spaces.
C1 [Kelm, John H.] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA.
   [Johnson, Daniel R.; Tuohy, William; Lumetta, Steven S.; Patel, Sanjay J.] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign
RP Kelm, JH (corresponding author), Univ Illinois, Coordinated Sci Lab, 1306 W Main St, Urbana, IL 61801 USA.
EM jkelm2@crhc.illinois.edu
FU Intel/Microsoft Universal Parallel Computing Research Center at the
   University of Illinois at Urbana-Champaign
FX This work was supported in part by the Intel/Microsoft Universal
   Parallel Computing Research Center at the University of Illinois at
   Urbana-Champaign. We thank the Trusted Illiac Center at the Information
   Trust Institute for the use of their computing cluster.
CR ADVE SV, 1991, ACM COMP AR, V19, P298, DOI 10.1145/115953.115982
   Barroso LA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P282, DOI [10.1145/342001.339696, 10.1109/ISCA.2000.854398]
   Bennett J.K., 1990, PPOPP 90, P168
   CENSIER LM, 1978, IEEE T COMPUT, V27, P1112
   Frigo M, 1998, ACM SIGPLAN NOTICES, V33, P212, DOI 10.1145/277652.277725
   Gschwind Michael., 2006, P 3 C COMPUTING FRON, P1
   HILL MD, 1993, ACM T COMPUT SYST, V11, P300, DOI 10.1145/161541.161544
   KELM JH, 2010, P 37 ANN INT S COMP, P429
   Kelm JH, 2009, INT CONFER PARA, P77, DOI 10.1109/PACT.2009.16
   Kelm JH, 2009, CONF PROC INT SYMP C, P140, DOI 10.1145/1555815.1555774
   Reinders James, 2007, Intel threading building blocks-outfitting C++ for multi-core processor parallelism
NR 11
TC 10
Z9 15
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 42
EP 55
DI 10.1109/MM.2011.8
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200006
DA 2024-07-18
ER

PT J
AU Mignolet, JY
   Baert, R
   Ashby, TJ
   Avasare, P
   Jang, HO
   Son, JC
AF Mignolet, Jean-Yves
   Baert, Rogier
   Ashby, Thomas J.
   Avasare, Prabhat
   Jang, Hye-On
   Son, Jae Cheol
TI MPA: PARALLELIZING AN APPLICATION ONTO A MULTICORE PLATFORM MADE EASY
SO IEEE MICRO
LA English
DT Article
AB Commercial multicore platforms offer flexibility, computational power, and energy efficiency. However, a key open issue remains: how can designers quickly and efficiently map an application onto such a platform while profiting from the potential benefits? This article presents a tool to parallelize applications for execution on embedded multicore platforms, allowing fast design space exploration.
C1 [Mignolet, Jean-Yves; Baert, Rogier; Ashby, Thomas J.] IMEC, Digital Components Grp, B-3001 Louvain, Belgium.
   [Avasare, Prabhat] IMEC, Area Syst Level Design Technol, B-3001 Louvain, Belgium.
C3 IMEC; IMEC
RP Mignolet, JY (corresponding author), IMEC, Digital Components Grp, Kapeldreef 75, B-3001 Louvain, Belgium.
EM jean-yves.mignolet@imec.be
FU European Information and Communication Technologies Seventh Framework
FX Elements of this research are part of the Mapping Optimization for
   Scalable Multicore Architecture (Mosart, http://www. mosart-project.org)
   project, funded within the European Information and Communication
   Technologies Seventh Framework (ICT FP7), Computing Systems; and of the
   Memory Management Technology for Adaptive and Efficient Design of
   Embedded Systerns (MNEMEE) project, funded within the European ICT FP7,
   Embedded Systems Design.
CR AGARWALA S, 2007, P 2007 IEEE INT SOL, P262
   [Anonymous], 2003, MPI 2 EXT MESS PASS
   [Anonymous], P IEEE DES AUT TEST
   CHAPMAN B, 2007, USING OPEN MP PORTAB
   Hirata K, 2007, ASIA S PACIF DES AUT, P747
   *ISO IEC, 1996, 994511996 ISOIEC
   *ISO IEC, 2001, 144962 ISOIEC
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   McDonald, 2001, PARALLEL PROGRAMMING
   REID AD, 2008, P 2008 INT C COMP AR, P95
NR 10
TC 20
Z9 20
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2009
VL 29
IS 3
BP 31
EP 39
DI 10.1109/MM.2009.46
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456UP
UT WOS:000266877200005
DA 2024-07-18
ER

PT J
AU Selvaggi, R
   Pearlstein, L
AF Selvaggi, Richard
   Pearlstein, Larry
TI BROADCOM MEDIADSP: A PLATFORM FOR BUILDING PROGRAMMABLE MULTICORE VIDEO
   PROCESSORS
SO IEEE MICRO
LA English
DT Article
ID EXTENSION
AB Broadcom's mediadsp technology is a modular and scalable multiprocessor platform that provides the framework for building customized and programmable multicore processors for the video and image processing domain. The mediadsp platform exploits task-level parallelism and includes architectural elements that support a task-based programming model. broadcom's bcm35421 processor leverages mediadsp technology to realize a single-chip, full high definition (fhd) frame rate converter for today's 120 hz lcd tv sets.
C1 [Selvaggi, Richard; Pearlstein, Larry] Broadcom Corp, Yardley, PA 19067 USA.
C3 Broadcom
RP Selvaggi, R (corresponding author), Broadcom Corp, 770 Township Line Rd,Ste 200, Yardley, PA 19067 USA.
EM rjs@broadcom.com; lpearlst@broadcom.com
CR [Anonymous], 2003, Computer Architecture
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], P INT C IM PROC
   Basoglu C, 2002, IEEE T CIRC SYST VID, V12, P646, DOI 10.1109/TCSVT.2002.800864
   Beucher N, 2006, IEEE WRK SIG PRO SYS, P130, DOI 10.1109/SIPS.2006.352568
   DAVERE A, 2006, UCBEECS200630
   Diefendorff K, 2000, IEEE MICRO, V20, P85, DOI 10.1109/40.848475
   *DISPL SEARCH, 2008, Q GLOB TV SHIPM FOR
   Foster I, 1995, DESIGNING BUILDING P
   Gschwind M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.41
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   JIA Y, 2007, INFORM DISPLAY, V23
   Lee RB, 1996, IEEE MICRO, V16, P51, DOI 10.1109/40.526925
   PELAGOTTI A, 1999, P PHIL C DIG SIGN PR
   Peleg A, 1996, IEEE MICRO, V16, P42, DOI 10.1109/40.526924
   PLESZKUN AR, 1986, P 3 IEEE COMP SOC IN, P259
   Rutten MJ, 2002, IEEE DES TEST COMPUT, V19, P39, DOI 10.1109/MDT.2002.1018132
   Seiler L, 2008, ACM T GRAPHIC, V27, DOI 10.1145/1360612.1360617
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Teng ZW, 2005, PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, P36, DOI 10.1109/IWVDVT.2005.1504458
   Thomas GA, 1987, 198711 BBC RD
   Tremblay M, 1996, IEEE MICRO, V16, P10, DOI 10.1109/40.526921
   *TSENG LABS, 1997, ET6300 GRAPH MULT EN
   van de Waerdt JW, 2005, INT SYMP MICROARCH, P331
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   WU D, 2006, P SWED SYST ON CHIP
NR 26
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2009
VL 29
IS 2
BP 30
EP 45
DI 10.1109/MM.2009.25
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 427UH
UT WOS:000264804100005
DA 2024-07-18
ER

PT J
AU Kursun, E
   Cher, CY
AF Kursun, Eren
   Cher, Chen-Yong
TI TEMPERATURE VARIATION CHARACTERIZATION AND THERMAL MANAGEMENT OF
   MULTICORE ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
AB INCREASED VARIABILITY AFFECTS THE EFFICIENCY OF DYNAMIC POWER AND THERMAL MANAGEMENT. EXISTING ON-CHIP SENSOR INFRASTRUCTURE CAN BE USED TO IMPROVE THE INHERENT THERMAL IMBALANCES AMONG CORES IN A MULTICORE ARCHITECTURE. EXPERIMENTAL ANALYSIS BASED ON LIVE MEASUREMENTS ON A SPECIAL TEST CHIP SHOWS REDUCED ON-CHIP HEATING WITH NO PERFORMANCE LOSS.
RP Kursun, E (corresponding author), IBM Res, 1101 Kitchawan Rd, Yorktown Hts, NY 10598 USA.
EM ekursun@us.ibm.com
CR [Anonymous], P 12 ACM IEEE INT S
   [Anonymous], C COMP FRONT
   Bernstein K, 2006, IBM J RES DEV, V50, P433, DOI 10.1147/rd.504.0433
   Das Abhishek, 2007, P WORKSH ARCH SUPP G
   DEVUYST M, 2006, P 20 INT PAR DISTR P
   Donald J, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P304, DOI 10.1109/LPE.2006.4271854
   GHIASI S, 2005, P 2 C COMP FRONT, P199
   GOMAA M, 2004, SCM SIGOPS OPERATING, V38, P260
   Gunther S., 2001, INTEL TECHNOLOGY J, V5
   Humenay E, 2007, DES AUT TEST EUROPE, P1653
   Liang X., 2006, P INT C COMPUTER AID, P429
   Marculescu D, 2005, DES AUT CON, P11
   Soundararajan N, 2008, I C DEPEND SYS NETWO, P11, DOI 10.1109/DSN.2008.4630066
   TIWARI A, 2007, ACM SIGARCH COMPUTER, V35, P323
   *US DEP EN, 2008, DAT CTR EN EFF PROGR
   Venton T, 2005, IBM SYST J, V44, P319, DOI 10.1147/sj.442.0319
NR 16
TC 29
Z9 39
U1 3
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 116
EP 126
DI 10.1109/MM.2009.18
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700013
DA 2024-07-18
ER

PT J
AU Gonzalez, A
   Mahlke, S
   Mukhedee, S
   Sendag, R
   Chiou, D
   Yi, JJ
AF Gonzalez, Antonio
   Mahlke, Scott
   Mukhedee, Shubu
   Sendag, Resit
   Chiou, Derek
   Yi, Joshua J.
TI Reliability: Fallacy or reality?
SO IEEE MICRO
LA English
DT Article
AB As chip architects and manufacturers plumb ever-smaller process technologies, new species of faults are compromising device reliability. following an introduction by Antonio Gonzalez, Scott Mahlke and Shubu Mukherjee debate whether reliability is a legitimate concern for the microarchitect topics include the costs of adding reliability versus those of ignoring it, how to measure it, techniques for improving it, and whether consumers really want it.
C1 [Gonzalez, Antonio; Mukhedee, Shubu] Intel Corp, Santa Clara, CA 95051 USA.
   [Mahlke, Scott] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Sendag, Resit] Univ Rhode Isl, Kingston, RI 02881 USA.
   [Chiou, Derek] Univ Texas Austin, Austin, TX 78712 USA.
C3 Intel Corporation; University of Michigan System; University of
   Michigan; University of Rhode Island; University of Texas System;
   University of Texas Austin
RP Gonzalez, A (corresponding author), Intel Corp, Santa Clara, CA 95051 USA.
EM gonzalez@intel.com
RI González, Antonio/I-2961-2014
OI González, Antonio/0000-0002-0009-0996
CR BORKAR S, 2004, 37 ANN IEEE ACM INT
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   MARIANI R, 2005, P INT C MEM TECHN DE
   Michalak SE, 2005, IEEE T DEVICE MAT RE, V5, P329, DOI 10.1109/TDMR.2005.855685
   Srinivasan J, 2005, IEEE MICRO, V25, P70, DOI 10.1109/MM.2005.54
NR 5
TC 2
Z9 2
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2007
VL 27
IS 6
BP 36
EP 45
DI 10.1109/MM.2007.107
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253KJ
UT WOS:000252516800005
OA Green Published
DA 2024-07-18
ER

PT J
AU Stern, RH
AF Stern, RH
TI Standardization skullduggery update: UMTS standard
SO IEEE MICRO
LA English
DT Article
EM r.stern@computer.org
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2005
VL 25
IS 4
BP 73
EP 76
DI 10.1109/MM.2005.76
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 956CG
UT WOS:000231275900008
DA 2024-07-18
ER

PT J
AU Smolens, JC
   Gold, BT
   Kim, JW
   Falsafi, B
   Hoe, JC
   Nowatzyk, AG
AF Smolens, JC
   Gold, BT
   Kim, JW
   Falsafi, B
   Hoe, JC
   Nowatzyk, AG
TI Fingerprinting: Bounding soft-error-detection latency and bandwidth
SO IEEE MICRO
LA English
DT Article
AB FINGERPRINTING SUMMARIZES THE HISTORY OF INTERNAL PROCESSOR STATE UPDATES INTO A CRYPTOGRAPHIC SIGNATURE. THE PROCESSORS IN A DUAL MODULAR REDUNDANT PAIR PERIODICALLY EXCHANGE AND COMPARE FINGERPRINTS TO CORROBORATE EACH OTHER'S CORRECTNESS. RELATIVE TO OTHER TECHNIQUES, FINGERPRINTING OFFERS SUPERIOR ERROR COVERAGE AND SIGNIFICANTLY REDUCES THE ERROR-DETECTION LATENCY AND BANDWIDTH.
C1 Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM babak@ece.cmu.edu
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   BOSSEN D, 2002, IEEE 2002 REL PHYS S
   Gniady C, 1999, CONF PROC INT SYMP C, P162, DOI 10.1145/307338.300993
   HONG YE, 1998, INTEL TECHNOLOGY J, P2
   MCEVOY D., 1981, P ACM 81 C ACM 81, P245
   Pless V., 1989, INTRO THEORY ERROR C, V2nd
   Prvulovic M, 2002, CONF PROC INT SYMP C, P111, DOI 10.1109/ISCA.2002.1003567
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Sogomonyan ES, 2001, IEEE VLSI TEST SYMP, P184, DOI 10.1109/VTS.2001.923437
   Sorin DJ, 2002, CONF PROC INT SYMP C, P123, DOI 10.1109/ISCA.2002.1003568
   Sorin DJ, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P281, DOI 10.1109/DSN.2003.1209938
NR 13
TC 20
Z9 31
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 22
EP 29
DI 10.1109/MM.2004.72
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900005
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Zhou, P
   Qin, F
   Liu, W
   Zhou, HY
   Torrellas, J
AF Zhou, P
   Qin, F
   Liu, W
   Zhou, HY
   Torrellas, J
TI IWatcher: Simple, general architectural support for software debugging
SO IEEE MICRO
LA English
DT Article
AB WATCHER LETS PROGRAMMERS ASSOCIATE SPECIFIED FUNCTIONS TO "WATCHED" MEMORY LOCATIONS OR OBJECTS. ACCESS TO ANY SUCH LOCATION AUTOMATICALLY TRIGGERS THE MONITORING FUNCTION IN THE HARDWARE. RELATIVE TO OTHER APPROACHES, WATCHER DETECTS MANY REAL BUGS AT A FRACTION OF THE EXECUTION-TIME OVERHEAD.
C1 Univ Illinois, Siebel Ctr Comp Sci, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Univ Illinois, Siebel Ctr Comp Sci, 201 N,Goodwin Ave, Urbana, IL 61801 USA.
EM pinzhou@cs.uiuc.edu
RI Zhou, Huiyu/O-2692-2014
OI Zhou, Huiyu/0000-0003-1634-9840
CR [Anonymous], 2002, ACM SIGPLAN NOTICES, DOI [DOI 10.1145/565816.503286, 10.1145/503272.503286, DOI 10.1145/503272.503286]
   Choi J.-D., 2002, PROGRAMMING LANGUAGE, P258
   CONDIT J, 2003, P ACM SIGPLAN 2003 C, P232
   Engler Dawson., 2003, Proceedings of the Nineteenth ACM Symposium on Operating Systems Principles, SOSP '03, P237, DOI DOI 10.1145/945445.945468
   HALLEM S, 2002, PLDI, P00069, DOI DOI 10.1145/512529.512539
   Hangal S, 2002, ICSE 2002: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P291, DOI 10.1109/ICSE.2002.1007976
   Hastings Reed., 1992, WINTER USENIX C, P125
   Marcus E., 2000, BLUEPRINTS HIGH AVAI
   Prvulovic M, 2003, CONF PROC INT SYMP C, P110, DOI 10.1109/ISCA.2003.1206993
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Sprunt B, 2002, IEEE MICRO, V22, P72, DOI 10.1109/MM.2002.1028478
   Stern U, 1995, LECT NOTES COMPUT SC, V987, P21
   *US DEP COMM, 2002, NIST NEWS REL 2002 1
   Xu M, 2003, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.2003.1206994
   Zhou P, 2004, CONF PROC INT SYMP C, P224
NR 15
TC 3
Z9 4
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 50
EP 56
DI 10.1109/MM.2004.79
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900008
DA 2024-07-18
ER

PT J
AU Carlström, J
   Bodén, T
AF Carlström, J
   Bodén, T
TI Synchronous dataflow architechture for network processors
SO IEEE MICRO
LA English
DT Article
ID INTERLEAVED PROGRAMMABLE DSPS
AB THE PACKET INSTRUCTION SET COMPUTER (PISC) ARCHITECTURE IS A SYNCHRONOUS DATAFLOW ARCHITECTURE DEVELOPED FOR NETWORK PROCESSORS. IT USES A DEEP PIPELINE THAT CONTAINS TWO TYPES OF PROCESSING ELEMENTS: PISC PROCESSORS, WHICH PERFORM PROGRAMMABLE DATA MANIPULATION, AND I/O PROCESSORS, WHICH PROVIDE ACCESS TO SHARED RESOURCES SUCH AS LOOK-UP TABLE MEMORY, HARDWARE ACCELERATORS, OR COPROCESSORS.
C1 Xelerated, SE-11122 Stockholm, Sweden.
RP Xelerated, Olof Palmes Gata 29, SE-11122 Stockholm, Sweden.
EM jakob.carlstrom@xelerated.com
CR BACKUS J, 1978, COMMUN ACM, V21, P613, DOI 10.1145/359576.359579
   Baker F, 1995, RFC 1812
   Carlström J, 2004, ISSCC DIG TECH PAP I, V47, P60, DOI 10.1109/ISSCC.2004.1332593
   Clark C., 2004, WORK NETWORJ PROCESS, P136
   Henriksson T, 2002, PR IEEE COMP DESIGN, P414, DOI 10.1109/ICCD.2002.1106804
   HUSTON L, 2004, P 3 WORKSH NETW PROC, P56
   *INT INC, 2002, INT IXP2800 NETW PRO
   Khosravi H., 2003, 3654 IETF RFC
   LEE EA, 1987, IEEE T ACOUST SPEECH, V35, P1320, DOI 10.1109/TASSP.1987.1165274
   LEE EA, 1987, IEEE T ACOUST SPEECH, V35, P1334, DOI 10.1109/TASSP.1987.1165275
   LIDINGTON G., 2003, PROGRAMMING DATA FLO
   *MARV SEM INC, 2002, PRESET MX620 630 PRO
   *MOT INC, 2002, C 5E C 3E NETW PROC
   VEEN AH, 1986, COMPUT SURV, V18, P365, DOI 10.1145/27633.28055
   VENKATASUBRAMAN.S, 2003, P SIGMOD WORKSH MAN
NR 15
TC 9
Z9 10
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2004
VL 24
IS 5
BP 10
EP 18
DI 10.1109/MM.2004.57
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 866QX
UT WOS:000224789100004
DA 2024-07-18
ER

PT J
AU Suh, T
   Lee, HHS
   Blough, DM
AF Suh, T
   Lee, HHS
   Blough, DM
TI Integrating cache coherence protocols for heterogeneous multiprocessor
   systems, part 2
SO IEEE MICRO
LA English
DT Article
AB EXPERIMENTS WITH ACTUAL HETEROGENEOUS MULTIPROCESSOR PLATFORMS ON A SHARED-BUS MEASURE THE EFFECTIVENESS OF TWO CACHE COHERENCE TECHNIQUES. THIS INTEGRATION APPROACH, SNOOP-HIT BUFFER, AND THE ACCOMPANYING REGION-BASED CACHE COHERENCE APPROACH YIELD SIGNIFICANT SPEEDUPS COMPARED TO A PURE SOFTWARE SOLUTION.
C1 Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Suh, T (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
EM suhtw@ece.gatech.edu; leehs@ece.gatech.edu; doug.blough@ece.gatech.edu
RI Lee, Hsien-Hsin S./AAI-4932-2020
CR GORDAN B, 1999, P IEEE CUST INT CIRC, P623
   Suh T, 2004, IEEE MICRO, V24, P33, DOI 10.1109/MM.2004.33
NR 2
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2004
VL 24
IS 5
BP 70
EP 78
DI 10.1109/MM.2004.50
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 866QX
UT WOS:000224789100009
DA 2024-07-18
ER

PT J
AU Stern, RH
AF Stern, RH
TI FTC turns back challenge on patent coverage
SO IEEE MICRO
LA English
DT Article
EM r.stern@computer.org
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2004
VL 24
IS 4
BP 7
EP +
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 848QA
UT WOS:000223481000002
DA 2024-07-18
ER

PT J
AU Karadayi, K
   Markandey, V
   Golston, J
   Gove, RJ
   Kim, Y
AF Karadayi, K
   Markandey, V
   Golston, J
   Gove, RJ
   Kim, Y
TI Strategies for mapping algorithms to mediaprocessors for high
   performance
SO IEEE MICRO
LA English
DT Article
AB FOR MULTIMEDIA APPLICATIONS, MEDIAPROCESSORS CAN ACHIEVE PERFORMANCE COMPARABLE TO THAT OF ASICs WHILE REMAINING PROGRAMMABLE AND MULTIFUNCTIONAL. BUT A DETAILED UNDERSTANDING OF THE UNDERLYING ARCHITECTURE AND ALGORITHMS IS ESSENTIAL FOR DEVELOPING EFFICIENT CODE. THE AUTHORS PRESENT GENERAL STRATEGIES FOR MAPPING ALGORITHMS TO MEDIAPROCESSORS AND DISCUSS TRENDS IN MEDIAPROCESSING.
C1 Univ Washington, Image Comp Syst Lab, Dept Elect, Seattle, WA 98195 USA.
   Univ Washington, Image Comp Syst Lab, Dept Engn, Seattle, WA 98195 USA.
   Univ Washington, Image Comp Syst Lab, Dept Bioengn, Seattle, WA 98195 USA.
C3 University of Washington; University of Washington Seattle; University
   of Washington; University of Washington Seattle; University of
   Washington; University of Washington Seattle
RP Kim, Y (corresponding author), Univ Washington, Image Comp Syst Lab, Dept Elect, Seattle, WA 98195 USA.
CR Basoglu C, 1998, INT J IMAG SYST TECH, V9, P407, DOI 10.1002/(SICI)1098-1098(1998)9:6<407::AID-IMA2>3.0.CO;2-8
   Erenyi I., 1994, Joint Workshop on Mapping Signal and Image Processing Algorithms onto Parallel Processors and Efficient Texture Analysis: Advanced Methods, Application (KFKI-1994-17/N), P32
   Evans OD, 1998, REAL-TIME IMAGING, V4, P417, DOI 10.1006/rtim.1998.7010
   Golston J, 2001, P SOC PHOTO-OPT INS, V4313, P1, DOI 10.1117/12.420792
   Kim D, 2001, IEEE MICRO, V21, P33, DOI 10.1109/40.946678
   Lam M., 1988, P ACM SIGPLAN 1988 C, P318, DOI [10.1145/53990.54022, DOI 10.1145/53990.54022]
   Managuli R, 2000, J ELECTRON IMAGING, V9, P327, DOI 10.1117/1.482755
   MERMER C, 2003, IN PRESS J SYSTEMS A
   PRESS WH, 1992, MUNERICAL RECIPES C
   *TEX INSTR, 2000, SPRU189F TEX INSTR
   Texas Instruments, 2001, SPRU190D TEX INSTR
   Wolberg G., 1990, Digital image warping
NR 12
TC 5
Z9 7
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2003
VL 23
IS 4
BP 58
EP 70
DI 10.1109/MM.2003.1225972
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 715NP
UT WOS:000184978900012
DA 2024-07-18
ER

PT J
AU Parmar, V
   Sarwar, SS
   Li, ZY
   Lee, HHS
   De Salvo, B
   Suri, M
AF Parmar, Vivek
   Sarwar, Syed Shakib
   Li, Ziyun
   Lee, Hsien-Hsin S.
   De Salvo, Barbara
   Suri, Manan
TI Exploring Memory-Oriented Design Optimization of Edge AI Hardware for
   Extended Reality Applications
SO IEEE MICRO
LA English
DT Article
AB Low-power edge AI capabilities are essential for on-device extended reality (XR) applications to support the vision of the metaverse. In this work, we investigate two representative XR workloads, 1) hand detection and 2) eye segmentation, for hardware design space exploration. For both applications, we train deep neural networks and analyze the impact of quantization and hardware-specific bottlenecks. Through simulations, we evaluate a CPU and two systolic inference accelerator implementations. Next, we compare these hardware solutions with advanced technology nodes. The impact of integrating state-of-the-art emerging nonvolatile memory (NVM) technology (STT-/SOT-/VGSOT-MRAM) into the XR-AI inference pipeline is evaluated. We found that significant energy benefits (>= 24%) can be achieved for hand detection [inferences per second (IPS) =10] and eye segmentation (IPS =0.1) by introducing NVM nto the emory hierarchy for designs at the 7-nm node while meeting minimum PS values. Moreover, we can realize a substantial reduction in area (>= 30%) owing to the small form actor of RAM.
C1 [Parmar, Vivek; Suri, Manan] Indian Inst Technol Delhi, Dept Elect Engn, New Delhi 110016, India.
   [Sarwar, Syed Shakib; Li, Ziyun] Meta, Redmond, WA 98052 USA.
   [Lee, Hsien-Hsin S.] Intel, Hudson, MA 01749 USA.
   [De Salvo, Barbara] Meta, Burlingame, CA 94010 USA.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Intel Corporation
RP Parmar, V (corresponding author), Indian Inst Technol Delhi, Dept Elect Engn, New Delhi 110016, India.
EM vivek.p.1990@ieee.org; shakib7@meta.com; liziyun@meta.com;
   lee.sean@gmail.com; barbarads@meta.com; manansuri@ee.iitd.ac.in
OI Suri, Manan/0000-0003-1417-3570; Lee, Hsien-Hsin
   Sean/0000-0002-8926-8243
CR Coelho CN Jr, 2021, NAT MACH INTELL, V3, P675, DOI 10.1038/s42256-021-00356-5
   Eom H, 2020, ACM T GRAPHIC, V39, DOI 10.1145/3360905
   Fu Y, 2021, PHYS REV APPL, V15, DOI 10.1103/PhysRevApplied.15.L061001
   Garbin Stephan J., 2019, OPENEDS OPEN EYE DAT
   Garcia-Hernando G, 2018, PROC CVPR IEEE, P409, DOI 10.1109/CVPR.2018.00050
   HUZAIFA M, 2020, EXPLORING EXTENDED R
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   SARAH S, 2021, 2012 15 INT C INF SY, P1, DOI DOI 10.1109/ISCON52037.2021.9702480
   Shafaei Alireza, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P290, DOI 10.1109/ISVLSI.2014.94
   Shao YKS, 2021, COMMUN ACM, V64, P107, DOI 10.1145/3460227
   SURI M, 2019, P IEEE 11 INT MEM WO, P1
   Wu Y, 2020, PSYCHOL MED, V50, P1368, DOI [10.1017/S0033291719001314, 10.1145/3290605.3300666]
NR 13
TC 1
Z9 1
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 40
EP 49
DI 10.1109/MM.2023.3321249
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400008
DA 2024-07-18
ER

PT J
AU Garzón, E
   Teman, A
   Lanuzza, M
   Yavits, L
AF Garzon, Esteban
   Teman, Adam
   Lanuzza, Marco
   Yavits, Leonid
TI AIDA: Associative In-Memory Deep Learning Accelerator
SO IEEE MICRO
LA English
DT Article
DE Random access memory; Registers; Deep learning; Edge computing;
   Arithmetic; Deep learning; Logic gates
AB This work presents an associative in-memory deep learning processor (AIDA) for edge devices. An associative processor is a massively parallel non-von Neumann accelerator that uses memory cells for computing; the bulk of data is never transferred outside the memory arrays for external processing. AIDA utilizes a dynamic content addressable memory for both data storage and processing, and benefits from sparsity and limited arithmetic precision, typical in modern deep neural networks. The novel in-data processing implementation designed for the AIDA accelerator achieves a speedup of 270x over an advanced central processing unit at more than three orders-of-magnitude better energy efficiency.
C1 [Garzon, Esteban; Lanuzza, Marco] Univ Calabria, IT-87036 Arcavacata Di Rende, Italy.
   [Teman, Adam; Yavits, Leonid] Bar Ilan Univ, IL-5290002 Ramat Gan, Israel.
C3 University of Calabria; Bar Ilan University
RP Garzón, E (corresponding author), Univ Calabria, IT-87036 Arcavacata Di Rende, Italy.
EM esteban.garzon@unical.it; adam.teman@biu.ac.il;
   m.lanuzza@dimes.unical.it; leonid.yavits@nububbles.com
RI Yavits, Leonid/IAM-3200-2023; Lanuzza, Marco/K-1294-2013; Garzón,
   Esteban/AAI-9938-2021; Teman, Adam/P-2150-2015
OI Lanuzza, Marco/0000-0002-6480-9218; Garzón, Esteban/0000-0002-5862-2246;
   Teman, Adam/0000-0002-8233-4711
FU Israel Science Foundation [996/18]
FX This work was supported by the Israel Science Foundation under Grant
   996/18.
CR Angizi S, 2019, IEEE COMP SOC ANN, P198, DOI 10.1109/ISVLSI.2019.00044
   Caminal H, 2021, INT S HIGH PERF COMP, P557, DOI 10.1109/HPCA51647.2021.00054
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Li SC, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P288, DOI 10.1145/3123939.3123977
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Seshadri V, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P273, DOI 10.1145/3123939.3124544
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shin D, 2017, ISSCC DIG TECH PAP I, P240, DOI 10.1109/ISSCC.2017.7870350
   Yang JJS, 2013, NAT NANOTECHNOL, V8, P13, DOI [10.1038/nnano.2012.240, 10.1038/NNANO.2012.240]
   Yavits L, 2015, IEEE T PARALL DISTR, V26, P3175, DOI 10.1109/TPDS.2014.2370055
   Yavits L, 2022, IEEE T PARALL DISTR, V33, P276, DOI 10.1109/TPDS.2021.3065448
   Yavits L, 2015, IEEE COMPUT ARCHIT L, V14, P148, DOI 10.1109/LCA.2014.2374597
   Yavits L, 2015, IEEE T COMPUT, V64, P368, DOI 10.1109/TC.2013.220
NR 15
TC 7
Z9 8
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 67
EP 75
DI 10.1109/MM.2022.3190924
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600017
DA 2024-07-18
ER

PT J
AU Adit, N
   Sampson, A
AF Adit, Neil
   Sampson, Adrian
TI Performance Left on the Table: An Evaluation of Compiler
   Autovectorization for RISC-V
SO IEEE MICRO
LA English
DT Article
ID PARALLELISM
AB Next-generation length-agnostic vector instruction set architecture (ISA) designs, the RISC-V vector extension, and ARM's scalable vector extension enable software portability across hardware implementations with different vector engines. While traditional, fixed-length single-instruction-multiple-data ISA instructions, such as Intel AVX and ARM Neon, enjoy mature compiler support for automatic vectorization, compiler support is still emerging for these length-agnostic ISAs. This work studies the compiler shortcomings that constitute the gap in autovectorization capabilities between length-agnostic and fixed-length architectures. We examine LLVM's support for both the RISC-V vector extension and traditional vector ISAs. We study a set of synthetic scalar loops to compare the breadth of support in the two settings, and we examine a real benchmark suite to compare autovectorized to hand-vectorized RISC-V code. We use both studies to distill a set of recommendations for engineering improvements and future research in compilers and programming models for length-agnostic vector programming.
C1 [Adit, Neil; Sampson, Adrian] Cornell Univ, Ithaca, NY 14850 USA.
C3 Cornell University
RP Adit, N (corresponding author), Cornell Univ, Ithaca, NY 14850 USA.
EM na469@cornell.edu; asampson@cs.cornell.edu
OI Sampson, Adrian/0000-0003-0837-8924; Adit, Neil/0000-0003-1126-5920
FU Intel; NSF [1845952, 1723715]; Air Force Research Laboratory (AFRL);
   Defense Advanced Research Projects Agency (DARPA) [FA8650-18-2-7863];
   Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [1723715, 1845952] Funding Source: National Science
   Foundation
FX This work was supported in part by the Intel and NSF joint research
   center for Computer Assisted Programming for Heterogeneous Architectures
   (CAPA), in part by the NSF under Awards 1845952 and 1723715, and in part
   by Air Force Research Laboratory (AFRL) and Defense Advanced Research
   Projects Agency (DARPA) under Grant Agreement FA8650-18-2-7863. The U.S.
   Government is authorized to reproduce and distribute reprints for
   Governmental purposes notwithstanding any copyright notation thereon.
   The views and conclusions contained herein are those of the authors and
   should not be interpreted as necessarily representing the official
   policies or endorsements, either expressed or implied, of Air Force
   Research Laboratory (AFRL) and Defense Advanced Research Projects Agency
   (DARPA) or the U.S. Government.
CR [Anonymous], 2021, RISC V2021
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Callahan D., 1988, Proceedings. Supercomputing '88 (IEEE Cat. No.88CH2617-9), P98, DOI 10.1109/SUPERC.1988.44642
   Larsen S, 2000, ACM SIGPLAN NOTICES, V35, P145, DOI 10.1145/358438.349320
   llvm, 2022, The LLVM Compiler Infrastructure
   Maleki S., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P372, DOI 10.1109/PACT.2011.68
   Moldovanova OV, 2017, LECT NOTES COMPUT SC, V10421, P143, DOI 10.1007/978-3-319-62932-2_13
   Nuzman D, 2006, ACM SIGPLAN NOTICES, V41, P132, DOI 10.1145/1133981.1133997
   Nuzman D, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P2, DOI 10.1145/1454115.1454119
   Poenaru A, 2020, LECT NOTES COMPUT SC, V12247, P98, DOI 10.1007/978-3-030-57675-2_7
   Pohl Angela, 2019, 2019 International Conference on High Performance Computing & Simulation (HPCS), P159, DOI 10.1109/HPCS48598.2019.9188238
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Rajan Mahesh, 2015, INVESTIGATION COMPIL
   Ramírez C, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3422667
   Siso S, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3356842
   Stephens N, 2017, IEEE MICRO, V37, P26, DOI 10.1109/MM.2017.35
   Sujon MH, 2013, INT CONFER PARA, P353, DOI 10.1109/PACT.2013.6618831
   VanHattum A, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P874, DOI 10.1145/3445814.3446707
NR 18
TC 2
Z9 2
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 41
EP 48
DI 10.1109/MM.2022.3184867
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200006
DA 2024-07-18
ER

PT J
AU Tsoutsouras, V
   Kaparounakis, O
   Samarakoon, C
   Bilgin, B
   Meech, J
   Heck, J
   Stanley-Marbell, P
AF Tsoutsouras, Vasileios
   Kaparounakis, Orestis
   Samarakoon, Chatura
   Bilgin, Bilgesu
   Meech, James
   Heck, Jan
   Stanley-Marbell, Phillip
TI The Laplace Microarchitecture for Tracking Data Uncertainty
SO IEEE MICRO
LA English
DT Article
AB This article presents Laplace, a microarchitecture for tracking machine representations of probability distributions paired with architectural state. Laplace uses in-processor distribution representations, which are approximations of probability distributions just as floating-point number representations are approximations of real-valued numbers. The article presents two sets of instruction set architecture (ISA) extensions to 1) provide a mechanism to initialize distributional information in the microarchitecture; and 2) to allow applications to query statistics of the distributional information without exposing the uncertainty representations above the ISA. Unlike existing methods for uncertainty tracking, which require software to be rewritten in a domain-specific language or extensive source-level changes, Laplace achieves all of these benefits while requiring no changes to existing binaries to track uncertainty through them. Compared to repeated Monte Carlo re-executions of applications on a conventional microarchitecture, Laplace achieves the same level of uncertainty tracking accuracy with 2,076 x fewer executed instructions on average (up to 21,343x fewer).
C1 [Tsoutsouras, Vasileios; Kaparounakis, Orestis; Samarakoon, Chatura] Univ Cambridge, Phys Computat Lab, Cambridge CB3 0FF, England.
   [Bilgin, Bilgesu] Univ Cambridge, Phys Computat Lab, Dept Engn, Cambridge CB3 0FF, England.
   [Meech, James] Univ Cambridge, Phys Computat Lab, Ctr Doctoral Training Sensor Technol & Appl, Cambridge CB3 0FF, England.
   [Heck, Jan] Univ Cambridge, Dept Phys, Cavendish Lab & Chem, Cambridge CB3 0FF, England.
   [Stanley-Marbell, Phillip] Univ Cambridge, Dept Engn, Cambridge CB3 0FF, England.
C3 University of Cambridge; University of Cambridge; University of
   Cambridge; University of Cambridge; University of Cambridge
RP Tsoutsouras, V (corresponding author), Univ Cambridge, Phys Computat Lab, Cambridge CB3 0FF, England.
EM vt298@cam.ac.uk; ok302@cam.ac.uk; cts32@cam.ac.uk; bab46@cam.ac.uk;
   jtm45@cam.ac.uk; jh2109@cam.ac.uk; phillip.stanley-marbell@eng.cam.ac.uk
RI Meech, James Timothy/AAV-7152-2020
OI Meech, James Timothy/0000-0003-4052-7248; Heck, Jan/0000-0002-8450-9212;
   Kaparounakis, Orestis/0000-0002-7764-8927
FU EPSRC [EP/V047507/1]; EPSRC [EP/V047507/1] Funding Source: UKRI
FX This work was supported by EPSRC under Grant EP/V047507/1.
CR [Anonymous], 2013, Measurement uncertainty and probability
   BIPM, 2008, GUM series of JCGM
   Bornholt J, 2015, IEEE MICRO, V35, P132, DOI 10.1109/MM.2015.52
   Manousakis I, 2018, PROCEEDINGS OF THE 2018 ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '18), P95, DOI 10.1145/3267809.3267833
   Moll N, 2018, QUANTUM SCI TECHNOL, V3, DOI 10.1088/2058-9565/aab822
   Ramdas A, 2017, ENTROPY-SWITZ, V19, DOI 10.3390/e19020047
   Sensortec B, BOSCH SENSORTEC
   Stanley-Marbell P, 2007, LECT NOTES COMPUT SC, V4367, P168
   Tsoutsouras V, 2021, PROC MICRO54 54 ANN, P1254
   Van Loan CF, 2000, J COMPUT APPL MATH, V123, P85, DOI 10.1016/S0377-0427(00)00393-9
   Wang DC, 2019, PHYS REV LETT, V122, DOI 10.1103/PhysRevLett.122.140504
   Waterman A., 2014, User-Level ISA, VI
   Wiebe N, 2016, PHYS REV LETT, V117, DOI 10.1103/PhysRevLett.117.010503
NR 13
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 78
EP 86
DI 10.1109/MM.2022.3166067
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400009
DA 2024-07-18
ER

PT J
AU Koc, F
   Salami, B
   Ergin, O
   Unsal, O
   Kestelman, AC
AF Koc, Fahrettin
   Salami, Behzad
   Ergin, Oguz
   Unsal, Osman
   Kestelman, Adrian Cristal
TI Can We Trust Undervolting in FPGA-Based Deep Learning Designs at Harsh
   Conditions?
SO IEEE MICRO
LA English
DT Article
AB As more neural networks on field-programmable gate arrays (FPGAs) are used in a wider context, the importance of power efficiency increases. However, the focus on power should never compromise application accuracy. One technique to increase power efficiency is reducing the FPGAs' supply voltage ("undervolting"), which can cause accuracy problems. Therefore, careful design-time considerations are required for correct configuration without hindering the target accuracy. This fact becomes especially important for autonomous systems, edge computing, or data centers. This study reveals the impact of undervolting in harsh environmental conditions on the accuracy and power efficiency of convolutional neural network benchmarks. We perform comprehensive testing in a calibrated infrastructure at controlled temperatures (between -40 degrees C and 50 degrees C) and four distinct humidity levels (50%, 60%, 70%, and 80%) for off-the-shelf FPGAs. We show that the voltage guard-band shift with temperature is linear and propose new reliable undervolting designs providing a 65% increase in power-efficiency Giga-OPs per second (GOPS/W).
C1 [Koc, Fahrettin; Ergin, Oguz] TOBB Univ Econ & Technol, TR-06520 Ankara, Turkey.
   [Salami, Behzad] Barcelona Supercomp Ctr, Comp Sci Dept, Barcelona 08034, Spain.
   [Unsal, Osman] Barcelona Supercomp Ctr, Parallel Paradigms Res Grp, Barcelona 08034, Spain.
   [Kestelman, Adrian Cristal] Barcelona Supercomp Ctr, Comp Architecture Parallel Paradigms Res Grp, Barcelona 08034, Spain.
C3 TOBB Ekonomi ve Teknoloji University; Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS); Universitat
   Politecnica de Catalunya; Barcelona Supercomputer Center (BSC-CNS);
   Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS)
RP Koc, F (corresponding author), TOBB Univ Econ & Technol, TR-06520 Ankara, Turkey.
EM fahrettin.koc@etu.edu.tr; behzadsalami@gmail.com; oergin@etu.edu.tr;
   osman.unsal@bsc.es; adrian.cristal@bsc.es
RI Salami, Behzad/W-7456-2019; Ergin, Oguz/E-5717-2010; UNSAL, OSMAN
   S/B-9161-2016
OI Ergin, Oguz/0000-0003-2701-3787; KOC, FAHRETTIN/0000-0003-2379-4184
CR Amouri Abdulazim., 2014, 2014 24th international conference on Field Programmable Logic and Applications (FPL), P1
   [Anonymous], 2015, NATURE, DOI [DOI 10.1038/NATURE14539, 10.1038/nature14539]
   [Anonymous], 2017, P ACM MEAS ANAL COMP, DOI DOI 10.1145/3084447
   Ashrae Technical Committee 9.9, 2015, THERM GUID DAT PROC, V4th
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Chandramoorthy N, 2019, INT S HIGH PERF COMP, P147, DOI 10.1109/HPCA.2019.00034
   Khaleghi B, 2019, DES AUT TEST EUROPE, P342, DOI [10.23919/date.2019.8715183, 10.23919/DATE.2019.8715183]
   Neshatpour K, 2018, IEEE T VLSI SYST, V26, P778, DOI 10.1109/TVLSI.2017.2780800
   Salami B, 2020, I C DEPEND SYS NETWO, P138, DOI 10.1109/DSN48063.2020.00032
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tian YC, 2018, PROCEEDINGS 2018 IEEE/ACM 40TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P303, DOI 10.1145/3180155.3180220
   Whatmough PN, 2017, ISSCC DIG TECH PAP I, P242, DOI 10.1109/ISSCC.2017.7870351
   Xilinx, 2006, ZYNQ ULTRASCALE MPSO
NR 14
TC 0
Z9 0
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 57
EP 65
DI 10.1109/MM.2022.3153891
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J8UV
UT WOS:000798189700008
OA Green Published
DA 2024-07-18
ER

PT J
AU Bao, ZS
   Fu, GH
   Zhang, WB
   Zhan, K
   Guo, JN
AF Bao, Zhenshan
   Fu, Guohang
   Zhang, Wenbo
   Zhan, Kang
   Guo, Junnan
TI LSFQ: A Low-Bit Full Integer Quantization for High-Performance
   FPGA-Based CNN Acceleration
SO IEEE MICRO
LA English
DT Article
DE Quantization (signal); Convolutional neural networks; Design automation;
   Computer architecture; Field programmable gate arrays; Training data;
   Neural networks; Accelerator architectures
AB The effective implementation of quantization depends not only on the specific task but also on the hardware resources. This article presents a hardware-aware customized quantization method for convolutional neural networks. We propose a learnable parameter soft clipping full integer quantization (LSFQ), which includes weight and activation quantization with the learnable clipping parameters. Moreover, the LSFQ accelerator architecture is customized on the field-programmable gate array (FPGA) platform to verify the hardware awareness of our method, in which DSP48E2 is designed to realize the parallel computation of six low-bit integer multiplications. The results showed that the accuracy loss of LSFQ is less than 1% compared with the full-precision models including VGG7, mobile-net v2 in CIFAR10, and CIFAR100. An LSFQ accelerator was demonstrated at the 57th IEEE/ACM Design Automation Conference System Design Contest (DAC-SDC) and won the championship at the FPGA track.
C1 [Bao, Zhenshan; Fu, Guohang; Zhang, Wenbo; Zhan, Kang; Guo, Junnan] Beijing Univ Technol, Beijing, Peoples R China.
C3 Beijing University of Technology
RP Zhang, WB (corresponding author), Beijing Univ Technol, Beijing, Peoples R China.
EM baozhenshan@bjut.edu.cn; fuguohang@emails.bjut.edu.cn;
   zhangwenbo@bjut.edu.cn; kangkang@emails.bjut.edu.cn;
   guojn@emails.bjut.edu.cn
RI Guo, Junnan/AAG-9261-2021
CR [Anonymous], 2019, INT C LEARNING REPRE
   Bengio Yoshua, 2013, CoRR abs/1308.3432
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Choi Jungwook, 2018, PACT PARAMETERIZED C
   Esser S. K., 2020, P INT C LEARN REPR, P1
   Gong R., 2019, PROC IEEE INT C COMP, P1
   Gysel P, 2018, IEEE T NEUR NET LEAR, V29, P5784, DOI 10.1109/TNNLS.2018.2808319
   Jiao Li., 2017, Field Programmable Logic and Applications (FPL), 2017 27th International Conference on, P1
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Shayer O, 2018, P INT C LEARN REPR, P1
   Wu SH, 2018, 2018 52ND ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS (CISS), DOI 10.1109/CISS.2018.8362280
   Zhou Shuchang, 2016, ARXIV160606160
NR 12
TC 3
Z9 4
U1 7
U2 27
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 8
EP 15
DI 10.1109/MM.2021.3134968
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500010
DA 2024-07-18
ER

PT J
AU Lenjani, M
   Skadron, K
AF Lenjani, Marzieh
   Skadron, Kevin
TI Supporting Moderate Data Dependency, Position Dependency, and Divergence
   in PIM-Based Accelerators
SO IEEE MICRO
LA English
DT Article
AB Processing in memory (PIM) can alleviate the data movement overhead. However, PIM units built inside memory layers have low frequency, and this requires high parallelism to compensate for the low clock frequency. Single-instruction-multiple-data (SIMD) architectures can provide high parallelism for PIM with low overhead per arithmetic logic unit (ALU) operation. In SIMD, multiple ALUs perform the same instruction, and the processing unit accesses multiple consecutive words at once. Therefore, the control and access overhead is amortized among ALU operations. However, SIMD units cannot fully exploit the available word-level parallelism for 1) operations with data/position dependency or 2) operations with divergence (where different operations are performed on different words). A recent work, Fulcrum, proposes a subarray-level PIM design with high parallelism. This article discusses how Fulcrum alleviates the control and access overhead while exploiting word-level parallelism for operations with data/position dependency and divergence. We evaluate Fulcrum against bank-level SIMD architectures to highlight these benefits.
C1 [Lenjani, Marzieh; Skadron, Kevin] Univ Virginia, Comp Sci, Charlottesville, VA 22904 USA.
C3 University of Virginia
RP Lenjani, M (corresponding author), Univ Virginia, Comp Sci, Charlottesville, VA 22904 USA.
EM Marzieh.Lenjani@virginia.edu; skadron@virginia.edu
OI Skadron, Kevin/0000-0002-8091-9302
FU CRISP, one of six centers in JUMP, a Semiconductor Research Corporation
   (SRC) program - MARCO; DARPA
FX The authors would like to thank all authors of Fulcrum8 and the
   anonymous reviewers for their valuable feedback and suggestions. This
   work was supported in part by CRISP, one of six centers in JUMP, a
   Semiconductor Research Corporation (SRC) program, sponsored by MARCO and
   DARPA.
CR Chang KK, 2016, INT S HIGH PERF COMP, P568, DOI 10.1109/HPCA.2016.7446095
   Eckert Yasuko, 2014, 2 WORKSH NEAR DAT PR
   Penedo JMG, 2022, PSYCHOTHER RES, V32, P151, DOI [10.1080/10503307.2021.1930242, 10.1109/IAS/PCA50164.2021.10143786]
   Hadidi R, 2017, I S WORKL CHAR PROC, P66, DOI 10.1109/IISWC.2017.8167757
   Hajinazar N, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P329, DOI 10.1145/3445814.3446749
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Kwon YC, 2021, ISSCC DIG TECH PAP I, V64, P350, DOI 10.1109/ISSCC42613.2021.9365862
   Lenjani M, 2020, INT S HIGH PERF COMP, P556, DOI 10.1109/HPCA47549.2020.00052
   Lenjani M, 2019, I S WORKL CHAR PROC, P203, DOI 10.1109/IISWC47752.2019.9042035
   Shuangchen Li, 2017, 2017 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P288, DOI 10.1145/3123939.3123977
NR 10
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 108
EP 115
DI 10.1109/MM.2021.3136189
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500014
DA 2024-07-18
ER

PT J
AU Simar, R
   Tatge, R
AF Simar, Ray
   Tatge, Reid
TI How VLIWs Were Adopted as Digital Signal Processors
SO IEEE MICRO
LA English
DT Article
C1 [Simar, Ray] Rice Univ, Houston, TX 77005 USA.
   [Tatge, Reid] Google, Los Altos, CA USA.
C3 Rice University; Google Incorporated
RP Simar, R (corresponding author), Rice Univ, Houston, TX 77005 USA.
EM ray.simar@rice.edu; rtatge@gmail.com
CR AnalogDevices, PROC DSP JAN DEV
   [Anonymous], Digital Signal Processors (DSP) and ARM Microprocessors (MPUs) Platforms
   Davis A. L., 1997, P INT C SIGN PROC AP
   Dillon Jr T. J., 1997, P INT C SIGN PROC AP
   ELLIS JR, 1986, BULLDOG COMPILER VLI
   FISHER J., 2009, SOLID STATE CIRCUITS, V1, P10
   Fisher J. A., 1983, VERY LONG INSTRUCTIO, V253
   LAM M, 1988, SIGPLAN NOTICES, V23, P318
   Lethin Richard, 2009, IEEE Solid-State Circuits Magazine, V1, P15, DOI 10.1109/MSSC.2009.933431
   NXP, DIGIT SIGNAL PROCESS
   Rau B. R., 1981, 14th Annual Microprogramming Workshop, P183
NR 11
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 121
EP 128
DI 10.1109/MM.2021.3113739
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100021
DA 2024-07-18
ER

PT J
AU Jiang, SN
   Pan, PT
   Ou, YH
   Batten, C
AF Jiang, Shunning
   Pan, Peitian
   Ou, Yanghui
   Batten, Christopher
TI PyMTL3: A Python Framework for Open-Source Hardware Modeling,
   Generation, Simulation, and Verification
SO IEEE MICRO
LA English
DT Article
DE Hardware; Python; Open source software; Computational modeling;
   Biological system modeling; Hardware design languages; DSL
AB In this article, we present PyMTL3, a Python framework for open-source hardware modeling, generation, simulation, and verification. In addition to compelling benefits from using the Python language, PyMTL3 is designed to provide flexible, modular, and extensible workflows for both hardware designers and computer architects. PyMTL3 supports a seamless multilevel modeling environment and carefully designed modular software architecture using a sophisticated in-memory intermediate representation and a collection of passes that analyze, instrument, and transform PyMTL3 hardware models. We believe PyMTL3 can play an important role in jump-starting the open-source hardware ecosystem.
C1 [Jiang, Shunning; Pan, Peitian; Ou, Yanghui; Batten, Christopher] Cornell Univ, Elect & Comp Engn, Ithaca, NY 14853 USA.
C3 Cornell University
RP Jiang, SN (corresponding author), Cornell Univ, Elect & Comp Engn, Ithaca, NY 14853 USA.
EM sj634@cornell.edu; pp482@cornell.edu; yo96@cornell.edu;
   cbatten@cornell.edu
FU NSF CRI Award [1512937]; DARPA POSH Award [FA8650-18-2-7852, 7853];
   Center for Applications Driving Architectures (ADA), one of six centers
   of JUMP, a Semiconductor Research Corporation program - DARPA
FX This work was supported in part by NSF CRI Award #1512937, DARPA POSH
   Award #FA8650-18-2-7852, 7853, a research gift from Xilinx, Inc., and
   the Center for Applications Driving Architectures (ADA), one of six
   centers of JUMP, a Semiconductor Research Corporation program
   co-sponsored by DARPA, as well as equipment, tool, and/or physical IP
   donations from Intel, Xilinx, Synopsys, Cadence, and ARM. The authors
   would like to thank D. Lockhart for his valuable feedback and his work
   on PyMTL2, as well as Cheng Tan, Berkin Ilbeyi, Khalid Al-Hawaj, Lin
   Cheng, Yixiao Zhang, Raymond Yang, Kaishuo Cheng, and Jack Weber for
   their contributions to PyMTL3. The U.S. Government is authorized to
   reproduce and distribute reprints for Government purposes
   notwithstanding any copyright notation thereon. Any opinions, findings,
   and conclusions or recommendations expressed in this publication are
   those of the author(s) and do not necessarily reflect the views of any
   funding agency.
CR Bachrach J, 2012, DES AUT CON, P1212
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Chattopadhyay A, 2008, MORG KAUF SER SYST, P95, DOI 10.1016/B978-012374287-2.50008-2
   Clow J, 2017, I C FIELD PROG LOGIC
   Grossman J. P., 2013, P 50 DES AUT C JUN, P1
   Izraelevitz A, 2017, ICCAD-IEEE ACM INT, P209, DOI 10.1109/ICCAD.2017.8203780
   Jiang S., 2018, Tech. Rep., P1
   Lee Y, 2016, IEEE MICRO, V36, P8, DOI 10.1109/MM.2016.11
   Lockhart D, 2014, INT SYMP MICROARCH, P280, DOI 10.1109/MICRO.2014.50
   Mattarei C, 2018, PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), P7
   Shacham O, 2010, IEEE MICRO, V30, P9, DOI 10.1109/MM.2010.81
   Tan C, 2019, PR IEEE COMP DESIGN, P437, DOI 10.1109/ICCD46524.2019.00068
NR 12
TC 27
Z9 30
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 58
EP 66
DI 10.1109/MM.2020.2997638
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800008
DA 2024-07-18
ER

PT J
AU Lant, J
   Navaridas, J
   Luján, M
   Goodacre, J
AF Lant, Joshua
   Navaridas, Javier
   Lujan, Mikel
   Goodacre, John
TI Toward FPGA-Based HPC: Advancing Interconnect Technologies
SO IEEE MICRO
LA English
DT Article
AB HPC architects are currently facing myriad challenges from ever tighter power constraints and changing workload characteristics. In this article, we discuss the current state of FPGAs within HPC systems. Recent technological advances show that they are well placed for penetration into the HPC market. However, there are still a number of research problems to overcome; we address the requirements for system architectures and interconnects to enable their proper exploitation, highlighting the necessity of allowing FPGAs to act as full-fledged peers within a distributed system rather than attached to the CPU. We argue that this model requires a reliable, connectionless, hardware-offloaded transport supporting a global memory space. Our results show how our fully fledged hardware implementation gives latency improvements of up to 25% versus a software-based transport, and demonstrates that our solution can outperform the state of the art in HPC workloads such as matrix-matrix multiplication achieving a 10% higher computing throughput.
C1 [Lant, Joshua] Univ Manchester, APT Grp, Manchester, Lancs, England.
   [Navaridas, Javier] Univ Manchester, Adv Processors Technol Grp, Manchester, Lancs, England.
   [Lujan, Mikel] Univ Manchester, Dept Comp Sci, Manchester, Lancs, England.
   [Goodacre, John] Univ Manchester, Manchester, Lancs, England.
C3 University of Manchester; University of Manchester; University of
   Manchester; University of Manchester
RP Lant, J (corresponding author), Univ Manchester, APT Grp, Manchester, Lancs, England.
EM lant@manchester.ac.uk; navaridas@manchester.ac.uk;
   mikel.lujan@manchester.ac.uk; john.goodacre@manchester.ac.uk
RI Navaridas Palma, Javier/HPH-3493-2023; Navaridas Palma,
   Javier/AHB-8812-2022
OI Navaridas Palma, Javier/0000-0001-7272-6597; Navaridas Palma,
   Javier/0000-0001-7272-6597
FU European Union [671553, 754337]; Arm/RAEng Research Chair award
FX This work was supported by the European Union's Horizon 2020 research
   and innovation program under Grant 671553 (ExaNeSt) and Grant 754337
   (EuroEXA). The work of M. Lujan was supported by an Arm/RAEng Research
   Chair award and M. Lujan is a Royal Society Wolfson Fellow.
CR [Anonymous], 2006, Tech. rep.
   Correa RS, 2018, INTEGRATION, V63, P41, DOI 10.1016/j.vlsi.2018.05.005
   Escobar FA, 2016, IEEE T PARALL DISTR, V27, P600, DOI 10.1109/TPDS.2015.2407896
   Lee VW, 2010, CONF PROC INT SYMP C, P451, DOI 10.1145/1816038.1816021
   Oden L, 2014, PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P977, DOI 10.1109/IPDPSW.2014.111
   Strenski D., 2007, HPC WIRE
   Tate A., 2014, P PADAL WORKSH 2014, P7
   Weisz G, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P264, DOI 10.1145/2847263.2847269
   Williams J, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1862648.1862649
NR 9
TC 17
Z9 18
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 25
EP 34
DI 10.1109/MM.2019.2950655
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000005
OA Green Published
DA 2024-07-18
ER

PT J
AU Zhang, SZ
   Wright, A
   Bourgeat, T
   Arvind
AF Zhang, Sizhuo
   Wright, Andrew
   Bourgeat, Thomas
   Arvind
TI Composable Building Blocks to Open Up Processor Design
SO IEEE MICRO
LA English
DT Article
AB In this article, we present a framework called Composable Modular Design (CMD) to facilitate the design of out-of-order processors. In CMD, 1) the interface methods of modules provide instantaneous access and perform atomic updates to the state elements inside the module; 2) every interface method is guarded, i.e., it cannot be applied unless it is ready; and 3) modules are composed by atomic rules which call interface methods of different modules. A rule either successfully updates the state of all the called modules or does nothing. The atomicity properties of interfaces in CMD ensure composability when modules are refined selectively. We show the efficacy of CMD by building an out-of-order RISC-V processor which boots Linux. Modules designed using CMD (e.g., ROB, load-store unit, etc.) can be used and refined by other implementations. We believe that this framework can revolutionize architectural research and practice as the library of reusable components grows.
C1 [Zhang, Sizhuo; Wright, Andrew; Bourgeat, Thomas; Arvind] MIT CSAIL, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT)
RP Zhang, SZ (corresponding author), MIT CSAIL, Cambridge, MA 02139 USA.
EM szzhang@csail.mit.edu; acwright@mit.edu; bthom@csail.mit.edu;
   arvind@csail.mit.edu
RI Wright, Andrew/HDM-9615-2022
OI Bourgeat, Thomas/0000-0002-8468-8409
FU Defense Advanced Research Projects Agency (DARPA) [FA8750-16-2-0004,
   HR001118C0018]
FX The authors would like to thank all the anonymous reviewers for their
   helpful feedbacks on improving this paper. They also benefited from the
   help from Jamey Hicks and Muralidaran Vijayaraghavan. They thank
   Bluespec, Inc., for providing free tool licenses. This work was
   supported by the Defense Advanced Research Projects Agency (DARPA) under
   Contract FA8750-16-2-0004 and Contract HR001118C0018. Any opinions,
   findings, and conclusions or recommendations expressed in this material
   are those of the authors and do not necessarily reflect the views of
   DARPA.
CR Barr TW, 2010, CONF PROC INT SYMP C, P48
   Choudhary NK, 2012, IEEE MICRO, V32, P48, DOI 10.1109/MM.2012.23
   Rosenband DL, 2005, IEEE IC CAD, P784, DOI 10.1109/ICCAD.2005.1560170
   Zhang SZ, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P68, DOI 10.1109/MICRO.2018.00015
   Zhang SH, 2018, CONF PROC INT SYMP C, P124, DOI 10.1109/ISCA.2018.00021
   Zhang SZ, 2017, INT CONFER PARA, P288, DOI 10.1109/PACT.2017.29
NR 6
TC 1
Z9 1
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 47
EP 55
DI 10.1109/MM.2019.2910012
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700007
DA 2024-07-18
ER

PT J
AU Ma, KS
   Li, JY
   Li, XQ
   Liu, YP
   Xie, Y
   Kandemir, M
   Sampson, J
   Narayanan, V
AF Ma, Kaisheng
   Li, Jinyang
   Li, Xueqing
   Liu, Yongpan
   Xie, Yuan
   Kandemir, Mahmut
   Sampson, Jack
   Narayanan, Vijaykrishnan
TI IAA: Incidental Approximate Architectures for Extremely
   Energy-Constrained Energy Harvesting Scenarios using IoT Nonvolatile
   Processors
SO IEEE MICRO
LA English
DT Article
ID RETENTION; SYSTEM; TIME
AB Battery-less IoT devices powered through energy harvesting face a fundamental imbalance between the potential volume of collected data and the amount of energy available for processing that data locally. We explore a combination of approximate computing and intermittent computing-incidental approximate architecture to suit nonvolatile processors (NVPs).
C1 [Ma, Kaisheng] Tsinghua Univ, IIIS, Beijing, Peoples R China.
   [Li, Jinyang; Li, Xueqing; Liu, Yongpan] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China.
   [Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Kandemir, Mahmut; Sampson, Jack] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
   [Narayanan, Vijaykrishnan] Penn State Univ, Comp Sci & Engn & Elect Engn, University Pk, PA 16802 USA.
C3 Tsinghua University; Tsinghua University; University of California
   System; University of California Santa Barbara; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); Pennsylvania State
   University; Pennsylvania State University - University Park;
   Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park
RP Ma, KS (corresponding author), Tsinghua Univ, IIIS, Beijing, Peoples R China.
EM kaishengthu@163.com; lijy15@mails.tsinghua.edu.cn;
   xueqingli@tsinghua.edu.cn; ypliu@tsinghua.edu.cn; yuanxie@ece.ucsb.edu;
   kandemir@cse.psu.edu; sampson@cse.psu.edu; vijay@cse.psu.edu
RI liu, yongpan/J-4493-2012
OI Ma, Kaisheng/0000-0001-9226-3366
FU NSF ASSIST; NSF [1317560]; Center for Low Energy Systems Technology (one
   of the six Semiconductor Research Corporation (SRC) STARnet Centers -
   Microelectronics Advanced Research Corporation (MARCO)); Center for Low
   Energy Systems Technology (one of the six Semiconductor Research
   Corporation (SRC) STARnet Centers - DARPA); National Natural Science
   Foundation of China (NSFC) [61674094]; Beijing Innovation Center for
   Future Chip
FX This work was supported in part by NSF ASSIST, in part by NSF
   Expeditions in Computing Award-1317560, and in part by the Center for
   Low Energy Systems Technology (one of the six Semiconductor Research
   Corporation (SRC) STARnet Centers sponsored by Microelectronics Advanced
   Research Corporation (MARCO) and DARPA). This work was also supported in
   part by National Natural Science Foundation of China (NSFC) Grant
   61674094 and the Beijing Innovation Center for Future Chip.
CR [Anonymous], 2017, ACM J EMERG TECH COM, DOI DOI 10.1145/3001936
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Jog A, 2012, DES AUT CON, P243
   Khanna S, 2014, IEEE J SOLID-ST CIRC, V49, P95, DOI 10.1109/JSSC.2013.2284367
   Khudia DS, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P554, DOI 10.1145/2749469.2750371
   Liu YP, 2016, ISSCC DIG TECH PAP I, V59, P84, DOI 10.1109/ISSCC.2016.7417918
   Ma K., 2015, NONVOLATILE MEMORY T
   Ma KS, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P204, DOI 10.1145/3123939.3124533
   Ma KS, 2017, INT SYM QUAL ELECT, P39, DOI 10.1109/ISQED.2017.7918290
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Mahajan D, 2016, CONF PROC INT SYMP C, P66, DOI 10.1109/ISCA.2016.16
   Merrett GV, 2017, DES AUT TEST EUROPE, P960, DOI 10.23919/DATE.2017.7927130
   Miguel JS, 2016, CONF PROC INT SYMP C, P545, DOI 10.1109/ISCA.2016.54
   Mirhoseini A, 2013, INT CONF PERVAS COMP, P216, DOI 10.1109/PerCom.2013.6526735
   Mishra N, 2015, ACM SIGPLAN NOTICES, V50, P267, DOI [10.1145/2694344.2694373, 10.1145/2775054.2694373]
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rodriguez Arreola A., 2015, Proceedings of the 3rd International Workshop on Energy Harvesting Energy Neutral Sensing Systems, P3
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Sampson A., 2015, UWCSE1501
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Yiqun Wang, 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P149, DOI 10.1109/ESSCIRC.2012.6341281
NR 25
TC 7
Z9 7
U1 0
U2 12
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2018
VL 38
IS 4
BP 11
EP 19
DI 10.1109/MM.2018.043191121
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ1QK
UT WOS:000441410600003
DA 2024-07-18
ER

PT J
AU Cherupalli, H
   Duwe, H
   Ye, WD
   Kumar, R
   Sartori, J
AF Cherupalli, Hari
   Duwe, Henry
   Ye, Weidong
   Kumar, Rakesh
   Sartori, John
TI Bespoke Processors for Applications with Ultra-Low Area and Power
   Constraints
SO IEEE MICRO
LA English
DT Article
AB This article makes the case for bespoke processor design, an automated approach that tailors a general-purpose processor IP to a target application by removing all gates from the design that can never be used by the application. The resulting processors are more area- and energy-efficient without sacrificing performance.
C1 [Cherupalli, Hari; Sartori, John] Univ Minnesota, Minneapolis, MN 55455 USA.
   [Duwe, Henry] Iowa State Univ, Ames, IA USA.
   [Ye, Weidong] Univ Illinois, Champaign, IL USA.
   [Kumar, Rakesh] Univ Illinois, Elect & Comp Engn Dept, Champaign, IL USA.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   Iowa State University; University of Illinois System; University of
   Illinois Urbana-Champaign; University of Illinois System; University of
   Illinois Urbana-Champaign
RP Cherupalli, H (corresponding author), Univ Minnesota, Minneapolis, MN 55455 USA.
EM cheru007@umn.edu; duwe@iastate.edu; wye5@illinois.edu;
   rakeshk@illinois.edu; jsartori@umn.edu
RI Kumar, Rakesh/ABD-1065-2020
OI Kumar, Rakesh/0000-0001-7664-0803; Duwe, Henry/0000-0003-2310-7399
CR [Anonymous], 2012, PROD MSP430
   [Anonymous], 2017, MICR SAL REG MOM SLU
   Blodget, 2014, BUSINESS INSIDER
   Bryant R. E., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P517, DOI 10.1109/DAC.1990.114910
   Girard O., 2013, OpenMSP430 project
   Hackmann G., 2014, IEEE T PARALLEL DIST
   Kjellander B. K., 2013, ORGANIC ELECT
   Magno M, 2013, IEEE CONF WIREL MOB, P189, DOI 10.1109/WiMOB.2013.6673360
   Myny K., 2011, IEEE INT SOL STAT CI
   Myny K., 2014, SCI REPORTS
   Narasimhan S, 2011, IEEE T BIOMED CIRC S, V5, P169, DOI 10.1109/TBCAS.2010.2076281
   Ransford B., 2012, ACM SIGPLAN Not
NR 12
TC 2
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 32
EP 39
DI 10.1109/MM.2018.032271059
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500005
DA 2024-07-18
ER

PT J
AU Mezzetti, E
   Kosmidis, L
   Abella, J
   Cazorla, FJ
AF Mezzetti, Enrico
   Kosmidis, Leonidas
   Abella, Jaume
   Cazorla, Francisco J.
TI High-Integrity Performance Monitoring Units in Automotive Chips for
   Reliable Timing V&V
SO IEEE MICRO
LA English
DT Article
AB As software continues to control more system-critical functions in cars, its timing is becoming an integral element in functional safety. Timing validation and verification (V&V) assesses software's end-to-end timing measurements against given budgets. The advent of multicore processors with massive resource sharing reduces the significance of end-to-end execution times for timing V&V and requires reasoning on (worst-case) access delays on contention-prone hardware resources. While Performance Monitoring Units (PMUs) support this finer-grained reasoning, their design has never been a prime consideration in high-performance processors - where automotive-chips PMU implementations descend from - since PMUs do not directly affect performance or reliability. To meet PMUs' instrumental importance for timing V&V, we advocate for PMUs in automotive chips that explicitly track activities related to worst-case (rather than average) software behavior, are recognized as an ISO-26262 mandatory high-integrity hardware service, and are accompanied with detailed documentation that enables their effective use to derive reliable timing estimates.
C1 [Mezzetti, Enrico] Barcelona Supercomp Ctr, Comp Architecture Operating Syst CAOS Grp, Barcelona, Spain.
   [Kosmidis, Leonidas; Abella, Jaume] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Cazorla, Francisco J.] Barcelona Supercomp Ctr, CAOS Res Grp, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya; Barcelona Supercomputer
   Center (BSC-CNS); Universitat Politecnica de Catalunya; Barcelona
   Supercomputer Center (BSC-CNS)
RP Mezzetti, E (corresponding author), Barcelona Supercomp Ctr, Comp Architecture Operating Syst CAOS Grp, Barcelona, Spain.
EM enrico.mezzetti@bsc.es; leonidas.kosmidis@bsc.es; jaume.abella@bsc.es;
   francisco.cazorla@bsc.es
RI Mezzetti, Enrico/JCE-1728-2023; Kosmidis, Leonidas/AAQ-7475-2020;
   Mezzetti, Enrico/M-7367-2016; Cazorla, Francisco J/D-7261-2016; Abella,
   Jaume/B-7422-2016
OI Kosmidis, Leonidas/0000-0001-9751-1058; Mezzetti,
   Enrico/0000-0002-1886-2931; Abella, Jaume/0000-0001-7951-4028
FU Spanish Ministry of Economy and Competitiveness (MINECO)
   [TIN2015-65316-P]; HiPEAC Network of Excellence; MINECO under Ramon y
   Cajal postdoctoral fellowship [RYC-2013-14717]; Spanish Ministry of
   Economy and Competitiveness under Juan de la CiervaIncorporacion
   postdoctoral fellowship [IJCI-2016-27396]
FX This work has been partially supported by the Spanish Ministry of
   Economy and Competitiveness (MINECO) under grant TIN2015-65316-P and the
   HiPEAC Network of Excellence. Jaume Abella has been partially supported
   by the MINECO under Ramon y Cajal postdoctoral fellowship number
   RYC-2013-14717. Enrico Mezzetti has been partially supported by the
   Spanish Ministry of Economy and Competitiveness under Juan de la
   CiervaIncorporacion postdoctoral fellowship number IJCI-2016-27396.
CR [Anonymous], 2012, IGCC
   [Anonymous], CPI EV METR POWER7
   [Anonymous], 2013, ISCA 2013, DOI DOI 10.1145/2485922.2485966
   Blin A, 2016, PROC EUROMICR, P109, DOI 10.1109/ECRTS.2016.18
   Charette RN, 2009, IEEE SPECTRUM, V46, P7, DOI 10.1109/MSPEC.2009.5340234
   Fernandez G., 2015, 52 ACM EDAC IEEE DES, P1
   International Organization for Standardization, 2009, 26262 ISO DIS
   Jalle J, 2016, 11 IEEE S IND EMB SY, P1, DOI [10.1109/SIES.2016.7509440, DOI 10.1109/SIES.2016.7509440]
   Nowotsch J, 2014, EUROMICRO, P109, DOI 10.1109/ECRTS.2014.20
   Salapura V, 2008, INT SYM PERFORM ANAL, P139, DOI 10.1109/ISPASS.2008.4510746
   Weaver VM, 2008, I S WORKL CHAR PROC, P131
NR 11
TC 9
Z9 9
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2018
VL 38
IS 1
BP 56
EP 65
DI 10.1109/MM.2018.112130235
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FX8KL
UT WOS:000426342200007
OA Green Published
DA 2024-07-18
ER

PT J
AU Huang, YP
   Guo, N
   Seok, M
   Tsividis, Y
   Sethumadhavan, S
AF Huang, Yipeng
   Guo, Ning
   Seok, Mingoo
   Tsividis, Yannis
   Sethumadhavan, Simha
TI ANALOG COMPUTING IN A MODERN CONTEXT: A LINEAR ALGEBRA ACCELERATOR CASE
   STUDY
SO IEEE MICRO
LA English
DT Article
AB This article presents a programmable analog accelerator for solving systems of linear equations. The authors compensate for commonly perceived downsides of analog computing. They compare the analog solver's performance and energy consumption against an efficient digital algorithm running on a general-purpose processor. Finally, they conclude that problem classes outside of systems of linear equations could hold more promise for analog acceleration.
C1 [Huang, Yipeng] Columbia Univ, Comp Architecture & Secur Technol Lab, New York, NY 10027 USA.
   [Guo, Ning; Tsividis, Yannis] Columbia Univ, Elect Engn, New York, NY 10027 USA.
   [Seok, Mingoo] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA.
   [Sethumadhavan, Simha] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
C3 Columbia University; Columbia University; Columbia University; Columbia
   University
RP Huang, YP (corresponding author), Columbia Univ, Comp Architecture & Secur Technol Lab, New York, NY 10027 USA.
EM yipeng@cs.columbia.edu; ng2364@columbia.edu; mgseok@ee.columbia.edu;
   tsividis@ee.columbia.edu; simha@cs.columbia.edu
OI Huang, Yipeng/0000-0003-3171-6901
FU NSF [CNS-1239134]; Alfred P. Sloan Foundation
FX This work is supported by NSF award CNS-1239134 and a fellowship from
   the Alfred P. Sloan Foundation. This article is based on our ISCA 2016
   paper.<SUP>8</SUP>
CR Bournez O., 2008, A Survey on Continuous Time Computations, P383
   CHEN W, 1970, IEEE T COMPUT, VC 19, P879, DOI 10.1109/T-C.1970.222794
   CHU MT, 1988, SIAM REV, V30, P375, DOI 10.1137/1030090
   Cowan GER, 2006, IEEE J SOLID-ST CIRC, V41, P42, DOI 10.1109/JSSC.2005.858618
   DOUGLAS CC, 1990, SIAM J SCI STAT COMP, V11, P1073, DOI 10.1137/0911060
   Flannery B. P., 1992, NUMERICAL RECIPES C, DOI DOI 10.2277/052143064X
   Guo N, 2016, IEEE J SOLID-ST CIRC, V51, P1514, DOI 10.1109/JSSC.2016.2543729
   Huang YP, 2016, CONF PROC INT SYMP C, P570, DOI 10.1109/ISCA.2016.56
   KARPLUS WJ, 1971, IEEE T COMPUT, VC 20, P831, DOI 10.1109/T-C.1971.223357
   Korn G., 1972, Electronic Analog and Hybrid Computers
   LikamWa R, 2016, CONF PROC INT SYMP C, P255, DOI 10.1109/ISCA.2016.31
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Zhang YN, 2005, IEEE T NEURAL NETWOR, V16, P1477, DOI 10.1109/TNN.2005.857946
NR 13
TC 19
Z9 24
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 30
EP 38
DI 10.1109/MM.2017.55
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400005
DA 2024-07-18
ER

PT J
AU McKeown, M
   Fu, YS
   Nguyen, T
   Zhou, YQ
   Balkind, J
   Lavrov, A
   Shahrad, M
   Payne, S
   Wentzlaff, D
AF McKeown, Michael
   Fu, Yaosheng
   Tri Nguyen
   Zhou, Yanqi
   Balkind, Jonathan
   Lavrov, Alexey
   Shahrad, Mohammad
   Payne, Samuel
   Wentzlaff, David
TI PITON: A MANYCORE PROCESSOR FOR MULTITENANT CLOUDS
SO IEEE MICRO
LA English
DT Article
AB PITON IS A 25-CORE MANYCORE PROCESSOR THAT REIMAGINES THE DATACENTER ARCHITECTURE, BREAKING DOWN BARRIERS BETWEEN CHIPS, NODES, AND RACKS, AND ENABLING FLEXIBILITY, PERFORMANCE, AND ENERGY EFFICIENCY AT SCALE. IT IS DESIGNED NOT ONLY AS A SINGLE CHIP, BUT AS A LARGE-SCALE SYSTEM. PITON SUPPORTS SHARED MEMORY ACROSS ARBITRARY CORES IN THE SYSTEM AND IS TAILORED TO INFRASTRUCTURE-AS-A-SERVICE CLOUDS.
C1 [McKeown, Michael; Fu, Yaosheng; Tri Nguyen; Zhou, Yanqi; Lavrov, Alexey; Shahrad, Mohammad; Wentzlaff, David] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Balkind, Jonathan] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
   [Payne, Samuel] Princeton Univ, Princeton, NJ 08544 USA.
C3 Princeton University; Princeton University; Princeton University
RP McKeown, M (corresponding author), Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
EM mmckeown@princeton.edu; yfu@princeton.edu; trin@princeton.edu;
   yanqiz@princeton.edu; jbalkind@princeton.edu; alavrov@princeton.edu;
   mshahrad@princeton.edu; spayne@nvidia.com; wentzlaf@princeton.edu
RI Shahrad, Mohammad/J-3387-2019
OI Shahrad, Mohammad/0000-0002-8214-9583
CR [Anonymous], 2008, 819665011 SUN MICR
   Balkind J, 2016, ACM SIGPLAN NOTICES, V51, P217, DOI 10.1145/2954679.2872414
   Fu YS, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P686, DOI 10.1145/2830772.2830832
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   McKeown M, 2014, INT SYMP MICROARCH, P432, DOI 10.1109/MICRO.2014.43
   Nguyen TM, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P76, DOI 10.1145/2830772.2830828
   Ramey C., 2011, P HOT CHIPS 23 S, DOI [10.1109/HOTCHIPS.2011.7477491, DOI 10.1109/HOTCHIPS.2011.7477491]
   Sodani Avinash, 2015, 2015 IEEE Hot Chips 27 Symposium (HCS), DOI 10.1109/HOTCHIPS.2015.7477467
   Subramanian L, 2013, INT S HIGH PERF COMP, P639, DOI 10.1109/HPCA.2013.6522356
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Zhou YQ, 2016, CONF PROC INT SYMP C, P532, DOI 10.1109/ISCA.2016.53
NR 11
TC 13
Z9 20
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2017
VL 37
IS 2
BP 70
EP 80
DI 10.1109/MM.2017.36
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EV4JT
UT WOS:000401726500009
DA 2024-07-18
ER

PT J
AU Banerjee, A
   Mehta, R
   Shen, Z
AF Banerjee, Amitabha
   Mehta, Rishi
   Shen, Zach
TI SUPPORTING NUMA-AWARE I/O IN VIRTUAL MACHINES
SO IEEE MICRO
LA English
DT Article
AB This article examines scheduling of virtual machines (VMs) for better I/O on a nonuniform memory access (NUMA) system, in which multiple VMs compete for CPU, memory, and devices spread across NUMA nodes. The authors discuss the design of a NUMA-aware I/O hypervisor scheduler that aligns VMs and hypervisor threads on NUMA boundaries while extracting the most benefit from local device I/O.
C1 [Banerjee, Amitabha; Mehta, Rishi; Shen, Zach] VMware, Palo Alto, CA 94304 USA.
C3 VMware, Inc.
RP Banerjee, A (corresponding author), VMware, Palo Alto, CA 94304 USA.
EM banerjeea@vmware.com; rmehta@vmware.com; zshen@vmware.com
CR [Anonymous], 2012, INT DAT DIR I O TECH
   [Anonymous], 2013, Advanced configuration and power interface (ACPI)
   [Anonymous], 2016, HUAWEI NEWS     0314
   Banerjee A, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P10, DOI 10.1109/HOTI.2015.17
   Beckett J., 2013, CISC VIS NETW IND GL
   Ren YF, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503260
   Shelton Lance., 2013, HIGH PERFORMANCE IO
NR 7
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2016
VL 36
IS 4
BP 28
EP 36
DI 10.1109/MM.2016.59
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FS
UT WOS:000384909100006
DA 2024-07-18
ER

PT J
AU Ho, CH
   Kim, SJ
   Sankaralingam, K
AF Ho, Chen-Han
   Kim, Sung Jin
   Sankaralingam, Karthikeyan
TI ACCELERATING THE ACCELERATOR MEMORY INTERFACE WITH ACCESS-EXECUTE AND
   DATAFLOW
SO IEEE MICRO
LA English
DT Article
AB THE MEMORY ACCESS DATAFLOW EXECUTION MODEL AND HARDWARE ARCHITECTURE COMBINE PRINCIPLES OF DECOUPLED ACCESS AND EXECUTION, DATAFLOW COMPUTATION, AND EVENT-CONDITION-ACTION RULES TO REDEVELOP THE MAIN PRIMITIVES OF AN OUT-OF-ORDER CORE IN A POWER-EFFICIENT WAY THAT TARGETS MEMORY ACCESSES THAT NATURALLY OCCUR IN PROGRAMS OR ARE INDUCED WHEN SOME WORK IS OFFLOADED TO AN ACCELERATOR.
C1 [Ho, Chen-Han] Univ Wisconsin Madison, Madison, WI 53706 USA.
   [Kim, Sung Jin; Sankaralingam, Karthikeyan] Univ Wisconsin Madison, Dept Comp Sci, Madison, WI USA.
   [Sankaralingam, Karthikeyan] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI USA.
   [Sankaralingam, Karthikeyan] Univ Wisconsin Madison, Vert Res Grp, Madison, WI USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Ho, CH (corresponding author), Univ Wisconsin Madison, Madison, WI 53706 USA.
EM ho9@wisc.edu; sung@cs.wisc.edu; karu@cs.wisc.edu
FU US National Science Foundation [CCF-1162215, CNS-1228782, CNS-1218432]
FX Support for this research was provided by the US National Science
   Foundation under the following grants: CCF-1162215, CNS-1228782, and
   CNS-1218432.
CR Brownston L., 1985, PROGRAMMING EXPERT S
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Eswaran K.P., 1976, P INT C SOFTW ENG, P243
   Govindaraju V, 2012, IEEE MICRO, V32, P38, DOI 10.1109/MM.2012.51
   Morgenstern Matthew, 1983, P 9 INT C VER LARG D, P34
   Qadeer W., 2013, COMMUN ACM, V58, P85
   Venkatesh G, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P205
NR 7
TC 1
Z9 1
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 31
EP 41
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500006
DA 2024-07-18
ER

PT J
AU Zahedi, SM
   Lee, BC
AF Zahedi, Seyed Majid
   Lee, Benjamin C.
TI SHARING INCENTIVES AND FAIR DIVISION FOR MULTIPROCESSORS
SO IEEE MICRO
LA English
DT Article
ID CHIP MULTIPROCESSORS; PERFORMANCE; EFFICIENCY
AB THE TREND IN DATACENTER COMPUTING IS TOWARD LARGE, SHARED HARDWARE PLATFORMS, WHICH POSES TWO CHALLENGES TO ARCHITECTS: SHARING FAIRLY AND SHARING MULTIPLE RESOURCES. DRAWING ON ECONOMIC GAME THEORY, THE AUTHORS RETHINK FAIRNESS IN COMPUTER ARCHITECTURE AND PROPOSE RESOURCE ELASTICITY FAIRNESS TO FIND FAIR ALLOCATIONS THAT ENSURE SHARING INCENTIVES, ENVY-FREENESS, PARETO EFFICIENCY, AND STRATEGY PROOFNESS IN LARGE SYSTEMS.
C1 [Zahedi, Seyed Majid] Duke Univ, Dept Comp Sci, Durham, NC 27706 USA.
   [Lee, Benjamin C.] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA.
C3 Duke University; Duke University
RP Zahedi, SM (corresponding author), Duke Univ, Dept Comp Sci, Durham, NC 27706 USA.
EM zahedi@cs.duke.edu; benjamin.c.lee@duke.edu
FU NSF [CCF-1149252, CCF-1337215]; STARnet, a Semiconductor Research
   Corporation program - MARCO; DARPA; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1337215] Funding Source: National Science Foundation
FX This work is supported by NSF grants CCF-1149252 (CAREER) and
   CCF-1337215 (XPS-CLCCA). This work is also supported by STARnet, a
   Semiconductor Research Corporation program, sponsored by MARCO and
   DARPA. Any opinions, findings, conclusions, or recommendations expressed
   in this material are those of the authors and do not necessarily reflect
   the views of these sponsors.
CR Bitirgen R, 2008, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2008.4771801
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   DEMERS A, 1989, COMP COMM R, V19, P1, DOI 10.1145/75247.75248
   Eyerman S, 2008, IEEE MICRO, V28, P42, DOI 10.1109/MM.2008.44
   Gabor R, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1275937.1275939
   Hashimoto K, 2008, SOC CHOICE WELFARE, V31, P457, DOI 10.1007/s00355-007-0289-1
   Moulin H., 2004, FAIR DIVISION COLLEC
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   VARIAN HR, 1974, J ECON THEORY, V9, P63, DOI 10.1016/0022-0531(74)90075-1
   Waldspurger C. A., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P1
   Zahedi SM, 2014, ACM SIGPLAN NOTICES, V49, P145, DOI 10.1145/2541940.2541962
NR 12
TC 7
Z9 10
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 92
EP 100
DI 10.1109/MM.2015.49
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700011
DA 2024-07-18
ER

PT J
AU Barry, B
   Brick, C
   Connor, F
   Donohoe, D
   Moloney, D
   Richmond, R
   O'Riordan, M
   Toma, V
AF Barry, Brendan
   Brick, Cormac
   Connor, Fergal
   Donohoe, David
   Moloney, David
   Richmond, Richard
   O'Riordan, Martin
   Toma, Vasile
TI ALWAYS-ON VISION PROCESSING UNIT FOR MOBILE APPLICATIONS
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 26 Conference
CY AUG 10-12, 2014
CL Cupertino, CA
AB Myriad 2 is a multicore, always-on system on chip that supports computational imaging and visual awareness for mobile, wearable, and embedded applications. The vision processing unit incorporates parallelism, instruction set architecture, and microarchitectural features to provide highly sustainable performance efficiency across a range of computational imaging and computer vision applications, including those with low latency requirements on the order of milliseconds.
C1 [Barry, Brendan; Brick, Cormac; Connor, Fergal; Donohoe, David; Moloney, David; Richmond, Richard; O'Riordan, Martin; Toma, Vasile] Movidius, San Mateo, CA 94402 USA.
RP Barry, B (corresponding author), Movidius, San Mateo, CA 94402 USA.
EM brendan.barry@movidius.com; cormac.brick@movidius.com;
   fergal.connor@movidius.com; david.donohoe@movidius.com;
   david.moloney@movidius.com; richard.richmond@movidius.com;
   martin.oriordan@movidius.com; vasile.toma@movidius.com
FU European Union [611183]
FX The research leading to these results has received funding from the
   European Union Seventh Framework Programme (FP7/2007-2013) under grant
   agreement no. 611183 (EXCESS Project, www.excess-project.eu).
CR [Anonymous], 1911, SCI AM, P164
   Bates D, 2015, J SIGNAL PROCESS SYS, V80, P103, DOI 10.1007/s11265-014-0944-6
   Lal Shimpi A., 2012, ANANDTECH       0910
   Lipsky J., 2014, EE TIMES
   Merritt R., 2014, EE TIMES
   Moloney D., 2014, HOT CHIPS 26, V26
   Moloney D., 2011, HOT CHIPS 23, V23
   Or-Bach Z., 2014, EE TIMES
   Rosten E, 2006, LECT NOTES COMPUT SC, V3951, P430, DOI 10.1007/11744023_34
   Scaramuzza D, 2011, IEEE ROBOT AUTOM MAG, V18, P80, DOI 10.1109/MRA.2011.943233
   Shotton J, 2011, PROC CVPR IEEE, P1297, DOI 10.1109/CVPR.2011.5995316
   Toledo J., 2010, DESIGN EMBEDDED AUGM
NR 12
TC 70
Z9 107
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2015
VL 35
IS 2
BP 56
EP 66
DI 10.1109/MM.2015.10
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA CG8NQ
UT WOS:000353565400008
DA 2024-07-18
ER

PT J
AU Boggs, D
   Brown, G
   Tuck, N
   Venkatraman, KS
AF Boggs, Darrell
   Brown, Gary
   Tuck, Nathan
   Venkatraman, K. S.
TI DENVER: NVIDIA'S FIRST 64-BIT ARM PROCESSOR
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 26 Conference
CY AUG 10-12, 2014
CL Cupertino, CA
ID EXECUTION
AB Nvidia's first 64-bit arm processor, code-named denver, leverages a host of new technologies, such as dynamic code optimization, to enable high-performance mobile computing. implemented in a 28-nm process, the denver cpu can attain clock speeds of up to 2.5 ghz. This article outlines the denver architecture, describes its technological innovations, and provides relevant comparisons against competing mobile processors.
C1 [Boggs, Darrell; Brown, Gary; Tuck, Nathan; Venkatraman, K. S.] Nvidia, Santa Clara, CA 95050 USA.
C3 Nvidia Corporation
RP Boggs, D (corresponding author), Nvidia, Santa Clara, CA 95050 USA.
EM dboggs@nvidia.com; garyb@nvidia.com; ntuck@nvidia.com; ksv@nvidia.com
CR August DI, 1998, CONF PROC INT SYMP C, P227, DOI 10.1109/ISCA.1998.694777
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Mutlu O, 2005, CONF PROC INT SYMP C, P370, DOI 10.1109/ISCA.2005.49
   Naveh A., 2011, HOT CHIPS 23, V23
NR 4
TC 34
Z9 38
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2015
VL 35
IS 2
BP 46
EP 55
DI 10.1109/MM.2015.12
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA CG8NQ
UT WOS:000353565400007
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, Shane
TI How Much Apache?
SO IEEE MICRO
LA English
DT Article
DE webpage; Apache; webserver; open source
C1 Northwestern Univ, Kellogg Sch Management, Evanston, IL 60208 USA.
C3 Northwestern University
RP Greenstein, S (corresponding author), Northwestern Univ, Kellogg Sch Management, Evanston, IL 60208 USA.
EM greenstein@kellogg.northwestern.edu
NR 0
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2013
VL 33
IS 6
BP 80
EP 79
DI 10.1109/MM.2013.121
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 279ER
UT WOS:000328943700010
OA Bronze
DA 2024-07-18
ER

PT J
AU Lefurgy, CR
   Drake, AJ
   Floyd, MS
   Allen-Ware, MS
   Brock, B
   Tierno, JA
   Carter, JB
   Berry, RW
AF Lefurgy, Charles R.
   Drake, Alan J.
   Floyd, Michael S.
   Allen-Ware, Malcolm S.
   Brock, Bishop
   Tierno, Jose A.
   Carter, John B.
   Berry, Robert W., Jr.
TI ACTIVE GUARDBAND MANAGEMENT IN POWER7+TO SAVE ENERGY AND MAINTAIN
   RELIABILITY
SO IEEE MICRO
LA English
DT Article
AB The authors present a mechanism that reduces excess voltage margin in microprocessors. They first demonstrated this mechanism in an IBM Power7 server and proved its effectiveness in the Power7+ product. The mechanism reduced power consumption on the V-DD rail by 11 percent for spec CPU2006 workloads with negligible performance loss, while increasing protection against noise events.
C1 [Lefurgy, Charles R.; Drake, Alan J.; Allen-Ware, Malcolm S.] IBM Corp, Austin Res Lab, Austin, TX 78758 USA.
   [Floyd, Michael S.] IBM Corp, Austin Server & Technol Grp, EnergyScale Design Power7, Austin, TX 78758 USA.
   [Brock, Bishop] IBM Corp, Syst & Technol Grp, Austin, TX 78758 USA.
   [Carter, John B.] IBM Corp, Future Syst Half, Res Austin, Austin, TX 78758 USA.
   [Berry, Robert W., Jr.] IBM Corp, Austin Server & Technol Grp, Power Syst, Austin, TX 78758 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM); International Business
   Machines (IBM); International Business Machines (IBM)
RP Lefurgy, CR (corresponding author), IBM Corp, 11501 Burnet Rd, Austin, TX 78758 USA.
EM lefurgy@us.ibm.com
FU DARPA [HR0011-07-9-0002]
FX Philip Restle, Alexander Rylyakov, Daniel Friedman, and Daniel Beece
   helped lay the groundwork for the CPM-clock feedback control loop.
   Richard Willaman collected the instantaneous droop scope data. This work
   was supported in part by DARPA under contract HR0011-07-9-0002.
CR Drake A., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P398, DOI 10.1109/ISSCC.2007.373462
   Floyd M, 2011, IEEE MICRO, V31, P60, DOI 10.1109/MM.2011.29
   Lefurgy CR, 2011, INT SYMP MICROARCH, P1
   Tierno JA, 2008, IEEE J SOLID-ST CIRC, V43, P42, DOI 10.1109/JSSC.2007.910966
NR 4
TC 44
Z9 53
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2013
VL 33
IS 4
BP 35
EP 45
DI 10.1109/MM.2013.52
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199RZ
UT WOS:000323014300006
DA 2024-07-18
ER

PT J
AU Szafaryn, LG
   Meyer, BH
   Skadron, K
AF Szafaryn, Lukasz G.
   Meyer, Brett H.
   Skadron, Kevin
TI EVALUATING OVERHEADS OF MULTIBIT SOFT-ERROR PROTECTION IN THE PROCESSOR
   CORE
SO IEEE MICRO
LA English
DT Article
ID LOW-COST; DESIGN
AB The Svalinn framework provides comprehensive analysis of multibit error protection overheads to facilitate better architecture-level design choices. Supported protection techniques include hardening, parity, error-correcting code, parity prediction, residue codes, and spatial and temporal redundancy. The overheads of these are characterized via synthesis and, as a case study, presented here in the context of a simple openrisc core.
C1 [Szafaryn, Lukasz G.] Univ Virginia, Dept Comp Engn, Charlottesville, VA 22903 USA.
   [Meyer, Brett H.] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2T5, Canada.
   [Skadron, Kevin] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
C3 University of Virginia; McGill University; University of Virginia
RP Szafaryn, LG (corresponding author), 85 Engineers Way,POB 400740, Charlottesville, VA 22904 USA.
EM lgs9a@virginia.edu
RI Skadron, Kevin/AAE-5987-2022; Skadron, Kevin/AAG-8835-2020
OI Skadron, Kevin/0000-0002-8091-9302; 
FU Semiconductor Research Corporation [2009-HJ-2042]; DARPA under MTO
   [HR0011-13-C-0022]
FX We thank Liang Wang and Saad Arrabi for their contributions to our
   modeling framework, as well as Subhasish Mitra and Mastooreh Salajegheh
   for their input and suggestions. This work was supported by the
   Semiconductor Research Corporation under contract 2009-HJ-2042 and DARPA
   under MTO contract HR0011-13-C-0022.
CR [Anonymous], 2011, OR1200 OPENRISC PROC
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Calin T, 1996, IEEE T NUCL SCI, V43, P2874, DOI 10.1109/23.556880
   Cannon EH, 2004, 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, P300, DOI 10.1109/RELPHY.2004.1315341
   George NJ, 2010, I C DEPEND SYS NETWO, P141, DOI 10.1109/DSN.2010.5544920
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Lipetz D, 2011, P S COMP ARITHM, P73, DOI 10.1109/ARITH.2011.18
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   Meyer BH, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P125
   Mitra S., 2006, P IEEE INT TEST C, P1, DOI DOI 10.1109/TEST.2006.297681
   Mukherjee S, 2008, ARCHITECTURE DESIGN FOR SOFT ERRORS, P1, DOI 10.1016/B978-012369529-1.50003-3
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Nicolaidis M, 2003, IEEE T VLSI SYST, V11, P121, DOI 10.1109/TVLSI.2002.800526
   Seifert N, 2012, IEEE T NUCL SCI, V59, P2666, DOI 10.1109/TNS.2012.2218128
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Smolens JC, 2004, ACM SIGPLAN NOTICES, V39, P224, DOI 10.1145/1037187.1024420
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Yoon DH, 2009, CONF PROC INT SYMP C, P116, DOI 10.1145/1555815.1555771
   Zhang M, 2006, IEEE T VLSI SYST, V14, P1368, DOI 10.1109/TVLSI.2006.887832
   Zhou QM, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P100, DOI 10.1109/ICCAD.2004.1382551
NR 20
TC 12
Z9 15
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2013
VL 33
IS 4
BP 56
EP 65
DI 10.1109/MM.2013.68
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199RZ
UT WOS:000323014300008
DA 2024-07-18
ER

PT J
AU Srinivasan, S
   Tang, YB
   Read, G
   Hossain, N
   Hang, D
   Sweeney, SJ
   Bowers, JE
AF Srinivasan, Sudharsanan
   Tang, Yongbo
   Read, Graham
   Hossain, Nadir
   Hang, Di
   Sweeney, Stephen J.
   Bowers, John E.
TI HYBRID SILICON DEVICES FOR ENERGY-EFFICIENT OPTICAL TRANSMITTERS
SO IEEE MICRO
LA English
DT Article
ID MODULATOR
AB Decreasing energy limits for data transport have resulted in efforts to reduce energy consumption in optical interconnects. The authors introduce three possible integration techniques for realizing a hybrid silicon transmitter on a single chip with distributed feedback (DFB) lasers and electro-absorption modulators. They review the current bottlenecks and techniques for further reducing threshold current and increasing the wall-plug efficiency of these lasers.
C1 [Srinivasan, Sudharsanan] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
   [Tang, Yongbo; Bowers, John E.] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Read, Graham] Univ Surrey, Guildford GU2 5XH, Surrey, England.
   [Hossain, Nadir; Sweeney, Stephen J.] Univ Surrey, Adv Technol Inst, Guildford GU2 5XH, Surrey, England.
   [Bowers, John E.] Univ Calif Santa Barbara, Inst Energy Efficiency, Santa Barbara, CA 93106 USA.
   [Bowers, John E.] Univ Calif Santa Barbara, Dept Mat, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara;
   University of California System; University of California Santa Barbara;
   University of Surrey; University of Surrey; University of California
   System; University of California Santa Barbara; University of California
   System; University of California Santa Barbara
RP Srinivasan, S (corresponding author), Univ Calif Santa Barbara, 2221A,Eng Sci Bldg, Santa Barbara, CA 93106 USA.
EM sudhas@ece.ucsb.edu
RI Bowers, John E/B-3486-2012; Sweeney, Stephen/P-9879-2019
OI Bowers, John E/0000-0003-4270-8296; Sweeney, Stephen/0000-0001-8561-6071
FU DARPA Center in Integrated Photonics Engineering Research (CIPHER)
   project; DARPA Center in Electronic-Photonic Heterogeneous Integration
   (E-PHI) project
FX We thank Byungchae Kim, Jeff Wise, Alexander W. Fang, and Eric Hall from
   Aurrion for helping us with the reliability tests. We also thank the
   Nanofabrication (NNIN) Facility at the University of California, Santa
   Barbara, as well as Martijn J.R. Heck, Siddharth Jain, Hui-Wen Chen, and
   Jon Peters for their contributions to this work. This work was partly
   supported by the DARPA Centers in Integrated Photonics Engineering
   Research (CIPHER) and Electronic-Photonic Heterogeneous Integration
   (E-PHI) projects.
CR Chacinski M, 2010, IEEE PHOTONIC TECH L, V22, P70, DOI 10.1109/LPT.2009.2036146
   Chang HH, 2010, OPT EXPRESS, V18, P23891, DOI 10.1364/OE.18.023891
   Duan G., 2012, P 24 INT C IND PHOSP
   Fang AW, 2006, OPT EXPRESS, V14, P9203, DOI 10.1364/OE.14.009203
   Fukano H, 2006, J LIGHTWAVE TECHNOL, V24, P2219, DOI 10.1109/JLT.2006.872310
   Ghafouri-Shiraz H., 2003, DISTRIBUTED FEEDBACK
   Hong T, 2010, IEEE PHOTONIC TECH L, V22, P1141, DOI 10.1109/LPT.2010.2050683
   Jain SR, 2012, J LIGHTWAVE TECHNOL, V30, P671, DOI 10.1109/JLT.2011.2174028
   Lewén R, 2004, J LIGHTWAVE TECHNOL, V22, P172, DOI 10.1109/JLT.2003.822829
   Liang D, 2008, J VAC SCI TECHNOL B, V26, P1560, DOI 10.1116/1.2943667
   Liang D, 2011, APPL PHYS A-MATER, V103, P213, DOI 10.1007/s00339-010-5999-z
   Liang D, 2011, IEEE PHOTONIC TECH L, V23, P657, DOI 10.1109/LPT.2011.2123089
   Liang D, 2010, NAT PHOTONICS, V4, P511, DOI [10.1038/nphoton.2010.167, 10.1038/NPHOTON.2010.167]
   Miller DAB, 2009, P IEEE, V97, P1166, DOI 10.1109/JPROC.2009.2014298
   Pintus P., 2011, 2011 IEEE 8th International Conference on Group IV Photonics (GFP), P59, DOI 10.1109/GROUP4.2011.6053715
   Sayid SA, 2010, IEEE J QUANTUM ELECT, V46, P700, DOI 10.1109/JQE.2009.2039117
   Srinivasan S, 2012, IEEE INT SEMICONDUCT, P10, DOI 10.1109/ISLC.2012.6348302
   Srinivasan S, 2011, OPT EXPRESS, V19, P9255, DOI 10.1364/OE.19.009255
   Sweeney SJ, 1998, IEEE PHOTONIC TECH L, V10, P1076, DOI 10.1109/68.701507
   Sysak MN, 2011, IEEE J SEL TOP QUANT, V17, P1490, DOI 10.1109/JSTQE.2011.2109940
   Tang YB, 2012, IEEE PHOTONIC TECH L, V24, P1689, DOI 10.1109/LPT.2012.2212702
   Tang YB, 2012, OPT EXPRESS, V20, P11529, DOI 10.1364/OE.20.011529
   Tucker RS, 2011, IEEE J SEL TOP QUANT, V17, P245, DOI 10.1109/JSTQE.2010.2051216
   Zheng XZ, 2010, OPT EXPRESS, V18, P3059, DOI 10.1364/OE.18.003059
NR 24
TC 6
Z9 6
U1 0
U2 14
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2013
VL 33
IS 1
BP 22
EP 31
DI 10.1109/MM.2012.89
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 090VF
UT WOS:000315007400005
DA 2024-07-18
ER

PT J
AU Mars, J
   Tang, LJ
   Skadron, K
   Soffa, ML
   Hundt, R
AF Mars, Jason
   Tang, Lingjia
   Skadron, Kevin
   Soffa, Mary Lou
   Hundt, Robert
TI INCREASING UTILIZATION IN MODERN WAREHOUSE-SCALE COMPUTERS USING
   BUBBLE-UP
SO IEEE MICRO
LA English
DT Article
AB PRECISELY PREDICTING PERFORMANCE DEGRADATION DUE TO COLOCATING MULTIPLE EXECUTING APPLICATIONS ON A SINGLE MACHINE IS CRITICAL FOR IMPROVING UTILIZATION IN MODERN WAREHOUSE-SCALE COMPUTERS (WSCS). BUBBLE-UP IS THE FIRST MECHANISM FOR SUCH PRECISE PREDICTION. AS OPPOSED TO OVER-PROVISIONING MACHINES, BUBBLE-UP ENABLES THE SAFE COLOCATION OF MULTIPLE WORKLOADS ON A SINGLE MACHINE FOR WEB SERVICE APPLICATIONS THAT HAVE QUALITY OF SERVICE CONSTRAINTS, THUS GREATLY IMPROVING MACHINE UTILIZATION IN MODERN WSCS.
C1 [Mars, Jason; Tang, Lingjia; Skadron, Kevin; Soffa, Mary Lou] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
   [Hundt, Robert] Google, Washington, DC USA.
C3 University of Virginia; Google Incorporated
RP Mars, J (corresponding author), 2000 Jefferson Pk Ave,Apt 12, Charlottesville, VA 22903 USA.
EM mars.ninja@gmail.com
RI Skadron, Kevin/AAE-5987-2022; Skadron, Kevin/AAG-8835-2020
OI Skadron, Kevin/0000-0002-8091-9302; 
CR Banga G, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P45
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Holzle U., 2009, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, V1st
   Kozyrakis C, 2010, IEEE MICRO, V30, P8, DOI 10.1109/MM.2010.73
   Mars J, 2011, INT SYMP MICROARCH, P248
   Mishra Asit K., 2010, Performance Evaluation Review, V37, P34, DOI 10.1145/1773394.1773400
   Reddi VJ, 2010, CONF PROC INT SYMP C, P314, DOI 10.1145/1816038.1816002
NR 7
TC 25
Z9 30
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 88
EP 99
DI 10.1109/MM.2012.22
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200011
DA 2024-07-18
ER

PT J
AU Karanth, A
   Louri, A
AF Karanth Kodi, Avinash
   Louri, Ahmed
TI OPTISIM: A SYSTEM SIMULATION METHODOLOGY FOR OPTICALLY INTERCONNECTED
   HPC SYSTEMS
SO IEEE MICRO
LA English
DT Article
ID DESIGN
AB ALTHOUGH CAD TOOLS HAVE SIGNIFICANTLY ASSISTED ELECTRONIC SYSTEM SIMULATION, THE SYSTEM-LEVEL OPTOELECTRONICS MODELING FIELD HAS LAGGED BEHIND DUE TO A LACK OF SIMULATION METHODOLOGIES AND TOOLS. OPTISIM, A SYSTEM-LEVEL MODELING AND SIMULATION METHODOLOGY OF OPTICAL INTERCONNECTS FOR HPC SYSTEMS, CAN PROVIDE COMPUTER ARCHITECTS, DESIGNERS, AND RESEARCHERS WITH A HIGHLY OPTIMIZED, EFFICIENT, AND ACCURATE DISCRETE-EVENT ENVIRONMENT TO TEST VARIOUS HPC SYSTEMS.
C1 [Karanth Kodi, Avinash] Ohio Univ, Athens, OH 45701 USA.
   [Louri, Ahmed] Univ Arizona, Tucson, AZ 85721 USA.
C3 University System of Ohio; Ohio University; University of Arizona
RP Karanth, A (corresponding author), Ohio Univ, 322D Stocker Ctr, Athens, OH 45701 USA.
EM kodi@ohio.edu
FU US National Science Foundation [CCR0538945, ECCS-0725765]
FX This research is supported by US National Science Foundation grants
   CCR0538945 and ECCS-0725765.
CR APSEL A, 2003, P 2003 INT S CIRC SY, V4, P840
   Benner AF, 2005, IBM J RES DEV, V49, P755, DOI 10.1147/rd.494.0755
   Chen XN, 2005, INT S HIGH PERF COMP, P120
   Cho H, 2004, J LIGHTWAVE TECHNOL, V22, P2021, DOI 10.1109/JLT.2004.833531
   Collet JH, 2000, APPL OPTICS, V39, P671, DOI 10.1364/AO.39.000671
   HA JH, 1995, P 2 INT C MASS PAR P, P98
   JUMP JR, 1993, YACSIM REFERENCE MAN
   Kahrs M, 2003, J LIGHTWAVE TECHNOL, V21, P3244, DOI 10.1109/JLT.2003.819792
   Kibar O, 1999, J LIGHTWAVE TECHNOL, V17, P546, DOI 10.1109/50.754783
   Kodi AK, 2005, IEEE MICRO, V25, P41, DOI 10.1109/MM.2005.7
   Kodi AK, 2006, APPL OPTICS, V45, P6326, DOI 10.1364/AO.45.006326
   LIBOIRONLADOUCE.O, 2006, IEEE OSA J LIGHTWAVE, V24, P262
   Miller DAB, 2000, P IEEE, V88, P728, DOI 10.1109/5.867687
   Mohammed E., 2004, Intel Technology Journal
   Pepeljugoski PK, 2003, IBM J RES DEV, V47, P223, DOI 10.1147/rd.472.0223
   Toffano Z, 2003, IEEE J SEL TOP QUANT, V9, P949, DOI 10.1109/JSTQE.2003.818348
   WHITLOCK BK, 1995, IEEE CIRCUIT DEVIC, V11, P12, DOI 10.1109/101.385721
   Yi JJ, 2006, IEEE T COMPUT, V55, P268, DOI 10.1109/TC.2006.44
NR 18
TC 7
Z9 8
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2008
VL 28
IS 5
BP 22
EP 36
DI 10.1109/MM.2008.76
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 362AK
UT WOS:000260170400004
DA 2024-07-18
ER

PT J
AU Eyerman, S
   Eeckhout, L
AF Eyerman, Stijn
   Eeckhout, Lieven
TI System-level performance metrics for multiprogram workloads
SO IEEE MICRO
LA English
DT Article
AB Assessing the performance of multiprogram workloads running on multithreaded hardware is difficult because it involves a balance between single-program performance and overall system performance. This article argues for developing multiprogram performance metrics in a top-down fashion starting from system-level objectives. The authors propose two performance metrics: average normalized turnaround time. A user-oriented metric, and system throughput, a system-oriented metric.
C1 [Eyerman, Stijn; Eeckhout, Lieven] Univ Ghent, ELIS Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Eeckhout, L (corresponding author), Univ Ghent, ELIS Dept, Sint Pieternieuwstr 41, B-9000 Ghent, Belgium.
EM leeckhou@elis.UGent.be
CR Allameldeen AR, 2006, IEEE MICRO, V26, P8, DOI 10.1109/MM.2006.73
   [Anonymous], PERFORMANCE EVALUATI
   [Anonymous], 2007, P 2007 IEEE INT S WO
   [Anonymous], P HPCA
   [Anonymous], 2003, Computer Architecture
   [Anonymous], 2000, ASPLOS 9
   Cazorla F. J., 2004, International Journal of High Performance Computing and Networking, V2, P45
   Cazorla FJ, 2006, IEEE T COMPUT, V55, P785, DOI 10.1109/TC.2006.108
   Conte TM, 1996, PR IEEE COMP DESIGN, P468, DOI 10.1109/ICCD.1996.563595
   Gabor R, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1275937.1275939
   Luo K, 2001, INT SYM PERFORM ANAL, P164, DOI 10.1109/ISPASS.2001.990695
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Stallings W., 2005, Operating Systems: Internals and Design Principles, V5th
   Tuck N, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P26
   Tullsen DM, 2001, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2001.991129
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
   Van Biesbrouck M, 2004, INT SYM PERFORM ANAL, P45, DOI 10.1109/ISPASS.2004.1291355
   Vera J., 2007, Proc. of the 16th International Conference on Parallel Architectures and Compilation Techniques, P305
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
   Yi JJ, 2005, INT S HIGH PERF COMP, P266
NR 20
TC 239
Z9 277
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2008
VL 28
IS 3
BP 42
EP 53
DI 10.1109/MM.2008.44
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 314JS
UT WOS:000256806300005
OA Green Published
DA 2024-07-18
ER

PT J
AU Skadron, K
   Bose, P
   Ghose, K
   Sendag, R
   Yi, JJ
   Chiou, D
AF Skadron, Kevin
   Bose, Pradip
   Ghose, Kanad
   Sendag, Resit
   Yi, Joshua J.
   Chiou, Derek
TI Low-power design and temperature management
SO IEEE MICRO
LA English
DT Article
AB One of the primary concerns fob microprocessor designers has always been balancing power and thermal management while minimizing performance loss. rather than generate solutions to this dilemma, the advent of multicore chips has raised a host of new challenges. this discussion with Pradip Bose and Kanad Ghose, excerpted from a 2007 card workshop panel, explores the future of low-power design and temperature management.
C1 [Skadron, Kevin] Univ Virginia, Dept Comp Sci, Sch Engn & Appl Sci, Charlottesville, VA 22904 USA.
   [Bose, Pradip] IBM TJ Watson Res Ctr, Armonk, NY USA.
   [Ghose, Kanad] SUNY Binghamton, Binghamton, NY USA.
   [Sendag, Resit] Univ Rhode Isl, Kingston, RI 02881 USA.
   [Chiou, Derek] Univ Texas Austin, Austin, TX 78712 USA.
C3 University of Virginia; International Business Machines (IBM); State
   University of New York (SUNY) System; State University of New York
   (SUNY) Binghamton; University of Rhode Island; University of Texas
   System; University of Texas Austin
RP Skadron, K (corresponding author), Univ Virginia, Dept Comp Sci, Sch Engn & Appl Sci, 151 Engineers Way,POB 400740, Charlottesville, VA 22904 USA.
EM skadron@cs.virginia.edu
RI Skadron, Kevin/AAG-8835-2020; Skadron, Kevin/AAE-5987-2022
OI Skadron, Kevin/0000-0002-8091-9302
CR Choi J., 2007, P INT S LOW POW EL D
   Hamann HF, 2007, IEEE J SOLID-ST CIRC, V42, P56, DOI 10.1109/JSSC.2006.885064
   LPEK E, 2004, P INT S COMP ARCH IS, P186
NR 3
TC 1
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2007
VL 27
IS 6
BP 46
EP 57
DI 10.1109/MM.2007.104
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253KJ
UT WOS:000252516800006
DA 2024-07-18
ER

PT J
AU Emma, PG
AF Emma, PG
TI Patent claims revisited: examiners and trolls
SO IEEE MICRO
LA English
DT Article
EM pemma@us.ibm.com
NR 0
TC 1
Z9 1
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2006
VL 26
IS 3
BP 96
EP +
DI 10.1109/MM.2006.62
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 058FQ
UT WOS:000238651300010
DA 2024-07-18
ER

PT J
AU Kalla, R
   Sinharoy, B
   Tendler, JM
AF Kalla, R
   Sinharoy, B
   Tendler, JM
TI IBM power5 chip: A dual-core multithreaded processor
SO IEEE MICRO
LA English
DT Article
AB FEATURING SINGLE- AND MULTITHREADED EXECUTION, THE POWER5 PROVIDES HIGHER PERFORMANCE IN THE SINGLE-THREADED MODE THAN ITS POWER4 PREDECESSOR AT EQUIVALENT FREQUENCIES. ENHANCEMENTS INCLUDE DYNAMIC RESOURCE BALANCING TO EFFICIENTLY ALLOCATE RESOURCES TO EACH THREAD, SOFTWARE-CONTROLLED THREAD PRIORITIZATION, AND DYNAMIC POWER MANAGEMENT TO REDUCE POWER CONSUMPTION WITHOUT AFFECTING PERFORMANCE.
C1 IBM Corp, Syst & Technol Grp, Austin, TX 78758 USA.
C3 International Business Machines (IBM)
RP IBM Corp, Syst & Technol Grp, 11400 Burnett Rd, Austin, TX 78758 USA.
CR ALVERSON R, 1990, CONFERENCE PROCEEDINGS - 1990 INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P1, DOI 10.1145/77726.255132
   Borkenhagen JM, 2000, IBM J RES DEV, V44, P885, DOI 10.1147/rd.446.0885
   MCFARLING S, 1993, TN36 DIG EQ CORP W R
   Shahidi G. G., 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278), P426, DOI 10.1109/ISSCC.1999.759337
   Smith J.E., 1981, Proceedings of the 8th Annual Symposium on Computer Architecture. ISCA'81, P135
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
NR 7
TC 169
Z9 238
U1 0
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2004
VL 24
IS 2
BP 40
EP 47
DI 10.1109/MM.2004.1289290
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813DO
UT WOS:000220888000007
DA 2024-07-18
ER

PT J
AU Barroso, LA
   Dean, J
   Hölzle, U
AF Barroso, LA
   Dean, J
   Hölzle, U
TI Web search for a planet:: The Google cluster architecture
SO IEEE MICRO
LA English
DT Article
AB AMENABLE TO EXTENSIVE PARALLELIZATION, GOOGLE'S WEB SEARCH APPLICATION LETS DIFFERENT QUERIES RUN ON DIFFERENT PROCESSORS AND, BY PARTITIONING THE OVERALL INDEX, ALSO LETS A SINGLE QUERY USE MULTIPLE PROCESSORS. TO HANDLE THIS WORKLOAD, GOOGLE'S ARCHITECTURE FEATURES CLUSTERS OF MORE THAN 15,000 COMMODITY-CLASS PCs WITH FAULT-TOLERANT SOFTWARE. THIS ARCHITECTURE ACHIEVES SUPERIOR PERFORMANCE AT A FRACTION OF THE COST OF A SYSTEM BUILT FROM FEWER, BUT MORE EXPENSIVE, HIGH-END SERVERS.
EM urs@google.com
OI Hoelzle, Urs/0009-0006-0246-9437
CR [Anonymous], 2002, INTEL TECHNOLOGY J
   [Anonymous], 1997, COMPUTER
   [Anonymous], 1998, Computer Networks and ISDN Systems, DOI [DOI 10.1016/S0169-7552(98)00110-X, 10.1016/S0169-7552(98)00110-X]
   Barroso LA, 1998, CONF PROC INT SYMP C, P3, DOI 10.1109/ISCA.1998.694758
   Barroso LA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P282, DOI [10.1145/342001.339696, 10.1109/ISCA.2000.854398]
NR 5
TC 440
Z9 651
U1 0
U2 33
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2003
VL 23
IS 2
BP 22
EP 28
DI 10.1109/MM.2003.1196112
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 670VE
UT WOS:000182429200007
DA 2024-07-18
ER

PT J
AU Pan, R
   Prabhakar, B
   Breslau, L
   Shenker, S
AF Pan, R
   Prabhakar, B
   Breslau, L
   Shenker, S
TI Approximate fair allocation of link bandwidth
SO IEEE MICRO
LA English
DT Article
AB APPROXIMATE FAIR DROPPING (AFD), AN ACTIVE QUEUE MANAGEMENT SCHEME, ALLOCATES LINK BANDWIDTH IN AN APPROXIMATELY FAIR MANNER. AFD-NFT, AN ENHANCEMENT To AFD, PERFORMS SIMILARLY AND IS MUCH EASIER TO IMPLEMENT.
C1 Stanford Univ, Stanford, CA 94305 USA.
   AT&T Labs Res, Internetworking Res Dept, Menlo Pk, CA 94025 USA.
C3 Stanford University; AT&T
RP Stanford Univ, Packard Rm 270,350 Serra Mall, Stanford, CA 94305 USA.
EM rong@stanford.edu
CR [Anonymous], J INTERNETWORKIN OCT
   [Anonymous], 1997, P ACM SIGCOMM 1997 O
   Bansal D, 2001, IEEE INFOCOM SER, P631, DOI 10.1109/INFCOM.2001.916251
   Braden B., 1998, 2309 RFC 2309 RFC
   Feng WC, 2001, IEEE INFOCOM SER, P1520, DOI 10.1109/INFCOM.2001.916648
   Floyd S, 1999, IEEE ACM T NETWORK, V7, P458, DOI 10.1109/90.793002
   Floyd S, 1993, IEEE ACM T NETWORK, V1, P397, DOI 10.1109/90.251892
   McKenney P. E., 1990, Proceedings IEEE INFOCOM '90. The Conference on Computer Communications. Ninth Annual Joint Conference of the IEEE Computer and Communication Societies. The Multiple Facets of Integration (Cat. No.90CH2826-5), P733, DOI 10.1109/INFCOM.1990.91316
   PAN R, 2003, IN PRESS COMPUTER CO, V33
   STOICA I, 1998, P ACM SIGCOMM 98 VAN, P118
NR 10
TC 6
Z9 6
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2003
VL 23
IS 1
BP 36
EP 43
DI 10.1109/MM.2003.1179896
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 644QM
UT WOS:000180930100006
DA 2024-07-18
ER

PT J
AU Pereira, ES
   Marcondes, LS
   Silva, JM
AF Pereira, Eduardo S.
   Marcondes, Leonardo S.
   Silva, Josemar M.
TI On-Device Tiny Machine Learning for Anomaly Detection Based on the
   Extreme Values Theory
SO IEEE MICRO
LA English
DT Article
AB The significance of anomaly detection is particularly pronounced in Industry 4.0 applications. For instance, in manufacturing, the timely detection of equipment malfunctions can prevent costly downtime and maintain production efficiency. In energy systems, spotting anomalies in power consumption patterns can enhance resource allocation and optimize energy usage. Equally noteworthy is the ascendancy of tiny machine learning (TinyML), emerging as a potent tool for real-time anomaly detection, exemplifying its versatile utility. This work presents an unsupervised on-device learning TinyML algorithm, drawing inspiration from the extreme value theory. The algorithm leverages the two-parameter eibull distribution function to efficiently identify anomalies within discrete time series data. Optimal hyperparameters are ascertained via grid search methodology. Notably, employing synthetic data with randomized anomalies elucidates the algorithm's proficiency in binary classification within time series, highlighting an accuracy of 99.80%, recall of 93.10%, and F1 score of 96.43%. The amalgamation of theoretical foundations from the extreme value theory and practical capabilities of TinyML accentuates its pertinence across a broad spectrum of domains.
C1 [Pereira, Eduardo S.; Marcondes, Leonardo S.] SENAI, Inst Technol, BR-12211180 Sao Jose Dos Campos, SP, Brazil.
   [Silva, Josemar M.] SENAI, BR-12211180 Sao Jose Dos Campos, SP, Brazil.
RP Pereira, ES (corresponding author), SENAI, Inst Technol, BR-12211180 Sao Jose Dos Campos, SP, Brazil.
EM eduardo.spereira@sp.senai.br; leonardo.marcondes@sp.senai.br;
   josemar.silva@sp.senai.br
OI Monteiro, Josemar/0009-0004-0722-2260
CR Aggarwal C.C., 2017, An Introduction to Outlier Analysis
   ANTONINI M, 2023, SENSORS, V23
   Barbariol T, 2022, INFORM SCIENCES, V610, P126, DOI 10.1016/j.ins.2022.07.129
   GKOGKIDIS A, 2022, P 11 INT C MOD CIRC, P1
   Gumbel E. J, 1954, STAT THEORY EXTREME
   Halbouni A, 2022, IEEE ACCESS, V10, P19572, DOI 10.1109/ACCESS.2022.3151248
   Jiang R, 2011, RELIAB ENG SYST SAFE, V96, P1619, DOI 10.1016/j.ress.2011.09.003
   Kayan H, 2021, INTERNET THINGS-NETH, V16, DOI 10.1016/j.iot.2021.100437
   McCool J.I., 2012, Using the Weibull distribution: reliability, modeling and inference, V950
   REN H, 2021, PROC IEEE POWER ENER, P1, DOI DOI 10.1109/IJCNN52387.2021.9533927
   Scheirer WJ, 2011, IEEE T PATTERN ANAL, V33, P1689, DOI 10.1109/TPAMI.2011.54
   Wu YL, 2022, IEEE INTERNET THINGS, V9, P9214, DOI 10.1109/JIOT.2021.3094295
NR 12
TC 1
Z9 1
U1 4
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 58
EP 65
DI 10.1109/MM.2023.3316918
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400010
DA 2024-07-18
ER

PT J
AU Thomas, K
   Santriaji, M
   Mohaisen, D
   Solihin, Y
AF Thomas, Kyle
   Santriaji, Muhammad
   Mohaisen, David
   Solihin, Yan
TI Exploration of Bitflips Effect on Deep Neural Network Accuracy in
   Plaintext and Ciphertext
SO IEEE MICRO
LA English
DT Article
DE Artificial neural networks; Error correction codes; Random access
   memory; Encryption; Elliptic curve cryptography; Detectors; Threat
   modeling; Neural networks; Text categorization
AB Neural networks (NNs) are increasingly deployed to solve complex classification problems and produce accurate results on reliable systems. However, their accuracy quickly degrades in the presence of bit flips from memory errors or targeted attacks on dynamic random-access main memory. Prior work has shown that a few bit errors significantly reduce NN accuracies, but it is unclear which bits have an outsized impact on network accuracy and why. This article first investigates the relationship of the number representation for NN parameters with the impacts of bit flips on NN accuracy. We then explore the bit flip detection framework- four software-based error detectors that detect bit flips independent of NN topology. We discuss exciting findings and evaluate the various detectors' efficacy, characteristics, and tradeoffs.
C1 [Thomas, Kyle] Sigma Def Syst, Orlando, FL 32816 USA.
   [Santriaji, Muhammad] Univ Cent Florida, Orlando, FL 32816 USA.
   [Mohaisen, David; Solihin, Yan] Univ Cent Florida, Comp Sci, Orlando, FL 32816 USA.
C3 State University System of Florida; University of Central Florida; State
   University System of Florida; University of Central Florida
RP Thomas, K (corresponding author), Sigma Def Syst, Orlando, FL 32816 USA.
EM kthomas4031@gmail.com; santriaji@knights.ucf.edu; mohaisen@ucf.edu;
   yan.solihin@ucf.edu
OI Thomas, Kyle/0000-0002-2649-9992; Mohaisen, David/0000-0003-3227-2505;
   Solihin, Yan/0000-0002-8863-941X
FU National Science Foundation [1900724, 1915780]
FX This work was supported in part by the National Science Foundation
   through Grants 1900724 and Grant 1915780.
NR 0
TC 0
Z9 0
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 24
EP 34
DI 10.1109/MM.2023.3273115
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500007
DA 2024-07-18
ER

PT J
AU Agostini, NB
   Curzel, S
   Zhang, J
   Limaye, A
   Tan, C
   Amatya, V
   Minutoli, M
   Castellana, VG
   Manzano, J
   Brooks, D
   Wei, GY
   Tumeo, A
AF Agostini, Nicolas Bohm
   Curzel, Serena
   Zhang, Jeff (Jun)
   Limaye, Ankur
   Tan, Cheng
   Amatya, Vinay
   Minutoli, Marco
   Castellana, Vito Giovanni
   Manzano, Joseph
   Brooks, David
   Wei, Gu-Yeon
   Tumeo, Antonino
TI Bridging Python to Silicon: The SODA Toolchain
SO IEEE MICRO
LA English
DT Article
DE Hardware; Optimization; Synthesizers; Codes; Hardware design languages;
   Kernel; Field programmable gate arrays; Compiler Techniques; MLIR;
   High-Level Synthesis; Hardware generation; Silicon Compiler
AB Systems performing scientific computing, data analysis, and machine learning tasks have a growing demand for application-specific accelerators that can provide high computational performance while meeting strict size and power requirements. However, the algorithms and applications that need to be accelerated are evolving at a rate that is incompatible with manual design processes based on hardware description languages. Agile hardware design tools based on compiler techniques can help by quickly producing an application-specific integrated circuit (ASIC) accelerator starting from a high-level algorithmic description. We present the software-defined accelerator (SODA) synthesizer, a modular and open-source hardware compiler that provides automated end-to-end synthesis from high-level software frameworks to ASIC implementation, relying on multilevel representations to progressively lower and optimize the input code. Our approach does not require the application developer to write any register-transfer level code, and it is able to reach up to 364 giga floating point operations per second (GFLOPS)/W efficiency (32-bit precision) on typical convolutional neural network operators.
C1 [Agostini, Nicolas Bohm; Curzel, Serena; Limaye, Ankur; Castellana, Vito Giovanni; Manzano, Joseph; Tumeo, Antonino] Pacific Northwest Natl Lab, High Performance Comp Grp, Richland, WA 99354 USA.
   [Amatya, Vinay] Pacific Northwest Natl Lab, Richland, WA 99354 USA.
   [Minutoli, Marco] Pacific Northwest Natl Lab, Data Sci & Machine Intelligence Grp, Richland, WA 99354 USA.
   [Zhang, Jeff (Jun)] Harvard Univ, Architecture Circuits & Compilers Grp, Cambridge, MA 02138 USA.
   [Brooks, David] Harvard Univ, Sch Engn & Appl Sci, Comp Sci, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, John A Paulson Sch Engineer & Appl Sci, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
   [Tan, Cheng] Microsoft, Redmond, WA USA.
C3 United States Department of Energy (DOE); Pacific Northwest National
   Laboratory; United States Department of Energy (DOE); Pacific Northwest
   National Laboratory; United States Department of Energy (DOE); Pacific
   Northwest National Laboratory; Harvard University; Harvard University;
   Harvard University; Microsoft
RP Agostini, NB (corresponding author), Pacific Northwest Natl Lab, High Performance Comp Grp, Richland, WA 99354 USA.
EM nicolas.agostini@pnnl.gov; serena.curzel@polimi.it;
   jeffzhang@g.harvard.edu; ankur.limaye@pnnl.gov; chengtan@microsoft.com;
   Vinay.amatya@pnnl.gov; marco.minutoli@pnnl.gov;
   vitogiovanni.castellana@pnnl.gov; joseph.manzano@pnnl.gov;
   dbrooks@g.harvard.edu; guyeon@seas.harvard.edu; antonino.tumeo@pnnl.gov
RI Limaye, Ankur/AAM-4823-2021; Curzel, Serena/AHD-0907-2022; Manzano,
   Joseph/M-6850-2014
OI Limaye, Ankur/0000-0001-9406-2584; Curzel, Serena/0000-0002-8202-1627;
   Bohm Agostini, Nicolas/0000-0003-1855-3810; Minutoli,
   Marco/0000-0002-4220-1420; Manzano, Joseph/0000-0002-6616-0125
CR Castellana VG, 2021, INT PARALL DISTRIB P, P192, DOI 10.1109/IPDPS49936.2021.00028
   CIRCT Developers, 2020, CIRCT CIRCUIT IRCOMP
   Esmaeilzadeh H., 2021, P ICCAD, P1
   Ferrandi F, 2021, DES AUT CON, P1327, DOI 10.1109/DAC18074.2021.9586110
   Genc Hasan, 2021, 2021 58th ACM/IEEE Design Automation Conference (DAC), P769, DOI 10.1109/DAC18074.2021.9586216
   github, POLYGEIST SCRIPT
   gitlab, FLOPOCO
   Huang ST, 2021, IEEE T COMPUT, V70, P2015, DOI 10.1109/TC.2021.3123465
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Lattner C, 2021, INT SYM CODE GENER, P2, DOI 10.1109/CGO51591.2021.9370308
   Minutoli M, 2022, IEEE T COMPUT, V71, P520, DOI 10.1109/TC.2021.3057860
   Minutoli M, 2015, ANN IEEE SYM FIELD P, P100, DOI 10.1109/FCCM.2015.60
   Moreau T, 2019, IEEE MICRO, V39, P8, DOI 10.1109/MM.2019.2928962
   Veripool, Verilator
   Ye HC, 2022, INT S HIGH PERF COMP, P741, DOI 10.1109/HPCA53966.2022.00060
NR 15
TC 7
Z9 7
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 78
EP 88
DI 10.1109/MM.2022.3178580
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O3EQ
UT WOS:000854586200002
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Weng, J
   Liu, SH
   Kupsh, D
   Nowatzki, T
AF Weng, Jian
   Liu, Sihao
   Kupsh, Dylan
   Nowatzki, Tony
TI Unifying Spatial Accelerator Compilation With Idiomatic and Modular
   Transformations
SO IEEE MICRO
LA English
DT Article
AB Spatial accelerators provide high performance, energy efficiency, and flexibility. Recent design frameworks enable these architectures to be quickly designed and customized to a domain. However, constructing a compiler for this immense design space is challenging, first because accelerators express programs with high-level idioms that are difficult to recognize. Second, it is unpredictable whether certain transformations are beneficial or will lead to infeasible hardwaremappings. Our work develops a general spatial-accelerator compiler with two key ideas. First, we propose an approach to recognize and represent useful dataflow idioms, along with a novel idiomatic memory representation. Second, we propose the principle of modular compilation, which combines hardware-aware transformation selection and an iterative approach to handle uncertainty. Our compiler achieves 2.3x speedup, and 98.7x area-normalized speedup over high-end server central processing unit (CPU).
C1 [Weng, Jian; Liu, Sihao; Kupsh, Dylan; Nowatzki, Tony] Univ Calif Los Angeles, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles
RP Weng, J (corresponding author), Univ Calif Los Angeles, Los Angeles, CA 90095 USA.
EM jian.weng@cs.ucla.edu; sihao@cs.ucla.edu; kupsh@cs.ucla.edu;
   tjn@cs.ucla.edu
RI Nowatzki, Tony/U-1173-2019; Liu, Sihao/HHR-8989-2022
OI Nowatzki, Tony/0000-0001-8483-3824; Liu, Sihao/0000-0003-0937-2460;
   Weng, Jian/0000-0002-7933-9941
CR Bachmann O., 1994, ISSAC'94. Proceedings of the International Symposium on Symbolic and Algebraic Computation, P242, DOI 10.1145/190347.190423
   Bandara TK, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P918, DOI 10.1145/3503222.3507772
   Chen T, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P55, DOI 10.1109/MICRO.2018.00014
   Chin SA, 2017, IEEE INT CONF ASAP, P184, DOI 10.1109/ASAP.2017.7995277
   Dadu V, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P924, DOI 10.1145/3352460.3358276
   Domingos JM, 2021, CONF PROC INT SYMP C, P209, DOI 10.1109/ISCA52012.2021.00025
   Gobieski G, 2021, CONF PROC INT SYMP C, P1027, DOI 10.1109/ISCA52012.2021.00084
   Govindaraju V, 2013, INT CONFER PARA, P341, DOI 10.1109/PACT.2013.6618830
   Mei B, 2003, IEE P-COMPUT DIG T, V150, P255, DOI 10.1049/ip-cdt:20030833
   Nowatzki T, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243212
   Schuiki F, 2021, IEEE T COMPUT, V70, P212, DOI 10.1109/TC.2020.2987314
   Tan C, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1388, DOI 10.23919/DATE51398.2021.9473955
   Vilim M, 2020, ANN I S COM, P309, DOI 10.1109/ISCA45697.2020.00035
   Weng J, 2020, ANN I S COM, P268, DOI 10.1109/ISCA45697.2020.00032
   Zhang D, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P27, DOI 10.1145/3503222.3507767
   Zhang YQ, 2021, CONF PROC INT SYMP C, P1041, DOI 10.1109/ISCA52012.2021.00085
NR 16
TC 1
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 59
EP 69
DI 10.1109/MM.2022.3189976
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200008
DA 2024-07-18
ER

PT J
AU Choquette, J
   Gandhi, W
   Giroux, O
   Stam, N
   Krashinsky, R
AF Choquette, Jack
   Gandhi, Wishwesh
   Giroux, Olivier
   Stam, Nick
   Krashinsky, Ronny
TI NVIDIA A100 Tensor Core GPU: Performance and Innovation
SO IEEE MICRO
LA English
DT Article
C1 [Choquette, Jack; Giroux, Olivier; Stam, Nick; Krashinsky, Ronny] NVIDIA, Singapore 609927, Singapore.
   [Gandhi, Wishwesh] NVIDIA, Architecture, Singapore 609927, Singapore.
RP Choquette, J (corresponding author), NVIDIA, Singapore 609927, Singapore.
EM jchoquette@nvidia.com; wgandhi@nvidia.com; ogiroux@nvidia.com;
   nstam@nvidia.com; rkrashinsky@nvidia.com
CR [Anonymous], 2018, Hot Chips
   Choquette J, 2018, IEEE MICRO, V38, P42, DOI 10.1109/MM.2018.022071134
   ISO, 2020, 148822020 ISOIEC
   Mattson Peter, 2019, ABS191001500 CORR
   Shirako J, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P277
NR 5
TC 111
Z9 124
U1 7
U2 21
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 29
EP 35
DI 10.1109/MM.2021.3061394
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200006
DA 2024-07-18
ER

PT J
AU Jia, LC
   Lu, LQ
   Wei, XC
   Liang, Y
AF Jia, Liancheng
   Lu, Liqiang
   Wei, Xuechao
   Liang, Yun
TI Generating Systolic Array Accelerators With Reusable Blocks
SO IEEE MICRO
LA English
DT Article
DE Arrays; Tensile stress; Microprocessors; Hardware; Generators; Pipelines
AB Systolic array architecture is widely used in spatial hardware and well-suited for many tensor processing algorithms. Many systolic array architectures are implemented with high-level synthesis (HLS) design flow. However, existing HLS tools do not favor of modular and reusable design, which brings inefficiency for design iteration. In this article, we analyze the systolic array design space, and identify the common structures of different systolic dataflows. We build hardware module templates using Chisel infrastructure, which can be reused for different dataflows and computation algorithms. This remarkably improves the productivity for the development and optimization of systolic architecture. We further build a systolic array generator that transforms the tensor algorithm definition to a complete systolic hardware architecture. Experiments show that we can implement systolic array designs for different applications and dataflows with little engineering effort, and the performance throughput outperforms HLS designs.
C1 [Jia, Liancheng; Lu, Liqiang; Liang, Yun] Peking Univ, Beijing, Peoples R China.
   [Wei, Xuechao] Alibaba, Hangzhou, Peoples R China.
C3 Peking University; Alibaba Group
RP Jia, LC (corresponding author), Peking Univ, Beijing, Peoples R China.
FU Beijing Natural Science Foundation [JQ19014, L172004]; Beijing Academy
   of Artificial Intelligence (BAAI)
FX This work was supported in part by the Beijing Natural Science
   Foundation (No. JQ19014, L172004) and in part by the Beijing Academy of
   Artificial Intelligence (BAAI).
CR Bachrach J, 2012, DES AUT CON, P1212
   Cong J., 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P1
   Genc H., 2018, DSL SYSTOLIC ARRAYS
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Moss DJM, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P107, DOI 10.1145/3174243.3174258
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Srivastava N, 2019, ANN IEEE SYM FIELD P, P181, DOI 10.1109/FCCM.2019.00033
   Wei X., 2019, P 56 ANN DES AUT C
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Yu CW, 2003, LECT NOTES COMPUT SC, V2778, P375
NR 12
TC 10
Z9 13
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 85
EP 91
DI 10.1109/MM.2020.2997611
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800010
OA hybrid
DA 2024-07-18
ER

PT J
AU Kang, M
   Srivastava, P
   Adve, V
   Kim, NS
   Shanbhag, NR
AF Kang, Mingu
   Srivastava, Prakalp
   Adve, Vikram
   Kim, Nam Sung
   Shanbhag, Naresh R.
TI An Energy-Efficient Programmable Mixed Signal Accelerator for Machine
   Learning Algorithms
SO IEEE MICRO
LA English
DT Article
AB We propose PROMISE, the first end-to-end design of a PROgrammable Mixed-Signal accElerator from Instruction Set Architecture to high-level language compiler for acceleration of diverse machine learning algorithms by exploiting the advantage of the superior energy efficiency from analog/mixed-signal processing.
C1 [Kang, Mingu] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   [Srivastava, Prakalp; Kim, Nam Sung; Shanbhag, Naresh R.] Univ Illinois, Urbana, IL USA.
   [Adve, Vikram] Univ Illinois, Comp Sci, Urbana, IL USA.
C3 International Business Machines (IBM); University of Illinois System;
   University of Illinois Urbana-Champaign; University of Illinois System;
   University of Illinois Urbana-Champaign
RP Kang, M (corresponding author), IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
EM mingu.kang@ibm.com; psrivas2@illinois.edu; vadve@illinois.edu;
   nskim@illinois.edu; shanbhag@illinois.edu
CR Biswas A, 2018, ISSCC DIG TECH PAP I, P488, DOI 10.1109/ISSCC.2018.8310397
   Kang MG, 2018, IEEE J EM SEL TOP C, V8, P494, DOI 10.1109/JETCAS.2018.2829522
   Kang MG, 2018, IEEE J SOLID-ST CIRC, V53, P642, DOI 10.1109/JSSC.2017.2782087
   Kaul H, 2016, ISSCC DIG TECH PAP I, V59, P260, DOI 10.1109/ISSCC.2016.7418006
   Sakr C., 2017, INT C MACHINE LEARNI, P3007
   Srivastava P, 2018, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA.2018.00015
   Whatmough PN, 2017, ISSCC DIG TECH PAP I, P242, DOI 10.1109/ISSCC.2017.7870351
NR 7
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 64
EP 72
DI 10.1109/MM.2019.2929502
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600009
DA 2024-07-18
ER

PT J
AU Giri, D
   Mantovani, P
   Carloni, LP
AF Giri, Davide
   Mantovani, Paolo
   Carloni, Luca P.
TI Accelerators and Coherence: An SoC Perspective
SO IEEE MICRO
LA English
DT Article
AB The complexity of System-on-Chip (SoC) designs continues to grow as each SoC features an increasing variety of loosely coupled accelerators together with multiple processor cores. Specialized-hardware accelerators are typically designed in isolation, optimized for the algorithm they are implementing, and with limited consideration of the implications of their integration into a given SoC. However, the interaction between these accelerators and the memory hierarchy is critically important for their performance and the performance of the overall SoC. By leveraging our platform for rapid SoC prototyping, we analyze three models of coherence for loosely coupled accelerators from a system-level perspective.
C1 [Giri, Davide; Carloni, Luca P.] Columbia Univ, Comp Sci, New York, NY 10027 USA.
   [Mantovani, Paolo] Columbia Univ, New York, NY 10027 USA.
C3 Columbia University; Columbia University
RP Giri, D (corresponding author), Columbia Univ, Comp Sci, New York, NY 10027 USA.
EM davide_giri@cs.columbia.edu; paolo@cs.columbia.edu; luca@cs.columbia.edu
OI Carloni, Luca/0000-0001-5600-8931
FU National Science Foundation [1546296]; Defense Advanced Research
   Projects Agency (DARPA) [FA8650-18-2-7862]; Div Of Information &
   Intelligent Systems; Direct For Computer & Info Scie & Enginr [1546296]
   Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   Grant A#: 1546296 and in part by the Defense Advanced Research Projects
   Agency (DARPA) under Grant C#: FA8650-18-2-7862. The views and
   conclusions contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of Air Force Research
   Laboratory and DARPA or the U.S. Government.
CR Barker Kevin., 2013, PERFECT BENCHMARK SU
   Carloni LucaP., 2016, Proc. of the Design Automation Conference DAC, P1
   Chen YT, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P169, DOI 10.1109/ICCD.2013.6657039
   Choi JW, 2016, 2016 INT C COMPL ARC, P661, DOI [10.1145/2897937.2897984, DOI 10.1145/2897937.2897984]
   Cota EmilioG., 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), P1
   Franke H., 2010, IBM J RES DEV, V38
   Lyons MJ, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086727
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Sandberg A., 2017, ARM Research
   Shao Y.S., 2016, P 49 ANN IEEE ACM IN, P1, DOI DOI 10.1109/MICRO.2016.7783751
   Stuecheli J, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2014.2380198
NR 11
TC 23
Z9 29
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2018
VL 38
IS 6
BP 36
EP 45
DI 10.1109/MM.2018.2877288
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HF3CF
UT WOS:000454112400006
DA 2024-07-18
ER

PT J
AU Kwon, H
   Samajdar, A
   Krishna, T
AF Kwon, Hyoukjun
   Samajdar, Ananda
   Krishna, Tushar
TI A Communication-Centric Approach for Designing Flexible DNN Accelerators
SO IEEE MICRO
LA English
DT Article
AB High computational demands of deep neural networks (DNNs) coupled with their pervasiveness across cloud and loT platforms have led to the emergence of DNN accelerators employing hundreds of processing elements (PE). Most DNN accelerators are optimized for regular mapping of the problems, or dataflows, emanating from dense matrix multiplications in convolutional layers. However, continuous innovations in DNN including myriad layer types/shapes. cross-layer fusion, and sparsity have led to irregular dataflows within accelerators, which introduces severe PE underutilization because of rigid and tightly coupled connections among PEs and buffers. To address this challenge, this paper proposes a communication-centric approach called MAERI for designing DNN accelerators. MAERI's key novelty is a light-weight configurable interconnect connecting all compute and memory elements that enable efficient mapping of both regular and irregular dataflows providing near 100% PE utilization.
C1 [Kwon, Hyoukjun] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
   [Samajdar, Ananda] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Krishna, Tushar] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology
RP Kwon, H (corresponding author), Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
EM hyoukjun@gatech.edu; anandsamajdar@gatech.edu; tushar@ece.gatech.edu
RI Samajdar, Ananda/IUM-2137-2023; Kwon, Hyoukjun/AAD-8374-2020
OI Samajdar, Ananda/0000-0003-0046-3745; Kwon, Hyoukjun/0000-0001-9824-1352
CR [Anonymous], ANAL MODEL COST BENE
   [Anonymous], P IEEE ACM INT S MIC
   [Anonymous], 2016, PROC INT C LEARN RE
   [Anonymous], P ACM INT S NETW CHI
   [Anonymous], 2014, P INT C LEARN REPR
   [Anonymous], GOOGLES NEURAL MACHI
   [Anonymous], 2015, PROC IEEE C COMPUT V
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   NVIDIA, 2017, NVDLA DEEP LEARN ACC
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Zeiler MD, 2010, PROC CVPR IEEE, P2528, DOI 10.1109/CVPR.2010.5539957
NR 15
TC 7
Z9 9
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2018
VL 38
IS 6
BP 25
EP 35
DI 10.1109/MM.2018.2877289
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HF3CF
UT WOS:000454112400005
DA 2024-07-18
ER

PT J
AU Bhattacharjee, A
AF Bhattacharjee, Abhishek
TI Breaking the Address Translation Wall by Accelerating Memory Replays
SO IEEE MICRO
LA English
DT Article
AB Emerging software stacks continue to process ever-increasing amounts of data, posing a performance challenge to the virtual memory layer of modern computer systems. In particular, address translation is now an acute system performance bottleneck. In response, we propose a class of cache prefetchers triggered by page table walk (PTW) activity. Our scheme-translation-enabled memory prefetching optimizations (TEMPO)-hinges on two observations. First, a substantial fraction of DRAM references in modern big-data workloads are devoted to accessing page tables (PTs). Second, when memory references require PT lookups in DRAM, the majority of them also look up DRAM for the subsequent data access. TEMPO exploits these observations to enable cache prefetching of the data pointed to by the PT. TEMPO requires only modest changes to hardware and no OS or application-level changes. Overall, TEMPO improves performance by 10-30 percent and energy by 1-14 percent.
C1 [Bhattacharjee, Abhishek] Rutgers State Univ, Comp Sci, New Brunswick, NJ 08901 USA.
C3 Rutgers University System; Rutgers University New Brunswick
RP Bhattacharjee, A (corresponding author), Rutgers State Univ, Comp Sci, New Brunswick, NJ 08901 USA.
EM abhib@cs.rutgers.edu
CR [Anonymous], INT S COMP ARCH ISCA
   Barr Thomas W., 2010, INT S COMP ARCH ISCA
   Barr Thomas W., 2011, INT S COMP ARCH ISCA
   Basu Arkapravu, 2013, INT S COMP ARCH ISCA
   Bhargava Ravi, 2008, INT C ARCH SUPP PROG
   Bhattacharjee A., 2010, INT C ARCH SUPP PROG
   Bhattacharjee A., 2013, INT S MICR MICRO
   Bhattacharjee A., 2017, ARCHITECTURAL SUPPOR
   Bhattacharjee Abhishek, 2011, INT S HIGH PERF COMP
   Cox Guilherme., 2017, INT C ARCH SUPP PROG
   Gandhi Jayneel, 2014, INT S MICR MICRO
   Karakostas Vasileios, 2015, INT S COMP ARCH ISCA
   Mutlu O., 2015, MEMCON
   Navarro J., 2002, S OP SYST DES IMPL O
   Pham B., 2015, INT S MICR MICRO
   Pham B., 2012, INT S MICR MICRO
   Talluri M., 1992, INT S COMP ARCH ISCA
   Talluri M., 1994, INT C ARCH SUPP PROG
   Xu X, 2015, IEEE MTT S INT MICR
   Yan H, 2017, INT CONF COMPIL ARCH, DOI 10.1145/3125501.3125516
NR 20
TC 3
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 69
EP 78
DI 10.1109/MM.2018.032271063
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500009
DA 2024-07-18
ER

PT J
AU Jouppi, NP
   Young, C
   Patil, N
   Patterson, D
AF Jouppi, Norman P.
   Young, Cliff
   Patil, Nishant
   Patterson, David
TI Motivation for and Evaluation of the First Tensor Processing Unit
SO IEEE MICRO
LA English
DT Article
AB The first-generation tensor processing unit (TPU) runs deep neural network (DNN) inference 15-30 times faster with 30-80 times better energy efficiency than contemporary CPUs and GPUs in similar semiconductor technologies. This domain-specific architecture (DSA) is a custom chip that has been deployed in Google datacenters since 2015, where it serves billions of people.
C1 [Jouppi, Norman P.; Young, Cliff; Patil, Nishant; Patterson, David] Google, Mountain View, CA 94043 USA.
C3 Google Incorporated
RP Jouppi, NP (corresponding author), Google, Mountain View, CA 94043 USA.
EM jouppi@google.com; cliffy@google.com; nishantpatil@google.com;
   pattrsn@cs.berkeley.edu
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2018, NEW YORK TIMES 0104
   [Anonymous], 1980, INTRO VLSI SYSTEMS
   Asanovi K., 2002, HDB BRAIN THEORY NEU
   Chen YJ, 2016, COMMUN ACM, V59, P105, DOI 10.1145/2996864
   Dean J, 2018, IEEE MICRO, V38, P21, DOI 10.1109/MM.2018.112130030
   Dean Jeff, 2017, BUILD TRAIN MACHINE
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Jouppi N.P., P 44 ANN INT S COMP, P1
   Putnam A, 2016, COMMUN ACM, V59, P114, DOI 10.1145/2996868
   Smith J. E., 1982, 9th Annual Symposium on Computer Architecture, P112
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
NR 12
TC 119
Z9 154
U1 4
U2 36
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 10
EP 19
DI 10.1109/MM.2018.032271057
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500003
DA 2024-07-18
ER

PT J
AU Chin, TW
   Yu, CL
   Halpern, M
   Genc, H
   Tsao, SL
   Reddi, VJ
AF Chin, Ting-Wu
   Yu, Chia-Lin
   Halpern, Matthew
   Genc, Hasan
   Tsao, Shiao-Li
   Reddi, Vijay Janapa
TI Domain-Specific Approximation for Object Detection
SO IEEE MICRO
LA English
DT Article
AB There is growing interest in object detection in advanced driver assistance systems and autonomous robots and vehicles. To enable such innovative systems, we need faster object detection. In this article, we investigate the trade-off between accuracy and speed with domain-specific approximations (DSAs) for two state-of-the-art deep learning-based object detection meta-architectures. We study the effectiveness of applying approximation both statically and dynamically to understand their potential and applicability. By conducting experiments on the ImageNet VID dataset, we show that DSA has great potential to improve the speed of the system without deteriorating the accuracy of object detectors. To this end, we present our insights on harvesting DSA and devise a proof-of-concept runtime, AutoFocus, that exploits dynamic DSA.
C1 [Chin, Ting-Wu; Yu, Chia-Lin] Natl Chiao Tung Univ, Hsinchu, Taiwan.
   [Halpern, Matthew; Genc, Hasan; Reddi, Vijay Janapa] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Tsao, Shiao-Li] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Tsao, Shiao-Li] Natl Chiao Tung Univ, Inst Comp Sci & Engn, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University; University of Texas System;
   University of Texas Austin; National Yang Ming Chiao Tung University;
   National Yang Ming Chiao Tung University
RP Chin, TW (corresponding author), Natl Chiao Tung Univ, Hsinchu, Taiwan.
EM tingwuc@andrew.cmu.edu; tony1223yu.cs00@g2.nctu.edu.tw;
   matthalp@utexas.edu; hngenc@utexas.edu; sltsao@cs.nctu.edu.tw;
   vj@ece.utexas.edu
RI Chin, Ting-Wu/AAL-4790-2020
CR [Anonymous], 2016, ADV NEURAL INFORM PR
   Buckler M., 2017, RECONFIGURING IMAGIN
   Everingham M, 2015, INT J COMPUT VISION, V111, P98, DOI 10.1007/s11263-014-0733-5
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huang J., 2016, CoRR
   Jia Yangqing, 2014, ARXIV14085093, DOI [10.1145/2647868.2654889, DOI 10.1145/2647868.2654889]
   Laurenzano MA, 2016, ACM SIGPLAN NOTICES, V51, P161, DOI [10.1145/2980983.2908087, 10.1145/2908080.2908087]
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Mahajan D, 2016, CONF PROC INT SYMP C, P66, DOI 10.1109/ISCA.2016.16
   Redmon J., 2016, PROC CVPR IEEE, DOI [10.1109/CVPR.2016.91, DOI 10.1109/CVPR.2016.91]
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Sampson A., 2016, WORKSH APPR COMP STA
   Sidiroglou-Douskos S., 2011, P 19 ACM SIGSOFT S 1, P124, DOI DOI 10.1145/2025113.2025133
   Yan ZC, 2015, IEEE I CONF COMP VIS, P2740, DOI 10.1109/ICCV.2015.314
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
NR 16
TC 10
Z9 11
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2018
VL 38
IS 1
BP 31
EP 40
DI 10.1109/MM.2018.112130335
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FX8KL
UT WOS:000426342200005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sabne, A
   Sakdhnagool, P
   Lee, S
   Vetter, JS
AF Sabne, Amit
   Sakdhnagool, Putt
   Lee, Seyong
   Vetter, Jeffrey S.
TI UNDERSTANDING PORTABILITY OF A HIGH-LEVEL PROGRAMMING MODEL ON
   CONTEMPORARY HETEROGENEOUS ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
AB HeteroIR is a high-level, architecture-independent intermediate representation for mapping high-level programming models to heterogeneous architectures. The authors present a compiler approach that translates OpenACC programs into HeteroIR and accelerator kernels to obtain OpenACC functional portability. They evaluate the performance portability obtained by OpenACC and study the effects of compiler optimizations and OpenACC program settings on various architectures to provide insights into the achieved performance portability.
C1 [Sabne, Amit; Sakdhnagool, Putt] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Lee, Seyong] Oak Ridge Natl Lab, Comp Sci & Math Div, Oak Ridge, TN USA.
   [Vetter, Jeffrey S.] Oak Ridge Natl Lab, Future Technol Grp, Oak Ridge, TN USA.
C3 Purdue University System; Purdue University; United States Department of
   Energy (DOE); Oak Ridge National Laboratory; United States Department of
   Energy (DOE); Oak Ridge National Laboratory
RP Sabne, A (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM asabne@purdue.edu; psakdhna@purdue.edu; lees2@ornl.gov; vetter@ornl.gov
RI Sakdhnagool, Putt/AAB-1363-2019; Lee, Seyong/AFL-8464-2022
OI Lee, Seyong/0000-0001-8872-4932; Vetter, Jeffrey/0000-0002-2449-6720
FU US Department of Energy [DE-AC05-00OR22725]; Office of Advanced
   Scientific Computing Research in the DoE
FX This manuscript has been authored by Oak Ridge National Laboratory,
   which is managed by UT-Battelle under contract no. DE-AC05-00OR22725
   with the US Department of Energy. The US government retains, and the
   publisher, by accepting the article for publication, acknowledges that
   the US government retains, a nonexclusive, paid-up, irrevocable,
   worldwide license to publish or reproduce the published form of this
   manuscript, or allow others to do so, for US government purposes. The
   DoE will provide public access to these results of federally sponsored
   research in accordance with the DoE Public Access Plan
   (http://energy.gov/downloads/doe-public-accessplan). This research is
   sponsored by the Office of Advanced Scientific Computing Research in the
   DoE.
CR Alam SR, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, P149, DOI 10.1109/CLUSTR.2007.4629227
   Dave C, 2009, COMPUTER, V42, P36, DOI 10.1109/MC.2009.385
   Jones PW, 2005, CONCURR COMP-PRACT E, V17, P1317, DOI 10.1002/cpe.894
   Kuck DavidJ., 1996, HIGH PERFORMANCE COM
   Lee S., 2014, P INT S HIGH PERF PA, P115
   Lee S, 2009, ACM SIGPLAN NOTICES, V44, P101, DOI 10.1145/1594835.1504194
   Reyes R, 2012, LECT NOTES COMPUT SC, V7484, P871, DOI 10.1007/978-3-642-32820-6_86
   Tian X., 2013, LANGUAGES COMPILERS, P105
   Wang Y., 2013, PERFORMANCE PORTABIL
NR 9
TC 10
Z9 11
U1 2
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2015
VL 35
IS 4
BP 48
EP 58
DI 10.1109/MM.2015.73
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CP0VN
UT WOS:000359594300007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, SM
   Wang, YH
   Liu, S
   Wan, JH
   Chen, HY
   Liu, HZ
   Zhang, K
   Liu, XY
   Ning, X
AF Chen, Shuming
   Wang, Yaohua
   Liu, Sheng
   Wan, Jianghua
   Chen, Haiyan
   Liu, Hengzhu
   Zhang, Kai
   Liu, Xiangyuan
   Ning, Xi
TI FT-MATRIX: A COORDINATION-AWARE ARCHITECTURE FOR SIGNAL PROCESSING
SO IEEE MICRO
LA English
DT Article
AB Vector-simd architectures offer high performance in signal-processing applications but are inefficient at the coordinated exploitation of hardware units. The FT-Matrix architecture refines the cooperation between the scalar and SIMD unit, enhances communication among SIMD lanes, and achieves data sharing among vector memory banks. Evaluation results show an average performance gain of 58.5 percent against vector-SIMD architectures without the proposed improvements.
C1 [Chen, Shuming; Wang, Yaohua; Liu, Sheng; Wan, Jianghua; Chen, Haiyan; Liu, Hengzhu; Zhang, Kai; Liu, Xiangyuan; Ning, Xi] Natl Univ Def Technol, Changsha 410073, Hunan, Peoples R China.
C3 National University of Defense Technology - China
RP Chen, SM (corresponding author), Natl Univ Def Technol, Coll Comp Sci & Technol, Parallel & Distributed Proc Lab, Changsha 410073, Hunan, Peoples R China.
EM smchen@nudt.edu.cn
RI Chen, Haiyan/HGB-6216-2022; huang, libo/JMB-4345-2023; Wang,
   Ling/AGR-4917-2022; Chen, Shuming/Q-1147-2018
OI Wang, Ling/0000-0003-0272-2974; 
FU Core Electronic Devices, High-End General Purpose Processor, and
   Fundamental System Software of China [2009ZX01034-001-001-006]
FX We thank Haiyan Sun, Zhengtao Li, Yuanxi Peng, Shuwei Sun, Shenggang
   Chen, Zhong Liu, and Liu Yang for their efforts on this work. This work
   is supported by the Core Electronic Devices, High-End General Purpose
   Processor, and Fundamental System Software of China (no.
   2009ZX01034-001-001-006).
CR [Anonymous], 3GPP TS 36.211 version 13.0.0 Release 13
   Chen SM, 2010, J COMPUT SCI TECH-CH, V25, P214, DOI 10.1007/s11390-010-9318-0
   Lee Y, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P129
   Mei W, 2005, J COMPUT SCI TECH-CH, V20, P635, DOI 10.1007/s11390-005-0635-7
   Raghavan P, 2007, LECT NOTES COMPUT SC, V4415, P57
   Reddy VenuGopal., 2008, Neon technology introduction
   ROWEN C, 2011, P 23 HOT CHIPS C
   Santhanam S, 1998, IEEE J SOLID-ST CIRC, V33, P1829, DOI 10.1109/4.726584
   Shahbahrami A, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1369396.1369401
   van Berkel K, 2005, EURASIP J APPL SIG P, V2005, P2613, DOI 10.1155/ASP.2005.2613
   WHO M, 2009, P 36 ANN INT S COMP, P128
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
   Yang XJ, 2007, CONF PROC INT SYMP C, P210, DOI 10.1145/1273440.1250689
NR 13
TC 19
Z9 20
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 63
EP 72
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000008
DA 2024-07-18
ER

PT J
AU Tanaka, K
   Ide, S
   Tsunoda, Y
   Shiraishi, T
   Yagisawa, T
   Ikeuchi, T
   Yamamoto, T
   Ishihara, T
AF Tanaka, Kazuhiro
   Ide, Satoshi
   Tsunoda, Yukito
   Shiraishi, Takashi
   Yagisawa, Takatoshi
   Ikeuchi, Tadashi
   Yamamoto, Tsuyoshi
   Ishihara, Tomohiro
TI HIGH-BANDWIDTH OPTICAL INTERCONNECT TECHNOLOGIES FOR NEXT-GENERATION
   SERVER SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB High-bandwidth optical interconnect is a key technology for high-performance computing. This article describes a proposed architecture for next-generation blade servers and optical transceivers required to realize the architecture. It describes the key technologies for high-bandwidth optical transceivers. A new compact optical transceiver with a high bandwidth of 200 Gbps (8 channels x 25 Gbps) is demonstrated using the developed technologies.
C1 [Tanaka, Kazuhiro] Fujitsu Labs, Network Syst Labs, Kawasaki, Kanagawa, Japan.
   [Ide, Satoshi; Tsunoda, Yukito; Shiraishi, Takashi; Yagisawa, Takatoshi] Fujitsu Labs, Network Syst Labs, Photon Lab, Kawasaki, Kanagawa, Japan.
   [Ikeuchi, Tadashi] Fujitsu Labs, R&D Strategy & Planning Off, Kawasaki, Kanagawa, Japan.
   [Yamamoto, Tsuyoshi; Ishihara, Tomohiro] Fujitsu Labs, Server Networking Lab, IT Syst Labs, Kawasaki, Kanagawa, Japan.
C3 Fujitsu Ltd; Fujitsu Laboratories Ltd; Fujitsu Ltd; Fujitsu Laboratories
   Ltd; Fujitsu Ltd; Fujitsu Laboratories Ltd; Fujitsu Ltd; Fujitsu
   Laboratories Ltd
RP Tanaka, K (corresponding author), 10-1 Morinosato Wakamiya, Atsugi, Kanagawa 2430197, Japan.
EM tanaka.kazu@jp.fujitsu.com
CR [Anonymous], P 58 EL COMP TECHN C
   Benner A., 2012, P OPT FIB COMM C
   Doany F.E., 2012, P OPT FIB COMM C
   Matsui J., 2012, P OPT FIB COMM C
   Rylyakov A. V., 2012, LIGHTWAVE TECHNOLOGY, V30, P399
   Shiraishi T., 2011, P OPT FIB COMM C
   Takemoto T., 2011, P EUR C EXP OPT COMM
   Tsunoda Y., 2011, P OPT FIB COMM C EXP
   Yagisawa T., 2010, P EUR C EXP OPT COMM
   Yagisawa T., 2012, P EUR C EXP OPT COMM
   Yagisawa T., 2012, P OPT FIB COMM C EXP
   Young IA, 2010, IEEE J SOLID-ST CIRC, V45, P235, DOI 10.1109/JSSC.2009.2034444
NR 12
TC 1
Z9 4
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2013
VL 33
IS 1
BP 6
EP 13
DI 10.1109/MM.2012.103
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 090VF
UT WOS:000315007400003
DA 2024-07-18
ER

PT J
AU Xu, J
   Wolf, W
   Zhang, W
AF Xu, Jiang
   Wolf, Wayne
   Zhang, Wei
TI DOUBLE-DATA-RATE, WAVE-PIPELINED INTERCONNECT FOR, ASYNCHRONOUS NOCS
SO IEEE MICRO
LA English
DT Article
ID DESIGN
AB DWP, a new interconnect structure for asynchronous networks on chip in multiprocessing SoCS, yields higher throughput, consumes less power, suffers less from crosstalk noise, and requires less area than traditional interconnect structures. Its advantages stem from techniques including wave pipelining, double-data-rate transmission, interleaved lines, misaligned repeaters, and clock gating.
C1 [Xu, Jiang] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Hong Kong, Peoples R China.
   [Wolf, Wayne] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Zhang, Wei] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
C3 Hong Kong University of Science & Technology; University System of
   Georgia; Georgia Institute of Technology; Princeton University
RP Xu, J (corresponding author), Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Hong Kong, Peoples R China.
EM jiang.xu@ust.hk
RI Zhang, Wei/A-3678-2011; Xu, Jiang/F-4122-2010
OI Xu, Jiang/0000-0001-9089-7752
FU US National Science Foundation; Research Grand Council of Hong Kong
FX This work is supported by the US National Science Foundation and the
   Research Grand Council of Hong Kong.
CR Burleson WP, 1998, IEEE T VLSI SYST, V6, P464, DOI 10.1109/92.711317
   Chelcea T, 2004, IEEE T VLSI SYST, V12, P857, DOI 10.1109/tvlsi.2004.831476
   Cong J, 2001, P IEEE, V89, P505, DOI 10.1109/5.920581
   Cotton L., 1969, AFIPS Spring Joint Computer Conference, P581
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Deodhar VV, 2008, IEEE T CIRCUITS-I, V55, P1023, DOI 10.1109/TCSI.2008.916506
   Hashimoto M, 2004, ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, P311, DOI 10.1109/EPEP.2004.1407619
   Joshi AJ, 2007, IEEE T VLSI SYST, V15, P990, DOI 10.1109/TVLSI.2007.902209
   Kahng AB, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P471, DOI 10.1109/DATE.1998.655900
   Kuhlmann M, 2001, IEEE T COMPUT AID D, V20, P858, DOI 10.1109/43.931008
   Meincke T, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, P512, DOI 10.1109/ISCAS.1999.780794
   Xu J., 2006, ACM Transactions on Embedded Computing Systems, V5, P263, DOI [10.1145/1151074.1151076., DOI 10.1145/1151074.1151076]
   Xu Jiang., 2002, Proc. of Int. Conf. on Compilers, Architecture, P198
   Zhang LZ, 2005, ASIA S PACIF DES AUT, P127
NR 14
TC 7
Z9 9
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2009
VL 29
IS 3
BP 20
EP 30
DI 10.1109/MM.2009.40
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456UP
UT WOS:000266877200004
DA 2024-07-18
ER

PT J
AU Lucia, B
   Devietti, J
   Ceze, L
   Strauss, K
AF Lucia, Brandon
   Devietti, Joseph
   Ceze, Luis
   Strauss, Karin
TI ATOM-AID: DETECTING AND SURVIVING ATOMICITY VIOLATIONS
SO IEEE MICRO
LA English
DT Article
AB HARDWARE CAN PLAY A SIGNIFICANT ROLE IN IMPROVING RELIABILITY OF MULTI-THREADED SOFTWARE. RECENT ARCHITECTURAL PROPOSALS ARBITRARILY GROUP CONSECUTIVE DYNAMIC MEMORY OPERATIONS INTO ATOMIC BLOCKS TO ENFORCE COARSE-GRAINED MEMORY ORDERING, PROVIDING IMPLICIT ATOMICITY. THE AUTHORS OF THIS ARTICLE OBSERVE THAT IMPLICIT ATOMICITY PROBABILISTICALLY HIDES ATOMICITY VIOLATIONS BY REDUCING THE NUMBER OF INTERLEAVING OPPORTUNITIES BETWEEN MEMORY OPERATIONS. THEY PROPOSE ATOM-AID, WHICH CREATES IMPLICIT ATOMIC BLOCKS INTELLIGENTLY INSTEAD OF ARBITRARILY, DRAMATICALLY REDUCING THE PROBABILITY THAT ATOMICITY VIOLATIONS WILL MANIFEST THEMSELVES.
C1 [Lucia, Brandon; Ceze, Luis; Strauss, Karin] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
C3 University of Washington; University of Washington Seattle
RP Lucia, B (corresponding author), Univ Washington, Dept Comp Sci & Engn, POB 352350, Seattle, WA 98195 USA.
EM blucia0a@cs.washington.edu
CR Ceze L, 2006, CONF PROC INT SYMP C, P227, DOI 10.1145/1150019.1136506
   Ceze L, 2007, CONF PROC INT SYMP C, P278, DOI 10.1145/1273440.1250697
   Flanagan Cormac., 2003, Pro- ceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation, PLDI '03, P338
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   LU S, 2006, P 12 INT C ARCH SUPP, P37, DOI DOI 10.1145/1168857.1168864
   Lu S, 2008, ACM SIGPLAN NOTICES, V43, P329, DOI 10.1145/1353536.1346323
   Lucia B, 2008, CONF PROC INT SYMP C, P277, DOI 10.1109/ISCA.2008.4
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C, P190, DOI [DOI 10.1145/1064978.1065034, 10.1145]
   Prvulovic M, 2003, CONF PROC INT SYMP C, P110, DOI 10.1109/ISCA.2003.1206993
   SAVAGE S, 1997, ACM T COMPUT SYST, V30
   Vallejo E, 2005, INTERNATIONAL CONFERENCE ON PERVASIVE SERVICES 2005, PROCEEDINGS, P325, DOI 10.1109/PERSER.2005.1506430
   Wenisch TF, 2007, CONF PROC INT SYMP C, P266, DOI 10.1145/1273440.1250696
   Xu M, 2005, ACM SIGPLAN NOTICES, V40, P1, DOI 10.1145/1064978.1065013
NR 13
TC 8
Z9 10
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 73
EP 83
DI 10.1109/MM.2009.1
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sakai, J
   Hiroaki, I
   Torii, S
   Edahiro, M
AF Sakai, Junji
   Hiroaki, Inoue
   Torii, Sunao
   Edahiro, Masato
TI MULTITASKING PARALLEL METHOD FOR HIGH-END EMBEDDED APPLIANCES
SO IEEE MICRO
LA English
DT Article
AB EMBEDDED APPLIANCES SUCH AS HIGH-END CELL PHONES REQUIRE NOT ONLY HIGH PERFORMANCE BUT ALSO A PERFORMANCE GUARANTEE. THE AUTHORS DEMONSTRATE A PERFORMANCE GUARANTEE FRAMEWORK USING AN ASYMMETRIC MULTIPROCESSING APPROACH. THEY IMPLEMENTED THE PROPOSED METHOD ON A MULTICORE PROCESSOR USING LINUX. EVALUATION RESULTS SHOW THAT THE METHOD IMPROVES THE PERFORMANCE GUARANTEE WHILE MAINTAINING SOFTWARE COMPATIBILITY.
C1 [Sakai, Junji; Hiroaki, Inoue; Torii, Sunao] NEC Corp Ltd, Syst IP Core Res Labs, Tokyo, Japan.
C3 NEC Corporation
RP Sakai, J (corresponding author), 1753 Shimonumabe,Nakahara Ku, Kanagawa 2118666, Japan.
EM jsakai@computer.org
RI Edahiro, Masato/M-4834-2014
FU NEC Electronics
FX We thank Masao Fukuma, Masakazu Yamashina, and Naoki Nishi for their
   encouragement. We also thank all the MP98 project members for their
   helpful discussion and great support in implementing and evaluating our
   proposal. Finally, we're also grateful to the MP211 development team
   members at NEC Electronics for their cooperation and support.
CR [Anonymous], MP211 APPL PROCESSOR
   Brash D., 2002, ARM ARCHITECTURE VER
   BROSKY S, 2003, P INT PAR DISTR PROC, pA120
   FURUYA Y, 2004, GM WORLD C
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   GUENOV N, 2005, FREESCALE TECHNOLOGY
   Moshovos A, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P85, DOI 10.1109/HPCA.2001.903254
   SAKAI J, 2005, COOLCHIPS, V8, P198
   *TEX INSTR, 2005, PROD B TEX INSTR
   Torii S., 2005, P IEEE INT SOL STAT, P136
NR 10
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2008
VL 28
IS 5
BP 54
EP 62
DI 10.1109/MM.2008.75
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 362AK
UT WOS:000260170400006
DA 2024-07-18
ER

PT J
AU Woo, DH
   Lee, HHS
   Fryman, JB
   Knies, AD
   Eng, M
AF Woo, Dong Hyuk
   Lee, Hsien-Hsin S.
   Fryman, Joshua B.
   Knies, Allan D.
   Eng, Marsha
TI POD: A 3D-integrated broad-purpose acceleration layer
SO IEEE MICRO
LA English
DT Article
AB To build a future many-core processor, industry must address the challenges of energy consumption and performance scalability. A 3D-integrated broad-purpose accelerator architecture called parallel-on-demand (POD) integrates a specialized SIMD-based die layer on top of a CISC superscalar processor to accelerate a variety of data- parallel applications. It also maintains binary compatibility and facilitates extensibility by virtualizing the acceleration capability.
C1 [Woo, Dong Hyuk; Lee, Hsien-Hsin S.] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Knies, Allan D.; Eng, Marsha] Intel Corp, Berkeley Res Lab, Santa Clara, CA 95051 USA.
C3 University System of Georgia; Georgia Institute of Technology; Intel
   Corporation
RP Woo, DH (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, 266 Ferst Dr,KACB 2313, Atlanta, GA 30332 USA.
EM dhwoo@ece.gatech.edu
RI Lee, Hsien-Hsin S./AAI-4932-2020
FU Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [0811738] Funding Source: National Science
   Foundation
CR BORKAR S, 2006, P 2006 WORKSH ON OFF
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Cao Y, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P201, DOI 10.1109/CICC.2000.852648
   DALIY W, 2001, P 38 DES AUT C DAC 0, P684
   Espasa R, 2002, CONF PROC INT SYMP C, P281, DOI 10.1109/ISCA.2002.1003586
   Gonzalez R, 1996, IEEE J SOLID-ST CIRC, V31, P1277, DOI 10.1109/4.535411
   GRAMMATIKAKIS MD, 1988, J PARALLEL DISTRIBUT, V54, P77
   Hwu WM, 2007, DES AUT CON, P754, DOI 10.1109/DAC.2007.375265
   Kim JS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P424
   PEH LS, CHIP SCALE NETWORKS
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Wang H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P105
NR 12
TC 6
Z9 9
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2008
VL 28
IS 4
BP 28
EP 40
DI 10.1109/MM.2008.58
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347LW
UT WOS:000259144100004
DA 2024-07-18
ER

PT J
AU McDonald, A
   Carlstrom, BD
   Chung, J
   Minh, CC
   Chafi, H
   Kozyrakis, C
   Olukotun, K
AF McDonald, Austen
   Carlstrom, Brian D.
   Chung, JaeWoong
   Minh, Chi Cao
   Chafi, Hassan
   Kozyrakis, Christos
   Olukotun, Kunle
TI Transactional memory: The hardware-software interface
SO IEEE MICRO
LA English
DT Article
AB This comprehensive architecture supports nested transactions, transactional handlers, and two-phase commit. The result is a seamless integration of transactional memory with modern programming languages and runtime environments.
C1 Stanford Univ, Stanford, CA 94305 USA.
C3 Stanford University
RP McDonald, A (corresponding author), Stanford Univ, Stanford, CA 94305 USA.
EM austenmc@stanford.edu
OI Olukotun, Kunle/0000-0002-8779-0636
CR ADLTABATABAI A, 2006, ACM QUEUE        DEC, P24
   Allen E., 2005, FORTRESS LANGUAGE SP
   Carlstrom B. D., 2006, PLDI 2006. Proceedings of the 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation, P1, DOI 10.1145/1133981.1133983
   CARLSTROM BD, 2007, P S PRINC PRACT PAR
   Ceze L, 2006, CONF PROC INT SYMP C, P227, DOI 10.1145/1150019.1136506
   Charles Philippe, 2005, Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, OOPSLA '05, (New York, NY, USA), P519, DOI DOI 10.1145/1103845.1094852
   Hammond L, 2004, CONF PROC INT SYMP C, P102
   HARRIS T, 2003, P 18 ANN ACM SIGPLAN, P388, DOI DOI 10.1145/949305.949340
   Harris Tim., 2005, PPoPP '05: Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, P48, DOI DOI 10.1145/1065944.1065952
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   McDonald A, 2006, CONF PROC INT SYMP C, P53, DOI 10.1145/1150019.1136491
   Moore KE, 2006, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2006.1598134
   OPLINGER J., 2002, P 10 INT C ARCH SUPP, P184
NR 13
TC 7
Z9 13
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 67
EP 76
DI 10.1109/MM.2007.26
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000009
DA 2024-07-18
ER

PT J
AU Akhbarizadeh, MJ
   Nourani, M
   Cantrell, CD
AF Akhbarizadeh, MJ
   Nourani, M
   Cantrell, CD
TI Prefix segregation scheme for a TCAM-based IP forwarding engine
SO IEEE MICRO
LA English
DT Article
ID HIGH-SPEED
AB A novel design for IP packet forwarding based on a new ternary content-addressable-memory configuration offers an efficient hardware solution for the longest-prefix matching problem in internet routers. The architecture has lower update complexity, lower cost, and shorter search latency compared to the conventional TCAM structure.
C1 Univ Texas, Ctr Integrated Circuits & Syst, Richardson, TX 75083 USA.
   Univ Texas, Dept Elect Engn, Richardson, TX 75083 USA.
C3 University of Texas System; University of Texas Dallas; University of
   Texas System; University of Texas Dallas
RP Akhbarizadeh, MJ (corresponding author), Univ Texas, Ctr Integrated Circuits & Syst, Richardson, TX 75083 USA.
EM nourani@utdallas.edu
CR Akhbarizadeh M, 2002, IEEE IC COMP COM NET, P432, DOI 10.1109/ICCCN.2002.1043102
   [Anonymous], 2001, INTERNET PROTOCOL J
   DEGERMARK M, 1997, P ACM SIGCOMM, P3
   Gupta P, 1998, IEEE INFOCOM SER, P1240, DOI 10.1109/INFCOM.1998.662938
   HAYASHI T, 1999, P IEEE GLOB TEL C GL, P1578
   Huang NF, 1999, IEEE INFOCOM SER, P1429, DOI 10.1109/INFCOM.1999.752163
   Kasai G, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P387, DOI 10.1109/CICC.2003.1249424
   KEMPKE R, 1996, Patent No. 5841874
   Kobayashi M, 2000, IEEE ICC, P1360, DOI 10.1109/ICC.2000.853719
   Li T., 1993, 1519 RFC
   Liu H, 2002, IEEE MICRO, V22, P58, DOI 10.1109/40.988690
   MCAULEY AJ, 1993, IEEE INFOCOM SER, P1382, DOI 10.1109/INFCOM.1993.253403
   Miyatake H, 2001, IEEE J SOLID-ST CIRC, V36, P956, DOI 10.1109/4.924858
   NATARAJ B, 1999, Patent No. 6154384
   Newman P, 1997, IEEE COMMUN MAG, V35, P64, DOI 10.1109/35.568212
   Pei T.-B., 1992, IEEE Network, V6, P42, DOI 10.1109/65.120723
   Peyravian M, 2003, IEEE NETWORK, V17, P12, DOI 10.1109/MNET.2003.1220691
   Rabaey J.M., 2002, Digital Integrated CircuitA Design Perspective, V2nd ed.
   Ruiz-Sánchez MA, 2001, IEEE NETWORK, V15, P8, DOI 10.1109/65.912716
   Shah D, 2001, IEEE MICRO, V21, P36, DOI 10.1109/40.903060
   Sharma S, 2002, HOT INTERCONNECTS 10, P101, DOI 10.1109/CONECT.2002.1039264
   Srinivasan V., 1999, US Patent, Patent No. [6,237,061, 6237061]
   *SYN INC, 2003, US MAN SYNOPSYS TOOL
   *TX INSTR INC, 2000, TI SPIC US REF MAN
   WADE JP, 1997, IEEE J SOLID-ST CIRC, V22, P119
   Wang JS, 2000, IEEE J SOLID-ST CIRC, V35, P1511, DOI 10.1109/4.871331
   Yazdani N, 2000, ATM 2000: PROCEEDINGS OF THE IEEE CONFERENCE 2000 ON HIGH PERFORMANCE SWITCHING AND ROUTING, P83, DOI 10.1109/HPSR.2000.856650
   ZANE F, 2003, P INF 2003
NR 28
TC 17
Z9 18
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2005
VL 25
IS 4
BP 48
EP 63
DI 10.1109/MM.2005.73
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 956CG
UT WOS:000231275900006
DA 2024-07-18
ER

PT J
AU Kota, R
   Oehler, R
AF Kota, R
   Oehler, R
TI Horus: Large-scale symmetric multiprocessing for Opteron systems
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 16 Conference
CY AUG 22-24, 2004
CL Stanford Univ, Stanford, CA
SP IEEE Comp Soc, TC Microprocessors & Microcomp
HO Stanford Univ
AB HORUS LETS SERVER VENDORS DESIGN UP To 32-WAY OPTERON SYSTEMS. By IMPLEMENTING A LOCAL DIRECTORY STRUCTURE TO FILTER UNNECESSARY PROBES AND BY OFFERING 64 MBYTES OF REMOTE DATA CACHE, THE CHIP SIGNIFICANTLY REDUCES OVERALL SYSTEM TRAFFIC AS WELL AS THE LATENCY FOR A COHERENT HYPERTRANSPORT TRANSACTION.
EM rajesh.kota@newisys.com; rich.oehler@newisys.com
CR AHMED A, 2002, AMD OPTERON SHARED M
   CHETANA N, 2003, IEEE MICRO, V23, P66
   *HYP TECHN CONS, 2003, HYP 1 0 LINK SPEC RE
   *INF TRAD ASS, 2001, INF SPEC 1 0 A
   OEHLER R, 2004, HORUS LARGE SCALE SM
NR 5
TC 6
Z9 19
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2005
VL 25
IS 2
BP 30
EP 40
DI 10.1109/MM.2005.28
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 917RN
UT WOS:000228487000005
DA 2024-07-18
ER

PT J
AU Schuehler, DV
   Moscola, J
   Lockwood, JW
AF Schuehler, DV
   Moscola, J
   Lockwood, JW
TI Architecture for a hardware-based, TCP/IP content-processing system
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Interconnects 11 Conference
CY AUG 20-22, 2003
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB A NEW ARCHITECTURE PERFORMS CONTENT SCANNING OF TCP FLOWS IN HIGHSPEED NETWORKS. COMBINING A TCP PROCESSING ENGINE, A PER-FLOW STATE STORE, AND A CONTENT-SCANNING ENGINE, THIS ARCHITECTURE PERMITS COMPLETE PAYLOAD INSPECTIONS ON 8 MILLION TCP FLOWS AT 2.5 GBPS.
C1 Washington Univ, Appl Res Lab, St Louis, MO 63130 USA.
C3 Washington University (WUSTL)
RP Washington Univ, Appl Res Lab, Campus Box 1045,1 Brookings Dr, St Louis, MO 63130 USA.
EM dvs1@arl.wustl.edu
CR Bhargavan K, 2001, ACM SIGPLAN NOTICES, V36, P206, DOI 10.1145/373243.360221
   BRAUN F, 2001, P S HIGH PERF INT HO, P93
   FRALEIGH C, 2001, LECT NOTES COMPUTER, V2170, P556
   Handley M, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 10TH USENIX SECURITY SYMPOSIUM, P115
   Hutchings BL, 2002, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FPGA.2002.1106666
   Jaiswal S, 2002, IMW 2002: PROCEEDINGS OF THE SECOND INTERNET MEASUREMENT WORKSHOP, P113, DOI 10.1145/637201.637218
   LOCKWOOD JW, 2001, P INT ENG CONS DES, pWB19
   Markatos EP, 2002, IEEE IPCCC, P341, DOI 10.1109/IPCCC.2002.995168
   Moscola J, 2003, ANN IEEE SYM FIELD P, P31
   Roesch M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRTEENTH SYSTEMS ADMINISTRATION CONFERENCE (LISA XIII), P229
   SCHUEHLER DV, 2002, P 10 S HIGH PERF INT, V10, P127
   Sidhu R., 2001, P 9 ANN IEEE S FIELD
   Thompson K, 1997, IEEE NETWORK, V11, P10, DOI 10.1109/65.642356
   YOCOM B, 2002, NETWORK WORLD   1104
NR 14
TC 19
Z9 26
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 62
EP 69
DI 10.1109/MM.2004.1269000
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 777EN
UT WOS:000189162900010
DA 2024-07-18
ER

PT J
AU Gomaa, MA
   Scarbrough, C
   Vjaykumar, TN
   Pomeranz, I
AF Gomaa, MA
   Scarbrough, C
   Vjaykumar, TN
   Pomeranz, I
TI Transient-fault recovery for chip multiprocessors
SO IEEE MICRO
LA English
DT Article
AB CHIP-LEVEL REDUNDANT THREADING WITH RECOVERY (CRTR) FOR CHIP MULTIPROCESSORS EXTENDS PREVIOUS TRANSIENT-FAULT DETECTION SCHEMES TO PROVIDE FAULT RECOVERY. TO HIDE INTERPROCESSOR LATENCY, CRTR USES A LONG SLACK ENABLED BY ASYMMETRIC COMMIT AND USES THE TRAILING THREAD STATE FOR RECOVERY. CRTR INCREASES BANDWIDTH SUPPLY BY PIPELINING COMMUNICATION PATHS AND REDUCES BANDWIDTH DEMAND BY EXTENDING THE DEPENDENCE-BASED CHECKING ELISION.
C1 Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Purdue Univ, Sch Elect & Comp Engn, Elect Engn Bldg,465 NW Ave, W Lafayette, IN 47907 USA.
EM gomaa@ecn.purdue.edu
RI Gomaa, Mahmoud/KVB-4230-2024
CR [Anonymous], P 30 ANN INT S COMP
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Sundaramoorthy K., 2000, Operating Systems Review, V34, P257, DOI 10.1145/384264.379247
   Vijaykumar TN, 2002, CONF PROC INT SYMP C, P87, DOI 10.1109/ISCA.2002.1003565
NR 6
TC 31
Z9 46
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 76
EP 83
DI 10.1109/MM.2003.1261390
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700012
DA 2024-07-18
ER

PT J
AU Richardson, N
   Huang, LB
   Hossain, R
   Lewis, J
   Zounes, T
   Soni, N
AF Richardson, N
   Huang, LB
   Hossain, R
   Lewis, J
   Zounes, T
   Soni, N
TI The iCore 520-MHz synthesizable CPU core
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Workshop on Electronics in the 21st Century: Trends and Challenges
CY 2001
CL ROME, ITALY
AB A new implementation of the ST20-C2 CPU architecture involves an eight-stage pipeline with hardware support to execute u p to three instructions per cycle. The design operates up to 520 MHz AT 1.8V, among the highest reported speeds for a synthesized CPU core.
C1 STMicroelect, US Cent Res & Dev, San Diego, CA 92121 USA.
C3 STMicroelectronics
RP Soni, N (corresponding author), STMicroelect, US Cent Res & Dev, 4690 Execut Dr,Ste 200, San Diego, CA 92121 USA.
EM naresh.soni@st.com
CR Chinnery DG, 2001, DES AUT CON, P420, DOI 10.1109/DAC.2001.935546
   LEE JKF, 1984, COMPUTER, V17, P6, DOI 10.1109/MC.1984.1658927
   SNYDER CD, 2001, MICROPROCESSOR  0702
   *STMICR, 1997, 72TRN27302 STMICR
NR 4
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2003
VL 23
IS 3
BP 46
EP 57
DI 10.1109/MM.2003.1209466
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 693NW
UT WOS:000183724500007
DA 2024-07-18
ER

PT J
AU Gupta, U
   Kim, YG
   Lee, S
   Tse, J
   Lee, HHS
   Wei, GY
   Brooks, D
   Wu, CJ
AF Gupta, Udit
   Kim, Young Geun
   Lee, Sylvia
   Tse, Jordan
   Lee, Hsien-Hsin S.
   Wei, Gu-Yeon
   Brooks, David
   Wu, Carole-Jean
TI Chasing Carbon: The Elusive Environmental Footprint of Computing
SO IEEE MICRO
LA English
DT Article
AB Given recent algorithm, software, and hardware innovation, computing has enabled a plethora of new applications. As computing becomes increasingly ubiquitous, however, so does its environmental impact. This article brings the issue to the attention of computer-systems researchers. Our analysis, built on industry-reported characterization, quantifies the environmental effects of computing in terms of carbon emissions. Broadly, carbon emissions have two sources: operational energy consumption, and hardware manufacturing and infrastructure. Although carbon emissions from the former are decreasing, thanks to algorithmic, software, and hardware innovations that boost performance and power efficiency, the overall carbon footprint of computer systems continues to grow. This work quantifies the carbon output of computer systems to show that most emissions related to modern mobile and data-center equipment come from hardware manufacturing and infrastructure. We, therefore, outline future directions for minimizing the environmental impact of computing systems.
C1 [Gupta, Udit; Brooks, David] Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, John A Paulson Sch Engineer & Appl Sci, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
   [Kim, Young Geun] Korea Univ, Comp Sci, Seoul, South Korea.
   [Lee, Sylvia; Tse, Jordan; Lee, Hsien-Hsin S.; Wu, Carole-Jean] Meta, Cambridge, MA USA.
C3 Harvard University; Harvard University; Korea University
RP Gupta, U (corresponding author), Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
EM ugupta@g.harvard.edu; younggeun.kim@korea.ac.kr; sslee@fb.com;
   jordant@fb.com; leehs@fb.com; guyeon@seas.harvard.edu;
   dbrooks@eecs.harvard.edu; carolejeanwu@fb.com
RI Lee, Hsien-Hsin S./AAI-4932-2020
OI Gupta, Udit/0000-0002-9118-0961
CR Advanced Micro Devices Corporation, 2020, ADV MICR AMD CORP RE
   Apple, 2019, Environmental Responsibility Report
   AYRES RU, 1995, RESOUR CONSERV RECY, V14, P199, DOI 10.1016/0921-3449(95)00017-D
   Esmaeilzadeh H., 2012, IEEE MICRO, V32, P122, DOI [DOI 10.1109/MM.2012.17, 10.1109/MM.2012.17]
   Facebook, 2020, FAC DAT GOOD
   Google, 2019, GOOGL ENV REP 2019
   Gupta U, 2021, INT S HIGH PERF COMP, P854, DOI 10.1109/HPCA51647.2021.00076
   IUCN, 2021, IUCN RED LIST THREAT, DOI 10.2305/IUCN.UK.2021-3.RLTS.T173686A1395093.en
   Masanet E, 2020, SCIENCE, V367, P984, DOI 10.1126/science.aba3758
   Schwartz R., 2019, ARXIV190710597
   TSMC, 2018, TSMC CORP SOC RESP R
   VISA, 2019, GLOB FOUNDR CORP RES
NR 12
TC 26
Z9 27
U1 2
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 37
EP 47
DI 10.1109/MM.2022.3163226
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400006
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Sullivan, MB
   Saxena, N
   O'Connor, M
   Lee, D
   Racunas, P
   Hukerikar, S
   Tsai, T
   Hari, SKS
   Keckler, SW
AF Sullivan, Michael B.
   Saxena, Nirmal
   O'Connor, Mike
   Lee, Donghyuk
   Racunas, Paul
   Hukerikar, Saurabh
   Tsai, Timothy
   Hari, Siva Kumar Sastry
   Keckler, Stephen W.
TI Characterizing and Mitigating Soft Errors in GPU DRAM
SO IEEE MICRO
LA English
DT Article
AB While graphics processing units (GPUs) are used in high-reliability systems, wide GPU dynamic random-access memory (DRAM) interfaces make error protection difficult, as wide-device correction through error checking and correcting (ECC) is expensive and impractical. This challenge is compounded by worsening relative rates of multibit DRAM errors and increasing GPU memory capacities. This work uses high-energy neutron beam tests to inform the design and evaluation of GPU DRAM error-protection mechanisms. Based on observed locality in multibit error patterns, we propose several novel ECC schemes to decrease the silent data corruption (SDC) risk by up to five orders of magnitude relative to single-bit-error-correcting and double-bit-error-detecting (SEC-DED) ECC, while also reducing the number of uncorrectable errors by up to 7.87x. We compare novel binary and symbol-based ECC organizations that differ in their design complexity and hardware overheads, ultimately recommending two promising organizations. These schemes replace SEC-DED ECC with no additional redundancy, likely no performance degradation, and modest area and complexity costs.
C1 [Sullivan, Michael B.; Lee, Donghyuk; Hari, Siva Kumar Sastry] NVIDIA, Architecture Res Grp, Santa Clara, CA 95051 USA.
   [Saxena, Nirmal; O'Connor, Mike; Racunas, Paul; Hukerikar, Saurabh; Tsai, Timothy] NVIDIA, Santa Clara, CA USA.
   [Keckler, Stephen W.] NVIDIA Corp, Architecture Res, Santa Clara, CA USA.
C3 Nvidia Corporation; Nvidia Corporation; Nvidia Corporation
RP Sullivan, MB (corresponding author), NVIDIA, Architecture Res Grp, Santa Clara, CA 95051 USA.
EM misullivan@nvidia.com; nsaxena@nvidia.com; moconnor@nvidia.com;
   donghyukl@nvidia.com; pracunas@nvidia.com; shukerikar@nvidia.com;
   timothyt@nvidia.com; shari@nvidia.com; skeckler@nvidia.com
OI Sullivan, Michael/0000-0001-6537-2065
CR AMD, 2012, AMD GRAPH COR NEXT G
   [Anonymous], 2006, JESD89A
   [Anonymous], 2011, ISO 262622011
   [Anonymous], 2015, JESD235A JEDEC
   Cazzaniga C, 2018, J PHYS CONF SER, V1021, DOI 10.1088/1742-6596/1021/1/012037
   Gross Andrew, 2019, Think You're In Your Car More? You're Right. Americans Spend 70 Billion Hours Behind the Wheel
   Gurumurthi S, 2021, IEEE COMPUT ARCHIT L, V20, P158, DOI 10.1109/LCA.2021.3117150
   JEDEC Solid State Technology Association, 2022, JESD238 JEDEC SOL ST
   Jun H, 2017, IEEE INT MEM WORKSH, P99
   NVIDIA, 2016, NVIDIA TESL P100 MOS
   Nvidia, 2020, Nvidia A100 tensor core GPU architecture
   Tiwari D, 2015, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2015.7056044
NR 12
TC 0
Z9 0
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 69
EP 77
DI 10.1109/MM.2022.3163122
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400008
DA 2024-07-18
ER

PT J
AU Balmos, AD
   Castiblanco, FA
   Neustedter, AJ
   Krogmeier, JV
   Buckmaster, DR
AF Balmos, Andrew D.
   Castiblanco, Fabio A.
   Neustedter, Aaron J.
   Krogmeier, James, V
   Buckmaster, Dennis R.
TI ISOBlue Avena: A Framework for Agricultural Edge Computing and Data
   Sovereignty
SO IEEE MICRO
LA English
DT Article
AB While telematics and edge computing in agriculture have evolved significantly over the past 30 years, the same fundamental problems of vendor lock-in and incompatibility remain. In this article, we introduce Avena, our new open source framework for building an ecosystem around agricultural edge computing that embraces data sovereignty while still encouraging participation from the community's stakeholders. Built on Linux containers and the technology of modern cloud systems, Avena brings a new way of thinking to agricultural machines.
C1 [Balmos, Andrew D.; Castiblanco, Fabio A.; Krogmeier, James, V] Purdue Univ, Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Neustedter, Aaron J.] Rockwell Automat, Milwaukee, WI 53204 USA.
   [Buckmaster, Dennis R.] Purdue Univ, Agr & Biol Engn, W Lafayette, IN 47907 USA.
   [Buckmaster, Dennis R.] Purdue Univ, Digital Agr, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University; Purdue University System;
   Purdue University; Purdue University System; Purdue University
RP Balmos, AD (corresponding author), Purdue Univ, Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM abalmos@purdue.edu; fcastibl@purdue.edu;
   ajneuste@rockwellautomation.com; jvk@purdue.edu; dbuckmas@purdue.edu
RI Balmos, Andrew/D-7539-2014
OI Balmos, Andrew/0000-0001-7208-3974; Castiblanco Rubio,
   Fabio/0000-0002-2269-0319; Neustedter, Aaron/0000-0003-1198-1679;
   Krogmeier, James/0000-0001-7041-2113
FU Wabash Heartland Innovation Network, the Foundation for Food and
   Agriculture Research [534662]; IoT4Ag Engineering Research Center -
   National Science Foundation (NSF) [EEC-1941529]
FX This work was supported in part by the Wabash Heartland Innovation
   Network, the Foundation for Food and Agriculture Research under Award
   534662; and in part by the IoT4Ag Engineering Research Center funded by
   the National Science Foundation (NSF) under NSF Cooperative Agreement
   Number EEC-1941529. Any opinions, findings and conclusions, or
   recommendations expressed in this material are those of the author(s),
   and do not necessarily reflect those ofNSF.
CR Alam M, 2018, IEEE COMMUN MAG, V56, P118, DOI 10.1109/MCOM.2018.1701233
   [Anonymous], 2017, 117831 ISO
   Arakawa T, 2020, CONF REC ASILOMAR C, P1017, DOI 10.1109/IEEECONF51394.2020.9443363
   Bloom KV, 1996, IEEE 1996 POSITION LOCATION AND NAVIGATION SYMPOSIUM, P1, DOI 10.1109/PLANS.1996.509047
   Kurtzer GM, 2017, PLOS ONE, V12, DOI 10.1371/journal.pone.0177459
   Layton A. W., 2014, ISOBLUE OPEN SOURCE, P1
   Oats-Center,, 2020, OATS CENT ISOBL AVEN
   Pahl C, 2019, IEEE T CLOUD COMPUT, V7, P677, DOI 10.1109/TCC.2017.2702586
   Quevedo W., 2018, INTRO NATS, P1, DOI [10.1007/978-1-4842-3570-6_1, DOI 10.1007/978-1-4842-3570-6_1]
   Wang Y, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20205768
   Zhang X, 2017, NAT COMMUN, V8, DOI [10.1038/ncomms15280, 10.1038/ncomms14542]
NR 11
TC 1
Z9 1
U1 0
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 78
EP 86
DI 10.1109/MM.2021.3134830
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500011
OA hybrid
DA 2024-07-18
ER

PT J
AU Webb, C
AF Webb, Charles
TI Microprocessor Advances and the Mainframe Legacy
SO IEEE MICRO
LA English
DT Article
C1 [Webb, Charles] IBM Syst, Poughkeepsie, NY 12601 USA.
RP Webb, C (corresponding author), IBM Syst, Poughkeepsie, NY 12601 USA.
EM cfw@us.ibm.com
OI Webb, Charles/0000-0001-5714-0299
CR CONTI CJ, 1968, IBM SYST J, V7, P2, DOI 10.1147/sj.71.0002
   HAJEK SF, 1991, IBM J RES DEV, V35, P307, DOI 10.1147/rd.353.0307
   IBM, 1990, ES 9000 CHAR
   Jacobi C, 2020, IEEE MICRO, V40, P50, DOI 10.1109/MM.2020.3017107
   TOMASULO RM, 1967, IBM J RES DEV, V11, P25, DOI 10.1147/rd.111.0025
   Webb CF, 1997, IEEE J SOLID-ST CIRC, V32, P1665, DOI 10.1109/4.641686
   Webb CF, 1997, PR IEEE COMP DESIGN, P241, DOI 10.1109/ICCD.1997.628874
NR 7
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 68
EP 70
DI 10.1109/MM.2021.3115871
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100012
DA 2024-07-18
ER

PT J
AU Tsai, PA
   Sanchez, A
   Fletcher, CW
   Sanchez, D
AF Tsai, Po-An
   Sanchez, Andres
   Fletcher, Christopher W.
   Sanchez, Daniel
TI Leaking Secrets Through Compressed Caches
SO IEEE MICRO
LA English
DT Article
AB We offer the first security analysis of cache compression, a promising architectural technique that is likely to appear in future mainstream processors. We find that cache compression has novel security implications because the compressibility of a cache line reveals information about its contents. Compressed caches introduce a new side channel that is especially insidious, as simply storing data transmits information about the data. We present two techniques that make attacks on compressed caches practical. Pack+Probe allows an attacker to learn the compressibility of victim cache lines, and Safecracker leaks secret data efficiently by strategically changing the values of nearby data. Our evaluation on a proof-of-concept application shows that, on a representative compressed cache architecture, Safecracker lets an attacker compromise an 8-byte secret key in under 10 ms. Even worse, Safecracker can be combined with latent memory safety vulnerabilities to leak a large fraction of program memory.
C1 [Tsai, Po-An] NVIDIA, Santa Clara, CA 95051 USA.
   [Sanchez, Andres] Ecole Polytech Fed Lausanne, CH-27218 Lausanne, Switzerland.
   [Fletcher, Christopher W.] Univ Illinois, Champaign, IL 14589 USA.
   [Sanchez, Daniel] MIT, Dept Elect Engn & Comp Sci, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
C3 Nvidia Corporation; Swiss Federal Institutes of Technology Domain; Ecole
   Polytechnique Federale de Lausanne; University of Illinois System;
   University of Illinois Urbana-Champaign; Massachusetts Institute of
   Technology (MIT)
RP Tsai, PA (corresponding author), NVIDIA, Santa Clara, CA 95051 USA.
EM poant@nvidia.com; andres.sanchez@epfl.ch; cwfletch@illinois.edu;
   sanchez@csail.mit.edu
FU National Science Foundation [CAREER-1452994, SaTC-1816226]; Google
   faculty research award; Intel ISRA grant; MISTI grant by the Technical
   University of Madrid
FX We would like to thank Maleen Abeydeera, Joel Emer, Mark Jeffrey, Anurag
   Mukkara, Quan Nguyen, Victor Ying, Guowei Zhang, and the ASPLOS'20
   reviewers for their feedback. We would also like to thank Joel Emer for
   his insights on the taxonomy, and Paul Kocher for sharing his concerns
   about the security ofmemory compression. This work was supported in part
   by the National Science Foundation under Grant CAREER-1452994 and Grant
   SaTC-1816226, in part by the Google faculty research award, and in part
   by an Intel ISRA grant. The work of Andres Sanchez was supported through
   aMISTI grant by the Technical University ofMadrid.
CR Abali B, 2020, ANN I S COM, P1, DOI 10.1109/ISCA45697.2020.00012
   Alameldeen AR, 2004, CONF PROC INT SYMP C, P212
   Kiriansky V, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P974, DOI [10.1109/MICRO.2018.00083, 10.1109/MICR0.2018.00083]
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Kwong A, 2020, P IEEE S SECUR PRIV, P695, DOI 10.1109/SP40000.2020.00020
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Mcilroy R., 2019, Spectre is here to stay: An analysis of side-channels and speculative execution
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Pekhimenko G, 2012, INT CONFER PARA, P377
   Tsai PA, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1125, DOI 10.1145/3373376.3378453
NR 10
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 27
EP 33
DI 10.1109/MM.2021.3069158
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800005
DA 2024-07-18
ER

PT J
AU Bertozzi, D
   Miorandi, G
   Ghiribaldi, A
   Burleson, W
   Sadowski, G
   Bhardwaj, K
   Jiang, WW
   Nowick, SM
AF Bertozzi, Davide
   Miorandi, Gabriele
   Ghiribaldi, Alberto
   Burleson, Wayne
   Sadowski, Greg
   Bhardwaj, Kshitij
   Jiang, Weiwei
   Nowick, Steven M.
TI Cost-Effective and Flexible Asynchronous Interconnect Technology for
   GALS Systems
SO IEEE MICRO
LA English
DT Article
AB In this article, a novel interconnect technology is presented for the cost-effective and flexible design of asynchronous networks-on-chip. It delivers asynchrony in heterogeneous system integration while yielding low-energy on-chip data movement. The approach consists of both a lightweight asynchronous switch architecture (using transition-signaling protocols and bundled-data encoding) and a complete synthesis flow built on top of mainstream industrial CAD tools. For the first time, this article demonstrates compelling area, performance and power benefits when compared to a recent commercial synchronous switch, and the ability of the tool flow to correctly instantiate a complete and competitive network topology.
C1 [Bertozzi, Davide] Univ Ferrara, Dept Engn, I-44722 Ferrara, Italy.
   [Miorandi, Gabriele; Ghiribaldi, Alberto] Univ Ferrara, I-44722 Ferrara, Italy.
   [Burleson, Wayne] Univ Massachusetts, Elect & Comp Engn, Amherst, MA 01003 USA.
   [Sadowski, Greg] Adv Micro Devices Inc, Boxboro, MA 01719 USA.
   [Bhardwaj, Kshitij; Jiang, Weiwei] Columbia Univ, New York, NY 10027 USA.
   [Nowick, Steven M.] Columbia Univ, Comp Sci, New York, NY 10027 USA.
C3 University of Ferrara; University of Ferrara; University of
   Massachusetts System; University of Massachusetts Amherst; Advanced
   Micro Devices; Columbia University; Columbia University
RP Bertozzi, D (corresponding author), Univ Ferrara, Dept Engn, I-44722 Ferrara, Italy.
EM brtdvd@unife.it; gabriele.miorandi@gmail.com;
   ghiribaldi.alberto@gmail.com; burleson@umass.edu; greg.sadowski@amd.com;
   kshitij.b.cs@gmail.com; ording1985@gmail.com; nowick@cs.columbia.edu
FU "Fondo Giovani" Ph.D. program (Italian Government); FIR Grant
   (University of Ferrara); National Science Foundation (NSF) [CCF-1219013,
   CCF-1527796]; AMD from the DOE Exascale Program
FX This work was supported in part by the "Fondo Giovani" Ph.D. program
   (Italian Government), in part by an FIR Grant (University of Ferrara),
   in part by the National Science Foundation (NSF) under Grants
   CCF-1219013 and CCF-1527796, and in part by AMD under a grant from the
   DOE Exascale Program. This work was completed while Prof. Burleson was
   at Advanced Micro Devices, Inc.
CR Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   [Anonymous], 2011, P ACM INT WORKSH NET
   Bhardwaj K., 2019, PROC IEEEACM INT S L, P1
   Cong J., 2014, P ACM IEEE DES AUT C, P1
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Esmaeilzadeh H, 2012, IEEE MICRO, V32, P122, DOI 10.1109/MM.2012.17
   Ghiribaldi A, 2013, DES AUT TEST EUROPE, P332
   GIBILUKA M, 2015, IEEE LAT AM S CIRC S, P1
   Jiang WW, 2017, DES AUT TEST EUROPE, P732, DOI 10.23919/DATE.2017.7927084
   Kim RG, 2017, IEEE T VLSI SYST, V25, P2458, DOI 10.1109/TVLSI.2017.2700726
   Krstic M, 2007, IEEE DES TEST COMPUT, V24, P430, DOI 10.1109/MDT.2007.164
   Lecler JJ, 2011, DES AUTOM EMBED SYST, V15, P133, DOI 10.1007/s10617-011-9075-5
   Miorandi G., 2016, P ACM IEEE INT S NET, P1
   Miorandi G., 2014, Proceedings of the IEEE International Conference on Very Large Scale Integration VLSI-SoC, P1
   Miorandi G, 2017, INT SYMP ASYNCHRON C, P10, DOI 10.1109/ASYNC.2017.22
   Miorandi G, 2015, INT SYMP ASYNCHRON C, P108, DOI 10.1109/ASYNC.2015.24
   Singh M, 2007, IEEE T VLSI SYST, V15, P684, DOI 10.1109/TVLSI.2007.898732
   Stergiou S, 2005, DES AUT TEST EUROPE, P1188, DOI 10.1109/DATE.2005.1
   Vivet P, 2017, IEEE J SOLID-ST CIRC, V52, P33, DOI 10.1109/JSSC.2016.2611497
NR 19
TC 9
Z9 9
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 69
EP 81
DI 10.1109/MM.2020.3002790
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000011
OA hybrid
DA 2024-07-18
ER

PT J
AU Rangan, R
   Turakhia, N
   Joly, A
AF Rangan, Ram
   Turakhia, Naman
   Joly, Alexandre
TI Countering Load-to-Use Stalls in the NVIDIA Turing GPU
SO IEEE MICRO
LA English
DT Article
DE Random access memory; Graphics processing units; Throughput; Registers;
   Hardware; Memory management
AB Among its various improvements over prior NVIDIA GPUs, the NVIDIA Turing GPU boasts of four key performance enhancements to effectively counter memory load-to-use stalls. First, reduced latency on L1 hits for global memory loads helps lower average memory lookup latency. Next, the ability to dynamically configure the L1 data RAM between cacheable memory and scratchpad or shared memory, enables driver software to opportunistically maximize L1 data cache size for programs with low shared memory requirements, increasing L1 hits and reducing load-to-use stalls. Finally, the twin enhancements of doubling of vector register file capacity and the addition of a dedicated scalar or uniform register file along with a uniform datapath, ease vector register pressure and enable higher warp level parallelism, leading to better latency tolerance. We find that the above enhancements combined deliver an average speedup of 11% on modern gaming applications.
C1 [Rangan, Ram; Turakhia, Naman; Joly, Alexandre] NVIDIA, Santa Clara, CA 95051 USA.
C3 Nvidia Corporation
RP Rangan, R (corresponding author), NVIDIA, Santa Clara, CA 95051 USA.
CR Bavoil L., 2019, PEAK PERFORMANCE PER
   Burgess J., 2019, P HOT CHIPS 31 S
   Gebhart M, 2012, INT SYMP MICROARCH, P96, DOI 10.1109/MICRO.2012.18
   Microsoft Corporation, 2018, STRUCT BUFF BYT ADDR
   NVIDIA Corporation, 2018, 09183001V01 NVIDIA C
   Ranganathan P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P214, DOI [10.1145/342001.339685, 10.1109/ISCA.2000.854392]
NR 6
TC 3
Z9 3
U1 1
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2020
VL 40
IS 6
BP 59
EP 65
DI 10.1109/MM.2020.3012514
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5BG
UT WOS:000582591600008
DA 2024-07-18
ER

PT J
AU Wang, K
   Zheng, H
   Louri, A
AF Wang, Ke
   Zheng, Hao
   Louri, Ahmed
TI TSA-NoC: Learning-Based Threat Detection and Mitigation for Secure
   Network-on-Chip Architecture
SO IEEE MICRO
LA English
DT Article
DE Routing; Runtime; Transient analysis; Heuristic algorithms; Circuit
   faults; Security; Monitoring; Network-on-chip
AB Networks-on-chip (NoCs) are playing a critical role in modern multicore architecture, and NoC security has become a major concern. Maliciously implanted hardware Trojans (HTs) inject faults into on-chip communications that saturate the network, resulting in the leakage of sensitive data via side channels and significant performance degradation. While existing techniques protect NoCs by detecting and isolating HT-infected components, they inevitably incur occasional inaccurate detection with considerable network latency and power overheads. We propose TSA-NoC, a learning-based design framework for secure and efficient on-chip communication. The proposed TSA-NoC uses an artificial neural network for runtime HT-detection with higher accuracy. Furthermore, we propose a deep-reinforcement-learning-based adaptive routing design for HT mitigation with the aim of minimizing network latency and maximizing energy efficiency. Simulation results show that TSA-NoC achieves up to 97% HT-detection accuracy, 70% improved energy efficiency, and 29% reduced network latency as compared to state-of-the-art HT-mitigation techniques.
C1 [Wang, Ke; Zheng, Hao] George Washington Univ, Comp Engn, Washington, DC 20052 USA.
   [Louri, Ahmed] George Washington Univ, Elect & Comp Engn, Washington, DC 20052 USA.
C3 George Washington University; George Washington University
RP Wang, K (corresponding author), George Washington Univ, Comp Engn, Washington, DC 20052 USA.
EM cory@gwu.edu; haozheng@gwu.edu; louri@gwu.edu
RI Zheng, Hao/AAQ-6266-2021; Wang, Ke/AAW-4079-2020
OI Wang, Ke/0000-0001-7189-9293; Zheng, Hao/0000-0003-4391-2774
FU NSF [CCF-1547035, CCF-1702980]
FX This work was supported by NSF under Grants CCF-1547035 and CCF-1702980.
CR Ancajas DM, 2014, DES AUT CON, DOI 10.1145/2593069.2593144
   [Anonymous], 2005, PHYSIOLOGICAL BIOCHE
   Boraten TravisH., 2018, 2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), P1
   Salmani H, 2017, IEEE T INF FOREN SEC, V12, P338, DOI 10.1109/TIFS.2016.2613842
   Sutton Richard S, 2018, REINFORCEMENT LEARNI
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Wang K, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P589, DOI 10.1145/3307650.3322274
   Wassel HMG, 2014, IEEE MICRO, V34, P57, DOI 10.1109/MM.2014.46
   Wassel Hassan M. G., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, V41, P583, DOI 10.1145/2508148.2485972
   Xiao K, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P45, DOI 10.1109/HST.2013.6581564
   Yu QY, 2013, INT SYM DEFEC FAU TO, P266, DOI 10.1109/DFT.2013.6653617
NR 11
TC 12
Z9 15
U1 1
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2020
VL 40
IS 5
BP 56
EP 63
DI 10.1109/MM.2020.3003576
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NM0IW
UT WOS:000567789900008
OA Bronze
DA 2024-07-18
ER

PT J
AU Murali, P
   Linke, NM
   Martonosi, M
   Abhari, AJ
   Nguyen, NH
   Alderete, CH
AF Murali, Prakash
   Linke, Norbert M.
   Martonosi, Margaret
   Abhari, Ali Javadi
   Nhung Hong Nguyen
   Alderete, Cinthia Huerta
TI Architecting Noisy Intermediate-Scale Quantum Computers: A Real-System
   Study
SO IEEE MICRO
LA English
DT Article
DE Logic gates; Hardware; Error analysis; Topology; Optimization; Ions;
   Reliability
AB Current quantum computers have very different qubit implementations, instruction sets, qubit connectivity, and noise characteristics. Using real-system evaluations on seven quantum systems from three leading vendors, our work explores fundamental design questions concerning hardware choices, architecture, and compilation.
C1 [Murali, Prakash] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
   [Linke, Norbert M.; Alderete, Cinthia Huerta] Univ Maryland, Joint Quantum Inst, College Pk, MD 20742 USA.
   [Martonosi, Margaret] Princeton Univ, Comp Sci, Princeton, NJ 08544 USA.
   [Abhari, Ali Javadi] IBM Corp, TJ Watson Res Ctr, Armonk, NY 10504 USA.
   [Nhung Hong Nguyen] Univ Maryland, Linke Lab, College Pk, MD USA.
   [Alderete, Cinthia Huerta] Inst Nacl Astrofis Opt & Electr, Cholula, Mexico.
C3 Princeton University; University System of Maryland; University of
   Maryland College Park; Princeton University; International Business
   Machines (IBM); University System of Maryland; University of Maryland
   College Park; Instituto Nacional de Astrofisica, Optica y Electronica
RP Murali, P (corresponding author), Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
EM pmurali@cs.princeton.edu; linke@umd.edu; mrm@princeton.edu;
   ali.javadi@ibm.com; nhunghng@umd.edu; aldehuer@umd.edu
RI Huerta Aldarete, Cinthia/S-8056-2017; Nguyễn, Nhung/KHV-4764-2024
OI Martonosi, Margaret/0000-0001-9683-8032; Linke,
   Norbert/0000-0001-5655-9258
FU EPiQC, an NSF Expedition in Computing [CCF-1730082]; CONACYT [455378]
FX This work was supported in part by EPiQC, an NSF Expedition in
   Computing, under Grant CCF-1730082. The work of Cinthia Huerta Alderete
   was supported by CONACYT under Doctoral Grant 455378.
CR Abhari A. J., 2012, TR93412 PRINC U PRIN
   Arute F, 2019, NATURE, V574, P505, DOI 10.1038/s41586-019-1666-5
   Cross Andrew W, 2017, Open quantum assembly language
   Fu X, 2018, IEEE MICRO, V38, P40, DOI 10.1109/MM.2018.032271060
   IBM, 2018, IBM QISK
   Mckay DC, 2017, PHYS REV A, V96, DOI 10.1103/PhysRevA.96.022330
   Murali P, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P527, DOI 10.1145/3307650.3322273
   Rigetti, 2020, QUILC COMP
   Wilkes M.V., 1989, The Early British Computer Conferences, P182
NR 9
TC 8
Z9 9
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 73
EP 80
DI 10.1109/MM.2020.2985683
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100010
OA hybrid
DA 2024-07-18
ER

PT J
AU Awan, AA
   Jain, A
   Chu, CH
   Subramoni, H
   Panda, DK
AF Awan, Ammar Ahmad
   Jain, Arpan
   Chu, Ching-Hsiang
   Subramoni, Hari
   Panda, Dhableswar K.
TI Communication Profiling and Characterization of Deep-Learning Workloads
   on Clusters With High-Performance Interconnects
SO IEEE MICRO
LA English
DT Article
AB Heterogeneous high-performance computing systems with GPUs are equipped with high-performance interconnects like InfiniBand, Omni-Path, PCIe, andNVLink. However, little exists in the literature that captures the performance impact of these interconnects on distributed deep learning (DL). In this article, wechooseHorovod, a distributed training middleware, to analyze and profile variousDNNtrainingworkloads using TensorFlowand PyTorch in addition to standardMPI microbenchmarks. We use a wide variety of systems withCPUslike Intel Xeon and IBMPOWER9, GPUslike VoltaV100, and various interconnects to analyze the followingmetrics: 1) message-size withHorovod's tensor-fusion; 2) message-size without tensor-fusion; 3) number ofMPI/NCCL calls; and 4) timetaken by eachMPI/NCCL call. Weobserved extreme performance variations for non-power-of-twomessage sizes on different platforms. To address this, wedesign a message-padding schemefor Horovod, illustrate significantly smoother allreduce latency profiles, and report caseswhereweobserved improvement for end-to-end training.
C1 [Awan, Ammar Ahmad; Jain, Arpan] Ohio State Univ, Columbus, OH 43210 USA.
   [Chu, Ching-Hsiang; Panda, Dhableswar K.] Ohio State Univ, Comp Sci & Engn, Columbus, OH 43210 USA.
   [Subramoni, Hari] Ohio State Univ, Dept Comp Sci & Engn, Columbus, OH 43210 USA.
C3 University System of Ohio; Ohio State University; University System of
   Ohio; Ohio State University; University System of Ohio; Ohio State
   University
RP Awan, AA (corresponding author), Ohio State Univ, Columbus, OH 43210 USA.
EM awan.10@osu.edu; jain.575@osu.edu; chu.368@osu.edu; subramoni.1@osu.edu;
   panda.2@osu.edu
RI Jain, Arpan/JFB-3562-2023
OI Chu, Ching-Hsiang/0000-0002-6752-3135
FU National Science Foundation (NSF) [CNS-1513120, ACI-1450440,
   CCF-1565414, ACI-1664137]
FX This work was supported in part by the National Science Foundation (NSF)
   under Grants #CNS-1513120, #ACI-1450440, #CCF-1565414, and #ACI-1664137.
CR [Anonymous], P 26 S HIGH PERF INT
   [Anonymous], BENCHM DEEP LEARN OP
   [Anonymous], P INT C HIGH PERF CO
   Awan A. A., 2017, P MACH LEARN HPC ENV
   Awan AA, 2019, IEEE ACM INT SYMP, P498, DOI [10.1109/CCGRID.2019.00064, 10.1109/ccgrid.2019.00064]
   Bhandare A., 2019, TECH REP
   Codreanu V, 2018, PROCEEDINGS OF 2018 IEEE/ACM MACHINE LEARNING IN HPC ENVIRONMENTS (MLHPC 2018), P67, DOI [10.1109/MLHPC.2018.000-2, 10.1109/MLHPC.2018.8638634]
   Mojumder SA, 2018, I S WORKL CHAR PROC, P122, DOI 10.1109/IISWC.2018.8573521
   Pearson C, 2018, LECT NOTES COMPUT SC, V11203, P448, DOI 10.1007/978-3-030-02465-9_32
   Sergeev A., 2018, Horovod: fast and easy distributed deep learning in tensorflow
   Shi SH, 2016, INT C CLOUD COMP BIG, P99, DOI [10.1109/CCBD.2016.029, 10.1109/CCBD.2016.33]
   Viebke A, 2015, IEEE I C EMBED SOFTW, P758, DOI 10.1109/HPCC-CSS-ICESS.2015.45
NR 12
TC 1
Z9 3
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 35
EP 43
DI 10.1109/MM.2019.2949986
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000006
DA 2024-07-18
ER

PT J
AU Sturton, C
   Hicks, M
   King, ST
   Smith, JM
AF Sturton, Cynthia
   Hicks, Matthew
   King, Samuel T.
   Smith, Jonathan M.
TI FinalFilter: Asserting Security Properties of a Processor at Runtime
SO IEEE MICRO
LA English
DT Article
C1 [Sturton, Cynthia] Univ North Carolina Chapel Hill, Chapel Hill, NC 27515 USA.
   [Hicks, Matthew] Virginia Tech, Blacksburg, VA USA.
   [King, Samuel T.] Univ Calif Davis, Comp Sci Dept, Davis, CA 95616 USA.
   [Smith, Jonathan M.] Univ Penn, Philadelphia, PA 19104 USA.
   [Smith, Jonathan M.] DARPA, Arlington, VA USA.
C3 University of North Carolina School of Medicine; University of North
   Carolina; University of North Carolina Chapel Hill; Virginia Polytechnic
   Institute & State University; University of California System;
   University of California Davis; University of Pennsylvania; United
   States Department of Defense; Defense Advanced Research Projects Agency
   (DARPA)
RP Sturton, C (corresponding author), Univ North Carolina Chapel Hill, Chapel Hill, NC 27515 USA.
EM csturton@cs.unc.edu; mdhicks2@VT.edu; kingst@uc-davis.edu;
   jms@cis.upenn.edu
OI Hicks, Matthew/0000-0002-3639-4342
CR AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Bilzor M., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P34, DOI 10.1109/HST.2011.5954992
   Boulé M, 2007, PR IEEE COMP DESIGN, P294
   Hicks M, 2015, ACM SIGPLAN NOTICES, V50, P517, DOI [10.1145/2694344.2694366, 10.1145/2775054.2694366]
   Hicks M, 2010, P IEEE S SECUR PRIV, P159, DOI 10.1109/SP.2010.18
   Liu J, 2013, ECOL ENG, V61, P100, DOI 10.1016/j.ecoleng.2013.09.015
   Narayanasamy S, 2007, PR IEEE COMP DESIGN, P491
   Rubenstein R., 2014, OPEN SOURCE MCU CORE
   Waksman A, 2011, P IEEE S SECUR PRIV, P49, DOI 10.1109/SP.2011.27
   Zhang R., 2017, PROC ARCHITECTURAL S, P541, DOI [10.1145/3037697.3037734, DOI 10.1145/3037697.3037734]
   Zhang R., 2018, P IEEE ACM S MICR, P815
NR 12
TC 5
Z9 6
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2019
VL 39
IS 4
SI SI
BP 35
EP 42
DI 10.1109/MM.2019.2921509
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IM0XV
UT WOS:000477713900006
OA Bronze
DA 2024-07-18
ER

PT J
AU Ramrakhyani, A
   Gratz, PV
   Krishna, T
AF Ramrakhyani, Aniruddh
   Gratz, Paul V.
   Krishna, Tushar
TI Synchronized Progress in Interconnection Networks (SPIN): A New Theory
   for Deadlock Freedom
SO IEEE MICRO
LA English
DT Article
AB Routing deadlocks, i.e., a cyclic dependence between buffered packets, are a fundamental network design challenge. Existing solutions require resource over provisioning. We propose a new theory for deadlock freedom, Synchronized Progress in Interconnection Networks (SPIN) that solves the problem through coordinated movement of deadlocked packets.
C1 [Ramrakhyani, Aniruddh] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Gratz, Paul V.] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX USA.
   [Krishna, Tushar] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology; Texas A&M
   University System; Texas A&M University College Station; University
   System of Georgia; Georgia Institute of Technology
RP Ramrakhyani, A (corresponding author), Georgia Inst Technol, Atlanta, GA 30332 USA.
EM aniruddh.ramrakhyani@gmail.com; pgratz@gratz1.com; tushar@ece.gatech.edu
OI Gratz, Paul/0000-0001-7120-7189
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 2005, PHYSIOLOGICAL BIOCHE
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Carrion C, 1997, FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, P322, DOI 10.1109/HIPC.1997.634510
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   DUATO J, 1993, IEEE T PARALL DISTR, V4, P1320, DOI 10.1109/71.250114
   Fallin C, 2011, INT S HIGH PERF COMP, P144, DOI 10.1109/HPCA.2011.5749724
   Kim J, 2008, CONF PROC INT SYMP C, P77, DOI 10.1109/ISCA.2008.19
   Kwon H, 2017, INT SYM PERFORM ANAL, P195, DOI 10.1109/ISPASS.2017.7975291
   Martins M., 2015, P 2015 S INT S PHYS, P171, DOI [DOI 10.1145/2717764.2717783, 10.1145/2717764.2717783]
   Ramrakhyani A, 2017, INT S HIGH PERF COMP, P253, DOI 10.1109/HPCA.2017.44
   Xiao CW, 2008, EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 1, MAIN CONFERENCE, P353, DOI 10.1109/EUC.2008.49
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 110
EP 117
DI 10.1109/MM.2019.2910249
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700014
DA 2024-07-18
ER

PT J
AU Tarafdar, N
   Eskandari, N
   Sharma, V
   Lo, C
   Chow, P
AF Tarafdar, Naif
   Eskandari, Nariman
   Sharma, Varun
   Lo, Charles
   Chow, Paul
TI Galapagos: A Full Stack Approach to FPGA Integration in the Cloud
SO IEEE MICRO
LA English
DT Article
AB Field-programmable gate arrays (FPGAs) have shown to be quite beneficial in the cloud due to their energy-efficient application-specific acceleration. These accelerators have always been difficult to use and at cloud scale, the difficulty of managing these devices scales accordingly. We approach the challenge of managing large FPGA accelerator clusters in the cloud using abstraction layers and a new hardware stack that we call Galapagos. The hardware stack abstracts low-level details while providing flexibility in the amount of low-level access users require to reach their performance needs.
C1 [Tarafdar, Naif] Univ Toronto, Comp Engn, Toronto, ON, Canada.
   [Eskandari, Nariman; Sharma, Varun] Univ Toronto, Toronto, ON, Canada.
   [Sharma, Varun] Univ Toronto, Engn Sci, Elect & Comp Engn, Toronto, ON, Canada.
   [Lo, Charles] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada.
   [Lo, Charles] Univ Toronto, Elect & Comp Engn, Toronto, ON, Canada.
   [Chow, Paul] Univ Toronto, Fac Edward S Rogers Sr, Dept Elect & Comp Engn, Toronto, ON, Canada.
C3 University of Toronto; University of Toronto; University of Toronto;
   University of Toronto; University of Toronto; University of Toronto
RP Tarafdar, N (corresponding author), Univ Toronto, Comp Engn, Toronto, ON, Canada.
EM naif.tarafdar@mail.utoronto.ca; nariman.eskandari@mail.utoronto.ca;
   varuns.sharma@mail.utoronto.ca; locharl1@ece.utoronto.ca
OI Eskandari, Nariman/0000-0003-3038-5186; Sharma,
   Varun/0000-0002-3152-7812
FU SAVI testbed; NSERC; Xilinx; CMC; Huawei Technologies Canada
FX The authors would like to thank the SAVI testbed, NSERC, Xilinx, CMC,
   and Huawei Technologies Canada for providing the infrastructure and
   funding this research.
CR Alpha Data, 2018, ADM PCIE 8K5
   Caulfield A., 2016, P 49 ANN IEEE ACM IN, P52
   Clark Don, 2015, WALL STREET J
   Intel, 2018, INT FPGA SDK OPENCL
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Song Z, 2015, ENRGY PROCED, V75, P1255, DOI 10.1016/j.egypro.2015.07.178
   Tarafdar N, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P237, DOI 10.1145/3020078.3021742
   Taran N., 2017, P IEEE INT EL MACH D, P1
   Xilinx, 2018, PROGR ABST
NR 9
TC 20
Z9 26
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2018
VL 38
IS 6
BP 18
EP 24
DI 10.1109/MM.2018.2877290
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HF3CF
UT WOS:000454112400004
DA 2024-07-18
ER

PT J
AU Tunali, O
   Morgül, MC
   Altun, M
AF Tunali, Onur
   Morgul, M. Ceylan
   Altun, Mustafa
TI Defect-Tolerant Logic Synthesis for Memristor Crossbars with Performance
   Evaluation
SO IEEE MICRO
LA English
DT Article
AB In this paper, we study defect-tolerant logic synthesis of memristor-based crossbar architectures. We propose a hybrid algorithm, combining heuristic and exact algorithms, that achieves perfect tolerance for 10-percent stuck-at open defect rates. Along with defect tolerance, we also consider area, delay, and power costs of the memristor crossbars to elaborate on two-level and multi-level logic designs.
C1 [Tunali, Onur] Istanbul Tech Univ, Istanbul, Turkey.
   [Morgul, M. Ceylan; Altun, Mustafa] Istanbul Tech Univ, Elect Engn, Istanbul, Turkey.
C3 Istanbul Technical University; Istanbul Technical University
RP Tunali, O (corresponding author), Istanbul Tech Univ, Istanbul, Turkey.
EM onur.tunali@itu.edu.tr; morgul@itu.edu.tr; altunmus@itu.edu.tr
RI Altun, Mustafa/AAB-2592-2020
OI Morgul, M. Ceylan/0000-0003-1484-6333; Altun,
   Mustafa/0000-0002-3103-1809
FU European Union's Horizon 2020 research and innovation program under the
   Marie Sklodowska-Curie grant [691178]; TUBITAK-Career project [113E760]
FX This work is part of a project that has received funding from the
   European Union's Horizon 2020 research and innovation program under the
   Marie Sklodowska-Curie grant agreement No. 691178. This work is
   supported by the TUBITAK-Career project #113E760.
CR [Anonymous], IEEE T SYST MAN CYBE
   Borghetti J., 2009, P NATL ACAD SCI
   Kavehei O., 2010, P ROYAL SOC LOND MAT
   Li C., 2018, NATURE COMMUNICATION
   Snider G., 2005, APPL PHYS A
   Traiola M., 2018, MICROELECTRONICS REL
   Tunali O., 2005, DES AUT TEST EUR C D
   Tunali O., 2017, IEEE T COMPUTER AIDE
   Tunali O., 2017, ACM COMPUTING SURVEY
   Velasquez A., 2015, 33 IEEE INT C COMP D
   Vourkas I., 2016, IEEE CIRCUITS SYSTEM
   Xie L., 2005, 33 IEEE INT C COMP D
   Yang J. J., 2013, NATURE NANOTECHNOLOG
NR 13
TC 6
Z9 6
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2018
VL 38
IS 5
BP 22
EP 31
DI 10.1109/MM.2018.053631138
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GV7UB
UT WOS:000446337400005
DA 2024-07-18
ER

PT J
AU Choquette, J
   Giroux, O
   Foley, D
AF Choquette, Jack
   Giroux, Olivier
   Foley, Denis
TI Volta: Performance and Programmability
SO IEEE MICRO
LA English
DT Article
AB GV100 is NVIDIA's latest flagship GPU. It has been designed with many features to improve performance and programmability. It features enhancements to NVLink, a redesigned streaming microprocessor (SM), and independent thread scheduling enhancements to the single instruction, multiple threads (SIMT) model. GV100 also adds new tensor cores for an order of magnitude throughput improvement for deep-learning kernels.
C1 [Choquette, Jack] NVIDIA, Architecture Dev NVIDIAs GPGPU Streaming Micropro, Santa Clara, CA 95051 USA.
   [Giroux, Olivier] NVIDIA, GPU Architecture Grp, Santa Clara, CA USA.
   [Foley, Denis] NVIDIA, GPU Architecture Team, Santa Clara, CA USA.
C3 Nvidia Corporation; Nvidia Corporation; Nvidia Corporation
RP Choquette, J (corresponding author), NVIDIA, Architecture Dev NVIDIAs GPGPU Streaming Micropro, Santa Clara, CA 95051 USA.
EM jcho-quette@NVIDIA.com; ogiroux@NVIDIA.com; dfoley@NVIDIA.com
OI Subramoni, Hari/0000-0002-1200-2754
CR [Anonymous], 14882 ISOIEC
   Herlihy M., 2012, PRINCIPLES DISTRIBUT
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Valiant L. G., 2011, J COMPUTER SYSTEM SC, V77
   VALIANT LG, 1990, COMMUN ACM, V33, P103, DOI 10.1145/79173.79181
NR 5
TC 68
Z9 79
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2018
VL 38
IS 2
BP 42
EP 52
DI 10.1109/MM.2018.022071134
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD8BG
UT WOS:000430736600004
DA 2024-07-18
ER

PT J
AU Bohr, MT
   Young, IA
AF Bohr, Mark T.
   Young, Ian A.
TI CMOS Scaling Trends and Beyond
SO IEEE MICRO
LA English
DT Article
ID BENCHMARKING; DEVICES
AB Scaling transistors and following Moore's law have served the industry well for more than 50 years in providing integrated circuits that are denser, cheaper, higher performance, and lower power. This article describes trends in CMOS scaling over the past decade and discusses some of the new device options and technology directions being explored to continue scaling into the future.
C1 [Bohr, Mark T.] Intel, Log Technol Dev Grp, Santa Clara, CA 95054 USA.
   [Young, Ian A.] Intel, Components Res Grp, Santa Clara, CA USA.
C3 Intel Corporation; Intel Corporation
RP Bohr, MT (corresponding author), Intel, Log Technol Dev Grp, Santa Clara, CA 95054 USA.
EM mark.bohr@intel.com; ian.young@intel.com
OI Young, Ian/0000-0002-4017-5265
CR Auth C., 2012, 2012 IEEE Symposium on VLSI Technology, P131, DOI 10.1109/VLSIT.2012.6242496
   Avci U.E., 2013, ELECT DEVICES M IEDM, P33
   Borkar S, 2006, DES AUT CON, P807, DOI 10.1109/DAC.2006.229329
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Ghani T, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P978
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   Holt WM, 2016, ISSCC DIG TECH PAP I, V59, P8, DOI 10.1109/ISSCC.2016.7417888
   Kim R, 2015, IEEE T ELECTRON DEV, V62, P713, DOI 10.1109/TED.2015.2388708
   Mistry K, 2007, INT EL DEVICES MEET, P247, DOI 10.1109/IEDM.2007.4418914
   Moore G. E., 1975, 1975 International Electron Devices Meeting. (Technical digest), P11
   Natarajan S., 2014, IEEE INT EL DEV M, p3.7.1, DOI [10.1109/IEDM.2014.7046976, DOI 10.1109/IEDM.2014.7046976]
   Nikonov DE, 2015, IEEE J EXPLOR SOLID-, V1, P3, DOI 10.1109/JXCDC.2015.2418033
   Nikonov DE, 2013, P IEEE, V101, P2498, DOI 10.1109/JPROC.2013.2252317
   Radu I. P., 2015, IEEE INT EL DEV M
   Welser JJ, 2008, J NANOPART RES, V10, P1, DOI 10.1007/s11051-007-9305-8
   Young I.A., 2017, P EUR SOL S IN PRESS
NR 16
TC 174
Z9 210
U1 7
U2 61
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2017
VL 37
IS 6
BP 20
EP 29
DI 10.1109/MM.2017.4241347
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT0YB
UT WOS:000422855000005
DA 2024-07-18
ER

PT J
AU Balasubramonian, R
   Chang, J
   Manning, T
   Moreno, JH
   Murphy, R
   Nair, R
   Swanson, S
AF Balasubramonian, Rajeev
   Chang, Jichuan
   Manning, Troy
   Moreno, Jaime H.
   Murphy, Richard
   Nair, Ravi
   Swanson, Steven
TI NEAR-DATA PROCESSING: INSIGHTS FROM A MICRO-46 WORKSHOP
SO IEEE MICRO
LA English
DT Article
AB AFTER A DECADE-LONG DORMANCY, INTEREST IN NEAR-DATA PROCESSING (NDP) HAS SPIKED. A WORKSHOP ON NDP WAS ORGANIZED AT MICRO-46 AND WAS WELL ATTENDED. GIVEN THE INTEREST, THE ORGANIZERS AND KEYNOTE SPEAKERS HAVE ATTEMPTED TO CAPTURE THE KEY INSIGHTS FROM THE WORKSHOP FOR WIDER DISSEMINATION. THIS ARTICLE DESCRIBES WHY NDP IS COMPELLING TODAY AND IDENTIFIES UPCOMING CHALLENGES IN REALIZING ITS POTENTIAL.
C1 [Balasubramonian, Rajeev] Univ Utah, Salt Lake City, UT 84112 USA.
   [Chang, Jichuan] Google, Menlo Pk, CA USA.
   [Manning, Troy; Murphy, Richard] Micron, Boise, ID USA.
   [Moreno, Jaime H.; Nair, Ravi] IBM Thomas J Watson Res Ctr, New York, NY USA.
   [Swanson, Steven] Univ Calif San Diego, San Diego, CA 92103 USA.
C3 Utah System of Higher Education; University of Utah; Google
   Incorporated; International Business Machines (IBM); University of
   California System; University of California San Diego
RP Balasubramonian, R (corresponding author), Univ Utah, Salt Lake City, UT 84112 USA.
OI Swanson, Steven/0000-0002-5896-1037
CR [Anonymous], ACM SIGARCH COMPUT A
   [Anonymous], 2013, P 27 INT ACM C INT C, DOI [DOI 10.1145/2464996.2465003, 10.1145/2464996.2465003]
   [Anonymous], HYBR MEM CUB REV MAM
   [Anonymous], 2002, P 16 INT C SUP
   Caulfield AM, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P387
   Coburn J., 2013, P 24 ACM S OP SYST P, P197
   DE A, 2013, P IEEE 21 INT S FIEL, P9, DOI DOI 10.1109/FCCM.2013.46
   Do J., 2013, SIGMOD, P1221
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Kogge P., 1999, SHORT HIST PIM NOTRE
   Kozyrakis CE, 1997, COMPUTER, V30, P75, DOI 10.1109/2.612252
   Seshadri S., 2014, P 5 NONV ME IN PRESS
   Sterling ThomasL., 2002, Supercomputing '02: Proceedings of the 2002 ACM/IEEE conference on Supercomputing, P1
   Tewari D., 2013, P 11 USENIX C FIL ST, P119
   Ulmer C., 2010, P 43 HAW INT C SYST, DOI [10.1109/HICSS.2010.200, DOI 10.1109/HICSS.2010.200]
NR 15
TC 134
Z9 173
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2014
VL 34
IS 4
BP 36
EP 42
DI 10.1109/MM.2014.55
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO7XH
UT WOS:000341565500006
DA 2024-07-18
ER

PT J
AU Codrescu, L
   Anderson, W
   Venkumanhanti, S
   Zeng, M
   Plondke, E
   Koob, C
   Ingle, A
   Tabony, C
   Maule, R
AF Codrescu, Lucian
   Anderson, Willie
   Venkumanhanti, Suresh
   Zeng, Mao
   Plondke, Erich
   Koob, Chris
   Ingle, Ajay
   Tabony, Charles
   Maule, Rick
TI HEXAGON DSP: AN ARCHITECTURE OPTIMIZED FOR MOBILE MULTIMEDIA AND
   COMMUNICATIONS
SO IEEE MICRO
LA English
DT Article
AB THE QUALCOMM HEXAGON DSP IS USED FOR BOTH MODEM PROCESSING AND MULTIMEDIA ACCELERATION. BY OFFLOADING MULTIMEDIA TASKS FROM THE CPU TO THE DSP, SIGNIFICANT POWER SAVINGS CAN BE ACHIEVED. THIS ARTICLE PROVIDES AN OVERVIEW OF THE HEXAGON ARCHITECTURE. THE PROCESSOR IS DESIGNED TO DELIVER SUPERIOR ENERGY EFFICIENCY COMPARED TO MOBILE CPU ALTERNATIVES AND THEREBY HELP ACHIEVE LONG BATTERY LIFE FOR IMPORTANT MOBILE APPLICATIONS.
C1 [Codrescu, Lucian; Anderson, Willie; Venkumanhanti, Suresh; Zeng, Mao; Plondke, Erich; Koob, Chris; Ingle, Ajay; Tabony, Charles; Maule, Rick] Qualcomm, San Diego, CA 92121 USA.
C3 Qualcomm
RP Codrescu, L (corresponding author), Qualcomm, San Diego, CA 92121 USA.
EM lucian.codrescu@gmail.com
CR [Anonymous], 2014, ANDR KITK NEW MED CA
   Codrescu L., 2013, HOT CHIPS, V25
   FISHER J, 1990, SUPERCOMPUTER, V7, P29
   Saint-Laurent M., 2014, P IEEE INT IN PRESS
   Smith B. J., 1981, SOC PHOTOOPTICAL INS, P241
NR 5
TC 45
Z9 76
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2014
VL 34
IS 2
BP 34
EP 43
DI 10.1109/MM.2014.12
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RL
UT WOS:000337894500005
DA 2024-07-18
ER

PT J
AU Coole, J
   Stitt, G
AF Coole, James
   Stitt, Greg
TI FAST, FLEXIBLE HIGH-LEVEL SYNTHESIS FROM OPENCL USING RECONFIGURATION
   CONTEXTS
SO IEEE MICRO
LA English
DT Article
ID ARCHITECTURES
AB HIGH-LEVEL SYNTHESIS FROM OPENCL HAS SHOWN SIGNIFICANT POTENTIAL, BUT CURRENT APPROACHES CONFLICT WITH MAINSTREAM OPENCL DESIGN METHODOLOGIES. THE AUTHORS INTRODUCE A BACK-END SYNTHESIS APPROACH FOR POTENTIALLY ANY OPENCL TOOL. IT USES VIRTUAL COARSE-GRAINED RECONFIGURATION CONTEXTS TO SPEED UP COMPILATION BY 4,211 x AT A COST OF 1.8 x SYSTEM RESOURCE OVERHEAD, WHILE ENABLING 144 x FASTER RECONFIGURATION TO SUPPORT DIFFERENT KERNELS AND RAPID CHANGES TO KERNELS.
C1 [Coole, James] Univ Florida, Gainesville, FL 32611 USA.
   [Stitt, Greg] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida; State
   University System of Florida; University of Florida
RP Coole, J (corresponding author), 318 Benton Hall, Gainesville, FL 32611 USA.
EM jcoole@ufl.edu
FU Industry/University Cooperative Research Centers (I/UCRC) Program of the
   National Science Foundation [EEC-0642422, IIP-1161022]
FX This work was supported in part by the Industry/University Cooperative
   Research Centers (I/UCRC) Program of the National Science Foundation
   under grants EEC-0642422 and IIP-1161022. We gratefully acknowledge
   vendor equipment and tools provided by Xilinx.
CR [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Coole J., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P13
   Czajkowski T.S., 2012, 22 INT C FIELD PROGR, P531, DOI DOI 10.1109/FPL.2012.6339272
   Guo Z, 2004, ACM SIGPLAN NOTICES, V39, P249, DOI 10.1145/998300.997199
   Landy A, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P111
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Owaida M, 2011, ANN IEEE SYM FIELD P, P186, DOI 10.1109/FCCM.2011.19
   Papakonstantinou A., 2009, 2009 IEEE 7 S APPL S, DOI DOI 10.1109/SASP.2009.5226333
   Stitt G, 2011, IEEE EMBED SYST LETT, V3, P81, DOI 10.1109/LES.2011.2167713
   Villarreal J, 2010, ANN IEEE SYM FIELD P, P127, DOI 10.1109/FCCM.2010.28
NR 11
TC 21
Z9 25
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2014
VL 34
IS 1
BP 42
EP 53
DI 10.1109/MM.2013.108
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RI
UT WOS:000337894100006
DA 2024-07-18
ER

PT J
AU Eyerman, S
   Eeckhout, L
AF Eyerman, Stijn
   Eeckhout, Lieven
TI PER-THREAD CYCLE ACCOUNTING
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
ID SMT PROCESSORS; PERFORMANCE
AB Resource sharing unpredictably affects per-thread performance in multithreaded architectures, but system software assumes all coexecuting threads make equal progress per-thread cycle accounting addresses. This problem by tracking per-thread progress rates for each coexecuting thread. this approach has the potential to improve quality of service (gos), service-level agreements (sla), performance predictability, service differentiation, and proportional-share performance on multithreaded architectures.
C1 [Eeckhout, Lieven] Univ Ghent, ELIS, Elect & Informat Syst Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Eeckhout, L (corresponding author), Univ Ghent, ELIS, Elect & Informat Syst Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM leeckhou@elis.ugent.be
CR [Anonymous], 2000, ASPLOS 9
   Boneti C, 2008, CONF PROC INT SYMP C, P415, DOI 10.1109/ISCA.2008.8
   Cazorla FJ, 2004, IEEE MICRO, V24, P24, DOI 10.1109/MM.2004.37
   CAZORLA FJ, 2004, P 37 ANN IEEE ACM IN, P1711
   Cazorla FJ, 2006, IEEE T COMPUT, V55, P785, DOI 10.1109/TC.2006.108
   Choi SG, 2006, CONF PROC INT SYMP C, P239, DOI 10.1145/1150019.1136507
   Chou Y, 2004, CONF PROC INT SYMP C, P76, DOI 10.1109/ISCA.2004.1310765
   COTAROBLES E, 2003, Patent No. 6658447
   Dean J, 1997, INT SYMP MICROARCH, P292, DOI 10.1109/MICRO.1997.645821
   EMER J, 2001, INT C PAR ARCH COMP
   EYERMAN S, 2010, P INT C ARCH SUPP PR
   Eyerman S, 2006, ACM SIGPLAN NOTICES, V41, P175, DOI 10.1145/1168918.1168880
   Eyerman S, 2009, ACM SIGPLAN NOTICES, V44, P133, DOI 10.1145/1508284.1508260
   Eyerman S, 2007, INT S HIGH PERF COMP, P240
   Fields B.A., 2004, ACM T ARCHIT CODE OP, P272
   FODOROVA A, 2006, P WORKSH INT OP SYST
   Gabor R, 2007, ACM T ARCHIT CODE OP, V4, DOI 10.1145/1275937.1275939
   Jain R, 2002, REAL TIM SYST SYMP P, P134, DOI 10.1109/REAL.2002.1181569
   Karkhanis TS, 2004, CONF PROC INT SYMP C, P338
   Mericas A., 2006, Performance Evaluation and Benchmarking, P247
   Qureshi MK, 2006, CONF PROC INT SYMP C, P167, DOI 10.1145/1150019.1136501
   Raasch SE, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P15
   SNAVELY A, 2002, P 2002 ACM SIGMETRIC, P66
   Tullsen DM, 2001, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2001.991129
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
NR 25
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 71
EP 80
DI 10.1109/MM.2010.23
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900009
OA Green Published
DA 2024-07-18
ER

PT J
AU Tiwari, M
   Li, X
   Wassel, HMG
   Mazloom, B
   Mysore, S
   Chong, FT
   Sherwood, T
AF Tiwari, Mohit
   Li, Xun
   Wassel, Hassan M. G.
   Mazloom, Bita
   Mysore, Shashidhar
   Chong, Frederic T.
   Sherwood, Timothy
TI GATE-LEVEL INFORMATION-FLOW TRACKING FOR SECURE ARCHITECTURES
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB This article describes a new method for constructing and analyzing architectures that can track all information flows within a processor, including explicit, implicit, and timing flows. The key to this approach is a novel gate-level information-flow-tracking method that provides a way to create complex logical structures with well-defined information-flow properties.
C1 [Tiwari, Mohit; Li, Xun; Wassel, Hassan M. G.] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara
RP Tiwari, M (corresponding author), Univ Calif Santa Barbara, Dept Comp Sci, Off 1119,Harold Frank Hall, Santa Barbara, CA 93106 USA.
EM tiwari@cs.ucsb.edu
RI Tiwari, Mohit/GRA-7654-2022
OI Tiwari, Mohit/0000-0003-1836-3451; Sherwood,
   Timothy/0000-0002-6550-6075; CHONG, FREDERIC/0000-0001-9282-4645
CR Aciiçmez O, 2007, LECT NOTES COMPUT SC, V4377, P225
   DALTON M, 2007, P 34 ANN INT S COMP, P482
   *GREEN HILLS SOFTW, 2009, INT REAL TIM OP SYST
   KARGER PA, 1991, IEEE T SOFTWARE ENG, V17, P1147, DOI 10.1109/32.106971
   Lee RB, 2005, CONF PROC INT SYMP C, P2, DOI 10.1109/ISCA.2005.14
   Millen J, 1999, P IEEE S SECUR PRIV, P113, DOI 10.1109/SECPRI.1999.766906
   *OP KERN LABS BLOG, 2008, WHAT DOES CC EAL6 ME
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Tiwari Mohit, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P493, DOI 10.1145/1669112.1669174
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
NR 10
TC 6
Z9 7
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 92
EP 100
DI 10.1109/MM.2010.17
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900011
DA 2024-07-18
ER

PT J
AU Emma, P
AF Emma, Philip
TI A collaborative IP-development session
SO IEEE MICRO
LA English
DT Article
EM pemma@us.ibm.com
NR 0
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 112
EP +
DI 10.1109/MM.2008.1
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200013
DA 2024-07-18
ER

PT J
AU Ramadan, HE
   Rossbach, CJ
   Porter, DE
   Hofmann, OS
   Lhandari, A
   Witchel, E
AF Ramadan, Hany E.
   Rossbach, Christopher J.
   Porter, Donald E.
   Hofmann, Owen S.
   Lhandari, Aditya
   Witchel, Emmett
TI MetaTM/TxLinux: Transactional memory for an operating system
SO IEEE MICRO
LA English
DT Article
AB Hardware transactional memory can reduce synchronization complexity while retaining high performance. MetaTm models changes to the X86 architecture to support transactional memory for user processes and the operating system. Txlinux is an operating system that uses transactional memory to facilitate synchronization in a large, complicated code base, where the burdens of current lock-based approaches are most evident.
C1 [Ramadan, Hany E.; Rossbach, Christopher J.; Porter, Donald E.; Hofmann, Owen S.; Lhandari, Aditya; Witchel, Emmett] Univ Texas Austin, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Ramadan, HE (corresponding author), Univ Texas Austin, 1 Univ Stn CO500, Austin, TX 78712 USA.
EM ramadan@cs.utexas.edu
CR CHUANG W, 2006, P 12 INT C ARCH SUPP, P347
   Chung J, 2006, ACM SIGPLAN NOTICES, V41, P371, DOI 10.1145/1168918.1168903
   Hamm L.L., 2004, PRELIMINARY ION EXCH, P1, DOI [10.2172/827202, DOI 10.2172/827202]
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   McDonald A, 2006, CONF PROC INT SYMP C, P53, DOI 10.1145/1150019.1136491
   Moore KE, 2006, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2006.1598134
   MORAVAN MJ, 2006, P 12 INT C ARCH SUPP, P359
   Rajwar Ravi., 2002, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-X, P5, DOI [10.1145/605397.605399, DOI 10.1145/605397.605399]
   RAMADAN H, 2006, WORKSH T MEM WORKL
   Ramadan HE, 2007, CONF PROC INT SYMP C, P92, DOI 10.1145/1273440.1250675
   ROSSBACH C. J., 2007, P 21 ACM SIGOPS S OP, P87
   Scherer William N., 2005, PODC 05, P240
   *SUN MICR, 2006, FORT LANG SPEC
   ZILLES C, 2006, ACM SIGPLAN WORKSH T
NR 14
TC 5
Z9 5
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 42
EP 51
DI 10.1109/MM.2008.10
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200006
DA 2024-07-18
ER

PT J
AU Gomaa, MA
   Vijaykumar, TN
AF Gomaa, MA
   Vijaykumar, TN
TI Opportunistic transient-fault detection
SO IEEE MICRO
LA English
DT Article
AB CMOS SCALING CONTINUES TO ENABLE FASTER TRANSISTORS AND LOWER SUPPLY VOLTAGE, IMPROVING MICROPROCESSOR PERFORMANCE AND REDUCING PER-TRANSISTOR POWER. THE DOWNSIDE OF SCALING IS INCREASED SUSCEPTIBILITY TO SOFT ERRORS DUE TO STRIKES BY COSMIC PARTICLES AND RADIATION FROM PACKAGING MATERIALS. THE RESULT IS DEGRADED RELIABILITY IN FUTURE COMMODITY MICROPROCESSORS. THE AUTHORS TARGET BETTER COVERAGE WHILE INCURRING MINIMAL PERFORMANCE DEGRADATION BY OPPORTUNISTICALLY USING REDUNDANCY.
C1 Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Purdue Univ, Sch Elect & Comp Engn, Elect Engn Bldg,465 NW Ave, W Lafayette, IN 47907 USA.
EM gomaa@ecn.purdue.edu
RI Gomaa, Mahmoud/KVB-4230-2024
CR Gomaa MA, 2005, CONF PROC INT SYMP C, P172, DOI 10.1109/ISCA.2005.38
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Parashar A, 2004, CONF PROC INT SYMP C, P376
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Sodani A, 1997, ACM COMP AR, P194, DOI 10.1145/384286.264200
   Weaver C, 2004, CONF PROC INT SYMP C, P264
NR 7
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 92
EP 99
DI 10.1109/MM.2006.20
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600012
DA 2024-07-18
ER

PT J
AU Chandra, R
   Swaminathan, M
   Chakraborty, T
   Ding, J
   Kapetanovic, Z
   Kumar, P
   Vasisht, D
AF Chandra, Ranveer
   Swaminathan, Manohar
   Chakraborty, Tusher
   Ding, Jian
   Kapetanovic, Zerina
   Kumar, Peeyush
   Vasisht, Deepak
TI Democratizing Data-Driven Agriculture Using Affordable Hardware
SO IEEE MICRO
LA English
DT Article
AB The world needs to sustainably grow more food to feed the growing population o the planet. Data-driven agriculture is a promising technique that can help farmers be more productive, reduce costs, and enable adoption of sustainable agricultural practices. However, the adoption of data-driven agriculture is limited by a lack o f affordable technologies, for broadband, sensing, imaging, and insights. In this article, we present an overview of Project FarmBeats, a research project that started in 2014 to increase the adoption of data-driven agricultural practices. We provide an overview of the various components of the FarmBeats architecture, and details of the hardware innovations.
C1 [Chandra, Ranveer; Kumar, Peeyush] Microsoft Corp, Redmond, WA 98052 USA.
   [Swaminathan, Manohar; Chakraborty, Tusher] Microsoft Corp, Bangalore 560097, Karnataka, India.
   [Ding, Jian] Yale Univ, Comp Sci Dept, New Haven, CT 06511 USA.
   [Kapetanovic, Zerina] Univ Washington, Elect & Comp Engn Dept, Seattle, WA 98195 USA.
   [Vasisht, Deepak] Univ Illinois, Urbana, IL 61801 USA.
C3 Microsoft; Yale University; University of Washington; University of
   Washington Seattle; University of Illinois System; University of
   Illinois Urbana-Champaign
RP Chandra, R (corresponding author), Microsoft Corp, Redmond, WA 98052 USA.
EM Ranveer@microsoft.com; swmanoh@microsoft.com; tusherc@microsoft.com;
   jian.ding@yale.edu; zerinak@uw.edu; pekumar@microsoft.com;
   deepakv@illinois.edu
RI Kumar, Peeyush/ABE-2626-2022
OI Kumar, Peeyush/0000-0002-9010-6073; Vasisht, Deepak/0000-0003-3826-0978;
   Ding, Jian/0000-0002-6342-5781; Kapetanovic, Zerina/0000-0001-6240-5511
CR *AGRA, 2017, AFR AGR STAT REP 201
   Almarshadi M. H., 2011, Journal of Applied Sciences Research, P299
   [Anonymous], 2019, WORLD RESOURCES REPORT Creating a Sustainable Food Future a CREATING A SUSTAINABLE FOOD FUTURE WORLD RE SOURCE S REP OR T
   [Anonymous], 2002, WSNA '02
   [Anonymous], 2020, LAND LAK MICR STRAT
   Bach D, 2019, MICROSOFT FEATURES
   Chakraborty T, 2018, SENSYS'18: PROCEEDINGS OF THE 16TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P95, DOI 10.1145/3274783.3274853
   Chandra R, 2021, COMMUN ACM, V64, P75, DOI 10.1145/3454008
   CTA, 2019, The Digitalization of African Agriculture Report 2018-2019
   Ding J, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3345440
   Dong J, 2018, INT CONF 3D VISION, P700, DOI 10.1109/3DV.2018.00085
   Godfray HCJ, 2010, SCIENCE, V327, P812, DOI 10.1126/science.1185383
   Jain A, 2019, COMPASS '19 - PROCEEDINGS OF THE CONFERENCE ON COMPUTING & SUSTAINABLE SOCIETIES, P41, DOI 10.1145/3314344.3332485
   Jha S., 2021, P 25 ANN INT C MOB C
   Key N., 2017, ERR226 USDA EC RES S
   Kumar P., 2021, P 27 ACM SIGKDD C KN, P3128
   Kumar P., 2020, ANN C FAO ITU E AGR
   Roberts S, 2015, IEEE INT WORKS LOCAL
   Vasisht D, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P515
   Zhao Mingmin, 2021, ARXIV210608408
NR 20
TC 7
Z9 8
U1 2
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 69
EP 77
DI 10.1109/MM.2021.3134743
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500010
OA Bronze
DA 2024-07-18
ER

PT J
AU Karageorgos, I
   Sriram, K
   Vesely, J
   Lindsay, N
   Wen, XY
   Wu, M
   Powell, M
   Borton, D
   Manohar, R
   Bhattacharjee, A
AF Karageorgos, Ioannis
   Sriram, Karthik
   Vesely, Jan
   Lindsay, Nick
   Wen, Xiayuan
   Wu, Michael
   Powell, Marc
   Borton, David
   Manohar, Rajit
   Bhattacharjee, Abhishek
TI Balancing Specialized Versus Flexible Computation in Brain-Computer
   Interfaces
SO IEEE MICRO
LA English
DT Article
AB We are building HALO, a flexible ultralow-power processing architecture for implantable brain- computer interfaces (BCIs) that directly communicate with biological neurons in real time. This article discusses the rigid power, performance, and flexibility tradeoffs that BCI designers must balance, and how we overcome them via HALO's palette of domain-specific hardware accelerators, general-purpose microcontroller, and configurable interconnect. Our evaluations using neuronal data collected in vivo from a nonhuman primate, along with full-stack algorithm to chip codesign, show that HALO achieves flexibility and superior performance per watt versus existing implantable BCIs.
C1 [Karageorgos, Ioannis; Sriram, Karthik; Vesely, Jan; Lindsay, Nick; Wen, Xiayuan] Yale Univ, New Haven, CT 06520 USA.
   [Vesely, Jan; Wu, Michael] Rutgers State Univ, New Brunswick, NJ 08901 USA.
   [Powell, Marc] Univ Pittsburgh, Dept Neurol Surg, Pittsburgh, PA USA.
   [Borton, David] Brown Univ, Biomed Engn, Sch Engn, Carney Inst Brain Sci, Providence, RI 02912 USA.
   [Manohar, Rajit] Yale Univ, Elect Engn, New Haven, CT 06520 USA.
   [Manohar, Rajit; Bhattacharjee, Abhishek] Yale Univ, Comp Sci, New Haven, CT 06520 USA.
C3 Yale University; Rutgers University System; Rutgers University New
   Brunswick; Pennsylvania Commonwealth System of Higher Education (PCSHE);
   University of Pittsburgh; Brown University; Yale University; Yale
   University
RP Karageorgos, I (corresponding author), Yale Univ, New Haven, CT 06520 USA.
EM ikarageo@aya.yale.edu; karthik.sriram@yale.edu; jan.vesely@rutgers.edu;
   Nick.Lindsay@yale.edu; xiayuan.wen@yale.edu; matmw811@cs.rutgers.edu;
   marc_powell@pitt.edu; david_borton@brown.edu; rajit.manohar@yale.edu;
   abhishek@cs.yale.edu
OI Wu, Michael/0009-0000-4659-2548; /0000-0003-1057-8183
CR Aziz JNY, 2009, IEEE J SOLID-ST CIRC, V44, P995, DOI 10.1109/JSSC.2008.2010997
   Cinel C, 2019, FRONT HUM NEUROSCI, V13, DOI 10.3389/fnhum.2019.00013
   DARPA, BRIDG BIOEL DIV
   Karageorgos I, 2020, ANN I S COM, P391, DOI 10.1109/ISCA45697.2020.00041
   Kassiri H, 2017, IEEE T BIOMED CIRC S, V11, P1026, DOI 10.1109/TBCAS.2017.2694638
   Krstic M, 2003, LECT NOTES COMPUT SC, V2799, P161
   Li SF, 2013, IEEE T NEUR SYS REH, V21, P880, DOI 10.1109/TNSRE.2013.2282153
   Musk E, 2019, J MED INTERNET RES, V21, DOI 10.2196/16194
   OLeary G., IEEE J SOLID-ST CIRC, V53, P3150
   Stamatto AlessandroL., 2013, SBC J 3D INTERACTIVE, V4, P3
   Stevenson IH, 2011, NAT NEUROSCI, V14, P139, DOI 10.1038/nn.2731
   Wolf Patrick D., 2008, P63
NR 12
TC 4
Z9 4
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 87
EP 94
DI 10.1109/MM.2021.3065455
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800013
OA hybrid
DA 2024-07-18
ER

PT J
AU Mattioli, M
   Garrison, T
   Patel, BV
AF Mattioli, Michael
   Garrison, Tom
   Patel, Baiju V.
TI The Next Security Frontier: Taking the Mystery Out of the Supply Chain
SO IEEE MICRO
LA English
DT Article
AB The modern technology supply chain is highly complex. Throughout the various stages of design, manufacture, assembly, transport, and operation, a compute device is subject to tampering (malicious or otherwise). This exposes end users and consumers of compute devices to a variety of risks at varying levels of impact. Two potential technology solutions, which aim to provide transparency and insight into the systems in use, are proposed. The success and adoption of these choices, or any other solutions developed, is highly dependent on the participation of ecosystem partners such as foundries, original device manufacturers (ODMs), and original equipment manufacturers (OEMs).
C1 [Mattioli, Michael] Goldman Sachs & Co, New York, NY 10282 USA.
   [Garrison, Tom] Intel Corp, Client Comp Grp, Secur Strategy & Initiat, Mountain View, CA 94040 USA.
   [Patel, Baiju V.] Intel Corp, Client Comp Grp, Mountain View, CA 94040 USA.
C3 Intel Corporation; Intel Corporation
RP Mattioli, M (corresponding author), Goldman Sachs & Co, New York, NY 10282 USA.
EM michael.mattioli@gs.com; tom.garrison@intel.com; baiju.v.patel@intel.com
OI Mattioli, Michael/0000-0003-4150-5390
CR [Anonymous], 2010, FORTUNE BUMBLE BEE F
   Mattioli M, 2021, IEEE CONSUM ELECTR M, V10, P29, DOI 10.1109/MCE.2020.3023873
NR 2
TC 0
Z9 0
U1 3
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 103
EP 107
DI 10.1109/MM.2021.3072174
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800015
OA Bronze
DA 2024-07-18
ER

PT J
AU Ben Haim, R
   Rottenstreich, O
AF Ben Haim, Roi
   Rottenstreich, Ori
TI Reliable and Time-Efficient Virtualized Function Placement
SO IEEE MICRO
LA English
DT Article
AB Reliability and time-efficiency are two key elements to consider in network design. Commonly, each is measured per service-availability probability of a specific service, the latency of a specific service, and overall-system average reliability and average latency, considering the demand for every service. Intuitively, minimizing latency requires minimizing the number of network elements a service makes use of. In a nonredundant environment, this would also guarantee the maximal reliability of a service, as reliability degrades when relying on more elements. However, reliability is often guaranteed by allocating backup resources. We explain that such redundancy or the joint support for multiple services can impose a tradeoff between reliability and time-efficiency criteria. In this article, we study the conditions for the existence of such a tradeoff and design solutions that jointly take care of both design goals.
C1 [Ben Haim, Roi; Rottenstreich, Ori] Technion Israel Inst Technol, IL-3200003 Haifa, Israel.
C3 Technion Israel Institute of Technology
RP Ben Haim, R (corresponding author), Technion Israel Inst Technol, IL-3200003 Haifa, Israel.
EM roib@campus.technion.ac.il; or@technion.ac.il
CR Cohen R, 2015, IEEE INFOCOM SER
   ETSI, 2012, NETWORK FUNCTIONS VI
   Fan J., 2017, P IEEE INFOCOM, P1
   Fan Z., 2015, P ACM SIGCOMM WORKSH, P13
   Ghaznavi M, 2015, IEEE INT CONF CL NET, P255, DOI 10.1109/CloudNet.2015.7335318
   Hassidim, 2017, P EUR S ALG
   Herrera JG, 2016, IEEE T NETW SERV MAN, V13, P518, DOI 10.1109/TNSM.2016.2598420
   Huang M., IEEE T MOBILE COMPUT, V19
   Kang J, 2017, IEEE COMMUN LETT, V21, P1767, DOI 10.1109/LCOMM.2017.2698040
   Kanizo Y, 2018, IEEE J SEL AREA COMM, V36, P2373, DOI 10.1109/JSAC.2018.2869956
   Mijumbi R, 2016, IEEE COMMUN SURV TUT, V18, P236, DOI 10.1109/COMST.2015.2477041
   Rottenstreich O, 2017, IEEE T PARALL DISTR, V28, P156, DOI 10.1109/TPDS.2016.2556670
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 45
EP 53
DI 10.1109/MM.2020.3040348
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000008
DA 2024-07-18
ER

PT J
AU Beamer, S
AF Beamer, Scott
TI A Case for Accelerating Software RTL Simulation
SO IEEE MICRO
LA English
DT Article
DE Open source software; Hardware; Optimization; Computational modeling;
   Generators; Acceleration
AB RTL simulation is a critical tool for hardware design but its current slow speed often bottlenecks the whole design process. Simulation speed becomes even more crucial for agile and open-source hardware design methodologies, because the designers not only want to iterate on designs quicker, but they may also have less resources with which to simulate them. In this article, we execute multiple simulators and analyze them with hardware performance counters. We find some open-source simulators not only outperform a leading commercial simulator, they also achieve comparable or higher instruction throughput on the host processor. Although advanced optimizations may increase the complexity of the simulator, they do not significantly hinder instruction throughput. Our findings make the case that there is significant room to accelerate software simulation and open-source simulators are a great starting point for researchers.
C1 [Beamer, Scott] Univ Calif Santa Cruz, Comp Sci & Engn, Santa Cruz, CA 95064 USA.
C3 University of California System; University of California Santa Cruz
RP Beamer, S (corresponding author), Univ Calif Santa Cruz, Comp Sci & Engn, Santa Cruz, CA 95064 USA.
EM sbeamer@ucsc.edu
FU Army Research Laboratory; Army Research Office [W911NF1910466]; U.S.
   Department of Defense (DOD) [W911NF1910466] Funding Source: U.S.
   Department of Defense (DOD)
FX This work was supported in part by the Army Research Laboratory and in
   part by the Army Research Office under Contract/Grant W911NF1910466.
CR Asanovic K., 2016, The Rocket Chip Generator
   Asanovic Krste., 2015, BERKELEY OUT OF ORDE
   Ayers G, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P462, DOI 10.1145/3307650.3322234
   Bachrach J, 2012, DES AUT CON, P1212
   Beamer S., 2020, P DES AUT C
   Clow J, 2017, I C FIELD PROG LOGIC
   Hansen C., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P712, DOI 10.1109/DAC.1988.14848
   Koeplinger D, 2018, ACM SIGPLAN NOTICES, V53, P296, DOI [10.1145/3296979.3192379, 10.1145/3192366.3192379]
   Li P. S., 2016, Tech. Rep. UCB/EECS-2016-9
   Schkufza E, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P271, DOI 10.1145/3297858.3304010
   Wang L.-T., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P2, DOI 10.1145/37888.37889
   Wolf C., 2016, Yosys open synthesis suite
NR 12
TC 7
Z9 8
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 112
EP 119
DI 10.1109/MM.2020.2997639
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, Shane
TI Expertise at Our Fingertips
SO IEEE MICRO
LA English
DT Article
DE Encyclopedias; Electronic publishing; Internet; Economics; Business;
   Antarctica
C1 [Greenstein, Shane] Harvard Sch Business, Boston, MA 02163 USA.
C3 Harvard University
RP Greenstein, S (corresponding author), Harvard Sch Business, Boston, MA 02163 USA.
EM greenstein@hbs.edu
CR Greenstein S., MANAGE SCI, DOI DOI 10.2139/SSRN.2851934
   Greenstein S, 2018, MIS QUART, V42, P945, DOI 10.25300/MISQ/2018/14084
NR 2
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2020
VL 40
IS 2
SI SI
BP 74
EP 76
DI 10.1109/MM.2020.2971915
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA KX9IU
UT WOS:000522189700010
DA 2024-07-18
ER

PT J
AU Kaplan, R
   Yavits, L
   Ginosar, R
   Weiser, U
AF Kaplan, Roman
   Yavits, Leonid
   Ginosar, Ran
   Weiser, Uri
TI A Resistive CAM Processing-in-Storage Architecture for DNA Sequence
   Alignment
SO IEEE MICRO
LA English
DT Article
AB A novel processing-in-storage (PRinS) architecture based on Resistive CAM (ReCAM) is described and proposed for Smith-Waterman (S-W) sequence alignment. The ReCAM PRinS massively parallel compare operation finds matching base pairs in a fixed number of cycles, regardless of sequence length. The ReCAM PRinS S-W algorithm is simulated and compared to FPGA, Xeon Phi, and GPU-based implementations, showing at least 4.7 times higher throughput and at least 15 times lower power dissipation.
C1 [Kaplan, Roman; Ginosar, Ran; Weiser, Uri] Technion Israel Inst Technol, Dept Elect Engn, Haifa, Israel.
   [Yavits, Leonid] Technion Israel Inst Technol, Elect Engn, Haifa, Israel.
   [Ginosar, Ran] Technion Israel Inst Technol, VLSI Syst Res Ctr, Haifa, Israel.
C3 Technion Israel Institute of Technology; Technion Israel Institute of
   Technology; Technion Israel Institute of Technology
RP Kaplan, R (corresponding author), Technion Israel Inst Technol, Dept Elect Engn, Haifa, Israel.
EM romankap@gmail.com; leonid.yavits@nububbles.com; ran@ee.technion.ac.il;
   uri.weiser@ee.technion.ac.il
RI Yavits, Leonid/IAM-3200-2023
FU Intel Collaborative Research Institute
FX This work was partially funded by the Intel Collaborative Research
   Institute for Computational Intelligence.
CR [Anonymous], 1976, Content Addressable Parallel Processors
   [Anonymous], 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, DOI [DOI 10.1145/2485922.2485939, 10.1145/2508148.2485939]
   Sandes EFD, 2016, IEEE T PARALL DISTR, V27, P2838, DOI 10.1109/TPDS.2016.2515597
   Sandes EFD, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893488
   GOTOH O, 1982, J MOL BIOL, V162, P705, DOI 10.1016/0022-2836(82)90398-9
   Liu TY, 2014, IEEE J SOLID-ST CIRC, V49, P140, DOI [10.1109/JSSC.2013.2280296, 10.1109/ISSCC.2013.6487703]
   Liu YC, 2014, IEEE INT CONF ASAP, P184, DOI 10.1109/ASAP.2014.6868657
   Matsunaga S., 2011, 2011 Symposium on VLSI Circuits. Digest of Technical Papers, P298
   Miwa T, 1996, ISSCC DIG TECH PAP I, V39, P40, DOI 10.1109/ISSCC.1996.488505
   SMITH TF, 1981, J MOL BIOL, V147, P195, DOI 10.1016/0022-2836(81)90087-5
   Wienbrandt Lars, 2014, Language, Life, Limits. 10th Conference on Computability in Europe, CiE 2014. Proceedings: LNCS 8493, P383, DOI 10.1007/978-3-319-08019-2_40
   Yavits L, 2015, IEEE COMPUT ARCHIT L, V14, P148, DOI 10.1109/LCA.2014.2374597
NR 12
TC 31
Z9 36
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2017
VL 37
IS 4
BP 20
EP 28
DI 10.1109/MM.2017.3211121
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH3CS
UT WOS:000411022900004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mateosian, R
AF Mateosian, Richard
TI Writing Well
SO IEEE MICRO
LA English
DT Review
EM xrmxrm@gmail.com
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 147
EP 149
DI 10.1109/MM.2015.67
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700017
OA Bronze
DA 2024-07-18
ER

PT J
AU Perais, A
   Seznec, A
AF Perais, Arthur
   Seznec, Andre
TI EOLE: TOWARD A PRACTICAL IMPLEMENTATION OF VALUE PREDICTION
SO IEEE MICRO
LA English
DT Article
AB A NEW ARCHITECTURE, EARLY/OUT-OF-ORDER/LATE EXECUTION (EOLE), LEVERAGES VALUE PREDICTION TO EXECUTE A SIGNIFICANT NUMBER OF INSTRUCTIONS OUTSIDE THE OUT-OF-ORDER ENGINE. THIS APPROACH REDUCES THE ISSUE WIDTH, WHICH IS A MAJOR CONTRIBUTOR TO BOTH OUT-OF-ORDER ENGINE COMPLEXITY AND THE REGISTER FILE PORT REQUIREMENT. THIS REDUCTION PAVES THE WAY FOR A TRULY PRACTICAL IMPLEMENTATION OF VALUE PREDICTION.
C1 [Perais, Arthur; Seznec, Andre] INRIA, Amdahls Law Forever Res Grp, Rennes, France.
C3 Universite de Rennes; Inria
RP Perais, A (corresponding author), INRIA, Amdahls Law Forever Res Grp, Rennes, France.
EM arthur.perais@inria.fr; andre.seznec@inria.fr
OI Perais, Arthur/0000-0002-5757-2507
FU European Research Council Advanced Grant DAL [267175]; European Research
   Council (ERC) [267175] Funding Source: European Research Council (ERC)
FX The European Research Council Advanced Grant DAL no. 267175 partially
   supported this work.
CR Gabbay F, 1998, ACM T COMPUT SYST, V16, P234, DOI 10.1145/290409.290411
   Kim I, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P198
   Lipasti MH, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P226, DOI 10.1109/MICRO.1996.566464
   Perais A, 2015, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2015.7056018
   Perais A, 2014, CONF PROC INT SYMP C, P481, DOI 10.1109/ISCA.2014.6853205
   Perais A, 2014, INT S HIGH PERF COMP, P428, DOI 10.1109/HPCA.2014.6835952
   Rychlik B., 1998, CMUART199801 EL COMP
   Sazeides Y., 2011, P ANN INT S MICR, P248
   Seznec A., 2006, Journal of Instruction Level Parallelism, V8, P1
   Seznec A, 2011, INT S HIGH PERF COMP, P443, DOI 10.1109/HPCA.2011.5749750
   Zyuban V, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P305, DOI 10.1109/LPE.1998.708207
NR 11
TC 1
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 114
EP 124
DI 10.1109/MM.2015.45
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ionica, MH
   Gregg, D
AF Ionica, Mircea Horea
   Gregg, David
TI THE MOVIDIUS MYRIAD ARCHITECTURE'S POTENTIAL FOR SCIENTIFIC COMPUTING
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE DESCRIBES THE DESIGN AND IMPLEMENTATION OF DENSE MATRIX MULTIPLICATION ON THE MOVIDIUS MYRIAD ARCHITECTURE AND EVALUATES ITS PERFORMANCE AND ENERGY EFFICIENCY. THE AUTHORS DEMONSTRATE A PERFORMANCE OF 8.11 GFLOPS ON THE MYRIAD I PROCESSOR, AND A PERFORMANCE/WATT RATIO OF 23.17 GFLOPS/W FOR A KEY COMPUTATIONAL KERNEL. THESE RESULTS SHOW SIGNIFICANT POTENTIAL FOR SCIENTIFIC-COMPUTING TASKS AND INVITE FURTHER RESEARCH.
C1 [Ionica, Mircea Horea; Gregg, David] Trinity Coll Dublin, Sch Comp Sci & Stat, Dublin, Ireland.
C3 Trinity College Dublin
RP Ionica, MH (corresponding author), Trinity Coll Dublin, Sch Comp Sci & Stat, Dublin, Ireland.
EM ionicam@tcd.ie; dgregg@tcd.ie
FU Science Foundation Ireland [10/CE/I1855, 12/IA/1381]; Irish Software
   Engineering Research Centre; Science Foundation Ireland (SFI)
   [12/IA/1381] Funding Source: Science Foundation Ireland (SFI)
FX This work was supported in part by Science Foundation Ireland grants
   10/CE/I1855 and 12/IA/1381 to Lero, the Irish Software Engineering
   Research Centre (www.lero.ie). We also thank Movidius for the continued
   support that made this work possible.
CR Ali M., 2012, 2012 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2012), P179, DOI 10.1109/SBAC-PAD.2012.26
   [Anonymous], 2005, IEEE T COMPUT
   DONGARRA JJ, 1990, ACM T MATH SOFTWARE, V16, P1, DOI 10.1145/77626.79170
   Igual F.D., 2012, P INT C HIGH PERF CO
   Intel, 2013, INT XEON PHI PROD FA
   Kodukula I., 1999, Conference Proceedings of the 1999 International Conference on Supercomputing, P482, DOI 10.1145/305138.305243
   Miyoshi A., 2002, Conference Proceedings of the 2002 International Conference on SUPERCOMPUTING, P35, DOI 10.1145/514191.514200
   Moloney D., 2011, ITOPS WSOFTWARE PROG
   Oberlin S., 2014, ACCELERATING EXASCAL
   Pedram A, 2012, IEEE T COMPUT, V61, P1724, DOI 10.1109/TC.2012.132
   Rau B. R., 1981, 14th Annual Microprogramming Workshop, P183
   Williams S., 2006, P 3 C COMPUTING FRON, P9, DOI DOI 10.1145/1128022.1128027
NR 12
TC 51
Z9 60
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2015
VL 35
IS 1
BP 6
EP 14
DI 10.1109/MM.2015.4
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CD9ZX
UT WOS:000351462300003
DA 2024-07-18
ER

PT J
AU Wang, XF
   Keane, J
   Kim, TTH
   Jain, P
   Tang, QY
   Kim, CH
AF Wang, Xiaofei
   Keane, John
   Kim, Tony Tae-Hyoung
   Jain, Pulkit
   Tang, Qianying
   Kim, Chris H.
TI SILICON ODOMETERS: COMPACT IN SITU AGING SENSORS FOR ROBUST SYSTEM
   DESIGN
SO IEEE MICRO
LA English
DT Article
AB This article reviews several test-chip designs that demonstrate the benefits of utilizing on-chip logic and a simple test interface to automate circuit aging experiments. This new class of compact on-chip sensors can reveal important aspects of circuit aging that would otherwise be impossible to measure, facilitate the collection of reliability data from systems in the field, and lead us to real-time aging compensation in future processors.
C1 [Wang, Xiaofei; Tang, Qianying; Kim, Chris H.] Univ Minnesota, Minneapolis, MN 55455 USA.
   [Kim, Tony Tae-Hyoung] Nanyang Technol Univ, Dept Elect & Elect Engn, Singapore, Singapore.
   [Kim, Chris H.] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   Nanyang Technological University; University of Minnesota System;
   University of Minnesota Twin Cities
RP Kim, CH (corresponding author), Univ Minnesota, Dept Elect & Comp Engn, 200 Union St SE, Minneapolis, MN 55455 USA.
EM chriskim@umn.edu
RI Kim, Tony TH/A-5131-2011; Wang, Xiaofei/HJG-7044-2022
OI Wang, Xiaofei/0000-0001-7783-4204; Kim, Tae Hyoung/0000-0002-1779-1799
CR [Anonymous], P IEEE INT REL PHYS
   Cheng MH, 2011, P AMER CONTR CONF, P1
   Hofmann K, 2010, S VLSI TECH, P27, DOI 10.1109/VLSIT.2010.5556134
   Jae-Joon Kim, 2011, 2011 Symposium on VLSI Circuits. Digest of Technical Papers, P224
   Jain P., 2012, P IEEE INT EL DEV M
   Karl E., 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P410, DOI 10.1109/ISSCC.2008.4523231
   Karpuzcu Ulya R., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P447, DOI 10.1145/1669112.1669169
   Keane J, 2011, IEEE J SOLID-ST CIRC, V46, P2374, DOI 10.1109/JSSC.2011.2160813
   Keane J, 2010, MICROELECTRON RELIAB, V50, P1039, DOI 10.1016/j.microrel.2010.04.024
   Keane J, 2010, IEEE J SOLID-ST CIRC, V45, P817, DOI 10.1109/JSSC.2010.2040125
   Kim TH, 2008, IEEE J SOLID-ST CIRC, V43, P874, DOI 10.1109/JSSC.2008.917502
   Krishnan A.T., 2006, P INT EL DEV M IEDM, DOI [10.1109/IEDM.2006.346778, DOI 10.1109/IEDM.2006.346778]
   Lu P.-F., 2013, P IEEE INT REL PHYS
   Qianying Tang, 2013, 2013 Symposium on VLSI Technology, pT188
   Rauch S. E.  III, 2002, IEEE Transactions on Device and Materials Reliability, V2, P89, DOI 10.1109/TDMR.2002.805119
   Saneyoshi Eisuke, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P192, DOI 10.1109/ISSCC.2010.5433994
   Singh Prashant, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P190, DOI 10.1109/ISSCC.2010.5433990
   Takeuchi K, 2010, S VLSI TECH, P189, DOI 10.1109/VLSIT.2010.5556222
   Wang X., 2013, P IEEE INT REL PHYS
NR 19
TC 12
Z9 14
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 73
EP 84
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000009
DA 2024-07-18
ER

PT J
AU Kodi, AK
   Neel, B
   Brantley, WC
AF Kodi, Avinash Karanth
   Neel, Brian
   Brantley, William C.
TI PHOTONIC INTERCONNECTS FOR EXASCALE AND DATACENTER ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
ID NETWORK
AB MULTITIER NETWORK TOPOLOGIES COMBINE SCALABLE TOPOLOGIES FOR LOCAL AND GLOBAL INTERCONNECTS TO IMPROVE BISECTION, MINIMIZE RADIX, AND REDUCE LINK COSTS, ALBEIT AT HIGHER PACKET LATENCY. THE AUTHORS ENVISION AN ENTIRE EXASCALE NETWORK COMPRISING PHOTONIC LINKS FOR COMMUNICATION AND CMOS ROUTERS FOR SWITCHING. COMPARED TO THE SINGLE-LEVEL DRAGONFLY TOPOLOGY, MULTITIER TOPOLOGIES PROVIDED SIMILAR POWER AND LATENCY, HIGHER BISECTION, AND REDUCED AREA OVERHEAD.
C1 [Kodi, Avinash Karanth] Ohio Univ, Athens, OH 45701 USA.
   [Neel, Brian] Adv Micro Devices Inc, London, England.
   [Brantley, William C.] Adv Micro Devices Inc, Div Res, London, England.
C3 University System of Ohio; Ohio University; Advanced Micro Devices;
   Advanced Micro Devices
RP Kodi, AK (corresponding author), Ohio Univ, Stocker Ctr 322D, Athens, OH 45701 USA.
EM kodi@ohio.edu
FU US Department of Energy (DoE) [DE-AC52-8MA27344, B600716]
FX We thank Petre Popescu for providing the analysis for VCSEL power
   estimation and Steve Reinhardt for valuable discussions involving the
   architecture design. This research was partially funded under US
   Department of Energy (DoE) contract no. DE-AC52-8MA27344 and subcontract
   B600716.
CR Adiga NR, 2005, IBM J RES DEV, V49, P265, DOI 10.1147/rd.492.0265
   Al-Fares M, 2008, ACM SIGCOMM COMP COM, V38, P63, DOI 10.1145/1402946.1402967
   Arimilli Baba, 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P75, DOI 10.1109/HOTI.2010.16
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Dhodapkar A., 2011, HOT CHIPS, V23
   Froese Edwin, 2012, CRAY XC SERIES NETWO
   Kim J, 2008, CONF PROC INT SYMP C, P77, DOI 10.1109/ISCA.2008.19
   Kim J, 2007, CONF PROC INT SYMP C, P126, DOI 10.1145/1273440.1250679
   Krishnamoorthy AV, 2009, P IEEE, V97, P1337, DOI 10.1109/JPROC.2009.2020712
   Petrini F, 2002, IEEE MICRO, V22, P46, DOI 10.1109/40.988689
   Taubenblatt MA, 2012, J LIGHTWAVE TECHNOL, V30, P448, DOI 10.1109/JLT.2011.2172989
NR 12
TC 7
Z9 7
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2014
VL 34
IS 5
BP 18
EP 30
DI 10.1109/MM.2014.62
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR8AL
UT WOS:000343797900004
DA 2024-07-18
ER

PT J
AU Sharma, V
   Cosemans, S
   Ashouie, M
   Huisken, J
   Catthoor, F
   Dehaene, W
AF Sharma, Vibhu
   Cosemans, Stefan
   Ashouie, Maryam
   Huisken, Jos
   Catthoor, Francky
   Dehaene, Wim
TI ULTRA LOW-ENERGY SRAM DESIGN FOR SMART UBIQUITOUS SENSORS
SO IEEE MICRO
LA English
DT Article
ID MHZ
AB Medical diagnosis and healthcare are at the onset of a revolution fueled by improvements in smart sensors and body area networks. Those sensor nodes' computation and memory requirements are growing, but their energy resources do not increase; thus, more energy-efficient memories and processors are required. New circuit-design techniques that drastically reduce the static ram (SRAM) memories' energy consumption while still achieving tens of megahertz of operation are discussed.
C1 [Sharma, Vibhu; Cosemans, Stefan; Dehaene, Wim] Katholieke Univ Leuven, ESAT MICAS Lab, IMEC, Louvain, Belgium.
   [Catthoor, Francky] Katholieke Univ Leuven, Dept Elect Engn, Louvain, Belgium.
C3 IMEC; KU Leuven; KU Leuven
RP Sharma, V (corresponding author), Katholieke Univ Leuven, ESAT MICAS Lab, IMEC, Louvain, Belgium.
RI Sharma, Vibhu/KDO-2146-2024
OI Huisken, Jos/0000-0003-4692-2601
CR Chang L, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P128
   Chang YJ, 2005, IEEE MICRO, V25, P20, DOI 10.1109/MM.2005.64
   Cosemans S, 2007, IEEE J SOLID-ST CIRC, V42, P1607, DOI 10.1109/JSSC.2007.896693
   Cosemans S, 2009, IEEE J SOLID-ST CIRC, V44, P2065, DOI 10.1109/JSSC.2009.2021925
   Declerck G, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P6
   Gyselinckx B, 2005, IEEE CUST INTEGR CIR, P13
   Hulzink J, 2011, IEEE T BIOMED CIRC S, V5, P546, DOI 10.1109/TBCAS.2011.2176726
   Sharma V., 2011, 37th European Solid State Circuits Conference (ESSCIRC 2011), P531, DOI 10.1109/ESSCIRC.2011.6044939
   Sharma V, 2012, DES AUT TEST EUROPE, P1042
   Sharma V, 2011, IEEE J SOLID-ST CIRC, V46, P2416, DOI 10.1109/JSSC.2011.2159056
   Verma N, 2008, IEEE J SOLID-ST CIRC, V43, P141, DOI 10.1109/JSSC.2007.908005
   Yang BD, 2005, IEEE J SOLID-ST CIRC, V40, P1366, DOI 10.1109/JSSC.2005.848032
NR 12
TC 13
Z9 13
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2012
VL 32
IS 5
BP 10
EP 24
DI 10.1109/MM.2012.58
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 020DX
UT WOS:000309790100003
DA 2024-07-18
ER

PT J
AU Loh, GH
   Hill, MD
AF Loh, Gabriel H.
   Hill, Mark D.
TI SUPPORTING VERY LARGE DRAM CACHES WITH COMPOUND-ACCESS SCHEDULING AND
   MISSMAP
SO IEEE MICRO
LA English
DT Article
AB THIS WORK EFFICIENTLY ENABLES CONVENTIONAL BLOCK SIZES FOR VERY LARGE DIE-STACKED DRAM CACHES WITH TWO INNOVATIONS: IT MAKES HITS FASTER WITH COMPOUND-ACCESS SCHEDULING AND MISSES FASTER WITH A MISSMAP. THE COMBINATION OF THESE MECHANISMS ENABLES THE NEW ORGANIZATION TO DELIVER PERFORMANCE COMPARABLE TO THAT OF AN IDEALISTIC DRAM CACHE THAT EMPLOYS AN IMPRACTICALLY LARGE SRAM-BASED ON-CHIP TAG ARRAY.
C1 [Loh, Gabriel H.] Adv Micro Devices Inc, Bellevue, WA 98007 USA.
   [Hill, Mark D.] Univ Wisconsin Madison, Dept Comp Sci, Madison, WI USA.
   [Hill, Mark D.] Univ Wisconsin Madison, Elect & Comp Engn Dept, Madison, WI USA.
C3 Advanced Micro Devices; University of Wisconsin System; University of
   Wisconsin Madison; University of Wisconsin System; University of
   Wisconsin Madison
RP Loh, GH (corresponding author), Adv Micro Devices Inc, 2002 156th Ave NE,Suite 300, Bellevue, WA 98007 USA.
EM gabriel.loh@amd.com
CR Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Dong X., 2010, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, SC '10, IEEE Computer Society, Washington, DC, USA, P1
   Jalminger J, 2002, MICROPROCESS MICROSY, V26, P107, DOI 10.1016/S0141-9331(01)00150-8
   [姜学松 Jiang Xuesong], 2010, [高分子通报, Polymer Bulletin], P1
   LIPTAY JS, 1968, IBM SYST J, V7, P15, DOI 10.1147/sj.71.0015
   Loh GH, 2011, INT SYMP MICROARCH, P454
   TORRELLAS J, 1994, IEEE T COMPUT, V43, P651, DOI 10.1109/12.286299
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Zhao L, 2007, PR IEEE COMP DESIGN, P55, DOI 10.1109/ICCD.2007.4601880
NR 9
TC 33
Z9 36
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 70
EP 78
DI 10.1109/MM.2012.25
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200009
DA 2024-07-18
ER

PT J
AU Suleman, MA
   Mutlu, O
   Joao, JA
   Khubaib
   Patt, YN
AF Suleman, M. Aater
   Mutlu, Onur
   Joao, Jose A.
   Khubaib
   Patt, Yale N.
TI DATA MARSHALING FOR MULTICORE SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB Dividing a program into segments and executing each segment at the core best suited to run it can improve performance and save power. When consecutive segments run on different cores, accesses to intersegment data incur cache misses. Data marshaling eliminates such cache misses by identifying and marshaling the necessary intersegment data when a segment is shipped to a remote core.
C1 [Suleman, M. Aater; Joao, Jose A.; Khubaib; Patt, Yale N.] Univ Texas Austin, Austin, TX 78712 USA.
   [Mutlu, Onur] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 University of Texas System; University of Texas Austin; Carnegie Mellon
   University
RP Suleman, MA (corresponding author), 11932 Rosethorn Dr, Austin, TX 78758 USA.
EM suleman@hps.utexas.edu
FU Intel PhD fellowship
FX We thank the HPS Research Group for its feedback and suggestions. We
   also thank the Cockrell Foundation, Intel, and the Carnegie Mellon
   University CyLab for their support, along with the Texas Advanced
   Computing Center for providing computing resources. M. Aater Suleman was
   supported by an Intel PhD fellowship.
CR Annavaram M, 2005, CONF PROC INT SYMP C, P298, DOI 10.1109/ISCA.2005.36
   [Anonymous], P INT S COMP ARCH IS
   [Anonymous], 2009, GRAND CENTR DISP
   BLUMOFE RD, 1995, P 5 ACM SIGP S PRINC, P201
   Boyd-Wickizer S., 2009, P 12 C HOT TOP OP SY
   Chakraborty K, 2006, ACM SIGPLAN NOTICES, V41, P283, DOI 10.1145/1168918.1168893
   Harizopoulos Stavros., 2005, IEEE DATA ENG B, V28, P11
   Suleman MA, 2009, ACM SIGPLAN NOTICES, V44, P253, DOI 10.1145/1508284.1508274
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
NR 9
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 56
EP 64
DI 10.1109/MM.2010.105
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200007
DA 2024-07-18
ER

PT J
AU Marty, MR
   Hill, MD
AF Marty, Michael R.
   Hill, Mark D.
TI Virtual hierarchies
SO IEEE MICRO
LA English
DT Article
AB Abundant cores per chip will encourage a greater use of space sharing, where work stays on a group of cores for long time intervals. Virtual hierarchies can improve performance and performance isolation of space-shared workloads, while still supporting globally shared memory to facilitate dynamic partitioning and content-based page sharing.
C1 [Marty, Michael R.] Google, Mountain View, CA 94043 USA.
   [Hill, Mark D.] Univ Wisconsin, Dept Comp Sci & Comp Engn, Madison, WI 53706 USA.
C3 Google Incorporated; University of Wisconsin System; University of
   Wisconsin Madison
RP Marty, MR (corresponding author), 1210 W Dayton, Madison, WI 53706 USA.
EM mikem@cs.wisc.edu
CR Alameldeen AR, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P7, DOI 10.1109/HPCA.2003.1183520
   Allameldeen AR, 2006, IEEE MICRO, V26, P8, DOI 10.1109/MM.2006.73
   Barroso LA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P282, DOI [10.1145/342001.339696, 10.1109/ISCA.2000.854398]
   Chang JC, 2006, CONF PROC INT SYMP C, P264, DOI 10.1145/1150019.1136509
   GUPTA A, 1992, IEEE T COMPUT, V41, P794, DOI 10.1109/12.256449
   Hagersten E, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P172, DOI 10.1109/HPCA.1999.744361
   Huh Jaehyuk., 2005, ICS 05, P31
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   Martin-Rosset W, 2005, LIVEST PROD SCI, V92, P99, DOI 10.1016/j.livprodsci.2004.11.012
   Marty MR, 2006, INT SYMP MICROARCH, P309
   Marty MR, 2007, CONF PROC INT SYMP C, P46, DOI 10.1145/1273440.1250670
   Marty MR, 2005, INT S HIGH PERF COMP, P328, DOI 10.1109/HPCA.2005.17
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Waldspurger CA, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P181, DOI 10.1145/1060289.1060307
   Zhang M, 2005, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2005.53
NR 16
TC 5
Z9 8
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 99
EP 109
DI 10.1109/MM.2008.19
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200012
DA 2024-07-18
ER

PT J
AU Baas, B
   Yu, ZY
   Meeuwsen, M
   Sattari, O
   Apperson, R
   Work, E
   Webb, J
   Lai, M
   Mohsenin, T
   Truong, D
   Cheung, J
AF Baas, Bevan
   Yu, Zhiyi
   Meeuwsen, Michael
   Sattari, Omar
   Apperson, Ryan
   Work, Eric
   Webb, Jeremy
   Lai, Michael
   Mohsenin, Tinoosh
   Truong, Dean
   Cheung, Jason
TI AsAP: A fine-grained many-core platform for DSP applications
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 18 Conference
CY AUG 20-22, 2006
CL Stanford Univ, Palo Alto, CA
HO Stanford Univ
ID ARCHITECTURE
AB Many emerging and future applications require significant levels of complex digital signal processing and operate within limited power budgets. Moreover, dramatically rising VLSI fabrication and design costs make programmable and reconfigurable solutions increasingly attractive. The AsAP project addresses these challenges with a chip multiprocessor composed of simple processors with small memories, achieving high energy efficiency and throughput in a small chip area.
C1 Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Baas, B (corresponding author), Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
EM bbaas@ucdavis.edu
CR Agarwala S, 2002, IEEE J SOLID-ST CIRC, V37, P1532, DOI 10.1109/JSSC.2002.803954
   Baas BM, 2003, CONF REC ASILOMAR C, P2185
   Baines R, 2003, IEEE COMMUN MAG, V41, P105, DOI 10.1109/MCOM.2003.1166666
   BRIGHT AA, 2005, P INTL SOL STAT CIRC, P188
   *CRAD TECHN, MULT DSP NEXT STAG E
   FLACHS B, 2005, P IEEE INT SOL STAT, P134
   Kozyrakis C, 2002, INT SYMP MICROARCH, P283, DOI 10.1109/MICRO.2002.1176257
   KUNG HT, 1982, STSTOLIC ARCHITECTUR, V15, P37
   KUNG SY, 1982, IEEE T COMPUT, V31, P1054, DOI 10.1109/TC.1982.1675922
   LIN TY, 2002, P 26 IEEE INT C COMP, P26
   Meeuwsen MJ, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P124
   Oliver J, 2004, CONF PROC INT SYMP C, P150
   SUGA A, 2000, P INT C ISSCC 2000, P240
   Sutton RA, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P62, DOI 10.1109/DAC.1998.724440
   TARIQ MF, 2002, P IEEE INT C COMM IC, V1, P522
   Taylor MB, 2003, ISSCC DIG TECH PAP I, V46, P170
   WHITBYSTREVENS C, 1990, IEEE MICRO, V10, P16, DOI 10.1109/40.62725
   Witek R, 1996, DIGEST OF PAPERS: COMPCON SPRING 96, FORTY-FIRST IEEE COMPUTER SOCIETY INTERNATIONAL CONFERENCE - INTELLECTUAL LEVERAGE, P188, DOI 10.1109/CMPCON.1996.501767
   Yu Z, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P378
   Yu Zhiyi., 2006, IEEE International Solid-State Circuits Conference (ISSCC'06), V49, P428
NR 20
TC 20
Z9 39
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2007
VL 27
IS 2
BP 34
EP 45
DI 10.1109/MM.2007.29
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 188II
UT WOS:000247913200006
DA 2024-07-18
ER

PT J
AU Alastruey, J
   Briz, JL
   Ibáñez, P
   Viñals, V
AF Alastruey, Jesus
   Briz, Jose Luis
   Ibanez, Pablo
   Vinals, Victor
TI Software demand, hardware supply
SO IEEE MICRO
LA English
DT Article
AB Do the demands of new software outpace developments in hardware? Experiments with the behavior of spec CPU on-chip caches and data collection from a wide range of processors over time address this question and illuminate trends in software and hardware evolution.
C1 Univ Zaragoza, Dept Informat & Ingn Sistemas, Zaragoza 50018, Spain.
C3 University of Zaragoza
RP Briz, JL (corresponding author), Univ Zaragoza, Dept Informat & Ingn Sistemas, MAria de Luna 1, Zaragoza 50018, Spain.
EM briz@unizar.es
RI Ibáñez, Pablo/F-4214-2016; Alastruey-Benedé, Jesús/AAA-1773-2019; Briz
   Velasco, Jose Luis/M-1437-2014; Vinals Yufera, Victor/F-6451-2016
OI Ibáñez, Pablo/0000-0002-5916-7898; Alastruey-Benedé,
   Jesús/0000-0003-4164-5078; Briz Velasco, Jose Luis/0000-0001-5940-9837;
   Vinals Yufera, Victor/0000-0002-5976-1352
CR CMELIK RF, 1994, P 1994 ACM SIGMETRIC, P128
   Flynn M.J., 1995, COMPUTER ARCHITECTUR, V1st
   GELSINGER PP, 2001, P IEEE INT SOL STAT, P22
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Moore G. E., 1965, Cramming more components onto integrated circuits
   MOORE GE, P IEEE INT SOL STAT
   Moore GE, P IEEE INT EL DEV M, P11
   MYHRVOLD N, 1997, COMMUNICATION
   Schaller RR, 1997, IEEE SPECTRUM, V34, P52, DOI 10.1109/6.591665
   *SEM IND ASS, 2003 INT TECHN ROADM
   THIEBAUT D, 1987, ACM T COMPUT SYST, V5, P305, DOI 10.1145/29868.32979
NR 11
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2006
VL 26
IS 4
BP 72
EP 82
DI 10.1109/MM.2006.80
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 074DC
UT WOS:000239791900010
DA 2024-07-18
ER

PT J
AU Beecroft, J
   Addison, D
   Hewson, D
   McLaren, M
   Roweth, D
   Petrini, F
   Nieplocha, J
AF Beecroft, J
   Addison, D
   Hewson, D
   McLaren, M
   Roweth, D
   Petrini, F
   Nieplocha, J
TI QsNet<SUP>II</SUP>:: Defining high-performance network design
SO IEEE MICRO
LA English
DT Article
AB QSNET(II) optimizes interprocessor communication in systems built from standard server building blocks. Its short-message processing unit permits fast injection of small messages, providing ultra-low latency and scalability to thousands of nodes.
C1 Quadrics Ltd, Hardware Dev Team, Bristol BS1 2AA, Avon, England.
RP Quadrics Ltd, Hardware Dev Team, 1 Bridewell St, Bristol BS1 2AA, Avon, England.
EM jon@quadrics.com
CR APRA E, 2005, MWCHEM COMPUTATIONAL
   BEECROFT J, 1994, PARALLEL COMPUT, V20, P1627, DOI 10.1016/0167-8191(94)90061-2
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   DUBNICKI C, API PERFORMANCE VMMC
   FERNANDEZ J, 2003, P SUPER C, P57
   FRACHTENBERG E, 2002, P SUP C, P1
   GEOFFRAY P, 1999, P SUP C
   GRAHAM RL, 2002, P 16 INT C SUP, P77
   HIVAM P, 2001, P SUP C, P49
   Kendall RA, 2000, COMPUT PHYS COMMUN, V128, P260, DOI 10.1016/S0010-4655(00)00065-5
   LIU J, 2003, P SUPERCOMPUTING, P58
   PAKIN S, 1995, P SUP C, V2
   Petrini F, 2002, IEEE MICRO, V22, P46, DOI 10.1109/40.988689
   Petrini F, 2001, IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, PROCEEDINGS, P24, DOI 10.1109/NCA.2001.962513
   RAOUL AF, 1998, COMPUTER, V31, P53
   ROWETH D, OPTIMIZED COLLECTIVE
   Snir M., 1998, MPI-the complete reference: the MPI core, V1
   Tezuka H, 1997, LECT NOTES COMPUT SC, V1225, P708, DOI 10.1007/BFb0031642
   VONEICKEN T, 1992, P INT S COMP ARCH
   Welsh Matt., 1997, Incorporating Memory Management into User-Level Network Interfaces
   [No title captured]
NR 21
TC 26
Z9 31
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2005
VL 25
IS 4
BP 34
EP 47
DI 10.1109/MM.2005.75
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 956CG
UT WOS:000231275900005
DA 2024-07-18
ER

PT J
AU Srinivasan, J
   Adve, SV
   Bose, P
   Rivers, JA
AF Srinivasan, J
   Adve, SV
   Bose, P
   Rivers, JA
TI Lifetime reliability: Toward an architectural solution
SO IEEE MICRO
LA English
DT Article
AB As scaling threatens to erode reliability standards, lifetime reliability must become a first-class design constraint. Microarchitectural intervention offers a novel way to manage lifetime reliability without significantly sacrificing cost and performance.
C1 Univ Illinois, CS Dept, Urbana, IL 61801 USA.
   IBM Corp, TJ Watson Res Ctr, Armonk, NY 10504 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   International Business Machines (IBM)
RP Univ Illinois, CS Dept, 401 N Goodwin Ave, Urbana, IL 61801 USA.
EM srinivsn@cs.uiuc.edu
CR Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   HUGHES CJ, 2002, COMPUTER         FEB, P40
   *INT SEM TECH TRAN, 2003, 03024377ATR INT SEM
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   SASANKA R, 2002, P 10 INT C ARCH SUPP, P144
   SESHAN K, 1998, INT TECHN J
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Srinivasan J, 2004, CONF PROC INT SYMP C, P276
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   SRINIVASAN J, 2005, P INT S COMP ARCH IE
   Trivedi K. S., 1982, PROBABILITY STAT REL
   WU EY, 2002, SOLID STATE ELEC NOV, P1787
   Zafar S., 2004, Symposia VLSI Technology and Circuits, P45
   2002, JOINT ELECT DEVICE E
NR 15
TC 115
Z9 130
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2005
VL 25
IS 3
BP 70
EP 80
DI 10.1109/MM.2005.54
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 937NZ
UT WOS:000229934100008
DA 2024-07-18
ER

PT J
AU Liu, JX
   Mamidala, A
   Vishnu, A
   Panda, DK
AF Liu, JX
   Mamidala, A
   Vishnu, A
   Panda, DK
TI Evaluating InfiniBand performance with PCI express
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
AB INFINIBAND HOST CHANNEL ADAPTERS (HCAs) WITH PCI EXPRESS ACHIEVE 20 To 30 PERCENT LOWER LATENCY FOR SMALL MESSAGES COMPARED WITH HCAS USING 64-BIT, 133-MHZ PCI-X INTERFACES. PCI EXPRESS ALSO IMPROVES PERFORMANCE AT THE MPI LEVEL, ACHIEVING A LATENCY OF 4.1 mu S FOR SMALL MESSAGES. IT CAN ALSO IMPROVE MPI COLLECTIVE COMMUNICATION AND BANDWIDTH-BOUND MPI APPLICATION PERFORMANCE.
C1 IBM Corp, TJ Watson Res Ctr, Hawthorne, NY 10532 USA.
   Ohio State Univ, Columbus, OH 43210 USA.
C3 International Business Machines (IBM); University System of Ohio; Ohio
   State University
RP IBM Corp, TJ Watson Res Ctr, 19 Skyline Dr, Hawthorne, NY 10532 USA.
EM jl@us.ibm.com
CR [Anonymous], 1999, Using MPI: Portable Parallel Programming with the Message Passing Interface
   BANIKAZEMI M, 2001, P INTL PARALLEL DIST, P10024
   BELL C, 2003, P INT PARALLEL DISTR, pA28
   Chandrasekaran B, 2003, LECT NOTES COMPUT SC, V2794, P29
   Dunning D, 1998, IEEE MICRO, V18, P66, DOI 10.1109/40.671404
   Hurwitz J, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.1268985
   LIU J, 2003, P SUPERCOMPUTING, P58
   LIU J., 2004, SUPERCOMPUTING 2004, P33
   Liu JX, 2004, INT J PARALLEL PROG, V32, P167, DOI 10.1023/B:IJPP.0000029272.69895.c1
   Liu JX, 2004, IEEE MICRO, V24, P42, DOI 10.1109/MM.2004.1268994
   *MVAPICH, MPI INFINIBAND VAPI
   Petrini F, 2002, IEEE MICRO, V22, P46, DOI 10.1109/40.988689
NR 12
TC 17
Z9 19
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 20
EP 29
DI 10.1109/MM.2005.9
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905ZO
UT WOS:000227610500005
DA 2024-07-18
ER

PT J
AU Skadron, K
   Stan, MR
   Huang, W
   Velusamy, S
   Sankaranarayanan, K
   Tarjan, D
AF Skadron, K
   Stan, MR
   Huang, W
   Velusamy, S
   Sankaranarayanan, K
   Tarjan, D
TI Temperature-aware computer systems: Opportunities and challenges
SO IEEE MICRO
LA English
DT Article
AB TEMPERATURE-AWARE DESIGN TECHNIQUES HAVE AN IMPORTANT ROLE TO PLAY IN ADDITION TO TRADITIONAL TECHNIQUES LIKE POWER-AWARE DESIGN AND PACKAGE- AND BOARD-LEVEL THERMAL ENGINEERING. THESE AUTHORS DEFINE THE ROLE OF ARCHITECTURE TECHNIQUES AND DESCRIBE HOTSPOT, AN ACCURATE YET FAST THERMAL MODEL SUITABLE FOR COMPUTER ARCHITECTURE RESEARCH.
C1 Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
   Univ Virginia, Dept Elect & Comp Engn, Charlottesville, VA USA.
C3 University of Virginia; University of Virginia
RP Univ Virginia, Dept Comp Sci, 151 Engineers Way,POB 400740, Charlottesville, VA 22903 USA.
EM skadron@cs.virginia.edu
RI Skadron, Kevin/AAG-8835-2020; Skadron, Kevin/AAE-5987-2022; Stan,
   Mircea/L-6219-2019
OI Skadron, Kevin/0000-0002-8091-9302; Stan, Mircea/0000-0003-0577-9976
CR Bakker A., 2000, HIGH ACCURACY CMOS S
   BELLOSA F, 2003, P 2003 WORKSH COMP O
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Ganapathy S, 2003, PROCEEDINGS OF THE 2003 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P1013, DOI 10.1109/WSC.2003.1261524
   Gunther S.H., 2001, INTEL TECHNOLOGY FEB
   Huang M, 2000, INT SYMP MICROARCH, P202, DOI 10.1109/MICRO.2000.898071
   Lee S., 1995, ASMEJSME THERMAL ENG, V4, P199
   Lim CH, 2002, PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P517, DOI 10.1109/ISQED.2002.996797
   ROHOU E, 1999, P 2 WORKSH COMP OP S
   SKADRON K, P 8 INT S HIGH PERF, P17
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   STAN MR, 2003, MICROELECTRONICS J C
   VISWANATH R, 2000, INT TECHNOLOGY J AUG
NR 14
TC 66
Z9 81
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 52
EP 61
DI 10.1109/MM.2003.1261387
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700009
DA 2024-07-18
ER

PT J
AU Angstadt, K
   Tracy, T
   Skadron, K
   Jeannin, JB
   Weimer, W
AF Angstadt, Kevin
   Tracy, Tommy
   Skadron, Kevin
   Jeannin, Jean-Baptiste
   Weimer, Westley
TI Synthesizing Legacy String Code for FPGAs Using Bounded Automata
   Learning
SO IEEE MICRO
LA English
DT Article
DE Kernel; Field programmable gate arrays; Codes; Software; Learning
   automata; Programming; Automata
AB The adoption of hardware accelerators, such as field-programmable gate arrays, into general-purpose computation pipelines continues to expand, but programming models for these devices lag far behind their central processing unit (CPU) counterparts. While high-level synthesis (HLS) can help port some legacy software, many programs perform poorly without manual, architecture-specific optimization. We propose an end-to-end approach combining dynamic and static analyses to learn a model of functional behavior for off-the-shelf legacy code and synthesize a hardware description from this model. Our prototype implementation can correctly learn functionality for string kernels that recognize regular languages and provides a near approximation otherwise. We evaluate our prototype tool on a benchmark suite of real world, legacy string functions mined from GitHub and successfully synthesize-without modification or annotation-over 80% (72% exactly and a further 11% approximately). Traditional HLS, only after extensive modification and custom testbench generation, can synthesize the same number of benchmarks, but with results that have higher hardware requirements and lower maximum clock rates.
C1 [Angstadt, Kevin] St Lawrence Univ, Comp Sci, Canton, NY 13617 USA.
   [Tracy, Tommy] Univ Virginia, Comp Sci Dept, Charlottesville, VA 22904 USA.
   [Skadron, Kevin] Univ Virginia, Comp Sci, Charlottesville, VA 22904 USA.
   [Jeannin, Jean-Baptiste] Univ Michigan, Aerosp Engn, Ann Arbor, MI 48109 USA.
   [Weimer, Westley] Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
C3 Saint Lawrence University; University of Virginia; University of
   Virginia; University of Michigan System; University of Michigan;
   University of Michigan System; University of Michigan
RP Angstadt, K (corresponding author), St Lawrence Univ, Comp Sci, Canton, NY 13617 USA.
EM kangstadt@stlawu.edu; tjt7a@virginia.edu; skadron@virginia.edu;
   jeannin@umich.edu; weimerw@umich.edu
OI Tracy II, Tommy/0000-0002-9872-0246; Weimer,
   Westley/0000-0001-6749-2204; Skadron, Kevin/0000-0002-8091-9302;
   Angstadt, Kevin/0000-0002-0104-5257
FU NSF [CCF-1629450, CCF-1763674, CCF-1908633]; AFRL [FA8750-19-1-0501];
   Jefferson Scholars Foundation; CRISP, one of six centers in JUMP, a
   Semiconductor Research Corporation (SRC) program - DARPA
FX This work was supported in part by NSF under Grants CCF-1629450,
   CCF-1763674, and CCF-1908633; in part by AFRL under Contract
   FA8750-19-1-0501; in part by Jefferson Scholars Foundation; and in part
   by CRISP, one of six centers in JUMP, a Semiconductor Research
   Corporation (SRC) program sponsored by DARPA.
CR Ammons G, 2003, ACM SIGPLAN NOTICES, V38, P182, DOI 10.1145/780822.781152
   ANGLUIN D, 1987, INFORM COMPUT, V75, P87, DOI 10.1016/0890-5401(87)90052-6
   Angstadt K, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P235, DOI 10.1145/3373376.3378503
   [Anonymous], SDACCEL DEV ENV XILI
   [Anonymous], Khronos opencl registry
   [Anonymous], STRINGS SMT LIB SAT
   Beyer Dirk, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P184, DOI 10.1007/978-3-642-22110-1_16
   Biere A, 2009, FRONT ARTIF INTEL AP, V185, P457, DOI 10.3233/978-1-58603-929-5-457
   Collie B, 2021, INT CONFER PARA, P60, DOI 10.1109/PACT52795.2021.00012
   Huang YW, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P199
   Lahti S, 2019, IEEE T COMPUT AID D, V38, P898, DOI 10.1109/TCAD.2018.2834439
   Nane R, 2016, IEEE T COMPUT AID D, V35, P1591, DOI 10.1109/TCAD.2015.2513673
   Rahimi R, 2020, ANN IEEE SYM FIELD P, P138, DOI 10.1109/FCCM48280.2020.00027
   Vaandrager F, 2017, COMMUN ACM, V60, P85, DOI 10.1145/2967606
   Zohouri HR, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P409, DOI 10.1109/SC.2016.34
NR 15
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 70
EP 77
DI 10.1109/MM.2022.3178037
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O3EQ
UT WOS:000854586200001
DA 2024-07-18
ER

PT J
AU Ejjeh, A
   Councilman, A
   Kothari, A
   Kotsifakou, M
   Medvinsky, L
   Noor, AR
   Sharif, H
   Zhao, YF
   Adve, S
   Misailovic, S
   Adve, V
AF Ejjeh, Adel
   Councilman, Aaron
   Kothari, Akash
   Kotsifakou, Maria
   Medvinsky, Leon
   Noor, Abdul Rafae
   Sharif, Hashim
   Zhao, Yifan
   Adve, Sarita
   Misailovic, Sasa
   Adve, Vikram
TI HPVM: Hardware-Agnostic Programming for Heterogeneous Parallel Systems
SO IEEE MICRO
LA English
DT Article
AB We present Heterogeneous Parallel Virtual Machine (HPVM), a compiler framework for hardware-agnostic programming on heterogeneous compute platforms. HPVM introduces a hardware-agnostic parallel intermediate representation with constructs for the hierarchical task, data, and pipeline parallelism, including dataflow parallelism, and supports multiple front-end languages. In addition, HPVM provides optimization passes that navigate performance, energy, and accuracy tradeoffs, and includes retargetable back ends for a wide range of diverse hardware targets, including central processing units, graphics processing units, domain-specific accelerators, and field-programmable gate arrays. Across diverse hardware platforms, HPVM optimizations provide significant performance and energy improvements, while preserving object-code portability. With these capabilities, HPVM facilitates developers, domain experts, and hardware vendors in programming modern heterogeneous systems.
C1 [Ejjeh, Adel; Councilman, Aaron; Kothari, Akash; Medvinsky, Leon; Noor, Abdul Rafae; Sharif, Hashim; Zhao, Yifan; Adve, Sarita; Misailovic, Sasa; Adve, Vikram] Univ Illinois, Urbana, IL 61801 USA.
   [Kotsifakou, Maria] Runtime Verificat Inc, Champaign, IL 61820 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Ejjeh, A (corresponding author), Univ Illinois, Urbana, IL 61801 USA.
EM aejjeh@illinois.edu; aaronjc4@illinois.edu; akashk4@illinois.edu;
   maria.kotsifakou@runtimeverification.com; leonkm2@illinois.edu;
   arnoor2@illinois.edu; hsharif3@illinois.edu; yifanz16@illinois.edu;
   sadve@illinois.edu; misailo@illinois.edu; vadve@illinois.edu
FU NSF [CCF 13-02641, CCF 16-19245]; Semiconductor Research Corporation;
   DARPA through the Center for Future Architectures Research (C-FAR);
   Intel Corp.; Amazon AWS Machine Learning Research Awards; Amazon
   Research Awards Programs; Applications Driving Architectures (ADA)
   center
FX This work was supported in part by NSF under Grants CCF 13-02641 and CCF
   16-19245, in part by the Semiconductor Research Corporation and DARPA
   through the Center for Future Architectures Research (C-FAR) and the
   Applications Driving Architectures (ADA) center, in part by Intel Corp.
   through DARPA DSSoC Program, and in part by the Amazon AWS Machine
   Learning Research Awards and Amazon Research Awards Programs.
CR Adve V, 2012, PROC USENIX WORKSHOP
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Dasgupta S, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P655, DOI 10.1145/3385412.3385964
   Ejjeh A., 2022, PROC IEEE INT C APPL
   Koeplinger D, 2018, ACM SIGPLAN NOTICES, V53, P296, DOI [10.1145/3296979.3192379, 10.1145/3192366.3192379]
   Kotsifakou M, 2018, ACM SIGPLAN NOTICES, V53, P68, DOI 10.1145/3200691.3178493
   Mantovani P., 2020, P ICCAD, P1
   Nardi L, 2019, I S MOD ANAL SIM COM, P347, DOI 10.1109/MASCOTS.2019.00045
   Sharif Hashim, 2021, PPoPP '21: Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, P262, DOI 10.1145/3437801.3446108
   Sharif H, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3360612
   Srivastava P, 2018, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA.2018.00015
   Zmora N, 2019, Arxiv, DOI arXiv:1910.12232
NR 13
TC 2
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 108
EP 117
DI 10.1109/MM.2022.3186547
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200011
DA 2024-07-18
ER

PT J
AU Liu, X
   Chen, SW
   Nardari, GV
   Qu, C
   Ojeda, FC
   Taylor, CJ
   Kumar, V
AF Liu, Xu
   Chen, Steven W.
   Nardari, Guilherme, V
   Qu, Chao
   Ojeda, Fernando Cladera
   Taylor, Camillo J.
   Kumar, Vijay
TI Challenges and Opportunities for Autonomous Micro-UAVs in Precision
   Agriculture
SO IEEE MICRO
LA English
DT Article
AB Mobile robots such as unmanned ground vehicles (UGVs) and unmanned aerial vehicles (UAVs) are increasingly used for precision agriculture. While UGVs have larger payload capabilities and longer operation time, they are limited to 2-D space. This makes UAVs better suited for tasks that require fast coverage, harsh terrain traversal, and high altitude or multilevel operation. However, it remains a challenging task to develop a reliable yet fully autonomous UAV system that can actively extract actionable information in large-scale cluttered agricultural environments. Such a system will have to estimate its own poses, build a map of the environment, navigate through obstacles, and act to gather information with limited onboard computation and battery life. In this survey, we first review recent advances in UAV hardware and software, ranging from novel platforms and sensors to state-of-the-art autonomous navigation, object detection and segmentation, robot localization, and mapping algorithms related to agriculture. We then provide a list of challenges in each field and potential opportunities for the broader adoption of UAVs in precision agriculture.
C1 [Liu, Xu] Univ Penn, Mech Engn & Appl Mech, Gen Robot Automat Sensing & Percept Lab GRASP Lab, Philadelphia, PA 19104 USA.
   [Chen, Steven W.] Univ Penn, Comp & Informat Sci, Gen Robot Automat Sensing & Percept Lab GRASP Lab, Philadelphia, PA 19104 USA.
   [Nardari, Guilherme, V] Univ Sao Paulo, BR-13566590 Sao Paulo, Brazil.
   [Qu, Chao; Ojeda, Fernando Cladera] Univ Penn, Comp & Informat Sci, GRASP Lab, Philadelphia, PA 19104 USA.
   [Taylor, Camillo J.] Univ Penn, Comp & Informat Sci Dept, Philadelphia, PA 19104 USA.
   [Kumar, Vijay] Univ Penn, Dept Mech Engn, Philadelphia, PA 19104 USA.
   [Kumar, Vijay] Univ Penn, Dept Mech Engn & Appl Mech Comp & Informat, Philadelphia, PA 19104 USA.
   [Kumar, Vijay] Univ Penn, Dept Elect & Syst Engn, Philadelphia, PA 19104 USA.
C3 University of Pennsylvania; University of Pennsylvania; Universidade de
   Sao Paulo; University of Pennsylvania; University of Pennsylvania;
   University of Pennsylvania; University of Pennsylvania; University of
   Pennsylvania
RP Liu, X (corresponding author), Univ Penn, Mech Engn & Appl Mech, Gen Robot Automat Sensing & Percept Lab GRASP Lab, Philadelphia, PA 19104 USA.
EM liuxu@seas.upenn.edu; chenste@seas.upenn.edu; guinardari@usp.br;
   quchao@seas.upenn.edu; fclad@seas.upenn.edu; cjtaylor@seas.upenn.edu;
   kumar@seas.upenn.edu
RI Liu, Xu/HJI-6967-2023; Cladera, Fernando/HKN-9360-2023; Kumar,
   Vinod/HOF-0388-2023; Cladera, Fernando/HKP-2492-2023
OI Cladera, Fernando/0000-0002-7339-5475; Kumar, Vijay/0000-0002-3902-9391;
   Nardari, Guilherme/0000-0003-2164-6196; Liu, Xu/0000-0003-3155-0171
FU IoT4Ag Engineering Research Center - National Science Foundation (NSF)
   [EEC-1941529]; C-BRIC, a Semiconductor Research Corporation Joint
   University Microelectronics Program; DARPA
FX This work was supported in part by the IoT4Ag Engineering Research
   Center funded by the National Science Foundation (NSF) under NSF
   Cooperative Agreement EEC-1941529 and in part by C-BRIC, a Semiconductor
   Research Corporation Joint University Microelectronics Program
   cosponsored by DARPA.
CR [Anonymous], IEEE SPECTRUM
   [Anonymous], 2017, J FIELD ROBOT, DOI DOI 10.1002/rob.21699
   Bargoti Suchet, 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA), P3626, DOI 10.1109/ICRA.2017.7989417
   Chebrolu Nived, 2019, 2019 International Conference on Robotics and Automation (ICRA), P1787, DOI 10.1109/ICRA.2019.8794030
   Chen SW, 2020, IEEE ROBOT AUTOM LET, V5, P612, DOI 10.1109/LRA.2019.2963823
   Chen SW, 2017, IEEE ROBOT AUTOM LET, V2, P781, DOI 10.1109/LRA.2017.2651944
   Dong WB, 2020, J FIELD ROBOT, V37, P97, DOI 10.1002/rob.21876
   Gallego G, 2022, IEEE T PATTERN ANAL, V44, P154, DOI 10.1109/TPAMI.2020.3008413
   Guo YL, 2021, IEEE T PATTERN ANAL, V43, P4338, DOI 10.1109/TPAMI.2020.3005434
   Häni N, 2020, IEEE ROBOT AUTOM LET, V5, P852, DOI 10.1109/LRA.2020.2965061
   Kamilaris A, 2018, COMPUT ELECTRON AGR, V147, P70, DOI 10.1016/j.compag.2018.02.016
   Kong FZ, 2021, IEEE ROBOT AUTOM LET, V6, P7869, DOI 10.1109/LRA.2021.3101877
   Liu X, 2018, IEEE INT C INT ROBOT, P1045, DOI 10.1109/IROS.2018.8594239
   Mohta K, 2018, IEEE INT CONF ROBOT, P7832
   Mohta K, 2018, J FIELD ROBOT, V35, P101, DOI 10.1002/rob.21774
   Mulgaonkar Y, 2014, PROC SPIE, V9083, DOI 10.1117/12.2051112
   Nardari GV, 2021, IEEE ROBOT AUTOM LET, V6, P279, DOI 10.1109/LRA.2020.3039217
   O'Grady NP, 2002, CLIN INFECT DIS, V35, P1281, DOI 10.1086/502007
   Oleynikova H, 2020, J FIELD ROBOT, V37, P642, DOI 10.1002/rob.21950
   Radoglou-Grammatikis P, 2020, COMPUT NETW, V172, DOI 10.1016/j.comnet.2020.107148
   Tian YL, 2020, INT J ROBOT RES, V39, P1201, DOI 10.1177/0278364920929398
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
NR 22
TC 10
Z9 10
U1 5
U2 27
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 61
EP 68
DI 10.1109/MM.2021.3134744
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500009
OA hybrid
DA 2024-07-18
ER

PT J
AU Vasiljevic, J
   Bajic, L
   Capalija, D
   Sokorac, S
   Ignjatovic, D
   Bajic, L
   Trajkovic, M
   Hamer, I
   Matosevic, I
   Cejkov, A
   Aydonat, U
   Zhou, T
   Gilani, SZ
   Paiva, A
   Chu, J
   Maksimovic, D
   Chin, SA
   Moudallal, Z
   Rakhmati, A
   Nijjar, S
   Bhullar, A
   Drazic, B
   Lee, C
   Sun, J
   Kwong, KM
   Connolly, J
   Dooley, M
   Farooq, H
   Chen, JYT
   Walker, M
   Dabiri, K
   Mabee, K
   Lal, RS
   Rajatheva, N
   Retnamma, R
   Karodi, S
   Rosen, D
   Munoz, E
   Lewycky, A
   Knezevic, A
   Kim, R
   Rui, A
   Drouillard, A
   Thompson, D
AF Vasiljevic, Jasmina
   Bajic, Ljubisa
   Capalija, Davor
   Sokorac, Stanislav
   Ignjatovic, Dragoljub
   Bajic, Lejla
   Trajkovic, Milos
   Hamer, Ivan
   Matosevic, Ivan
   Cejkov, Aleksandar
   Aydonat, Utku
   Zhou, Tony
   Gilani, Syed Zohaib
   Paiva, Armond
   Chu, Joseph
   Maksimovic, Djordje
   Chin, Stephen Alexander
   Moudallal, Zahi
   Rakhmati, Akhmed
   Nijjar, Sean
   Bhullar, Almeet
   Drazic, Boris
   Lee, Charles
   Sun, James
   Kwong, Kei-Ming
   Connolly, James
   Dooley, Miles
   Farooq, Hassan
   Chen, Joy Yu Ting
   Walker, Matthew
   Dabiri, Keivan
   Mabee, Kyle
   Lal, Rakesh Shaji
   Rajatheva, Namal
   Retnamma, Renjith
   Karodi, Shripad
   Rosen, Daniel
   Munoz, Emilio
   Lewycky, Andrew
   Knezevic, Aleksandar
   Kim, Raymond
   Rui, Allan
   Drouillard, Alexander
   Thompson, David
TI IBM's POWER10 Processor
SO IEEE MICRO
LA English
DT Article
DE Bandwidth; Servers; Protocols; Throughput; Program processors; Memory
   management; Integrated circuit interconnections
AB The IBM POWER10 processor represents the 10th generation of the POWER family of enterprise computing engines. It is built on a balance of computation and bandwidth, delivered by powerful processing cores and intrachip interconnect, respectively. Multiple system interconnect infrastructures support configurations with up to 16 processor chips and up to 1920 simultaneous threads of execution, as well as an expansive memory system with up to 2 Petabytes of addressing space. Cross-system memory sharing and coherent accelerator attach are also supported. The POWER10 processing core has been significantly enhanced over its POWER9 predecessor, including the addition of an all-new matrix math engine. Throughput gains from POWER9 to POWER10 average 30% at the core level and three-fold at the socket level. Those gains can reach ten- or twenty-fold at the socket level for matrix-intensive computations.
C1 [Vasiljevic, Jasmina; Bajic, Ljubisa; Capalija, Davor; Sokorac, Stanislav; Ignjatovic, Dragoljub; Bajic, Lejla; Trajkovic, Milos; Hamer, Ivan; Matosevic, Ivan; Cejkov, Aleksandar; Aydonat, Utku; Zhou, Tony; Gilani, Syed Zohaib; Paiva, Armond; Chu, Joseph; Maksimovic, Djordje; Chin, Stephen Alexander; Moudallal, Zahi; Rakhmati, Akhmed; Nijjar, Sean; Bhullar, Almeet; Drazic, Boris; Lee, Charles; Sun, James; Kwong, Kei-Ming; Connolly, James; Dooley, Miles; Farooq, Hassan; Chen, Joy Yu Ting; Walker, Matthew; Dabiri, Keivan; Mabee, Kyle; Lal, Rakesh Shaji; Rajatheva, Namal; Retnamma, Renjith; Karodi, Shripad; Rosen, Daniel; Munoz, Emilio; Lewycky, Andrew; Knezevic, Aleksandar; Kim, Raymond; Rui, Allan; Drouillard, Alexander; Thompson, David] Tenstorrent Inc, Toronto, ON M3C 2G9, Canada.
RP Vasiljevic, J (corresponding author), Tenstorrent Inc, Toronto, ON M3C 2G9, Canada.
RI Chu, Joseph/IAP-6176-2023
OI Vasiljevic, Jasmina/0000-0002-2527-4230
CR [Anonymous], 2020, FAST BLOCK SPARSE MA
   Chen Zhourong, 2019, YOU LOOK TWICE GATER
   Gale T, 2020, Sparse gpu kernels for deep learning
   Karpathy A., 2017, Software 2.0'
   OpenAI, 2018, AI AND COMPUTE
   Sanh Victor, 2020, Movement pruning: Adaptive sparsity by finetuning
   Shazeer N., 2017, P INT C LERN REPR
   Stanford HAI, 2019, ART INT IND REP 2019
NR 8
TC 10
Z9 10
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 50
EP 55
DI 10.1109/MM.2021.3061912
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200009
OA hybrid
DA 2024-07-18
ER

PT J
AU Jacobi, C
   Webb, C
AF Jacobi, Christian
   Webb, Charles
TI History of IBM Z Mainframe Processors
SO IEEE MICRO
LA English
DT Article
DE Pipelines; Hardware; Out of order; Business
AB IBM Z is both the oldest and among the most modern of computing platforms. Launched as S/360 in 1964, the mainframe became synonymous with large-scale computing for business and remains the workhorse of enterprise computing for businesses worldwide. Most of the world's largest banks, insurers, retailers, airlines, and enterprises from many other industries have IBM Z at the center of their IT infrastructure. This article presents an overview of the evolution of the IBM Z microprocessors over the past six generations. The article discusses some of the underlying workload characteristics and how these have influenced the microarchitecture enhancements driving the performance and capacity improvements. The article then describes how the focus shifted over time from speeds and feeds to new features, functions, and accelerators, and presents some examples on improved availability, enhanced security and cryptography, and embedded data compression acceleration.
C1 [Jacobi, Christian; Webb, Charles] IBM Syst, Armonk, NY 10504 USA.
RP Jacobi, C (corresponding author), IBM Syst, Armonk, NY 10504 USA.
EM cjacobi@us.ibm.com; cfw@us.ibm.com
CR [Anonymous], 1968, A2269161 IBM
   Jordan M, 2018, IBM J RES DEV, V62, DOI 10.1147/JRD.2018.2795898
   TOMASULO RM, 1967, IBM J RES DEV, V11, P25, DOI 10.1147/rd.111.0025
   Walters CR, 2018, IBM J RES DEV, V62, DOI 10.1147/JRD.2018.2798340
   Webb CF, 1997, IBM J RES DEV, V41, P463, DOI 10.1147/rd.414.0463
NR 5
TC 5
Z9 5
U1 1
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2020
VL 40
IS 6
BP 50
EP 57
DI 10.1109/MM.2020.3017107
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5BG
UT WOS:000582591600007
DA 2024-07-18
ER

PT J
AU Maas, M
AF Maas, Martin
TI A Taxonomy of ML for Systems Problems
SO IEEE MICRO
LA English
DT Article
DE Taxonomy; Neural networks; Machine learning; Hardware; Adaptation
   models; Learning systems
AB Machine learning has the potential to significantly improve systems, but only under certain conditions. We describe a taxonomy to help identify whether or not machine learning should be applied to particular systems problems, and which approaches are most promising. We believe that this taxonomy can help practitioners and researchers decide how to most effectively use machine learning in their systems, and provide the community with a framework and vocabulary to discuss different approaches for applying machine learning in systems.
C1 [Maas, Martin] Google Res, Brain Team, Mountain View, CA 94043 USA.
C3 Google Incorporated
RP Maas, M (corresponding author), Google Res, Brain Team, Mountain View, CA 94043 USA.
EM mmaas@google.com
CR [Anonymous], 2020, SUPPLEMENTARY MAT BI
   [Anonymous], 2017, CORR
   Berger DS, 2018, HOTNETS-XVII: PROCEEDINGS OF THE 2018 ACM WORKSHOP ON HOT TOPICS IN NETWORKS, P134, DOI 10.1145/3286062.3286082
   Delimitrou C, 2014, ACM SIGPLAN NOTICES, V49, P127, DOI 10.1145/2541940.2541941
   Hashemi M, 2018, PR MACH LEARN RES, V80
   Maas M, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P541, DOI 10.1145/3373376.3378525
   Mendis C., 2019, P ADV NEUR INF PROC, V32, P14625
   Mendis C., 2019, PR MACH LEARN RES
   Neumann T., 2017, CASE B TREE INDEX ST
   Shah N, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P627, DOI 10.1145/3287624.3287696
   Zhou G., 2019, PROC ML SYST WORKSHO
NR 11
TC 9
Z9 10
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2020
VL 40
IS 5
BP 8
EP 16
DI 10.1109/MM.2020.3012883
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NM0IW
UT WOS:000567789900003
OA hybrid
DA 2024-07-18
ER

PT J
AU Dangwal, D
   Tzimpragos, G
   Sherwood, T
AF Dangwal, Deeksha
   Tzimpragos, Georgios
   Sherwood, Timothy
TI Agile Hardware Development and Instrumentation With PyRTL
SO IEEE MICRO
LA English
DT Article
DE Hardware; Python; Libraries; Testing; Tools; Generators; Adders
AB Domain-specific architectures have emerged as a promising solution to meet growing technology demands but with this comes an urgent need to improve hardware methodologies which often have long design cycles, rely on closed source and expensive tools, and have high nonrecurring engineering costs. In this article, we describe how our work developing PyRTL, an open source Python-based Hardware Development Toolkit, has proven to be a powerful agile hardware development and analysis tool with the features to improve current methodologies. We describe how this toolkit-driven approach encourages hardware reuse using modern object-oriented programming features and present an examination of its custom intermediate representation for hardware debugging, analysis, and instrumentation. This approach has proven useful in supporting fast design iteration in a variety of domains including cryptography and machine learning.
C1 [Dangwal, Deeksha] Univ Calif Santa Barbara, Dept Comp Sci, Comp Architecture, Santa Barbara, CA 93106 USA.
   [Tzimpragos, Georgios] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
   [Sherwood, Timothy] Univ Calif Santa Barbara, Comp Sci, Santa Barbara, CA 93106 USA.
   [Sherwood, Timothy] Univ Calif Santa Barbara, Res, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara;
   University of California System; University of California Santa Barbara;
   University of California System; University of California Santa Barbara;
   University of California System; University of California Santa Barbara
RP Dangwal, D (corresponding author), Univ Calif Santa Barbara, Dept Comp Sci, Comp Architecture, Santa Barbara, CA 93106 USA.
EM deeksha@cs.ucsb.edu; gtzimpragos@cs.ucsb.edu; sherwood@cs.ucsb.edu
OI Tzimpragos, Georgios/0000-0002-0127-4703; Sherwood,
   Timothy/0000-0002-6550-6075
CR Aboye D, 2019, 2019 2ND WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING FOR EMBEDDED APPLICATIONS (EMC2 2019), P36, DOI 10.1109/EMC249363.2019.00015
   Baaij C, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P714, DOI 10.1109/DSD.2010.21
   Bachrach J, 2012, DES AUT CON, P1212
   Bjesse P., 1998, ICFP '98
   Clow J, 2017, I C FIELD PROG LOGIC
   Decaluwe J., 2004, Linux journal, P84
   Jiang S., 2018, Tech. Rep., P1
   Lockhart D, 2014, INT SYMP MICROARCH, P280, DOI 10.1109/MICRO.2014.50
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Tzimpragos G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P215, DOI 10.1145/3297858.3304036
   Wolf C., 2016, Yosys open synthesis suite
NR 11
TC 10
Z9 12
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 76
EP 84
DI 10.1109/MM.2020.2997704
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF8CZ
UT WOS:000545567000001
OA hybrid
DA 2024-07-18
ER

PT J
AU Vega, L
   Roesch, J
   McMahan, J
   Ceze, L
AF Vega, Luis
   Roesch, Jared
   McMahan, Joseph
   Ceze, Luis
TI LastLayer: Toward Hardware and Software Continuous Integration
SO IEEE MICRO
LA English
DT Article
DE Hardware; Software; Hardware design languages; Testing; Registers;
   Libraries; hardware simulation; hardware language interoperability;
   agile hardware design
AB This article presents LastLayer, an open-source tool that enables hardware and software continuous integration and simulation. Compared to traditional testing approaches based on the register transfer level abstraction, LastLayer provides a mechanism for testing Verilog designs with any programming language that supports the C foreign function interface. Furthermore, it supports a generic C interface that allows external programs convenient access to storage resources such as registers and memories in the design as well as control over the hardware simulation. Moreover, LastLayer achieves this software integration without requiring any hardware modification and automatically generates language bindings for these storage resources according to user specification. Using LastLayer, we evaluated two representative integration examples: a hardware adder written in Verilog operating over NumPy arrays, and a ReLu vector-accelerator written in Chisel processing tensors from PyTorch.
C1 [Vega, Luis] Univ Washington, Paul G Allen Sch Comp Sci & Engn, Seattle, WA 98195 USA.
   [Roesch, Jared; McMahan, Joseph; Ceze, Luis] Univ Washington, Seattle, WA 98195 USA.
C3 University of Washington; University of Washington Seattle; University
   of Washington; University of Washington Seattle
RP Vega, L (corresponding author), Univ Washington, Paul G Allen Sch Comp Sci & Engn, Seattle, WA 98195 USA.
EM vegaluis@cs.washington.edu
FU NSF [CCF-1518703]; CRISP, a center in JUMP, a Semiconductor Research
   Corporation program - DARPA
FX We would like to thank members of Sampa and SAMPL groups at the Allen
   School for their feedback on the work and manuscript. This work was
   supported in part by NSF under Grant CCF-1518703; in part by CRISP, a
   center in JUMP, a Semiconductor Research Corporation program sponsored
   by DARPA; and in part by the gifts from Xilinx, Intel (under CAPA),
   Oracle, Amazon, Qualcomm, Facebook, Futurewei, and other anonymous
   sources.
CR [Anonymous], 2020, RISC 5 FDN
   [Anonymous], 2020, DPI DIRECT PROGRAMMI
   [Anonymous], 2020, COCOTB COROUTINE BAS
   [Anonymous], 2020, AVALON INTERFACE SPE
   [Anonymous], 2020, MENT MOTH MOD MOTH
   [Anonymous], 2020, VERILATOR
   [Anonymous], 2020, ICARUS VERILOG
   [Anonymous], 2020, IBEX 32 BIT RISC 5 C
   [Anonymous], 2020, NumPy
   [Anonymous], 2020, SYNOPSYS VCS
   [Anonymous], 2020, AMBA AXI ACE PROT SP
   Bachrach J, 2012, DES AUT CON, P1212
   Clow J, 2017, I C FIELD PROG LOGIC
   Izraelevitz A, 2017, ICCAD-IEEE ACM INT, P209, DOI 10.1109/ICCAD.2017.8203780
   Lockhart D, 2014, INT SYMP MICROARCH, P280, DOI 10.1109/MICRO.2014.50
   Shahzad D, 2019, IEEE W CONTR MODEL, DOI [10.1109/FCCM.2019.00010, 10.1109/compel.2019.8769700]
   Sutherland S., 2020, VERILOG PLI IS DEAD
   Tasiran S, 2001, IEEE DES TEST COMPUT, V18, P36, DOI 10.1109/54.936247
NR 18
TC 2
Z9 2
U1 1
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 103
EP 110
DI 10.1109/MM.2020.2997610
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800012
OA hybrid
DA 2024-07-18
ER

PT J
AU Akgun, I
   Stow, D
   Xie, Y
AF Akgun, Itir
   Stow, Dylan
   Xie, Yuan
TI Network-on-Chip Design Guidelines for Monolithic 3-D Integration
SO IEEE MICRO
LA English
DT Article
ID ROUTER
AB Monolithic three-dimensional (M3D) integration is viewed as a promising improvement over through-silicon-via-based 3-D integration due to its greater inter-tier connectivity, higher circuit density, and lower parasitic capacitance. With M3D integration, network-on-chip (NoC) communication fabric can benefit from reduced link distances and improved intra-router efficiency. However, the sequential fabrication methods utilized for M3D integration impose unique interconnect requirements for each of the possible partitioning schemes at transistor, gate, and block granularities. Further, increased cell density introduces contention of available routing resources. Prior work on M3D NoCs has focused on the benefits of reduced distances, but has not considered these process-imposed circuit complications. In this article, NoC topology decisions are analyzed in conjunction with these M3D interconnect requirements to provide an equivalent architectural comparison between M3D partitioning schemes.
C1 [Akgun, Itir; Stow, Dylan; Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara
RP Akgun, I (corresponding author), Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
EM iakgun@ece.ucsb.edu; dstow@ucsb.edu; yuanxie@ece.ucsb.edu
RI Stow, Dylan/KHY-5907-2024
FU National Science Foundation [0903432, 1730309]; JUMP, an SRC program -
   DARPA; Direct For Computer & Info Scie & Enginr; Division Of Computer
   and Network Systems [1730309] Funding Source: National Science
   Foundation; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [0903432] Funding Source: National
   Science Foundation
FX This work was supported in part by the National Science Foundation under
   Grant 0903432, Grant 1730309, and by JUMP, an SRC program sponsored by
   DARPA.
CR Badr M, 2014, CONF PROC INT SYMP C, P109, DOI 10.1109/ISCA.2014.6853236
   Das S., 2018, ACM T DES AUTOM ELEC, V23, P1
   Das S, 2017, PR IEEE COMP DESIGN, P233, DOI 10.1109/ICCD.2017.43
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Lee YI, 2013, CYBER SECURITY CULTURE: COUNTERACTING CYBER THREATS THROUGH ORGANIZATIONAL LEARNING AND TRAINING, P1
   Lee YJ, 2013, IEEE T COMPUT AID D, V32, P1892, DOI 10.1109/TCAD.2013.2273986
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Liu C, 2012, INT SYM QUAL ELECT, P529, DOI 10.1109/ISQED.2012.6187545
   Panth S., 2014, Proc. ACM/IEEE DAC, P1, DOI DOI 10.1109/S3S.2014.7028195
   Panth S, 2017, IEEE T COMPUT AID D, V36, P1716, DOI 10.1109/TCAD.2017.2648839
   Park D, 2008, CONF PROC INT SYMP C, P251, DOI 10.1109/ISCA.2008.13
   Samal S. K., 2014, P ACM DES AUT C JUN
   Stow D, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3323475
NR 14
TC 3
Z9 3
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2019
VL 39
IS 6
BP 46
EP 53
DI 10.1109/MM.2019.2937726
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JO8FU
UT WOS:000497811100007
DA 2024-07-18
ER

PT J
AU Mahmoud, M
   Stuart, DM
   Poulos, Z
   Lascorz, AD
   Judd, P
   Sharify, S
   Nikolic, M
   Siu, K
   Vivancos, IE
   Albericio, J
   Moshovos, A
AF Mahmoud, Mostafa
   Stuart, Dylan Malone
   Poulos, Zissis
   Lascorz, Alberto Delmas
   Judd, Patrick
   Sharify, Sayeh
   Nikolic, Milos
   Siu, Kevin
   Vivancos, Isak Edo
   Albericio, Jorge
   Moshovos, Andreas
TI Accelerating Image-Sensor-Based Deep Learning Applications
SO IEEE MICRO
LA English
DT Article
AB We review two inference accelerators that exploit value properties in deep neural networks: 1) Diffy that targets spatially correlated activations in computational imaging DNNs, and 2) Tactical that targets sparse neural networks using a low-overhead hardware/software weight-skipping front-end. Then we combine both into Di-Tactical to boost benefits for both scene understanding workloads and computational imaging tasks.
C1 [Mahmoud, Mostafa; Poulos, Zissis; Moshovos, Andreas] Univ Toronto, Elect & Comp Engn Dept, Toronto, ON, Canada.
   [Stuart, Dylan Malone; Nikolic, Milos; Siu, Kevin] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada.
   [Lascorz, Alberto Delmas; Sharify, Sayeh; Vivancos, Isak Edo] Univ Toronto, Toronto, ON, Canada.
   [Judd, Patrick] NVIDIA, Toronto, ON, Canada.
   [Albericio, Jorge] Cerebras, San Antonio, TX USA.
C3 University of Toronto; University of Toronto; University of Toronto
RP Mahmoud, M (corresponding author), Univ Toronto, Elect & Comp Engn Dept, Toronto, ON, Canada.
EM mostafa.mahmoud@mail.utoronto.ca; dylan.stuart@mail.utoronto.ca;
   zpoulos@eecg.toronto.edu; a.delmaslascorz@mail.utoronto.ca;
   patrickjudd88@gmail.com; sayeh@ece.utoronto.ca;
   milos.nikolic@mail.utoronto.ca; kcm.siu@mail.utoronto.ca;
   isak.edo@mail.utoronto.ca; jorge.albericio@gmail.com;
   moshovos@eecg.toronto.edu
RI Judd, Patrick/AAT-6750-2021; Nikolic, Milos/B-8209-2014; Mahmoud,
   Mostafa/AAA-3657-2019
OI Nikolic, Milos/0000-0002-3926-5394; Mahmoud, Mostafa/0000-0002-8950-6221
FU NSERC COHESA research network; NSERC Discovery program; Samsung
FX This work was supported in part by the NSERC COHESA research network,
   the NSERC Discovery program, and Samsung.
CR Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   [Anonymous], 2018, CORR
   [Anonymous], 2017, Volatile Detection from Plant Headspace with Modified Surface-Enhanced Raman Spectroscopy, DOI DOI 10.1109/ISCAS.2017.8050697
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Judd P, 2016, ICS 16, P1, DOI DOI 10.1145/2925426.2926294
   Lan S., 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture, P1, DOI [DOI 10.1109/MICRO.2016.7783723, 10.1109/MICRO.2016.7783723]
   Lascorz AD, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P749, DOI 10.1145/3297858.3304041
   Mahmoud M, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P134, DOI 10.1109/MICRO.2018.00020
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Sharify S, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P304, DOI 10.1145/3307650.3322255
   Siu K, 2018, I S WORKL CHAR PROC, P111, DOI 10.1109/IISWC.2018.8573527
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Zhou XD, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P15, DOI 10.1109/MICRO.2018.00011
NR 13
TC 0
Z9 0
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 26
EP 35
DI 10.1109/MM.2019.2930596
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600005
DA 2024-07-18
ER

PT J
AU Kaxiras, S
   Carlson, TE
   Alipour, M
   Ros, A
AF Kaxiras, Stefanos
   Carlson, Trevor E.
   Alipour, Mehdi
   Ros, Alberto
TI Non-Speculative Load Reordering in Total Store Ordering
SO IEEE MICRO
LA English
DT Article
AB Load reordering is important for performance. It allows a core to continue performing accesses to the memory system even when there are older, in-program-order, unperformed accesses (for example, due to long latency misses). The only known solution to allow such reordering in a strong consistency model such as total store ordering (TSO) has been to reorder speculatively and squash-and-re-execute if caught. We show, for the first time, that we can do the load reordering non-speculatively and leave it to the coherence protocol to handle conflicts. We can do this efficiently (without perceptible hardware or performance cost) and without deadlocks or livelocks. The important new result is that we can now irrevocably bind speculative loads. Our solution allows us to commit reordered loads out of order without having to wait (for the loads to become non-speculative) or checkpoint committed state (and rollback if needed), just to ensure correctness in the rare case of another core seeing the reordering.
C1 [Kaxiras, Stefanos; Alipour, Mehdi] Uppsala Univ, Dept Informat Technol, Uppsala, Sweden.
   [Carlson, Trevor E.] Natl Univ Singapore, Dept Comp Sci, Singapore, Singapore.
   [Ros, Alberto] Univ Murcia, Comp Engn Dept, Murcia, Spain.
C3 Uppsala University; National University of Singapore; University of
   Murcia
RP Kaxiras, S (corresponding author), Uppsala Univ, Dept Informat Technol, Uppsala, Sweden.
EM stefanos.kaxiras@it.uu.se; tcarlson@comp.nus.edu.sg;
   mehdi.alipour@it.uu.se; aros@ditec.um.es
RI Alipour, Mehdi/AGV-7003-2022; Carlson, Trevor E./M-4945-2016; Ros,
   Alberto/B-7115-2013
OI Alipour, Mehdi/0000-0001-9842-8715; Ros, Alberto/0000-0001-5757-1064
FU Fundacion Seneca-Agencia de Ciencia y Tecnologia de la Region de Murcia
   under the Jimenez de la Espada program [19981/EE/15]; Spanish Ministry
   of Economy and Competitiveness; European Regional Development Fund
   [TIN2015-66972-C5-3-R]; Swedish Research Council (VR) grant
   [621-2012-5332]
FX We wish to thank Daniel Sorin for his invaluable help. This work is a
   result of the internship 19981/EE/15 funded by the Fundacion
   Seneca-Agencia de Ciencia y Tecnologia de la Region de Murcia under the
   Jimenez de la Espada program for mobility, cooperation, and
   internationalization. This work is jointly supported by the Spanish
   Ministry of Economy and Competitiveness, as well as the European
   Regional Development Fund, under grant TIN2015-66972-C5-3-R and the
   Swedish Research Council (VR) grant 621-2012-5332.
CR [Anonymous], 2011, A Primer on Memory Consistency and Cache Coherence, Morgan \\
   Bell G. B., 2004, IEEE INT S PERF AN S
   Carlson T. E., 2015, ACM IEEE 42 ANN INT
   Chaudhry S, 2009, IEEE MICRO, V29, P6, DOI 10.1109/MM.2009.34
   Duan Y., 2016, IEEE INT S HIGH PERF
   Dubois M, 2012, PARALLEL COMPUTER ORGANIZATION AND DESIGN, P1, DOI 10.1017/CBO9781139051224
   Gniady C, 1999, CONF PROC INT SYMP C, P162, DOI 10.1145/307338.300993
   Gwennap Linley, 1994, MICROPROCESSOR REPOR, V8, P249
   Ham T. J., 2015, P 48 INT S MICR
   Lebeck A., 1995, ACM SIGARCH COMPUTER, V23
   Ros A., 2017, P 44 ANN INT S COMP
   Tran K. A., 2018, PROGRAMMING LANGUAGE
NR 12
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 48
EP 57
DI 10.1109/MM.2018.032271061
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500007
DA 2024-07-18
ER

PT J
AU Moshovos, A
   Albericio, J
   Judd, P
   Lascorz, AD
   Sharify, S
   Hetherington, T
   Aamodt, T
   Jerger, NE
AF Moshovos, Andreas
   Albericio, Jorge
   Judd, Patrick
   Lascorz, Alberto Delmas
   Sharify, Sayeh
   Hetherington, Tayler
   Aamodt, Tor
   Jerger, Natalie Enright
TI Value-Based Deep-Learning Acceleration
SO IEEE MICRO
LA English
DT Article
AB This article summarizes our recent work on value-based hardware accelerators for image classification using Deep Convolutional Neural Networks (CNNs). The presented designs exploit runtime value properties that are difficult or impossible to discern in advance. These include values that are zero or near zero and that prove ineffectual, have reduced yet variable precision needs, or have ineffectual bits. The designs offer a spectrum of choices in terms of area cost, energy efficiency, and relative performance when embedded in server class installations. More importantly, the accelerators reward advances in CNN design that increase the aforementioned properties.
C1 [Moshovos, Andreas] Univ Toronto, Elect & Comp Engn Dept, Toronto, ON, Canada.
   [Albericio, Jorge] NVIDIA, Santa Clara, CA USA.
   [Judd, Patrick; Lascorz, Alberto Delmas; Sharify, Sayeh] Univ Toronto, Toronto, ON, Canada.
   [Hetherington, Tayler] Univ British Columbia, Comp Engn, Vancouver, BC, Canada.
   [Aamodt, Tor] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC, Canada.
   [Jerger, Natalie Enright] Univ Toronto, Elect & Comp Engn, Toronto, ON, Canada.
C3 University of Toronto; Nvidia Corporation; University of Toronto;
   University of British Columbia; University of British Columbia;
   University of Toronto
RP Moshovos, A (corresponding author), Univ Toronto, Elect & Comp Engn Dept, Toronto, ON, Canada.
EM moshovos@eecg.toronto.edu; jorge.albericio@gmail.com;
   patrick.judd@mail.utoronto.ca; a.delmaslascorz@mail.utoronto.ca;
   sayeh@ece.utoronto.ca; taylerh@ece.ubc.ca; aamodt@ece.ubc.ca;
   en-right@ece.utoronto.ca
RI Sharifymoghaddam, Sayeh/R-6433-2018; Judd, Patrick/AAT-6750-2021
OI Enright Jerger, Natalie/0000-0002-0526-2080
CR Albericio J., 2016, 43 ACM IEEE INT S CO
   Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   [Anonymous], 47 IEEE ACM INT S MI
   [Anonymous], 2015, REDUCED PRECISION ST
   Bojarski Mariusz, 2016, arXiv
   Courbariaux M., 2015, P ADV NEUR INF PROC, P3123
   Delmas A., 2017, DYNAMIC STRIPES EXPL
   Delmas Alberto., 2017, Tartan: Accelerating fully-connected and convolutional layers in deep learning networks by exploiting numerical precision variability. arXiv
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Iandola Forrest N, 2016, SQUEEZENET ALEXNET L
   Judd P, 2016, ICS 16, P1, DOI DOI 10.1145/2925426.2926294
   Judd P, 2016, INT SYMP MICROARCH
   Kim J., 2014, IEEE INT C AC SPEECH
   Parashar A., 2017, 44 ACM IEEE INT S CO
   Sharify S., 2017, Loom: Exploiting weight and activation precisions to accelerate convolutional neural networks. arXiv
   Warden P., 2016, PETE WARDENS BLOG
   Zhu, 2017, PRUNE NOT PRUNE EXPL
NR 18
TC 5
Z9 6
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2018
VL 38
IS 1
BP 41
EP 55
DI 10.1109/MM.2018.112130309
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FX8KL
UT WOS:000426342200006
DA 2024-07-18
ER

PT J
AU Tokusashi, Y
   Matsutani, H
AF Tokusashi, Yuta
   Matsutani, Hiroki
TI Multilevel NoSQL Cache Combining In-NIC and In-Kernel Approaches
SO IEEE MICRO
LA English
DT Article
AB Key-value store accelerators based on field-programmable gate arrays (FPGAs) have been proposed to achieve higher performance per watt than software-based processing. However, both their cache capacity and application domains are limited. The authors' proposed multilevel NoSQL cache architecture utilizes both an FPGA-based hardware cache and a complementary in-kernel software cache. Their design reduces the cache miss ratio and improves throughput compared to the nonhierarchical design.
C1 [Tokusashi, Yuta] Keio Univ, Tokyo, Japan.
   [Matsutani, Hiroki] Keio Univ, Dept Informat & Comp Sci, Tokyo, Japan.
C3 Keio University; Keio University
RP Tokusashi, Y (corresponding author), Keio Univ, Tokyo, Japan.
EM tokusasi@arc.ics.keio.ac.jp; matutani@arc.ics.keio.ac.jp
FU Grants-in-Aid for Scientific Research [17J02958] Funding Source: KAKEN
CR Absalyamov I., 2016, P 12 INT WORKSH DAT
   Atikoglu Berk, 2012, Performance Evaluation Review, V40, P53, DOI 10.1145/2318857.2254766
   Blott Michaela, 2013, 5 USENIX WORKSHOP HO
   Blott Michaela, 2015, P 7 USENIX WORKSH HO
   Chalamalasetti SaiRahul., 2013, Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P245, DOI DOI 10.1145/2435264.2435306
   István Z, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2629582
   Lim Hyeontaek, 2014, 11 USENIX S NETW SYS, P429
   Lim K., 2013, P 40 ANN INT S COMP, V41, P36, DOI DOI 10.1145/2485922.2485926
   Tokusashi Y, 2016, 2016 IEEE 24TH ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), P60, DOI [10.1109/HOTI.2016.022, 10.1109/HOTI.2016.16]
   Xu YH, 2014, PERFORM EVALUATION, V79, P24, DOI 10.1016/j.peva.2014.07.002
NR 10
TC 6
Z9 6
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2017
VL 37
IS 5
BP 44
EP 51
DI 10.1109/MM.2017.3711653
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FJ8NM
UT WOS:000413024800006
DA 2024-07-18
ER

PT J
AU Zhang, M
   Bingham, JD
   Erickson, J
   Sorin, DJ
AF Zhang, Meng
   Bingham, Jesse D.
   Erickson, John
   Sorin, Daniel J.
TI PVCOHERENCE: DESIGNING FLAT COHERENCE PROTOCOLS FOR SCALABLE
   VERIFICATION
SO IEEE MICRO
LA English
DT Article
AB THE GOAL OF THIS WORK IS TO DESIGN CACHE COHERENCE PROTOCOLS WITH MANY CORES SUCH THAT THEY CAN BE VERIFIED WITH EXISTING VERIFICATION METHODOLOGIES. IN PARTICULAR, THE AUTHORS FOCUS ON FLAT (NONHIERARCHICAL) COHERENCE PROTOCOLS USING A MOSTLY AUTOMATED METHODOLOGY BASED ON PARAMETRIC VERIFICATION. THEY PRESENT DESIGN GUIDELINES THAT, IF FOLLOWED BY ARCHITECTS, ENABLE PARAMETRIC VERIFICATION OF PROTOCOLS WITH ARBITRARY NUMBERS OF CORES.
C1 [Zhang, Meng; Bingham, Jesse D.; Erickson, John] Oracle, Redwood City, CA 94065 USA.
   [Sorin, Daniel J.] Duke Univ, Elect & Comp Engn, Durham, NC 27706 USA.
C3 Oracle; Duke University
RP Zhang, M (corresponding author), Oracle, Redwood City, CA 94065 USA.
EM zhangmeng916@gmail.com; jesse.d.bingham@intel.com;
   john.erickson@intel.com; sorin@ee.duke.edu
FU NSF [CCF-142-1167]
FX This material is based on work supported by the NSF under grant
   CCF-142-1167.
CR [Anonymous], 2011, A Primer on Memory Consistency and Cache Coherence, Morgan \\
   Beu JG, 2013, INT S HIGH PERF COMP, P566, DOI 10.1109/HPCA.2013.6522350
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chou CT, 2004, LECT NOTES COMPUT SC, V3312, P382
   Conway P, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.31
   DILL DL, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P522, DOI 10.1109/ICCD.1992.276232
   McMillan K. L., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P179
   Meng Zhang, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P471, DOI 10.1109/MICRO.2010.11
   Singhal R., 2008, INSIDE INTEL NEXT GE, V20
   Talupur M., 2008, P INT C FORM METH CO, P10
   Zhang M, 2014, INT S HIGH PERF COMP, P392, DOI 10.1109/HPCA.2014.6835949
NR 12
TC 4
Z9 4
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 84
EP 91
DI 10.1109/MM.2015.48
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700010
DA 2024-07-18
ER

PT J
AU Burres, B
   van de Groenendaal, J
   Mosur, P
   Robinson, J
   Steiner, I
   Liu, YF
   Tan, SS
   McShane, E
   Kuttanna, B
   Lakshmanamurthy, S
AF Burres, Bradley
   van de Groenendaal, Johan
   Mosur, Praveen
   Robinson, Jonathan
   Steiner, Ian
   Liu, Yi-Feng
   Tan, Sin S.
   McShane, Erik
   Kuttanna, Belliappa
   Lakshmanamurthy, Sridhar
TI INTEL ATOM C2000 PROCESSOR FAMILY: POWER-EFFICIENT DATACENTER PROCESSING
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 26 Conference
CY AUG 10-12, 2014
CL Cupertino, CA
AB The intel atom c2000 microserver, codenamed avoton and rangeley, is a complete server and embedded processor system on chip (SOC) that provides up to seven times greater performance and six times the energy efficiency versus the prior-generation processor. Leveraging the atom silvermont microarchitecture, intel's 22-nm tri-gate manufacturing process and a robust set of integrated i/o, intel is expanding its reach into datacenter computing.
C1 [Burres, Bradley] Intel, Datactr Solut, Santa Clara, CA 95054 USA.
   [van de Groenendaal, Johan] Intel, Innovat Solut Datactr, Santa Clara, CA USA.
   [Mosur, Praveen] Intel, Network Secur & Compress Hardware Accelerator, Santa Clara, CA USA.
   [Robinson, Jonathan; Steiner, Ian; Liu, Yi-Feng; Lakshmanamurthy, Sridhar] Intel, Santa Clara, CA USA.
   [Tan, Sin S.] Intel, Syst Management Bus Market Segments, Santa Clara, CA USA.
   [McShane, Erik] Intel, Next Generat Microserver PCH, Santa Clara, CA USA.
   [Kuttanna, Belliappa] Intel, Platform Engn Grp, Santa Clara, CA USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation; Intel
   Corporation; Intel Corporation; Intel Corporation; Intel Corporation
RP Burres, B (corresponding author), Intel, Datactr Solut, Santa Clara, CA 95054 USA.
EM brad.a.burres@intel.com; johan.van.de.groenendaal@intel.com;
   praveen.mosur@intel.com; jonathan.a.robinson@intel.com;
   ian.m.steiner@intel.com; yi-feng.liu@intel.com; sin.s.tan@intel.com;
   erik.a.mcshane@intel.com; bkuttanna@gmail.com;
   sridhar.lakshmanamurthy@intel.com
RI liu, yi/GXE-9662-2022; Liu, Yi/HTN-4916-2023
CR [Anonymous], 2015, INTEL 64 IA 32 ARCHI
   [Anonymous], 2012, INTEL DATA PLANE DEV
   Burres B., 2014, HOT CHIPS 26, V26
   Kuttanna B., 2013, INTEL DEV FORUM
   Wheeler B., 2013, MICROPROCESSOR REPOR
NR 5
TC 0
Z9 0
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2015
VL 35
IS 2
BP 26
EP 34
DI 10.1109/MM.2015.14
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA CG8NQ
UT WOS:000353565400005
DA 2024-07-18
ER

PT J
AU Sampson, R
   Yang, M
   Wei, SY
   Chakrabarti, C
   Wenisch, TF
AF Sampson, Richard
   Yang, Ming
   Wei, Siyuan
   Chakrabarti, Chaitali
   Wenisch, Thomas F.
TI SONIC MILLIP3DE: AN ARCHITECTURE FOR HANDHELD 3D ULTRASOUND
SO IEEE MICRO
LA English
DT Article
AB SONIC MILLIP3DE, A SYSTEM ARCHITECTURE AND ACCELERATOR FOR 3D ULTRASOUND BEAMFORMING, HAS A THREE-LAYER DIE-STACKED DESIGN THAT COMBINES A HARDWARE-FRIENDLY APPROACH TO THE ULTRASOUND IMAGING ALGORITHM WITH A CUSTOM BEAMFORMING ACCELERATOR. THE SYSTEM ACHIEVES HIGH-QUALITY 3D ULTRASOUND IMAGING WITHIN A FULL-SYSTEM POWER OF 15 W IN 45-NM SEMICONDUCTOR TECHNOLOGY. SONIC MILLIP3DE IS PROJECTED TO ACHIEVE THE TARGET 5-W POWER BUDGET BY THE 16-NM TECHNOLOGY NODE.
C1 [Sampson, Richard; Wenisch, Thomas F.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Yang, Ming; Wei, Siyuan; Chakrabarti, Chaitali] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
C3 University of Michigan System; University of Michigan; Arizona State
   University; Arizona State University-Tempe
RP Wenisch, TF (corresponding author), Dept Comp Sci & Engn, 2260 Hayward St, Ann Arbor, MI 48109 USA.
EM twenisch@umich.edu
FU NSF [CCF-0815457, CSR-0910699]; ARM Inc.
FX This work was partially supported by NSF CCF-0815457, CSR-0910699, and
   grants from ARM Inc. The authors thank J. Brian Fowlkes, Oliver
   Kripfgans, and Paul Carson for feedback and assistance with image
   quality analysis and Ron Dreslinski for assistance with Spice.
CR Jensen J. A., 1996, MED BIOL ENG COMPUT, V34, P351
   JENSEN JA, 1992, IEEE T ULTRASON FERR, V39, P262, DOI 10.1109/58.139123
   Karadayi K., 2011, SOFTWARE BASED ULTRA
   Nations JA, 2011, ULTRASOUND Q, V27, P171, DOI 10.1097/RUQ.0b013e31822b7c14
   Passmann C, 1996, IEEE T ULTRASON FERR, V43, P545, DOI 10.1109/58.503714
   Sampson R., 2013, P IEEE ULTR FERR FRE, P557
   Sampson R, 2013, INT S HIGH PERF COMP, P318, DOI 10.1109/HPCA.2013.6522329
   Shorter M, 2012, PREHOSP DISASTER MED, V27, P172, DOI 10.1017/S1049023X12000611
   WEINREB D, 2008, INTRO PORTABLE HEAD
   Zhang F., 2002, P 16 INT C SUP, P294
NR 10
TC 5
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 100
EP 108
DI 10.1109/MM.2014.49
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100011
DA 2024-07-18
ER

PT J
AU Raghavan, A
   Luo, YX
   Chandawalla, A
   Papaefthymiou, M
   Pipe, KP
   Wenisch, TF
   Martin, MMK
AF Raghavan, Arun
   Luo, Yixin
   Chandawalla, Anuj
   Papaefthymiou, Marios
   Pipe, Kevin P.
   Wenisch, Thomas F.
   Martin, Milo M. K.
TI DESIGNING FOR RESPONSIVENESS WITH COMPUTATIONAL SPRINTING
SO IEEE MICRO
LA English
DT Article
AB This article explores computational sprinting, wherein a mobile device temporarily exceeds sustainable thermal limits to provide a brief, intense burst of computation in response to user input. By enabling tenfold more computation within the timescale of human patience, sprinting has the potential to fundamentally change the user experience that an interactive application can provide.
C1 [Raghavan, Arun; Martin, Milo M. K.] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
   [Luo, Yixin; Chandawalla, Anuj; Wenisch, Thomas F.] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Papaefthymiou, Marios; Pipe, Kevin P.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Papaefthymiou, Marios] Univ Michigan, Chair Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Pipe, Kevin P.] Univ Michigan, Dept Mech Engn, Ann Arbor, MI 48109 USA.
   [Pipe, Kevin P.] Univ Michigan, Appl Phys Program, Ann Arbor, MI 48109 USA.
C3 University of Pennsylvania; University of Michigan System; University of
   Michigan; University of Michigan System; University of Michigan;
   University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan; University of Michigan System;
   University of Michigan
RP Raghavan, A (corresponding author), LVN 302,3330 Walnut St, Philadelphia, PA 19104 USA.
EM arraghav@cis.upenn.edu
FU US National Science Foundation [CCF-0644197, CCF-0811320, CCF-0815457,
   CCF-0916714]; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [1161681, 1161505] Funding
   Source: National Science Foundation
FX We thank Andrew Hilton for use of his simulation infrastructure, Jason
   Clemons for providing the feature workload, and Dan Sorin, Karu
   Sankaralingam, Laurel Emurian, Lei Shao, Yatin Manerkar, and the
   anonymous reviewers for their comments on this work. This material is
   based on work supported by the US National Science Foundation under
   grants CCF-0644197, CCF-0811320, CCF-0815457, and CCF-0916714.
CR [Anonymous], 2012, P IEEE INT S HIGH PE
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Girod B, 2011, IEEE SIGNAL PROC MAG, V28, P61, DOI 10.1109/MSP.2011.940881
   Gurrum SP, 2002, NUMER HEAT TR A-APPL, V42, P777, DOI 10.1080/10407780290059800
   Intel, TURB BOOST TECHN 2 0
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Luo ZX, 2008, APPL THERM ENG, V28, P1889, DOI 10.1016/j.applthermaleng.2007.11.025
   Merritt R., 2009, EE Times
   Pedram Massoud, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P363, DOI 10.1145/1840845.1840924
   Raghavan Arun, 2013, SIGPLAN Notices, V48, P155
   Schindall J, 2007, IEEE SPECTRUM, V44, P42, DOI 10.1109/MSPEC.2007.4378458
   Taylor MB, 2012, DES AUT CON, P1131
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
NR 13
TC 10
Z9 26
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 8
EP 15
DI 10.1109/MM.2013.51
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900003
DA 2024-07-18
ER

PT J
AU Ozaki, N
   Yasuda, Y
   Saito, Y
   Ikebuchi, D
   Kimura, M
   Amano, H
   Nakamura, H
   Usami, K
   Namiki, M
   Kondo, M
AF Ozaki, Nobuaki
   Yasuda, Yoshihiro
   Saito, Yoshiki
   Ikebuchi, Daisuke
   Kimura, Masayuki
   Amano, Hideharu
   Nakamura, Hiroshi
   Usami, Kimiyoshi
   Namiki, Mitaro
   Kondo, Masaaki
TI COOL MEGA-ARRAYS: ULTRALOW-POWER RECONFIGURABLE ACCELERATOR CHIPS
SO IEEE MICRO
LA English
DT Article
AB Cool mega-array (cma) is an energy-efficient reconfigurable accelerator for battery-driven mobile devices. It has a large processing-element array without memory elements for mapping an application's data-flow graph, a simple programmable microcontroller for data management, and data memory. Unlike coarse-grained dynamically reconfigurable processors, cma reduces power consumption by switching hardware context and storing intermediate data in registers.
C1 [Ozaki, Nobuaki] Keio Univ, Fac Sci & Technol, Kohoku Ku, Yokohama, Kanagawa 2238522, Japan.
   [Amano, Hideharu] Keio Univ, Dept Informat & Comp Sci, Yokohama, Kanagawa 2238522, Japan.
   [Nakamura, Hiroshi] Univ Tokyo, Dept Informat Phys & Comp, Tokyo 1138654, Japan.
   [Usami, Kimiyoshi] Shibaura Inst Technol, Dept Informat Sci & Engn, Saitama, Japan.
   [Namiki, Mitaro] Tokyo Univ Agr & Technol, Fac Engn, Fuchu, Tokyo 183, Japan.
   [Kondo, Masaaki] Univ Electrocommun, Grad Sch Informat Syst, Tokyo, Japan.
C3 Keio University; Keio University; University of Tokyo; Shibaura
   Institute of Technology; Tokyo University of Agriculture & Technology;
   University of Electro-Communications - Japan
RP Ozaki, N (corresponding author), Keio Univ, Fac Sci & Technol, Kohoku Ku, 3-14-1 Hiyoshi, Yokohama, Kanagawa 2238522, Japan.
EM ozaki@am.ics.keio.ac.jp
RI Namiki, Mitaro/B-9923-2013
OI Nakamura, Hiroshi/0009-0005-6505-1903
CR Clermidy Fabien, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P278, DOI 10.1109/ISSCC.2010.5433920
   Ebeling C., 1996, Field-Programmable Logic. Smart Applications, New Paradigms and Compilers. 6th International Workshop on Field-Programmable Logic and Applications, FPL '96 Proceedings, P126
   Francisco-Javier Veredas, 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P106
   Kurose Y., 2004, HOTCHIPS
   Motomura M., 2009, COOL CHIPS, VXII
   Saito Yoshiki, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P377, DOI 10.1109/ASPDAC.2010.5419853
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Schmit H, 2002, PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P63, DOI 10.1109/CICC.2002.1012767
   Tunbunheng V, 2005, FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P129, DOI 10.1109/FPT.2005.1568536
   Tunbunheng V., IEEE T VLSI SYSTEM D, VE91-D, P2655
   Yuyama Yoichi, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P100, DOI 10.1109/ISSCC.2010.5434031
NR 11
TC 45
Z9 47
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2011
VL 31
IS 6
BP 6
EP 18
DI 10.1109/MM.2011.94
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 861XP
UT WOS:000298054200003
DA 2024-07-18
ER

PT J
AU Stern, RH
AF Stern, Richard H.
TI Standardization Skullduggery Revisited
SO IEEE MICRO
LA English
DT Article
EM r.stern@computer.org
NR 0
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 96
EP +
DI 10.1109/MM.2011.31
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500011
DA 2024-07-18
ER

PT J
AU Nojiri, T
   Kondo, Y
   Irie, N
   Ito, M
   Sasaki, H
   Maejima, H
AF Nojiri, Tohru
   Kondo, Yuki
   Irie, Naohiko
   Ito, Masayuki
   Sasaki, Hajime
   Maejima, Hideo
TI DOMAIN PARTITIONING TECHNOLOGY FOR EMBEDDED MULTICORE PROCESSORS
SO IEEE MICRO
LA English
DT Article
AB TODAY'S EMBEDDED SYSTEMS REQUIRE BOTH REAL-TIME CONTROL FUNCTIONS AND IT FUNCTIONS. INTEGRATING MULTIPLE OPERATING SYSTEMS ON A MULTICORE PROCESSOR IS ONE WAY TO MEET THESE REQUIREMENTS. HOWEVER, IN THIS APPROACH, ONE OPERATING SYSTEM'S FAILURE CAN BRING DOWN THE OTHER OPERATING SYSTEMS. TO ADDRESS THIS ISSUE, THE AUTHORS PROPOSE A MULTIDOMAIN EMBEDDED SYSTEM ARCHITECTURE WITH A PHYSICAL PARTITIONING CONTROLLER.
C1 [Nojiri, Tohru; Kondo, Yuki; Irie, Naohiko] Hitachi Ltd, Cent Res Lab, Kokubunji, Tokyo 1858601, Japan.
   [Maejima, Hideo] Tokyo Inst Technol, Grad Sch, Dept Informat Proc, Tokyo, Japan.
C3 Hitachi Limited; Tokyo Institute of Technology
RP Nojiri, T (corresponding author), Hitachi Ltd, Cent Res Lab, 1-280 Higashi Koigakubo, Kokubunji, Tokyo 1858601, Japan.
EM tohru.nojiri.gg@hitachi.com
CR Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Ebert C, 2009, COMPUTER, V42, P42, DOI 10.1109/MC.2009.118
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Nesbit KJ, 2008, IEEE MICRO, V28, P6, DOI 10.1109/MM.2008.43
   Smith J., 2005, VIRTUAL MACHINES VER
   *SUN MICR, 1999, SUN ENT 10000 SERV D
   TAKADA H, 2006, J INFORM PROCESSING, V47, P41
   Uhlig R, 2005, COMPUTER, V38, P48, DOI 10.1109/MC.2005.163
   [No title captured]
NR 9
TC 6
Z9 6
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2009
VL 29
IS 6
BP 7
EP 17
DI 10.1109/MM.2009.96
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ER
UT WOS:000273096300004
DA 2024-07-18
ER

PT J
AU Abella, J
   Vera, X
   Unsal, OS
   Ergin, O
   Gonzalez, A
   Tschanz, JW
AF Abella, Jaume
   Vera, Xavier
   Unsal, Osman S.
   Ergin, Oguz
   Gonzalez, Antonio
   Tschanz, James W.
TI REFUELING: PREVENTING WIRE DEGRADATION DUE TO ELECTROMIGRATION
SO IEEE MICRO
LA English
DT Article
ID FAILURE
AB ELECTROMIGRATION IS A MAJOR SOURCE OF WIRE AND VIA FAILURE. REFUELING UNDOES EM FOR BIDIRECTIONAL WIRES AND POWER/GROUND GRIDS-SOME OF A CHIP'S MOST VULNERABLE WIRES. REFUELING EXPLOITS EM'S SELF-HEALING EFFECT BY BALANCING THE AMOUNT OF CURRENT FLOWING IN BOTH DIRECTIONS OF A WIRE. IT CAN SIGNIFICANTLY EXTEND A WIRE'S LIFETIME WHILE REDUCING THE CHIP AREA DEVOTED TO WIRES.
C1 [Abella, Jaume; Vera, Xavier; Unsal, Osman S.; Ergin, Oguz; Gonzalez, Antonio] Intel Barcelona Res Ctr, Barcelona, Spain.
   [Tschanz, James W.] Intel Corp, Circuit Res Labs, Santa Clara, CA 95051 USA.
   [Gonzalez, Antonio] Univ Politecn Cataluna, E-08028 Barcelona, Spain.
C3 Intel Corporation; Intel Corporation; Universitat Politecnica de
   Catalunya
RP Abella, J (corresponding author), Intel Barcelona Res Ctr, Barcelona, Spain.
RI Ergin, Oguz/E-5717-2010; González, Antonio/I-2961-2014; Abella,
   Jaume/B-7422-2016; UNSAL, OSMAN/B-9161-2016
OI Ergin, Oguz/0000-0003-2701-3787; González, Antonio/0000-0002-0009-0996;
   Abella, Jaume/0000-0001-7951-4028; UNSAL, OSMAN/0000-0002-0544-9697
FU Spanish Ministry of Education and Science [TIN2004-03702, TIN200761763];
   EU European Funds for Regional Development (FEDER); Generalitat de
   Catalunya [2005SGR00950]
FX We thank the anonymous reviewers for their insightful comments. The
   Spanish Ministry of Education and Science under grants TIN2004-03702 and
   TIN200761763, the EU European Funds for Regional Development (FEDER),
   and the Generalitat de Catalunya under grant 2005SGR00950 partially
   supported this work.
CR ABELLA J, ACM COMPUTI IN PRESS
   BLACK JR, 1969, P IEEE, V57, P1587, DOI 10.1109/PROC.1969.7340
   BLECH IA, 1967, APPL PHYS LETT, V11, P263, DOI 10.1063/1.1755127
   Choi J, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, P238, DOI 10.1109/ISEMC.2002.1032481
   Dasgupta A, 1996, DES AUT CON, P353, DOI 10.1109/DAC.1996.545600
   DHEURLE FM, 1971, PR INST ELECTR ELECT, V59, P1409, DOI 10.1109/PROC.1971.8447
   Lienig J, 2005, I CONF VLSI DESIGN, P77, DOI 10.1109/ICVD.2005.88
   LIEW BK, 1990, IEEE T ELECTRON DEV, V37, P1343, DOI 10.1109/16.108197
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Tao J, 1996, IEEE T ELECTRON DEV, V43, P800, DOI 10.1109/16.491258
   Xuan X., 2004, Ph.D. Thesis
NR 12
TC 13
Z9 14
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2008
VL 28
IS 6
BP 37
EP 46
DI 10.1109/MM.2008.92
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 388CW
UT WOS:000261998900005
OA Green Published
DA 2024-07-18
ER

PT J
AU Jin, ZP
   Cheng, AC
AF Jin, Zhanpeng
   Cheng, Allen C.
TI EVOLUTIONARY BENCHMARK SUBSETTING
SO IEEE MICRO
LA English
DT Article
AB TO IMPROVE SIMULATION EFFICIENCY AND RELIEVE BURDENED BENCHMARKING EFFORTS, THIS RESEARCH PROPOSES A SURVIVAL-OF-THE-FITTEST EVOLUTIONARY METHODOLOGY. THE GOAL IS TO SUBSET ANY GIVEN BENCHMARK SUITE BASED ON ITS INHERENT WORKLOAD CHARACTERISTICS, DESIRED WORKLOAD SPACE COVERAGE, AND TOTAL EXECUTION TIME. GIVEN A USER-SPECIFIED WORKLOAD SPACE COVERAGE THRESHOLD, THE PROPOSED TECHNIQUE CAN SYSTEMATICALLY YIELD THE "FITTEST'' TIME-EFFICIENT BENCHMARK SUBSET.
C1 [Jin, Zhanpeng; Cheng, Allen C.] Univ Pittsburgh, Pittsburgh, PA 15260 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh
RP Jin, ZP (corresponding author), Univ Pittsburgh, Pittsburgh, PA 15260 USA.
OI Jin, Zhanpeng/0000-0002-3020-3736
CR Alameldeen AR, 2003, COMPUTER, V36, P50, DOI 10.1109/MC.2003.1178046
   [Anonymous], 2003, Multiobjective Optimization-Principles and Case Studies
   [Anonymous], 2000, Computational Geometry Algorithms and Applications
   Baeck T., 1997, HDB EVOLUTIONARY COM
   Bryan PD, 2007, INT SYM PERFORM ANAL, P190, DOI 10.1109/ISPASS.2007.363749
   Citron D, 2003, CONF PROC INT SYMP C, P52, DOI 10.1109/ISCA.2003.1206988
   Coello C. A. C., 2007, EVOLUTIONARY ALGORIT, V5
   Cormen ThomasH., 2001, INTRO ALGORITHMS, VSecond, P947
   Eeckhout L, 2005, I S WORKL CHAR PROC, P2, DOI 10.1109/IISWC.2005.1525996
   Eeckhout L, 2003, COMPUTER, V36, P65, DOI 10.1109/MC.2003.1178050
   Eeckhout L, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P83, DOI 10.1109/PACT.2002.1106006
   Eeckhout L., 2003, J INSTRUCTION LEVEL, V5, P1
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Goodman J., 2004, Handbook of Discrete and Computational Geometry
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Hoste K, 2006, I S WORKL CHAR PROC, P83
   Jin ZP, 2008, DES AUT CON, P970
   Jin ZP, 2008, IEEE MICRO, V28, P71, DOI 10.1109/MM.2008.55
   Joshi A, 2006, IEEE T COMPUT, V55, P769, DOI 10.1109/TC.2006.85
   LOWEN R, 2007, FDN GENERIC OPTIMIZA, V2
   Osowski A.K., 2002, COMPUTER ARCHITECTUR, V1, P7
   Pal S.K., 1996, GENETIC ALGORITHMS P
   PHANSALKAR A, 2004, TR05012701 U TEX LAB
   PHANSALKAR A, 2007, ACM SIGARCH COMPUT A, V35, P69, DOI DOI 10.1145/1241601.1241616
   Phansalkar A, 2007, CONF PROC INT SYMP C, P412, DOI 10.1145/1273440.1250713
   PREPARATA FP, 1977, COMMUN ACM, V20, P87, DOI 10.1145/359423.359430
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   VEGA A., 2010, P 2005 ACM SIGMETRIC, V2, P11
   WENISCH T, 2003, 20031 CALCM C MELL U
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
   Yi JJ, 2006, IEEE T COMPUT, V55, P268, DOI 10.1109/TC.2006.44
   Yi JJ, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P281, DOI 10.1109/HPCA.2003.1183546
   Yi JJ, 2006, I S WORKL CHAR PROC, P93
   Yi JoshuaJ., 2006, Proceedings of the 20th annual international conference on Supercomputing, P75
NR 34
TC 3
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2008
VL 28
IS 6
BP 20
EP 36
DI 10.1109/MM.2008.87
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 388CW
UT WOS:000261998900004
DA 2024-07-18
ER

PT J
AU Reick, K
   Sanda, PN
   Swaney, S
   Kellington, JW
   Mack, M
   Floyd, M
   Henderson, D
AF Reick, Kevin
   Sanda, Pia N.
   Swaney, Scott
   Kellington, Jeffrey W.
   Mack, Michael
   Floyd, Michael
   Henderson, Daniel
TI Fault-tolerant design of the IBM power6 microprocessor
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 19 Conference
CY AUG 19-21, 2007
CL Stanford Univ, Stanford, CA
HO Stanford Univ
ID MICROARCHITECTURE
AB THE IBM POWER6 MICROPROCESSOR EXTENDS THE CAPABILITIES OF THE POWER5, DRAMATICALLY INCREASING ITS ABILITY TO RECOVER FROM HARD AND SOFT ERRORS WITHOUT INCREASING SYSTEM DOWNTIME. THE POWER6 ADDS NEW MAINFRAME-LIKE FEATURES FOR ENHANCED RELIABILITY, AVAILABILITY, AND SERVICEABILITY, INCLUDING INSTRUCTION RETRY AND PROCESSOR FAILOVER. OPTIMIZED FOR PERFORMANCE AND POWER, THE POWER6 IMPLEMENTS THESE RAS ENHANCEMENTS WITHOUT COMPROMISING ULTRAHIGH-FREQUENCY OPERATION.
C1 [Reick, Kevin; Sanda, Pia N.; Swaney, Scott; Kellington, Jeffrey W.; Mack, Michael; Floyd, Michael; Henderson, Daniel] IBM Corp, Syst & Technol Grp, Austin, TX 78758 USA.
C3 International Business Machines (IBM)
RP Reick, K (corresponding author), IBM Corp, Syst & Technol Grp, 11400 Burnett Rd, Austin, TX 78758 USA.
EM reick@us.ibm.com
CR Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Bossen DC, 2002, IBM J RES DEV, V46, P77, DOI 10.1147/rd.461.0077
   CASIO EW, 2003, P IEEE RAD EFF DAT W, P141
   Le HQ, 2007, IBM J RES DEV, V51, P639, DOI 10.1147/rd.516.0639
   Mack MJ, 2007, IBM J RES DEV, V51, P763, DOI 10.1147/rd.516.0763
   Meaney PJ, 2005, IEEE T DEVICE MAT RE, V5, P419, DOI 10.1109/TDMR.2005.859577
   SANDA PN, 2008, IBM J RES DEV, V51, P662
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
NR 9
TC 42
Z9 53
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2008
VL 28
IS 2
BP 30
EP 38
DI 10.1109/MM.2008.22
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 298LZ
UT WOS:000255690500005
DA 2024-07-18
ER

PT J
AU Chen, J
   Dubois, M
   Stenstroem, P
AF Chen, Jianwei
   Dubois, Michel
   Stenstroem, Per
TI Simwattch: Integrating complete-system and user-level performance and
   power simulators
SO IEEE MICRO
LA English
DT Article
AB Evaluating the impact of applications with significant operating-system interactions requires detailed microarchitectural simulation combined with system-level simulation. A cost-effective and practical approach is to combine two widely used simulators. simwattch integrates simics, a system-level tool, with wattch, a user-level tool, to facilitate analysis of a wider design space for computer architects and system developers.
C1 Univ So Calif, Dept Elect Engn, Syst Div, Los Angeles, CA 90089 USA.
   Chalmers Univ Technol, Gothenburg, Sweden.
C3 University of Southern California; Chalmers University of Technology
RP Chen, J (corresponding author), Univ So Calif, Dept Elect Engn, Syst Div, EEB 230, Los Angeles, CA 90089 USA.
CR Alameldeen AR, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P7, DOI 10.1109/HPCA.2003.1183520
   [Anonymous], 6 WORKSH COMP ARCH E
   [Anonymous], 1342 U WISC COMP SCI
   Barroso LA, 1998, CONF PROC INT SYMP C, P3, DOI 10.1109/ISCA.1998.694758
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   CAI G, 1999, P COOL CHIPS TUT CON, V32, P90
   CAIN H, 2002, P 5 WORKSH COMP ARCH
   CMELIK R, 1993, TR9312 SUN MICR
   Ekman M, 2003, 2003 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, P359, DOI 10.1109/ICPP.2003.1240600
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   Givargis T, 2002, IEEE T VLSI SYST, V10, P856, DOI 10.1109/TVLSI.2002.808443
   GURUMURTHI S, 2002, P 8 INT S HIGH PERF, P387
   Herrod S., 1998, Using Complete Machine Simulation to Understand Computer System Behavior
   HERROD SA, 1998, THESIS STANFORD U
   Huang J, 1998, SIXTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, P185, DOI 10.1109/MASCOT.1998.693693
   Hughes CJ, 2002, COMPUTER, V35, P40, DOI 10.1109/2.982915
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Magnusson PS, 1998, PROCEEDINGS OF THE USENIX 1998 ANNUAL TECHNICAL CONFERENCE, P119
   Manjikian N, 2001, INT SYM PERFORM ANAL, P147, DOI 10.1109/ISPASS.2001.990691
   MAUER CJ, 2002, P 2002 ACM SIGM C ME, P108
   MAYNARD AMG, 1994, P 6 INT C ARCH SUPP, P145
   Rosenblum M., 1997, ACM Transactions on Modeling and Computer Simulation, V7, P78, DOI 10.1145/244804.244807
   Simunic T., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P867, DOI 10.1109/DAC.1999.782199
   SOHI GS, 1990, IEEE T COMPUT, V39, P349, DOI 10.1109/12.48865
   *SPARC INT, 1992, SPARC ARCH MAN VER 9
   TORRANT M, 1999, ACM SIGARCH COMP ARC, P1
   Veenstra J., 1994, PROC MASCOTS 94, P201
   Vijaykrishnan N, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P95, DOI [10.1109/ISCA.2000.854381, 10.1145/342001.339659]
NR 28
TC 12
Z9 13
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2007
VL 27
IS 4
BP 34
EP 48
DI 10.1109/MM.2007.73
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 213GM
UT WOS:000249654900005
DA 2024-07-18
ER

PT J
AU Xu, M
   Bodík, R
   Hill, MD
AF Xu, Min
   Bodik, Rastislav
   Hill, Mark D.
TI A hardware memory race recorder for deterministic replay
SO IEEE MICRO
LA English
DT Article
AB The flight data recorder continually logs memory races in a multithreaded execution, enabling the deterministic replay invaluable for debugging concurrency errors, yet adds only modest hardware to a multicore chip. In experiments, recording incurred less than 2 percent runtime overhead.
C1 Univ Calif Berkeley, Div Comp Sci, Berkeley, CA 94720 USA.
   Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
   Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 University of California System; University of California Berkeley;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
EM markhill@cs.wisc.edu
CR BACON DF, 1991, ACM SIGPLAN NOTICES, P194
   GHARACHORLOO K, 1991, P 1991 INT C PAR PRO, V1, P355
   LEBLANC TJ, 1987, IEEE T COMPUT, V36, P471, DOI 10.1109/TC.1987.1676929
   Narayanasamy S, 2005, CONF PROC INT SYMP C, P284, DOI 10.1109/ISCA.2005.16
   NARAYANASAMY S, 2006, P 12 INT C ARCH SUPP, P229
   NETZER RHB, 1993, P ACM ONR WORKSH PAR, P1
   Xu M, 2003, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.2003.1206994
   Xu M., 2006, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, P49
   XU M, 2006, THESIS U WISCONSIN M
NR 9
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 48
EP 55
DI 10.1109/MM.2007.2
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000007
DA 2024-07-18
ER

PT J
AU Lu, ZJ
   Lach, J
   Stan, MR
   Skadron, K
AF Lu, ZJ
   Lach, J
   Stan, MR
   Skadron, K
TI Improved thermal management with reliability banking
SO IEEE MICRO
LA English
DT Article
AB Using a fixed temperature for thermal throttling is pessimistic. Reduced aging during periods of low temperature can compensate for accelerated aging during periods of high temperature. Runtime tracking of the temperature-dependent aging rate means that throttling is engaged only when necessary to maintain reliability.
C1 Univ Virginia, Charles L Brown Dept Elect & Comp Engn, Charlottesville, VA 22904 USA.
   Univ Virginia, Dept Comp Sci, Charlottesville, VA 22904 USA.
C3 University of Virginia; University of Virginia
RP Univ Virginia, Charles L Brown Dept Elect & Comp Engn, 351 McCormick Rd, Charlottesville, VA 22904 USA.
EM zl4j@virginia.edu
RI Stan, Mircea/L-6219-2019; Skadron, Kevin/AAG-8835-2020; Skadron,
   Kevin/AAE-5987-2022
OI Stan, Mircea/0000-0003-0577-9976; Skadron, Kevin/0000-0002-8091-9302
CR Banerjee K, 2001, IEEE CIRCUITS DEVICE, V17, P16, DOI 10.1109/101.960685
   Blaauw DT, 2003, IEEE T COMPUT AID D, V22, P39, DOI 10.1109/TCAD.2002.805728
   Bohrer P, 2002, S COMP SCI, P261
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Heo S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P217
   LU Z, 2005, CS200510 U VIRG DEP
   Lu ZJ, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P327, DOI 10.1109/ICCAD.2004.1382595
   Nitta SV, 2003, INTERCONNECT TECHNOLOGY AND DESIGN FOR GIGASCALE INTEGRATION, P35
   Skadron K, 2003, IEEE MICRO, V23, P52, DOI 10.1109/MM.2003.1261387
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Srinivasan J, 2005, CONF PROC INT SYMP C, P520, DOI 10.1109/ISCA.2005.28
   Srinivasan J, 2004, CONF PROC INT SYMP C, P276
   Wu E, 2002, SOLID STATE ELECTRON, V46, P1787, DOI 10.1016/S0038-1101(02)00151-X
   Zafar S, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P208
NR 15
TC 26
Z9 32
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2005
VL 25
IS 6
BP 40
EP 49
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 995IW
UT WOS:000234095000007
DA 2024-07-18
ER

PT J
AU Takahashi, O
   Cottier, S
   Dhong, SH
   Flachs, B
   Silberman, J
AF Takahashi, O
   Cottier, S
   Dhong, SH
   Flachs, B
   Silberman, J
TI Power-conscious design of the cell processoris synergistic processor
   element
SO IEEE MICRO
LA English
DT Article
AB THE AUTHORS DESCRIBE THE LOW-POWER DESIGN OF THE SYNERGISTIC PROCESSOR ELEMENT (SPE) OF THE CELL PROCESSOR DEVELOPED BY SONY, TOSHIBA AND IBM. CIVICS STATIC GATES IMPLEMENT MOST OF THE LOGIC, AND DYNAMIC CIRCUITS ARE USED IN CRITICAL AREAS. TIGHT COUPLING OF THE INSTRUCTION SET ARCHITECTURE, MICROARCHITECTURE, AND PHYSICAL IMPLEMENTATION ACHIEVES A COMPACT, POWER-EFFICIENT DESIGN.
RP 11501 Burnet Rd,MS 906-2003C, Austin, TX 78758 USA.
EM osamu@us.ibm.com
RI Dhong, Sang/W-2039-2019
CR ASANO T, 2005, P IEEE INT SOL STAT, P486
   FLACHS B, 2005, P IEEE INT SOL STAT, P134
   Kapadia H, 1999, IEEE J SOLID-ST CIRC, V34, P405, DOI 10.1109/4.748193
   LEENSTRA J, 2005, P 31 EUR SOL STAT CI
   Oh HJ, 2005, 2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P24
   PHAM D, 2005, P IEEE INT SOL STAT, P184, DOI DOI 10.1109/ISSCC.2005.1493930
   Takahashi O, 2005, 2005 Symposium on VLSI Circuits, Digest of Technical Papers, P20
   WESTE NHE, 1992, PRINCIPLES CMOS VLSI, pCH5
   YEAP GK, 1998, PRACTICAL LOW POWER, pCH6
NR 9
TC 7
Z9 10
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 10
EP 18
DI 10.1109/MM.2005.97
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300004
DA 2024-07-18
ER

PT J
AU Anguita, M
   Martínez-Lechado, JM
AF Anguita, M
   Martínez-Lechado, JM
TI Mp3 optimization exploiting processor architecture and using better
   algorithms
SO IEEE MICRO
LA English
DT Article
AB An application's execution time depends on the processor architecture and clock frequency, the computational complexity of the algorithms, the choice of compiler and optimization options, and it also depends on how well the programmer explicitly and implicitly exploits processor architecture. This article quantifies the influence of these factors for an mp3 decoder through experimental results.
C1 Univ Granada, ETS Ingn Informat, Dept Arquitectura & Tecnol Computadores, E-18071 Granada, Spain.
C3 University of Granada; University of Sevilla
RP Anguita, M (corresponding author), Univ Granada, ETS Ingn Informat, Dept Arquitectura & Tecnol Computadores, C Periodista Daniel Saucedo Aranda S-N, E-18071 Granada, Spain.
EM manguita@atc.ugr.es; jmmartinez@vitelcom.es
RI Anguita, Mancia/A-8060-2013
OI Anguita, Mancia/0000-0003-2335-8307
CR *ADV MICR DEV, AMD ATHL PROC X86 CO
   Akramullah SM, 2001, IEEE T CIRC SYST VID, V11, P901, DOI 10.1109/76.937424
   Dowd K, 1998, HIGH PERFORMANCE COM
   GADD S, 2001, THESIS LUND U
   HASHEMIAN R, 1995, IEEE T COMMUN, V43, P2576, DOI 10.1109/26.469442
   *INT CORP, IA 32 INT ARCH SOFTW, V1
   *INT CORP, INT PENT 4 PROC OPT
   ISO/IEC, 1993, 111723 ISOIEC
   Konstantinides K, 1994, IEEE SIGNAL PROC LET, V1, P26, DOI 10.1109/97.300309
   LACEY M, 2003, OPTIMIZING YOUR CODE
   Lappalainen V, 2002, IEEE T CIRC SYST VID, V12, P660, DOI 10.1109/TCSVT.2002.800865
   LEE BG, 1984, IEEE T ACOUST SPEECH, V32, P1243
   MAROVICH S, 2000, HPL200066
   Wadleigh K. R., 2000, SOFTWARE OPTIMIZATIO
NR 14
TC 4
Z9 5
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2005
VL 25
IS 3
BP 81
EP 92
DI 10.1109/MM.2005.57
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 937NZ
UT WOS:000229934100009
DA 2024-07-18
ER

PT J
AU Falcón, A
   Stark, J
   Ramirez, A
   Lai, K
   Valero, M
AF Falcón, A
   Stark, J
   Ramirez, A
   Lai, K
   Valero, M
TI Better branch prediction through prophet/critic hybrids
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
AB THE PROPHET/CRITIC HYBRID CONDITIONAL BRANCH PREDICTOR HAS TWO COMPONENT PREDICTORS. THE PROPHET USES A BRANCH'S HISTORY TO,PREDICT ITS DIRECTION. WE CALL THIS PREDICTION AND THE ONES FOR BRANCHES FOLLOWING IT THE BRANCH FUTURE. THE CRITIC USES THE BRANCH'S HISTORY AND FUTURE TO CRITIQUE THE PROPHET'S PREDICTION. THE HYBRID COMBINES THE PROPHET'S PREDICTION WITH THE CRITIQUE, EITHER AGREE OR DISAGREE, FORMING THE BRANCH'S OVERALL PREDICTION. RESULTS SHOW THESE HYBRIDS CAN REDUCE MISPREDICTS BY 39 PERCENT AND IMPROVE PROCESSOR PERFORMANCE BY 7.8 PERCENT
C1 Hewlett Packard Labs, Barcelona 08714, Spain.
   Univ Politecn Cataluna, E-08028 Barcelona, Spain.
C3 Hewlett-Packard; Universitat Politecnica de Catalunya
RP Hewlett Packard Labs, Avda Graells 501, Barcelona 08714, Spain.
EM ayose.falcon@hp.com
RI Valero, Mateo/L-5709-2014
OI Valero, Mateo/0000-0003-2917-2482
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   [Anonymous], 1993, COMBINING BRANCH PRE
   CHEN IK, 1996, P 7 INT C ARCH SUPP, P128
   Cristal A, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P48, DOI 10.1109/HPCA.2004.10008
   Evers M, 2001, P IEEE, V89, P1610, DOI 10.1109/5.964441
   Falcón A, 2004, CONF PROC INT SYMP C, P250
   Grunwald D, 1998, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.1998.694768
   Jacobsen E, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P142, DOI 10.1109/MICRO.1996.566457
   Jiménez DA, 2002, ACM T COMPUT SYST, V20, P369, DOI 10.1145/571637.571639
   Jiménez DA, 2000, INT SYMP MICROARCH, P67, DOI 10.1109/MICRO.2000.898059
   Juan T, 1998, CONF PROC INT SYMP C, P155, DOI 10.1109/ISCA.1998.694771
   Reinman G, 1999, CONF PROC INT SYMP C, P234, DOI [10.1109/ISCA.1999.765954, 10.1145/307338.300999]
   Seznec A, 2002, CONF PROC INT SYMP C, P295, DOI 10.1109/ISCA.2002.1003587
   SEZNEC A, 1999, DEALISED HYBRID BRAN
   VINTAN LN, 1999, P INT JOINT C NEUR N, P868
   YEH TY, 1992, ACM COMP AR, V20, P124, DOI 10.1145/146628.139709
   [No title captured]
NR 17
TC 0
Z9 0
U1 2
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 80
EP 89
DI 10.1109/MM.2005.5
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905ZO
UT WOS:000227610500011
OA Green Published
DA 2024-07-18
ER

PT J
AU McNairy, C
   Soltis, D
AF McNairy, C
   Soltis, D
TI Itanium 2 processor microarchitecture
SO IEEE MICRO
LA English
DT Article
AB THE ITANIUM 2 PROCESSOR EXTENDS THE PROCESSING POWER OF THE ITANIUM PROCESSOR FAMILY WITH A CAPABLE AND BALANCED MICROARCHITECTURE. EXECUTING UP TO SIX INSTRUCTIONS AT A TIME, IT PROVIDES BOTH PERFORMANCE AND BINARY COMPATIBILITY FOR ITANIUM-BASED APPLICATIONS AND OPERATING SYSTEMS.
C1 Intel Corp, Santa Clara, CA 95051 USA.
C3 Intel Corporation
RP McNairy, C (corresponding author), 3400 E Harmony Rd,MS 55, Ft Collins, CO 80526 USA.
CR BRADLEY D, 2002, P INT SOL STAT CIRC, P110
   FETZER ES, 2002, P 2002 IEEE INT SOL, P420
   Huck J, 2000, IEEE MICRO, V20, P12, DOI 10.1109/40.877947
   Lyon T, 2002, PR IEEE COMP DESIGN, P356, DOI 10.1109/ICCD.2002.1106794
   MCCORMICK J, BRIEF ANAL SPEC CPU2
   Sharangpani H, 2000, IEEE MICRO, V20, P24, DOI 10.1109/40.877948
   Yeh T.-Y., 1992, P 19 ANN INT S COMP, DOI [10.1145/139669.139709, DOI 10.1145/139669.139709]
NR 7
TC 66
Z9 92
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2003
VL 23
IS 2
BP 44
EP 55
DI 10.1109/MM.2003.1196114
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 670VE
UT WOS:000182429200009
DA 2024-07-18
ER

PT J
AU Eberle, H
AF Eberle, H
TI A radio network for monitoring and diagnosing computer systems
SO IEEE MICRO
LA English
DT Article
AB BY OFFERING IMPROVED RELIABILITY AND LOWER IMPLEMENTATION COST, AN INTERCONNECT TECHNOLOGY BASED ON RADIO COMMUNICATION PROVIDES AN ATTRACTIVE ALTERNATIVE FOR IMPLEMENTING SYSTEM FUNCTIONS REQUIRING OUT-OF-BAND SIGNALING.
C1 Sun Microsyst Labs, Mt View, CA 94043 USA.
RP Eberle, H (corresponding author), Sun Microsyst Labs, 2600 Casey Ave, Mt View, CA 94043 USA.
CR [Anonymous], 1996, WIRELESS COMMUNICATI
   [Anonymous], 21C JEDEC
   [Anonymous], 114911990 IEEE
   [Anonymous], 2001, BLUETOOTH 1 1 CONNEC
   DIJASIO L, 2002, 825 MICR TECHN
   Foerster J., 2001, INTEL TECHNOLOGY J
   Gast M. S., 2002, 802.11 Wireless Networks The Definitive Guide
   *ISO, 1979, 33091979 ISO
   Lee T.H., 1998, DESIGN CMOS RADIO FR
   *MICR TECHN INC, 2001, RFPIC12C509AG 509AF
   O'Hara B., 1999, IEEE 802 11 HDB DESI
   Pozar D.M., 2001, Microwave and RF Design af Wireless Systems
   *RF MON, TR1000 DAT SHEET
   Sarma S, 2001, IEEE MICRO, V21, P50, DOI 10.1109/40.977758
   Van De Goor A. J, 1998, Testing Semiconductor Memories: Theory and Practice
NR 15
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2003
VL 23
IS 1
BP 60
EP 65
DI 10.1109/MM.2003.1179899
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 644QM
UT WOS:000180930100009
DA 2024-07-18
ER

PT J
AU [Anonymous]
AF [Anonymous]
TI Computing Edge
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP C4
EP C4
DI 10.1109/MM.2023.3303791
PG 1
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500003
OA Bronze
DA 2024-07-18
ER

PT J
AU Oleksenko, O
   Fetzer, C
   Köpf, B
   Silberstein, M
AF Oleksenko, Oleksii
   Fetzer, Christof
   Kopf, Boris
   Silberstein, Mark
TI Revizor: Testing Black-Box CPUs Against Speculation Contracts
SO IEEE MICRO
LA English
DT Article
DE Microarchitecture; Systematics; Closed box; Security; Contracts;
   Optimization; Testing; Central Processing Unit
AB Speculative execution attacks such as Spectre and Meltdown exploit microarchitectural optimizations to leak information across security domains. These vulnerabilities often stay undetected for years because we lack the tools for systematic analysis of CPUs to find them. In this article, we introduce such a tool, called Revizor, which automatically detects microarchitectural leakage in black-box CPUs. The key idea is to employ speculation contracts to model the expected information leaks, and then to use randomized testing to compare the CPU's leakage against the model and thus detect unexpected leaks. We showcase the effectiveness of this approach on Intel CPUs, where we demonstrate that Revizor is capable of detecting both known and previously unknown speculative leaks.
C1 [Oleksenko, Oleksii; Kopf, Boris] Microsoft, Cambridge CB1 2FB, England.
   [Fetzer, Christof] Tech Univ Dresden, D-01187 Dresden, Germany.
   [Silberstein, Mark] Technion Israel Inst Technol, IL-3200003 Haifa, Israel.
C3 Microsoft; Technische Universitat Dresden; Technion Israel Institute of
   Technology
RP Oleksenko, O (corresponding author), Microsoft, Cambridge CB1 2FB, England.
EM t-oleksenkoo@microsoft.com; christof.fetzer@tu-dresden.de;
   boris.koepf@microsoft.com; mark@ee.technion.ac.il
OI Silberstein, Mark/0000-0001-9659-068X; Fetzer,
   Christof/0000-0001-8240-5420; Oleksenko, Oleksii/0009-0009-1964-8038
CR [Anonymous], UNICORN ENGINE
   [Anonymous], 2018, GOOGLE PROJECT ZERO
   Canella C, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P769, DOI 10.1145/3319535.3363219
   Guarnieri Marco, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P1868, DOI 10.1109/SP40001.2021.00036
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Oleksenko O., PROC 44 IEEE S SECUR
   Oleksenko O, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P226, DOI 10.1145/3503222.3507729
   Sabelfeld A, 2003, IEEE J SEL AREA COMM, V21, P5, DOI 10.1109/JSAC.2002.806121
   Van Bulck J, 2020, P IEEE S SECUR PRIV, P54, DOI 10.1109/SP40000.2020.00089
   Vicarte JRS, 2021, CONF PROC INT SYMP C, P347, DOI 10.1109/ISCA52012.2021.00035
NR 10
TC 1
Z9 1
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 37
EP 44
DI 10.1109/MM.2023.3273009
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Gouk, D
   Kwon, M
   Bae, H
   Lee, SW
   Jung, MYS
AF Gouk, Donghyun
   Kwon, Miryeong
   Bae, Hanyeoreum
   Lee, Sangwon
   Jung, Myoungsoo
TI Memory Pooling With CXL
SO IEEE MICRO
LA English
DT Article
DE Memory management; Switches; Random access memory; Software; Runtime;
   Aerospace electronics; Hardware
AB Compute Express Link (CXL) has recently attracted great attention thanks to its excellent hardware heterogeneity management and resource disaggregation capabilities. Even though there is yet no commercially available product or platform integrating CXL into memory pooling, it is expected to make memory resources practically and efficiently disaggregated much better than ever before. In this article, we propose directly accessible memory disaggregation, DirectCXL that straight connects a host processor complex and remote memory resources over CXL's memory protocol (CXL.mem). Our empirical evaluation shows that DirectCXL exhibits around 7x better performance than remote direct memory access (RDMA)-based memory pooling for diverse real-world workloads.
C1 [Gouk, Donghyun; Kwon, Miryeong; Bae, Hanyeoreum; Lee, Sangwon] Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
   [Jung, Myoungsoo] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea.
   [Lee, Sangwon; Jung, Myoungsoo] Panmnesia, Daejeon 34141, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Korea Advanced
   Institute of Science & Technology (KAIST)
RP Gouk, D (corresponding author), Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
EM kukdh1@camelab.org; mkwon@camelab.org; hyr.bae@camelab.org;
   swon@camelab.org; m.jung@kaist.ac.kr
OI Lee, Sangwon/0000-0001-6960-5487
CR Al Maruf H, 2023, Arxiv, DOI arXiv:2206.02878
   Amaro E, 2020, PROCEEDINGS OF THE FIFTEENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS'20), DOI 10.1145/3342195.3387522
   Frey PW, 2009, INT CON DISTR COMP S, P553, DOI 10.1109/ICDCS.2009.32
   Gouk D, 2022, PROCEEDINGS OF THE 2022 USENIX ANNUAL TECHNICAL CONFERENCE, P287
   Guo ZY, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P417, DOI 10.1145/3503222.3507762
   Hamilton WL, 2017, ADV NEUR IN, V30
   Kalia A, 2014, SIGCOMM'14: PROCEEDINGS OF THE 2014 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P295, DOI [10.1145/2619239.2626299, 10.1145/2740070.2626299]
   Kipf T.N., 2017, INT C LEARNING REPRE, DOI DOI 10.48550/ARXIV.1609.02907
   Li H., 2023, PROC INT C ARCHIT SU
   Lim K., 2012, PROC IEEE INT S HIGH, P1
   Pinto C, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P868, DOI 10.1109/MICRO50266.2020.00075
   Ruan ZY, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P315
   Scarselli F, 2009, IEEE T NEURAL NETWOR, V20, P61, DOI 10.1109/TNN.2008.2005605
   Shun JL, 2013, ACM SIGPLAN NOTICES, V48, P135, DOI 10.1145/2517327.2442530
NR 14
TC 6
Z9 7
U1 2
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 48
EP 57
DI 10.1109/MM.2023.3237491
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9PW1
UT WOS:000965164300001
DA 2024-07-18
ER

PT J
AU Huzaifa, M
   Desai, R
   Grayson, S
   Jiang, XT
   Jing, Y
   Lee, J
   Lu, F
   Pang, YH
   Ravichandran, J
   Sinclair, F
   Tian, BY
   Yuan, HZ
   Zhang, J
   Adve, SV
AF Huzaifa, Muhammad
   Desai, Rishi
   Grayson, Samuel
   Jiang, Xutao
   Jing, Ying
   Lee, Jae
   Lu, Fang
   Pang, Yihan
   Ravichandran, Joseph
   Sinclair, Finn
   Tian, Boyuan
   Yuan, Hengzhi
   Zhang, Jeffrey
   Adve, Sarita, V
TI ILLIXR: An Open Testbed to Enable Extended Reality Systems Research
SO IEEE MICRO
LA English
DT Article
AB We present Illinois Extended Reality testbed (ILLIXR), the first fully open-source XR system and research testbed. ILLIXR enables system innovations with end-to-end co-designed hardware, compiler, OS, and algorithms, and driven by end-user perceived Quality-of-Experience (QoE) metrics. Using ILLIXR, we provide the first comprehensive quantitative analysis of performance, power, and QoE for a complete XR system and its individual components. We describe several implications of our results that propel new directions in architecture, systems, and algorithms research for domain-specific systems in general, and XR in particular.
C1 [Huzaifa, Muhammad; Grayson, Samuel; Lee, Jae; Pang, Yihan; Zhang, Jeffrey; Adve, Sarita, V] Univ Illinois, Comp Sci, Urbana, IL 61801 USA.
   [Desai, Rishi; Jiang, Xutao; Lu, Fang; Ravichandran, Joseph; Sinclair, Finn; Yuan, Hengzhi] Univ Illinois, Urbana, IL 61801 USA.
   [Jing, Ying; Tian, Boyuan] Univ Illinois, Elect & Comp Engn, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign
RP Huzaifa, M (corresponding author), Univ Illinois, Comp Sci, Urbana, IL 61801 USA.
EM huzaifa2@illinois.edu; rdesai@anduril.com; grayson5@illinois.edu;
   xutaoj2@illinois.edu; yingj4@illinois.edu; jael2@illinois.edu;
   fanglu2@illinois.edu; yihanp2@illinois.edu; jravi@mit.edu;
   finnnorth@gmail.com; boyuant2@illinois.edu; hengzhiy@bu.edu;
   jfzhang2@illinois.edu; sadve@illinois.edu
RI Lu, Fang/KOC-2941-2024
OI Huzaifa, Muhammad/0000-0001-9245-527X; Grayson,
   Samuel/0000-0001-5411-356X
FU Applications Driving Architectures Research Center, a JUMP Center; SRC;
   DARPA; National Science Foundation [CCF 16-19245, 21-20464]; Google
   Faculty Research Award
FX The authors would like to thank Ameen Akel, Wei Cui, Aleksandra Faust,
   Liang Gao, Rod Hooker, Matt Horsnell, Amit Jindal, Steve LaValle, Steve
   Lovegrove, David Luebke, Andrew Maimone, Vegard Oye, Maurizio Paganini,
   Martin Persson, Archontis Politis, Eric Shaffer, Paris Smaragdis, and
   Chris Widdowson. The development of ILLIXR was supported in part by the
   Applications Driving Architectures Research Center, a JUMP Center
   co-sponsored by SRC and DARPA, the National Science Foundation under
   Grants CCF 16-19245 and 21-20464, and in part by the Google Faculty
   Research Award. The development of ILLIXR was also aided by generous
   hardware and software donations from Arm and NVIDIA.
CR Alsop J, 2018, CONF PROC INT SYMP C, P261, DOI 10.1109/ISCA.2018.00031
   Elbamby MS, 2018, IEEE NETWORK, V32, P78, DOI 10.1109/MNET.2018.1700268
   Heo J, FLEXR
   Huzaifa M, 2021, I S WORKL CHAR PROC, P24, DOI 10.1109/IISWC53511.2021.00014
   Kanter David., 2015, Graphics processing requirements for enabling immersive vr
   Kotsifakou M, 2018, ACM SIGPLAN NOTICES, V53, P68, DOI 10.1145/3200691.3178493
   McGuire M, 2017, EXCLUSIVE NVIDIA R 2
   Pereira N, 2021, INT SYM MIX AUGMENT, P479, DOI 10.1109/ISMAR52148.2021.00065
   Sharif Hashim, 2021, PPoPP '21: Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, P262, DOI 10.1145/3437801.3446108
   Takahashi D, 2018, OCULUS CHIEF SCI MIK
   Zacharopoulos G, 2022, ARXIV220108603
   Zhao S., 2021, MICRO 54 54 ANN IEEE, P494
NR 12
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 97
EP 106
DI 10.1109/MM.2022.3161018
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400010
OA hybrid
DA 2024-07-18
ER

PT J
AU Chien, WC
   Hassan, MM
   Alsanad, A
   Fortino, G
AF Chien, Wei-Che
   Hassan, Mohammad Mehedi
   Alsanad, Ahmed
   Fortino, Giancarlo
TI UAV-Assisted Joint Wireless Power Transfer and Data Collection Mechanism
   for Sustainable Precision Agriculture in 5G
SO IEEE MICRO
LA English
DT Article
ID ALGORITHM
AB The limited battery capacity of sensor nodes (SNs) is one of the challenges for achieving sustainable precision agriculture in 5G. When SNs run out of energy, the data center will not be able to grasp the information of the environment, and the corresponding decisions and actions will not be performed. To solve this problem, this study presents a framework for charging SNs and collecting sensing data using unmanned aerial vehicles. The problems of cluster head (CH) election and path planning are considered at the same time to maximize charging efficiency in a way that the lifetime of SNs can be prolonged. Moreover, K-means-based CH and charging position selection algorithm and ACO-based charging path-planning algorithm are proposed to optimize charging planning of the 3-D environment. Simulation results show that the proposed mechanism can minimize the number o f CHs and maximize the remaining energy of SNs.
C1 [Chien, Wei-Che] Natl Dong Hwa Univ, Dept Comp Sci & Informat Engn, Hualien 974, Taiwan.
   [Hassan, Mohammad Mehedi; Alsanad, Ahmed] King Saud Univ, Coll Comp & Informat Sci, Dept Informat Syst, Riyadh 11543, Saudi Arabia.
   [Fortino, Giancarlo] Univ Calabria, Dept Informat Modeling Elect & Syst, I-87036 Arcavacata Di Rende, Italy.
C3 National Dong Hwa University; King Saud University; University of
   Calabria
RP Chien, WC (corresponding author), Natl Dong Hwa Univ, Dept Comp Sci & Informat Engn, Hualien 974, Taiwan.
EM b9944006@gmail.com; mmhassan@ksu.edu.sa; aasanad.ksu@gmail.com;
   giancarlo.fortino@unical.it
RI AlSanad, Ahmed/GSE-3705-2022; Hassan, Mohammad/KDM-9524-2024; Hassan,
   Mohammad/GZA-7507-2022; Hassan, Mohammad Mehedi/D-4946-2016; Fortino,
   Giancarlo/J-2950-2017
OI Hassan, Mohammad/0000-0002-1712-0004; Hassan, Mohammad
   Mehedi/0000-0002-3479-3606; Fortino, Giancarlo/0000-0002-4039-891X
FU Deanship of Scientific Research at King Saud University [RGP-281]
FX The authors extend their appreciation to the Deanship of Scientific
   Research at King Saud University for funding this work through Research
   Group RGP-281.
CR Akbas A, 2016, IEEE SENS J, V16, P5084, DOI 10.1109/JSEN.2016.2548661
   Aslam N, 2017, FUTURE INTERNET, V9, DOI 10.3390/fi9040054
   Campi T, 2018, ENERGIES, V11, DOI 10.3390/en11020352
   Chen YC, 2016, 2016 26TH INTERNATIONAL TELECOMMUNICATION NETWORKS AND APPLICATIONS CONFERENCE (ITNAC), P231, DOI 10.1109/ATNAC.2016.7878814
   Chien WC, 2016, INT WIREL COMMUN, P1012, DOI 10.1109/IWCMC.2016.7577197
   Chien WC, 2015, IEEE SYS MAN CYBERN, P2585, DOI 10.1109/SMC.2015.452
   Elhoseny M, 2017, IEEE SENSOR LETT, V1, DOI 10.1109/LSENS.2017.2724846
   Han GJ, 2019, IEEE INTERNET THINGS, V6, P9165, DOI 10.1109/JIOT.2019.2928557
   Han GJ, 2019, IEEE SYST J, V13, P3747, DOI 10.1109/JSYST.2018.2879084
   Jian WJ, 2015, IEEE CONF COMPUT, P144, DOI 10.1109/INFCOMW.2015.7179375
   Liao JH, 2015, FRONT ARTIF INTEL AP, V274, P2080, DOI 10.3233/978-1-61499-484-8-2080
   Lin C, 2018, IEEE INFOCOM SER, P99, DOI 10.1109/INFOCOM.2018.8486402
   Nayak P, 2016, IEEE SENS J, V16, P137, DOI 10.1109/JSEN.2015.2472970
   Singh B, 2012, HUM-CENT COMPUT INFO, V2, DOI 10.1186/2192-1962-2-13
   Suman S, 2018, IEEE ICC
   Suman S, 2019, IEEE T GREEN COMMUN, V3, P1117, DOI 10.1109/TGCN.2019.2938403
   Tsai CW, 2016, IEEE SENS J, V16, P2812, DOI 10.1109/JSEN.2016.2523061
   Wang C, 2016, IEEE T COMPUT, V65, P2411, DOI 10.1109/TC.2015.2490060
   Wei ZC, 2019, IEEE ACCESS, V7, P81859, DOI 10.1109/ACCESS.2018.2885789
NR 19
TC 8
Z9 8
U1 2
U2 16
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 27
EP 32
DI 10.1109/MM.2021.3122553
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500005
DA 2024-07-18
ER

PT J
AU Ishida, K
   Byun, I
   Nagaoka, I
   Fukumitsu, K
   Tanaka, M
   Kawakami, S
   Tanimoto, T
   Ono, T
   Kim, J
   Inoue, K
AF Ishida, Koki
   Byun, Ilkwon
   Nagaoka, Ikki
   Fukumitsu, Kosuke
   Tanaka, Masamitsu
   Kawakami, Satoshi
   Tanimoto, Teruo
   Ono, Takatsugu
   Kim, Jangwoo
   Inoue, Koji
TI Superconductor Computing for Neural Networks
SO IEEE MICRO
LA English
DT Article
AB The superconductor single-flux-quantum (SFQ) logic family has been recognized as a promising solution for the post-Moore era, thanks to the ultrafast and low-power switching characteristics of superconductor devices. Researchers have made tremendous efforts in various aspects, especially in device and circuit design. However, there has been little progress in designing a convincing SFQ-based architectural unit due to a lack of understanding about its potentials and limitations at the architectural level. This article provides the design principles for SFQ-based architectural units with an extremely high-performance neural processing unit (NPU). To achieve our goal, we developed and validated a simulation framework to identify critical architectural bottlenecks in designing a performance-effective SFQ-based NPU. We propose SuperNPU, which outperforms a conventional state-of-the-art NPU by 23 times in terms of computing performance and 1.23 times in power efficiency even with the cooling cost of the 4K environment.
C1 [Ishida, Koki; Fukumitsu, Kosuke; Kawakami, Satoshi; Tanimoto, Teruo; Ono, Takatsugu; Inoue, Koji] Kyushu Univ, Dept Adv Informat Technol, Fukuoka 4648601, Japan.
   [Byun, Ilkwon; Kim, Jangwoo] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 08826, South Korea.
   [Nagaoka, Ikki; Tanaka, Masamitsu] Nagoya Univ, Dept Elect, Nagoya, Aichi 4648601, Japan.
C3 Kyushu University; Seoul National University (SNU); Nagoya University
RP Ishida, K (corresponding author), Kyushu Univ, Dept Adv Informat Technol, Fukuoka 4648601, Japan.
EM koki.ishida@cpc.ait.kyushu-u.ac.jp; ik.byun@snu.ac.kr;
   nagaoka@super.nuee.nagoya-u.ac.jp;
   kosuke.fukumitsu@cpc.ait.kyushu-u.ac.jp; himatmasami_t@ieee.org;
   satoshi.kawakami@cpc.ait.kyushu-u.ac.jp; tteruo@kyudai.jp;
   takatsugu.ono@cpc.ait.kyushu-u.ac.jp; jangwoo@snu.ac.kr;
   inoue@ait.kyushu-u.ac.jp
RI Tanimoto, Teruo/AAZ-6363-2020
OI Tanimoto, Teruo/0000-0002-9068-0972; Tanaka,
   Masamitsu/0000-0001-8577-3819; Nagaoka, Ikki/0000-0002-7014-0899; Byun,
   Ilkwon/0000-0003-3104-7437; Kawakami, Satoshi/0000-0001-5044-744X; Ono,
   Takatsugu/0000-0003-2348-0249
FU JST-Mirai Program [JPMJMI18E1]; JSPS KAKENHI [JP19H01105, JP18H05211,
   JP18J21274]; National Research Foundation of Korea (NRF)
   [NRF-2019R1A5A1027055, NRF-2021R1A2C3014131]; VDEC of the University of
   Tokyo; Cadence Design Systems, Inc.
FX This work was supported in part by the JST-Mirai Program under Grant
   JPMJMI18E1; in part by JSPS KAKENHI under Grant JP19H01105, Grant
   JP18H05211, and Grant JP18J21274; and in part by the National Research
   Foundation of Korea (NRF) under Grant NRF-2019R1A5A1027055 and Grant
   NRF-2021R1A2C3014131. The circuit was designed with the support by VDEC
   of the University of Tokyo in collaboration with Cadence Design Systems,
   Inc., and was fabricated in the CRAVITY of AIST.
CR [Anonymous], HOT CHIPS 2017 CLOSE
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fang E. S., 1989, Extended Abstracts of 1989 International Superconductivity Electronics Conference (ISEC '89), P407
   Ishida K, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P58, DOI 10.1109/MICRO50266.2020.00018
   Ishida K, 2020, SYMP VLSI CIRCUITS, DOI 10.1109/vlsicircuits18222.2020.9162826
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kirichenko DE, 2011, IEEE T APPL SUPERCON, V21, P776, DOI 10.1109/TASC.2010.2098432
   Likharev KK, 1991, IEEE T APPL SUPERCON, V1, P3, DOI 10.1109/77.80745
   Mukhanov OA, 2011, IEEE T APPL SUPERCON, V21, P760, DOI 10.1109/TASC.2010.2096792
   Nagaoka I, 2019, ISSCC DIG TECH PAP I, V62, P460, DOI 10.1109/ISSCC.2019.8662351
   Tzimpragos G, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P435, DOI 10.1145/3373376.3378517
   Yamanashi Y, 2010, IEICE T ELECTRON, VE93C, P440, DOI [10.1587/transele.E93.C440, 10.1587/transele.E93.C.440]
NR 12
TC 16
Z9 16
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 19
EP 26
DI 10.1109/MM.2021.3070488
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800004
OA hybrid
DA 2024-07-18
ER

PT J
AU Krishnan, V
   Serres, O
   Blocksome, M
AF Krishnan, Venkata
   Serres, Olivier
   Blocksome, Michael
TI Configurable Network Protocol Accelerator (COPA)
SO IEEE MICRO
LA English
DT Article
AB Today's field-programmable gate arrays (FPGAs) offer not only programmable acceleration capabilities but also include advanced features that are on-par with a mainstream processor platform. However, rather than being deployed as autonomous acceleration nodes, they are generally deployed as second-class citizens under the control of a standard processor platform. The configurable network protocol accelerator (COPA) framework enables FPGAs to support custom inline/lookaside accelerators and attach directly to a 100-Gb/s Ethernet network. The hardware component provides the necessary networking/accelerator infrastructure. The software component supports an open standard API that enables the integrated accelerators to be used with network communication by applications/middleware. COPA enables a truly distributed FPGA accelerator model and has been implemented on variants of Stratix10 FPGAs. The COPA framework along with example accelerator IPs has been validated with microbenchmarks as well as proxy client/server benchmarks and achieves full network bandwidth.
C1 [Krishnan, Venkata; Serres, Olivier; Blocksome, Michael] Intel Corp, Hudson, MA 07749 USA.
C3 Intel Corporation
RP Krishnan, V (corresponding author), Intel Corp, Hudson, MA 07749 USA.
EM Venkata.Krishnan@intel.com; olivier.serres@gmail.com;
   Michael.Blocksome@intel.com
CR Cain K, 2020, P IEEE HIGH PERF EXT
   Caulfield AM, 2016, INT SYMP MICROARCH
   Ganusov I, P 30 ANN HOT CHIPS S, P2020
   George A., 2016, 2016 IEEE High Performance Extreme Computing Conference (HPEC), P1, DOI DOI 10.1109/HPEC.2016.7761639
   Grun P, 2015, P 22 INT S HIGH PERF
   Kobayashi R, 2019, IEEE SYM PARA DISTR, P489, DOI 10.1109/IPDPSW.2019.00090
   Krishnan V, 2020, P OPENFABRICS ALL WO
   Krishnan V, 2020, CONGIGURABLE NETWORK, P17
   Mondigo A, 2019, IEICE T INF SYST, VE102D, P1029, DOI 10.1587/transinf.2018RCP0007
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Ringlein B, 2019, I C FIELD PROG LOGIC, P293, DOI 10.1109/FPL.2019.00054
NR 11
TC 5
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 8
EP 14
DI 10.1109/MM.2020.3042167
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000003
DA 2024-07-18
ER

PT J
AU Petrisko, D
   Gilani, F
   Wyse, M
   Jung, DC
   Davidson, S
   Gao, P
   Zhao, C
   Azad, Z
   Canakci, S
   Veluri, B
   Guarino, T
   Joshi, A
   Oskin, M
   Taylor, MB
AF Petrisko, Daniel
   Gilani, Farzam
   Wyse, Mark
   Jung, Dai Cheol
   Davidson, Scott
   Gao, Paul
   Zhao, Chun
   Azad, Zahra
   Canakci, Sadullah
   Veluri, Bandhav
   Guarino, Tavio
   Joshi, Ajay
   Oskin, Mark
   Taylor, Michael Bedford
TI BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs
SO IEEE MICRO
LA English
DT Article
DE Multicore processing; Protocols; Standards; Hardware; Linux; Coherence;
   Complexity theory; BlackParrot; RISC-V; Open Source; Multicore; Agile;
   Accelerator Development; Software Engineering of Hardware
AB This article introduces BlackParrot, which aims to be the default open-source, Linux-capable, cache-coherent, 64-bit RISC-V multicore used by the world. In executing this goal, our research aims to advance the world's knowledge about the "software engineering of hardware." Although originally bootstrapped by the University of Washington and Boston University via DARPA funding, BlackParrot strives to be community driven and infrastructure agnostic; a multicore which is Pareto optimal in terms of power, performance, area, and complexity. In order to ensure BlackParrot is easy to use, extend, and, most importantly, trust, development is guided by three core principles: Be Tiny, Be Modular, and Be Friendly. Development efforts have prioritized the use of intentional interfaces and modularity and silicon validation as first-order design metrics, so that users can quickly get started and trust that their design will perform as expected when deployed. BlackParrot has been validated in a GlobalFoundries 12-nm FinFET tapeout. BlackParrot is ideal as a standalone Linux processor or as a malleable fabric for an agile accelerator SoC design flow.
C1 [Petrisko, Daniel; Gilani, Farzam; Wyse, Mark; Jung, Dai Cheol; Davidson, Scott; Gao, Paul; Zhao, Chun; Veluri, Bandhav; Guarino, Tavio; Oskin, Mark; Taylor, Michael Bedford] Univ Washington, Seattle, WA 98195 USA.
   [Azad, Zahra; Canakci, Sadullah; Joshi, Ajay] Boston Univ, Boston, MA 02215 USA.
C3 University of Washington; University of Washington Seattle; Boston
   University
RP Petrisko, D (corresponding author), Univ Washington, Seattle, WA 98195 USA.
EM petrisko@cs.washington.edu; farzamgl@uw.edu; wysem@cs.washington.edu;
   dcjung@uw.edu; stdavids@uw.edu; gaozihou@uw.edu; chunzhao@uw.edu;
   zazad@bu.edu; scanakci@bu.edu; bandhav@uw.edu; Tavio.guarino@gmail.com;
   joshi@bu.edu; oskin@cs.washington.edu; prof.taylor@gmail.com
RI azad, zahra/AHE-2685-2022; Canakci, Sadullah/HTS-3731-2023
OI Petrisko, Daniel/0000-0002-0555-6919; Joshi, Ajay/0000-0002-3256-9942;
   Wyse, Mark/0000-0002-3135-4536
CR Ajayi, 2019, P 56 ANN DES AUT C
   Asanovic, UCBEECS201617
   Celio, UCBEECS2015167
   Hauser J., BERKELEY HARDFLOAT
   Snyder W., 2010, VERILATOR FAST FREE, P11
   Taylor MB, 2018, DES AUT CON, DOI 10.1145/3195970.3199848
   Waterman A., 2011, UCBEECS201162116
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
NR 8
TC 34
Z9 46
U1 2
U2 18
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 93
EP 102
DI 10.1109/MM.2020.2996145
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800011
DA 2024-07-18
ER

PT J
AU Leng, Y
   Huang, J
   Chen, CC
   Sun, QY
   Zhu, YH
AF Leng, Yue
   Huang, Jian
   Chen, Chi-Chun
   Sun, Qiuyue
   Zhu, Yuhao
TI Energy-Efficient Video Processing for Virtual Reality
SO IEEE MICRO
LA English
DT Article
DE Streaming media; Rendering (computer graphics); Energy efficiency;
   Servers; Power demand; Virtual reality; Energy consumption
AB Virtual reality (VR) has huge potential to enable radically new applications, behind which spherical panoramic video processing is one of the backbone techniques. However, current VR systems reuse the techniques designed for processing conventional planar videos, resulting in significant energy inefficiencies. Our characterizations show that operations that are unique to processing 360 degrees VR content constitute 40% of the total processing energy consumption. We present EVR, an end-to-end system for energy-efficient VR video processing. EVR recognizes that the major contributor to the VR tax is the projective transformation (PT) operations. EVR mitigates the overhead of PT through two key techniques: semantic-aware streaming on the server and hardware-accelerated rendering on the client device. Real system measurements show that EVR reduces the energy of VR rendering by up to 58%, which translates to up to 42% energy saving for VR devices.
C1 [Leng, Yue] Univ Illinois, Champaign, IL 61820 USA.
   [Huang, Jian] Univ Illinois, Elect & Comp Engn Dept, Champaign, IL USA.
   [Chen, Chi-Chun] Univ Rochester, Rochester, NY 14627 USA.
   [Sun, Qiuyue; Zhu, Yuhao] Univ Rochester, Comp Sci Dept, Rochester, NY 14627 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign;
   University of Rochester; University of Rochester
RP Leng, Y (corresponding author), Univ Illinois, Champaign, IL 61820 USA.
EM yueleng2@illinois.edu; jianh@illinois.edu; cchen120@ur.rochester.edu;
   qsun15@u.rochester.edu; yzhu@rochester.edu
RI Xie, Weibo/B-3771-2008
OI Xie, Weibo/0000-0002-2768-3572
CR Corbillon X, 2017, PROCEEDINGS OF THE 8TH ACM MULTIMEDIA SYSTEMS CONFERENCE (MMSYS'17), P199, DOI 10.1145/3083187.3083215
   Halpern M, 2016, INT S HIGH PERF COMP, P64, DOI 10.1109/HPCA.2016.7446054
   Haynes B, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1615, DOI 10.1145/3035918.3058734
   Hegarty J., 2014, P SIGGRAPH
   Huang YC, 2015, P INT COMP SOFTW APP, P613, DOI 10.1109/COMPSAC.2015.106
   Lee K, 2015, 2015 INTERNATIONAL CONFERENCE ON SAMPLING THEORY AND APPLICATIONS (SAMPTA), P158, DOI 10.1109/SAMPTA.2015.7148871
   Li J., 2014, P 12 USENIX C FILE S, P105
   Qian F., 2016, Proceedings of the 5th Workshop on All Things Cellular: Operations, Applications and Challenges, P1, DOI DOI 10.1145/2980055.2980056
   Xiaomeng Chen, 2015, ACM SIGMETRICS Performance Evaluation Review, V43, P151, DOI 10.1145/2745844.2745875
NR 9
TC 2
Z9 2
U1 2
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 30
EP 36
DI 10.1109/MM.2020.2985692
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100005
DA 2024-07-18
ER

PT J
AU Jain, AK
   Lloyd, S
   Gokhale, M
AF Jain, Abhishek Kumar
   Lloyd, Scott
   Gokhale, Maya
TI Performance Assessment of Emerging Memories Through FPGA Emulation
SO IEEE MICRO
LA English
DT Article
AB Emerging memory technologies offer the prospect of large capacity, high bandwidth, and a range of access latencies ranging from DRAM-like to SSD-like. In this paper, we evaluate the performance of parallel applications on CPUs whose main memories sweep a wide range of latencies within a bandwidth cap. We use an FPGA emulator, the logic in memory emulator (LiME) to accelerate evaluation. The LiME framework uses a multiprocessor system on chip (MPSoC) combining multicore CPU, integrated memory controller, and FPGA fabric, and enables emulation orders of magnitude faster than software simulation. Our paper highlights the performance impact of higher latency on concurrent applications and identifies conditions under which future high latency memories can effectively be used as main memory.
C1 [Jain, Abhishek Kumar; Lloyd, Scott; Gokhale, Maya] Lawrence Livermore Natl Lab, Ctr Appl Sci Comp, Livermore, CA 94550 USA.
C3 United States Department of Energy (DOE); Lawrence Livermore National
   Laboratory
RP Jain, AK (corresponding author), Lawrence Livermore Natl Lab, Ctr Appl Sci Comp, Livermore, CA 94550 USA.
EM jain7@llnl.gov; lloyd23@llnl.gov; gokhale2@llnl.gov
OI Jain, Abhishek/0000-0003-3797-029X
FU U.S. Department of Energy by Lawrence Livermore National Laboratory
   [DE-AC52-07NA27344]; LLNL LDRD Project [16-ERD-005. LLNL-JRNL-754877]
FX This work was performed under the auspices of the U.S. Department of
   Energy by Lawrence Livermore National Laboratory under Contract
   DE-AC52-07NA27344 and was supported by LLNL LDRD Project 16-ERD-005.
   LLNL-JRNL-754877.
CR Awad A, 2017, MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P411, DOI 10.1145/3132402.3132422
   Gahvari H., 2007, P SPEC BENCHM WORKSH
   Hady FT, 2017, P IEEE, V105, P1822, DOI 10.1109/JPROC.2017.2731776
   Jain AK, 2018, ANN IEEE SYM FIELD P, P173, DOI 10.1109/FCCM.2018.00035
   Kultursay Emre, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P256
   O'Connor M, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P41, DOI 10.1145/3123939.3124545
   Sukhwani B, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P15, DOI 10.1145/3123939.3124535
   Tramm J. R., 2014, ROLE REACTOR PHYS SU
   Vetter JS, 2015, COMPUT SCI ENG, V17, P73, DOI 10.1109/MCSE.2015.4
   Volos H, 2015, Proceedings of the 16th Annual Middleware Conference, P37, DOI 10.1145/2814576.2814806
NR 10
TC 5
Z9 6
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2019
VL 39
IS 1
SI SI
BP 8
EP 16
DI 10.1109/MM.2018.2877291
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN6UC
UT WOS:000460320500003
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Hwu, WM
   Patel, S
AF Hwu, Wen-mei
   Patel, Sanjay
TI Accelerator Architectures-A Ten-Year Retrospective
SO IEEE MICRO
LA English
DT Article
AB This article is a ten-year retrospective of the rise of the accelerators since the authors coedited a 2008 IEEE MICRO special issue on Accelerator Architectures. It identifies the most prominent applications using the accelerators to date: high-performance computing, crypto currencies, and machine learning. For the two most popular types of accelerators, GPUs and FPGAs, the article gives a concise overview of the important trends in their compute throughput, memory bandwidth, and system interconnect. The article also articulates the importance of education for growing the adoption of accelerators. It concludes by identifying emerging types of accelerators and making a few predictions for the coming decade.
C1 [Hwu, Wen-mei] Univ Illinois, Champaign, IL 61820 USA.
   [Patel, Sanjay] Univ Illinois, Elect & Comp Engn, Champaign, IL USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign
RP Hwu, WM (corresponding author), Univ Illinois, Champaign, IL 61820 USA.
CR [Anonymous], 2018, TENS PROC UN
   [Anonymous], 2018, NVLINK
   [Anonymous], 2018, TOP 500 LIST
   [Anonymous], 2018, APPLE A11
   [Anonymous], 2018, GREEN 500 LIST
   Firestone Daniel, 2018, P NSDI
   Hwu, 2017, IEEE INT C REB COMP
   Intel, HARDW ACC RES PROGR
   Jon Peddie, GPU MARK DECL SEAS Q
   NVIDIA, 2018, NVIDIA GPU DIR TECHN
   Zhang X., 2018, P 37 INT C COMP AID
NR 11
TC 6
Z9 9
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2018
VL 38
IS 6
BP 56
EP 62
DI 10.1109/MM.2018.2877839
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HF3CF
UT WOS:000454112400008
OA Bronze
DA 2024-07-18
ER

PT J
AU Ebrahimi, M
   Daneshtalab, M
AF Ebrahimi, Masoumeh
   Daneshtalab, Masoud
TI A General Methodology on Designing Acyclic Channel Dependency Graphs in
   Interconnection Networks
SO IEEE MICRO
LA English
DT Article
AB For the past three decades, the interconnection network has been developed based on two major theories, one by Dally and the other by Duato. In this article, we introduce EbDa with a simplified theoretical basis, which directly allows for designing an acyclic channel dependency graph and verifying algorithms on their freedom from deadlock. EbDa is composed of three theorems that enable extracting all allowable turns without dealing with turn models.
C1 [Ebrahimi, Masoumeh] KTH Royal Inst Technol, Stockholm, Sweden.
   [Daneshtalab, Masoud] Malardalen Univ, Vasteras, Sweden.
C3 Royal Institute of Technology; Malardalen University
RP Ebrahimi, M (corresponding author), KTH Royal Inst Technol, Stockholm, Sweden.
EM mebr@kth.se; ma-soud.daneshtalab@mdh.se
OI Daneshtalab, Masoud/0000-0001-6289-1521
FU Marie Skodowska-Curie Actions-Vinnova; Vetenskapsradet
FX This article is supported by Marie Skodowska-Curie Actions-Vinnova and
   Vetenskapsradet.
CR [Anonymous], IEEE T PARALLEL DIST
   [Anonymous], 2003, Principles and practices of interconnection networks
   Chiu G., 2000, IEEE T PARALLEL DIST
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Duato J., 2002, INTERCONNECTION NETW
   Dubois F., 2011, IEEE T COMPUTERS
   Ebrahimi M., 2017, ISCA 17 P 44 ANN INT
   Glass C., 1992, ISCA 92 P 19 ANN INT
   Huang L, 2016, IEEE GLOB COMM CONF
   Lin X., 1991, ISCA 91 P 18 ANN INT
   Salamat R., 2016, IEEE T COMPUTERS
NR 11
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 79
EP 85
DI 10.1109/MM.2018.032271064
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500010
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, Shane
TI Outsider Pathways to Prominence
SO IEEE MICRO
LA English
DT Article
C1 [Greenstein, Shane] Harvard Sch Business, Boston, MA 02163 USA.
C3 Harvard University
RP Greenstein, S (corresponding author), Harvard Sch Business, Boston, MA 02163 USA.
EM sgreenstein@hbs.edu
NR 0
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2018
VL 38
IS 2
BP 81
EP 84
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD8BG
UT WOS:000430736600008
DA 2024-07-18
ER

PT J
AU Bong, K
   Choi, S
   Kim, C
   Yoo, HJ
AF Bong, Kyeongryeol
   Choi, Sungpill
   Kim, Changhyeon
   Yoo, Hoi-Jun
TI Low-Power Convolutional Neural Network Processor for a Face-Recognition
   System
SO IEEE MICRO
LA English
DT Article
AB The authors propose a low-power convolutional neural network (CNN)-based face recognition system for user authentication in smart devices. The system comprises an always-on functional CMOS image sensor (CIS) for imaging and face detection, and a low-power CNN processor (CNNP) for face verification. Implemented in 65-nm CMOS technology, the system consumes 0.62 mW to evaluate one face at 1 fps and achieves 97 percent accuracy.
C1 [Bong, Kyeongryeol; Choi, Sungpill; Kim, Changhyeon] Korea Adv Inst Sci & Technol, Daejeon, South Korea.
   [Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol, Dept Elect Engn, Daejeon, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Korea Advanced
   Institute of Science & Technology (KAIST)
RP Bong, K (corresponding author), Korea Adv Inst Sci & Technol, Daejeon, South Korea.
EM krbong@kaist.ac.kr; cisipi@kaist.ac.kr; ch.kim@kaist.ac.kr;
   hjyoo@kaist.ac.kr
RI YOO, HOI-JUN/C-1558-2011
FU Institute for Information & Communications Technology Promotion (IITP)
   grant - Korean government (MSIP) [2016-0-00207]
FX This work was supported by an Institute for Information & Communications
   Technology Promotion (IITP) grant funded by the Korean government (MSIP)
   (no. 2016-0-00207).
CR Andrews G., 2015, KEEPING ALWAYS ON SY
   [Anonymous], 0749 U MASS COLL INF
   Bigas M, 2006, MICROELECTRON J, V37, P433, DOI 10.1016/j.mejo.2005.07.002
   Bong K, 2017, ISSCC DIG TECH PAP I, P248, DOI 10.1109/ISSCC.2017.7870354
   Choi J, 2016, IEEE J SOLID-ST CIRC, V51, P130, DOI 10.1109/JSSC.2015.2470526
   Dongsuk Jeon, 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits), pC48, DOI 10.1109/VLSIC.2015.7231322
   Evans D., 2011, CISCO
   Jaderberg M., 2014, ARXIV 1405 3866
   Moons B, 2017, ISSCC DIG TECH PAP I, P246, DOI 10.1109/ISSCC.2017.7870353
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
NR 10
TC 21
Z9 21
U1 3
U2 21
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2017
VL 37
IS 6
BP 30
EP 38
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT0YB
UT WOS:000422855000006
DA 2024-07-18
ER

PT J
AU Miyamura, M
   Sakamoto, T
   Bai, X
   Tsuji, Y
   Morioka, A
   Nebashi, R
   Tada, M
   Banno, N
   Okamoto, K
   Iguchi, N
   Hada, H
   Sugibayashi, T
   Nagamatsu, Y
   Ookubo, S
   Shirai, T
   Sugai, F
   Inaba, M
AF Miyamura, Makoto
   Sakamoto, Toshitsugu
   Bai, Xu
   Tsuji, Yukihide
   Morioka, Ayuka
   Nebashi, Ryusuke
   Tada, Munehiro
   Banno, Naoki
   Okamoto, Koichiro
   Iguchi, Noriyuki
   Hada, Hiromitsu
   Sugibayashi, Tadahiko
   Nagamatsu, Yuya
   Ookubo, Soichi
   Shirai, Takuma
   Sugai, Fumihito
   Inaba, Masayuki
TI NanoBridge-Based FPGA in High-Temperature Environments
SO IEEE MICRO
LA English
DT Article
ID RELIABILITY
AB The authors evaluate NB-FPGA-a field-programmable gate array based on NanoBridge, a novel resistive-change switch-for harsh-environment applications. They implemented NB-FPGA in a humanoid robot and compared its performance with that of a conventional FPGA. Results show that NB-FPGA exhibits small variation in performance over a wide range of temperature and has high immunity for fluctuations in the power supply voltage.
C1 [Miyamura, Makoto; Sakamoto, Toshitsugu; Bai, Xu; Tsuji, Yukihide; Morioka, Ayuka; Nebashi, Ryusuke; Tada, Munehiro; Banno, Naoki; Okamoto, Koichiro; Iguchi, Noriyuki; Hada, Hiromitsu; Sugibayashi, Tadahiko] NEC Corp Ltd, Syst Platform Res Labs, Tokyo, Japan.
   [Nagamatsu, Yuya] Univ Tokyo, Grad Sch Informat Sci & Technol, Dept Mechanoinformat, Tokyo, Japan.
   [Ookubo, Soichi; Shirai, Takuma; Sugai, Fumihito] Univ Tokyo, Tokyo, Japan.
   [Inaba, Masayuki] Univ Tokyo, Grad Sch Informat Sci & Technol, Dept Creat Informat, Tokyo, Japan.
C3 NEC Corporation; University of Tokyo; University of Tokyo; University of
   Tokyo
RP Miyamura, M (corresponding author), NEC Corp Ltd, Syst Platform Res Labs, Tokyo, Japan.
EM m-miyamura@aj.jp.nec.com; t-sakamoto@dp.jp.nec.co.jp;
   x-bai@bc.jp.nec.com; y-tsuji@az.jp.nec.com; a-morioka@ce.jp.nec.com;
   r-nebashi@ak.jp.nec.com; m-tada@bl.jp.nec.com; banno@bu.jp.nec.com;
   k-okamoto@fb.jp.nec.com; iguchi@aj.jp.nec.com; h-hada@bp.jp.nec.com;
   t-sugibahashi@da.jp.nec.com; nagamatsu@jsk.imi.i.u-tokyo.ac.jp;
   ookubo@jsk.imi.i.u-tokyo.ac.jp; t_shirai@jsk.t.u-tokyo.ac.jp;
   sugai@jsk.imi.i.u-tokyo.ac.jp; inaba@jsk.imi.i.u-tokyo.ac.jp
RI tada, munehiro/O-8578-2016; Tada, Munehiro/V-2243-2019
OI Tada, Munehiro/0000-0002-1015-2222; Tsuji, Yukihide/0000-0003-4814-2887
FU Ministry of Economy, Trade and Industry (METI); New Energy and
   Industrial Technology Development Organization (NEDO)
FX This work was performed as the "Ultra-Low Voltage Device Project" funded
   and supported by the Ministry of Economy, Trade and Industry (METI) and
   the New Energy and Industrial Technology Development Organization
   (NEDO). Part of the device processing was conducted by the SCR Operation
   Office of the National Institute of Advanced Industrial Science and
   Technology (AIST), Japan.
CR [Anonymous], 2015, 2015 S VLSI CIRC DIG
   [Anonymous], 2015, P INT S FPGA 15
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Han S., 2013, P 17 INT C SOL STAT, P16
   Huang KJ, 2014, IEEE T CIRCUITS-I, V61, P2605, DOI 10.1109/TCSI.2014.2312499
   Ibe E, 2010, IEEE T ELECTRON DEV, V57, P1527, DOI 10.1109/TED.2010.2047907
   Ito Y., 2012, P IEEE RAS INT C HUM
   Koga M., 2010, P IEEE REG 10 C, P21
   Miyamura M., 2012, IEEE INT EL DEV M, DOI DOI 10.6.1-10.6.4.
   Nakaya Shogo, 2012, Computer Architecture News, V40, P87, DOI 10.1145/2460216.2460232
   Sakamoto T, 2003, APPL PHYS LETT, V82, P3032, DOI 10.1063/1.1572964
   Tada M, 2012, IEEE T ELECTRON DEV, V59, P2357, DOI 10.1109/TED.2012.2204263
   Tada M, 2011, IEEE T ELECTRON DEV, V58, P4398, DOI 10.1109/TED.2011.2169070
   Takeuchi K., 2015, P 28 MICR WORKSH
   Tsuji Y., 2015, IEEE S VLSI TECHN VL, P86
   Vatankhahghadim A, 2015, IEEE T CIRCUITS-II, V62, P573, DOI 10.1109/TCSII.2015.2407711
   Wen C.-Y, 2011, 2011 Symposium on VLSI Circuits. Digest of Technical Papers, P302
   Yasuda S., 2016, P IEEE S VLSI TECHN, P24
   Young Yang Liauw, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P406, DOI 10.1109/ISSCC.2012.6177067
   Zand R, 2016, IEEE T CIRCUITS-II, V63, P678, DOI 10.1109/TCSII.2016.2532099
   Zhang H, 2016, IEEE T ELECTRON DEV, V63, P2999, DOI 10.1109/TED.2016.2572719
NR 21
TC 8
Z9 8
U1 3
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2017
VL 37
IS 5
BP 32
EP 42
DI 10.1109/MM.2017.3711648
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FJ8NM
UT WOS:000413024800005
DA 2024-07-18
ER

PT J
AU Adolf, R
   Rama, S
   Reagen, B
   Wei, GY
   Brooks, D
AF Adolf, Robert
   Rama, Saketh
   Reagen, Brandon
   Wei, Gu-Yeon
   Brooks, David
TI The Design and Evolution of Deep Learning Workloads
SO IEEE MICRO
LA English
DT Article
C1 [Adolf, Robert; Rama, Saketh; Reagen, Brandon] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
   [Brooks, David] Harvard Univ, Comp Sci, Cambridge, MA 02138 USA.
C3 Harvard University; Harvard University; Harvard University
RP Adolf, R (corresponding author), Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA.
EM rdadolf@seas.harvard.edu; rama@seas.harvard.edu; reagen@fas.harvard.edu;
   guyeon@eecs.harvard.edu; dbrooks@eecs.harvard.edu
CR Adolf R., 2016, PROC IEEE INT S WORK, P1
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
NR 3
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2017
VL 37
IS 1
BP 18
EP 21
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP1CT
UT WOS:000397123700005
DA 2024-07-18
ER

PT J
AU Zhu, YH
   Reddi, VJ
AF Zhu, Yuhao
   Reddi, Vijay Janapa
TI Cognitive Computing Safety: The New Horizon for Reliability
SO IEEE MICRO
LA English
DT Article
C1 [Zhu, Yuhao; Reddi, Vijay Janapa] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Zhu, YH (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM yzhu@utexas.edu; vj@ece.utexas.edu
CR Adolf R., 2016, 2016 IEEE International Symposium on Workload Characterization (IISWC), P1, DOI DOI 10.1109/IISWC.2016.7581275
   [Anonymous], 2009, SYNTHESIS LECT COMPU, DOI DOI 10.2200/S00192ED1V01Y200904CAC005
   [Anonymous], 2012, Final Report on the accident on 1st June 2009 to the Airbus A330-203 registered F-GZCP operated by Air France flight AF 447 Rio de Janeiro-Paris
   [Anonymous], 2016, VERGE           0630
   Beyer D., 2016, The future of machine intelligence
   Borkar S, 2003, DES AUT CON, P338
   Chang J, 2006, I C DEPEND SYS NETWO, P83, DOI 10.1109/DSN.2006.15
   Cristian F., 1993, COMMUN ACM, V34, P56
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   Dietterich TG, 2000, LECT NOTES COMPUT SC, V1857, P1, DOI 10.1007/3-540-45014-9_1
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Pothukuchi RP, 2016, CONF PROC INT SYMP C, P658, DOI 10.1109/ISCA.2016.63
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Temam O, 2012, CONF PROC INT SYMP C, P356, DOI 10.1109/ISCA.2012.6237031
   Yoshida Junko, 2016, EE Times
NR 15
TC 7
Z9 7
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2017
VL 37
IS 1
BP 15
EP 18
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP1CT
UT WOS:000397123700004
DA 2024-07-18
ER

PT J
AU Vassoler, GL
   Paiva, MHM
   Ribeiro, MRN
   Segatto, MEV
AF Vassoler, Gilmar L.
   Paiva, Marcia H. M.
   Ribeiro, Moises R. N.
   Segatto, Marcelo E. V.
TI TWIN DATACENTER INTERCONNECTION TOPOLOGY
SO IEEE MICRO
LA English
DT Article
ID GEODETICALLY CONNECTED GRAPHS
AB A NEW TWIN-GRAPH-BASED INTERCONNECTION TOPOLOGY FOR SERVER-CENTRIC NETWORKS EXPLOITS GRAPH THEORY TO COST-EFFECTIVELY IMPROVE NETWORK SCALABILITY AND RESILIENCE. A COMPARISON OF TWIN INTERCONNECTION TOPOLOGIES AND OTHER DATACENTER TOPOLOGIES SHOWS THAT THE FORMER HAVE A LOWER LINK COST, SCALE WITH FINE GRANULARITY, AND ARE EFFICIENT, FAULT TOLERANT, AND RESILIENT, BECAUSE THEY ENABLE TRAFFIC BALANCING UNDER BOTH NORMAL AND FAULTY OPERATING CONDITIONS.
C1 [Vassoler, Gilmar L.] Fed Inst Espirito Santo, Dept Informat, Paris, France.
   [Paiva, Marcia H. M.] Univ Fed Espirito Santo, Telecommun Lab, Paris, France.
   [Ribeiro, Moises R. N.; Segatto, Marcelo E. V.] Univ Fed Espirito Santo, Dept Elect Engn, Paris, France.
RP Vassoler, GL (corresponding author), Univ Fed Espirito Santo, Ctr Tecnol, Dept Engn Elet, Lab Telecommun, Av Fernando Ferrari 514, BR-29075910 Vitoria, ES, Spain.
EM gilmar-vassoler@ifes.edu.br
RI Segatto, Marcelo E. V./E-7887-2010; Ribeiro, Moises R.N./O-7024-2017;
   Paiva, Marcia H. M./O-8365-2017
OI Ribeiro, Moises R.N./0000-0002-9149-2391; Paiva, Marcia H.
   M./0000-0002-7314-6129; Vassoler, Gilmar/0000-0002-2631-9218
FU FCT/CAPES [376/14]; FAPES/CNPq [48508569]; CAPES [PNPD20130772]; CNPq
   Grant [307470/2012-1]
FX We thank FCT/CAPES (Grant 376/14) and FAPES/CNPq (Grant 48508569) for
   their financial support. We thank the Federal Institute of Espirito
   Santo (IFES) for allowing Gilmar Vassoler to work on his PhD thesis.
   Marcia Paiva was partially supported by CAPES Grant PNPD20130772.
   Marcelo Segatto was partially supported by CNPq Grant 307470/2012-1.
CR Al-Fares M, 2008, ACM SIGCOMM COMP COM, V38, P63, DOI 10.1145/1402946.1402967
   Chang JM, 1998, INFORM PROCESS LETT, V65, P81, DOI 10.1016/S0020-0190(97)00201-9
   Dukkipati N, 2006, ACM SIGCOMM COMP COM, V36, P59, DOI 10.1145/1111322.1111336
   Entringer R., 1977, IEEE T CIRCUITS SYST, P460
   Farley AM, 1997, GRAPH COMBINATOR, V13, P345, DOI 10.1007/BF03353012
   Greenberg A, 2009, ACM SIGCOMM COMP COM, V39, P68, DOI 10.1145/1496091.1496103
   Guo CX, 2008, ACM SIGCOMM COMP COM, V38, P75, DOI 10.1145/1402946.1402968
   Guo CX, 2009, ACM SIGCOMM COMP COM, V39, P63, DOI 10.1145/1594977.1592577
   Lantz B., 2010, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, P19, DOI 10.1145/1868447.1868466
   Paiva M.H.M., 2013, CAHIERS GERAD, V48
   Plesník J, 2003, NETWORKS, V41, P73, DOI 10.1002/net.10060
   Popa L., 2010, P 6 INT C, P16
   Saad M.Y., 1985, DATA COMMUNICATION H
   Vassoler GL, 2012, IEEE PHOTON CONF, P782, DOI 10.1109/IPCon.2012.6358856
NR 14
TC 3
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2014
VL 34
IS 5
BP 8
EP 17
DI 10.1109/MM.2014.63
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR8AL
UT WOS:000343797900003
DA 2024-07-18
ER

PT J
AU Zang, DW
   Cao, Z
   Wang, Z
   Liu, XL
   Wang, L
   Sun, NH
AF Zang, Dawei
   Cao, Zheng
   Wang, Zhan
   Liu, Xiaoli
   Wang, Lin
   Sun, Ninghui
TI DECENTRALIZED NIC-SWITCHING ARCHITECTURE USING SR-IOV PCI EXPRESS
   NETWORK DEVICE
SO IEEE MICRO
LA English
DT Article
AB TO INCREASE THE FLEXIBILITY AND BANDWIDTH OF INTRARACK COMMUNICATION, A DECENTRALIZED NETWORK-INTERFACE-CONTROLLER (NIC) SWITCHING ARCHITECTURE ALLOWS RACK-LEVEL NETWORK BANDWIDTH DISAGGREGATION, WHEREBY VIRTUAL NICS FROM SEVERAL SR-IOV-COMPLIANT PCI EXPRESS NICS CAN BE SHARED AMONG MULTIPLE SERVERS. A MECHANISM ASSIGNS VIRTUAL NICS DYNAMICALLY TO EACH SERVER ACCORDING TO TRAFFIC LOADS, AND AN FPGA PROTOTYPE PROVES THE PROPOSED ARCHITECTURE'S TECHNICAL FEASIBILITY.
C1 [Zang, Dawei; Wang, Zhan; Wang, Lin] Chinese Acad Sci, Inst Comp Technol, Beijing 100864, Peoples R China.
   [Cao, Zheng; Liu, Xiaoli; Sun, Ninghui] Chinese Acad Sci, Inst Comp Technol, High Performance Comp Res Ctr, Beijing 100864, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; Institute of Computing Technology, CAS
RP Cao, Z (corresponding author), Inst Comp Technol, High Performance Comp Res Ctr, 6 South Kexueyuan Rd, Beijing, Peoples R China.
EM cz@ncic.ac.cn
RI Liu, Xiaoli/HGE-7614-2022
OI Cao, Zheng/0000-0002-1565-3683
FU National Natural Science Foundation of China [61100014, 60925009]
FX This work is supported by the National Natural Science Foundation of
   China under grant no. 61100014 and grant no. 60925009.
CR [Anonymous], 2010, PCI EXPR BAS 3 0 SPE
   [Anonymous], 2011, LIN ETH BOND DRIV HO
   [Anonymous], P 4 USENIX C HOT TOP
   [Anonymous], 2013, HP MOONSH SYST NEW S
   [Anonymous], 2014, INT 82599 10 GIG ETH
   Benson T., 2010, P 10 ACM SIGCOMM C I, P267, DOI DOI 10.1145/1879141.1879175
   Dean J, 2008, COMMUN ACM, V51, P107, DOI 10.1145/1327452.1327492
   Lim K, 2009, CONF PROC INT SYMP C, P267, DOI 10.1145/1555815.1555789
   PCI-SIG, 2010, SINGL ROOT I O VIRT
   Rao A., 2012, AMD SEAMICRO TECHNOL
   Suzuki Jun, 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P25, DOI 10.1109/HOTI.2010.21
   Xie D, 2012, ACM SIGCOMM COMP COM, V42, P199, DOI 10.1145/2377677.2377718
NR 12
TC 0
Z9 0
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2014
VL 34
IS 5
BP 42
EP 50
DI 10.1109/MM.2014.60
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR8AL
UT WOS:000343797900006
DA 2024-07-18
ER

PT J
AU Kidd, D
AF Kidd, David
TI PROCESS AND CIRCUIT OPTIMIZATION FOR POWER REDUCTION USING DDC
   TRANSISTORS
SO IEEE MICRO
LA English
DT Article
C1 SuVolta, Los Gatos, CA 95032 USA.
RP Kidd, D (corresponding author), SuVolta, 130 D Knowles Dr, Los Gatos, CA 95032 USA.
EM dkidd@suvolta.com
CR Agrawal V, 2013, IEEE CUST INTEGR CIR, DOI 10.1109/CICC.2013.6658514
   [Anonymous], P INT EL DEV M DEC
   [Anonymous], 2013, FUJ REL NEW MILB IM
   Borkar S, 2003, DES AUT CON, P338
   DITZEL D, 2006, POWER REDUCTION USIN
   Faria J., 2010, WAC 2010, P1
   Fujita K., 2011, P IEEE INT EL DEV M
   IEEE, 2008, I CONF VLSI DESIGN, P143, DOI 10.1109/VLSI.2008.67
   Kidd D., 2013, HOT CHIPS, V25
   Lee S., 2013, IEEE CUST INT CIRC C, DOI [10.1109/CICC.2013.6658516., DOI 10.1109/CICC.2013.6658516]
   Ono G, 2003, IEEE J SOLID-ST CIRC, V38, P830, DOI 10.1109/JSSC.2003.810043
   Rogenmoser R, 2013, IEEE MICRO, V33, P18, DOI 10.1109/MM.2013.10
NR 12
TC 3
Z9 4
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2014
VL 34
IS 2
BP 54
EP 62
DI 10.1109/MM.2014.8
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RL
UT WOS:000337894500007
DA 2024-07-18
ER

PT J
AU Wang, L
   Skadron, K
AF Wang, Liang
   Skadron, Kevin
TI IMPLICATIONS OF THE POWER WALL: DIM CORES AND RECONFIGURABLE LOGIC
SO IEEE MICRO
LA English
DT Article
ID FUTURE
AB The authors present an analytical model to quantify the performance limits of many-core, heterogeneous systems operating at near-threshold voltage. Reconfigurable logic that supports various accelerators is more beneficial than "dim cores" or dedicated, fixed-logic accelerators, unless the kernel targeted by fixed logic has overwhelming coverage across applications, or the speedup of the dedicated accelerator over the reconfigurable equivalent is significant.
C1 [Wang, Liang; Skadron, Kevin] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
C3 University of Virginia
RP Wang, L (corresponding author), 85 Engineers Way,Rice Hall,Box 400740, Charlottesville, VA 22904 USA.
EM lw2aw@virginia.edu
RI Skadron, Kevin/AAG-8835-2020; Skadron, Kevin/AAE-5987-2022
OI Skadron, Kevin/0000-0002-8091-9302
FU Semiconductor Research Corp. [1972.001]; US National Science Foundation
   [MCDA-0903471, CNS-0916908]; DARPA Microsystems Technology Office
   [HR0011-13-C-0022]; C-FAR, STARnet, a Semiconductor Research Corporation
   program; MARCO; DARPA; Direct For Computer & Info Scie & Enginr;
   Division Of Computer and Network Systems [0916908] Funding Source:
   National Science Foundation; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [0903471] Funding
   Source: National Science Foundation
FX We thank Mircea Stan and Martha Kim for their helpful comments. This
   work was supported by the Semiconductor Research Corp. under Global
   Research Collaboration task 1972.001, by the US National Science
   Foundation under grants MCDA-0903471 and CNS-0916908, by DARPA
   Microsystems Technology Office under contract HR0011-13-C-0022, and by
   C-FAR, one of six centers of STARnet, a Semiconductor Research
   Corporation program sponsored by MARCO and DARPA. The views expressed
   are those of the authors and do not reflect the official policy or
   position of the sponsors.
CR Borkar S, 2011, COMMUN ACM, V54, P67, DOI 10.1145/1941487.1941507
   CALHOUN BH, 2009, P IEEE INT S CIRC SY, P2541
   Chung E. S., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P225, DOI 10.1109/MICRO.2010.36
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fick D., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P190, DOI 10.1109/ISSCC.2012.6176970
   Govindaraju V, 2011, INT S HIGH PERF COMP, P503, DOI 10.1109/HPCA.2011.5749755
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Huang W, 2011, IEEE MICRO, V31, P16, DOI 10.1109/MM.2011.42
   L Wu, 2012, P DARK SIL WORKSH
   Najaf-Abadi HH, 2009, INT CONFER PARA, P113, DOI 10.1109/PACT.2009.44
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Taylor MB, 2012, DES AUT CON, P1131
   Tseng A.C.-N., 2012, P WORKSH EN EFF DES
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
   Wang L., 2013, UVACS1301
   Zidenberg T, 2012, IEEE COMPUT ARCHIT L, V11, P65, DOI 10.1109/L-CA.2012.3
NR 17
TC 25
Z9 34
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2013
VL 33
IS 5
BP 40
EP 48
DI 10.1109/MM.2013.74
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 230BI
UT WOS:000325311200006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Rotem, E
   Naveh, A
   Rajwan, D
   Ananthakrishnan, A
   Weissmann, E
AF Rotem, Efraim
   Naveh, Alon
   Rajwan, Doron
   Ananthakrishnan, Avinash
   Weissmann, Eliezer
TI POWER-MANAGEMENT ARCHITECTURE OF THE INTEL MICROARCHITECTURE CODE-NAMED
   SANDY BRIDGE
SO IEEE MICRO
LA English
DT Article
AB Modern microprocessors are evolving into system-on-a-chip designs with high integration levels, catering to ever-shrinking form factors. Portability without compromising performance is a driving market need. An architectural approach that's adaptive to and cognizant of workload behavior and platform physical constraints is indispensable to meeting these performance and efficiency goals. This article describes power-management innovations introduced on intel's sandy bridge microprocessor.
RP Rotem, E (corresponding author), Intel Israel 74 Ltd, POB 1659, IL-31015 Haifa, Israel.
EM efraim.rotem@intel.com
RI rotem, efraim/AAS-8742-2020
CR [Anonymous], 2011, Advanced Configuration and Power Interface Specification
   [Anonymous], 2011, INT 64 IA 32 ARCH SO
   [Anonymous], INT 64 IA 32 ARCH OP
   [Anonymous], 2010, CPU MONITORING DTS P
   Bapco, 2007, SYSMARK 2007
   Gochman S., 2006, INTEL TECHNOLOGY J, V10, P89
   Gunther S., 2010, INTEL TECHNOLOGY J, V14
   Intel, 2016, 6 GEN INT COR PROC E
   Intersil, 2012, POW MAN PROD PROC PO
NR 9
TC 280
Z9 346
U1 0
U2 12
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2012
VL 32
IS 2
BP 20
EP 27
DI 10.1109/MM.2012.12
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 921DQ
UT WOS:000302458600005
DA 2024-07-18
ER

PT J
AU Lee, H
   Brown, KJ
   Sujeeth, AK
   Chafi, H
   Olukotun, K
   Rompf, T
   Odersky, M
AF Lee, HyoukJoong
   Brown, Kevin J.
   Sujeeth, Arvind K.
   Chafi, Hassan
   Olukotun, Kunle
   Rompf, Tiark
   Odersky, Martin
TI IMPLEMENTING DOMAIN-SPECIFIC LANGUAGES FOR HETEROGENEOUS PARALLEL
   COMPUTING
SO IEEE MICRO
LA English
DT Article
C1 [Lee, HyoukJoong; Brown, Kevin J.; Sujeeth, Arvind K.; Chafi, Hassan; Olukotun, Kunle] Stanford Univ, Stanford, CA 94305 USA.
   [Odersky, Martin] Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, CH-1015 Lausanne, Switzerland.
C3 Stanford University; Swiss Federal Institutes of Technology Domain;
   Ecole Polytechnique Federale de Lausanne
RP Lee, H (corresponding author), Gates Bldg,Room 454, Stanford, CA 94305 USA.
EM hyouklee@stanford.edu
OI Olukotun, Kunle/0000-0002-8779-0636; Rompf, Tiark/0000-0002-2068-3238
FU US Army [AHPCRC W911NF-07-2-0027-1]; DARPA [Oracle order US1032821];
   European Research Council (ERC) [587327]; Stanford PPL affiliates
   program; Pervasive Parallelism Lab: Nvidia; Oracle/Sun; AMD; NEC; Intel;
   SGF; SOE; KFAS
FX We thank the anonymous reviewers for their valuable feedback. This
   research was sponsored by US Army contract AHPCRC W911NF-07-2-0027-1;
   DARPA contract Oracle order US1032821; European Research Council (ERC)
   under grant 587327 "DOPPLER"; the Stanford PPL affiliates program,
   Pervasive Parallelism Lab: Nvidia, Oracle/Sun, AMD, NEC, and Intel; and
   the following Fellowship programs: SGF, SOE, and KFAS.
CR Bruce D., 1997, Proceedings of the First ACM Sigplan Workshop on Domain-Specific Languages, P17
   CHAFI H, 2010, P ACM INT C OBJ OR P, P835
   Held J., 2006, From a Few Cores to Many: A Tera-scale Computing Research Overview
   Hudak P., 1996, ACM COMPUT SURV, V28, P196, DOI [10.1145/242224.242477, DOI 10.1145/242224.242477]
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   Peterson John, 1998, P PRACT ASP DECL LAN, P91
   Rompf T, 2011, ACM SIGPLAN NOTICES, V46, P127, DOI 10.1145/1942788.1868314
   Sanderson Conrad., 2006, ARMADILLO OPEN SOURC
   SUJEETH AK, 2011, P 28 INT C MACH LEAR, P609
   van Deursen A, 2000, ACM SIGPLAN NOTICES, V35, P26, DOI 10.1145/352029.352035
NR 11
TC 43
Z9 52
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2011
VL 31
IS 5
BP 42
EP 52
DI 10.1109/MM.2011.68
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 833KJ
UT WOS:000295883700006
DA 2024-07-18
ER

PT J
AU Floyd, M
   Allen-Ware, M
   Rajamani, K
   Brock, B
   Lefurgy, C
   Drake, AJ
   Pesantez, L
   Gloekler, T
   Tierno, JA
   Bose, P
   Buyuktosunoglu, A
AF Floyd, Michael
   Allen-Ware, Malcolm
   Rajamani, Karthick
   Brock, Bishop
   Lefurgy, Charles
   Drake, Alan J.
   Pesantez, Lorena
   Gloekler, Tilman
   Tierno, Jose A.
   Bose, Pradip
   Buyuktosunoglu, Alper
TI INTRODUCING THE ADAPTIVE ENERGY MANAGEMENT FEATURES OF THE POWER7 CHIP
SO IEEE MICRO
LA English
DT Article
ID MICROPROCESSOR
AB POWER7 IMPLEMENTS SEVERAL NEW ADAPTIVE POWER MANAGEMENT TECHNIQUES WHICH, IN CONCERT WITH THE ENERGYSCALE FIRMWARE, LET IT PROACTIVELY EXPLOIT VARIATIONS IN WORKLOAD, ENVIRONMENTAL CONDITIONS, AND OVERALL SYSTEM USE TO MEET CUSTOMER-DIRECTED POWER AND PERFORMANCE GOALS. THESE INNOVATIVE FEATURES INCLUDE PER-CORE FREQUENCY SCALING WITH AVAILABLE AUTONOMIC FREQUENCY CONTROL, PER-CHIP AUTOMATED VOLTAGE SLEWING, POWER CONSUMPTION ESTIMATION, AND HARDWARE INSTRUMENTATION ASSIST.
C1 [Floyd, Michael; Pesantez, Lorena] IBM Corp, Syst & Technol Grp, Server Hardware Performance Team, Austin, TX 78758 USA.
   [Allen-Ware, Malcolm; Rajamani, Karthick] IBM Corp, Austin Res Lab, Power Aware Syst Dept, Austin, TX 78758 USA.
   [Drake, Alan J.] IBM Corp, Austin Res Lab, Exploratory VLSI Grp, Austin, TX 78758 USA.
   [Tierno, Jose A.] IBM Res Corp, Mixed Signal Design Grp, Yorktown Hts, NY 10598 USA.
   [Bose, Pradip; Buyuktosunoglu, Alper] IBM Corp, TJ Watson Res Ctr, Reliabil & Power Aware Microarchitecture Dept, Austin, TX 78758 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM); International Business
   Machines (IBM); International Business Machines (IBM)
RP Floyd, M (corresponding author), IBM Corp, Syst & Technol Grp, Server Hardware Performance Team, Bldg 045,11400 Burnet Rd, Austin, TX 78758 USA.
EM mfloyd@us.ibm.com
FU DARPA [HR0011-07-9-0002]
FX Some material in this article is based on work supported by DARPA under
   agreement HR0011-07-9-0002. Statements regarding chip and system
   features do not imply that IBM will introduce a system with this
   capability.
CR Broyles M., 2010, IBM Energyscale for POWER7 Processor-based Systems
   Choi K, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P174, DOI 10.1145/1013235.1013282
   DORSEY J, 2007, P IEEE INT SOL STAT, DOI DOI 10.1109/ISSCC.2007.373608
   DRAKE A, 2007, P IEEE INT SOL STAT, DOI DOI 10.1109/ISSCC.2007.373462
   Floyd MS, 2007, IBM J RES DEV, V51, P733, DOI 10.1147/rd.516.0733
   GHAZALEH NA, 2007, P 2007 ACM SIGPLAN S, P41
   *IBM SYST TECHN GR, 2010, IBM POW 750 EXPR SER
   ISCI C, 2003, P 36 ANN IEEE ACM IN, DOI DOI 10.1109/MICRO.2003.1253186
   JOTWANI R, 2010, P IEEE INT SOL STAT, DOI DOI 10.1109/ISSCC.2010.5434076
   Lee Thomas H., 1999, U. S. Patent, Patent No. [5,961,215, 5961215]
   McCreary HY, 2007, IBM J RES DEV, V51, P775, DOI 10.1147/rd.516.0775
   O'Dwyer J. G., 2007, U.S. Patent, Patent No. [7 225 099, 7225099]
   Semeraro G, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P29
   Stackhouse B, 2009, IEEE J SOLID-ST CIRC, V44, P18, DOI 10.1109/JSSC.2008.2007150
   *STAND PERF EV COR, 2010, SPECPOWER SSJ2008 VE
   Tierno JA, 2008, IEEE J SOLID-ST CIRC, V43, P42, DOI 10.1109/JSSC.2007.910966
   Yoshida M., 2010, U.S. Patent, Patent No. [7 789 558, 7789558]
NR 17
TC 78
Z9 84
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 60
EP 74
DI 10.1109/MM.2011.29
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500008
DA 2024-07-18
ER

PT J
AU Bertels, K
   Sima, VM
   Yankova, Y
   Kuzmanov, G
   Luk, W
   Coutinho, G
   Ferrandi, F
   Pilato, C
   Lattuada, M
   Sciuto, D
   Michelotti, A
AF Bertels, Koen
   Sima, Vlad-Mihai
   Yankova, Yana
   Kuzmanov, Georgi
   Luk, Wayne
   Coutinho, Gabriel
   Ferrandi, Fabrizio
   Pilato, Christian
   Lattuada, Marco
   Sciuto, Donatella
   Michelotti, Andrea
TI HARTES: HARDWARE-SOFTWARE CODESIGN FOR HETEROGENEOUS MULTICORE PLATFORMS
SO IEEE MICRO
LA English
DT Article
ID SYSTEMS
AB Developing heterogeneous multicore platforms requires choosing the best hardware configuration for mapping the application, and modifying that application so that different parts execute on the most appropriate hardware component. The hArtes toolchain provides the option of automatic or semi-automatic support for this mapping. During test and validation on several computation-intensive applications, hArtes achieved substantial speedups and drastically reduced development times.
C1 [Bertels, Koen] Delft Univ Technol, Fac Elect Engn Math & Comp Sci, Comp Engn Lab, NL-2628 CD Delft, Netherlands.
   [Coutinho, Gabriel] Univ London Imperial Coll Sci Technol & Med, Dept Comp, Custom Comp Res Grp, London SW7 2AZ, England.
   [Ferrandi, Fabrizio; Sciuto, Donatella] Politecn Milan, Dept Elect & Informat, Milan, Italy.
   [Michelotti, Andrea] Atmel Roma, Rome, Italy.
C3 Delft University of Technology; Imperial College London; Polytechnic
   University of Milan
RP Bertels, K (corresponding author), Delft Univ Technol, Fac Elect Engn Math & Comp Sci, Comp Engn Lab, Mekelweg 4, NL-2628 CD Delft, Netherlands.
EM k.l.m.bertels@tudelft.nl
RI Pilato, Christian/AAP-9414-2020; Sima, Vlad-Mihai/AAY-8403-2021;
   Bertels, Koen/ABG-3443-2020; Lattuada, Marco/K-3425-2017; Ferrandi,
   Fabrizio/K-7645-2015
OI Pilato, Christian/0000-0001-9315-1788; Sima,
   Vlad-Mihai/0000-0002-5333-7892; Bertels, Koen/0000-0001-9310-4885;
   Lattuada, Marco/0000-0003-0062-6049; Ferrandi,
   Fabrizio/0000-0003-0301-4419; Sciuto, Donatella/0000-0001-9030-6940;
   Michelotti, Andrea/0000-0002-5800-195X
FU hArtes project [EU-IST-035143]
FX This research has been funded by the hArtes project (EU-IST-035143).
CR [Anonymous], P 7 IEEE ACM INT C F
   Ferrandi F, 2007, INT FED INFO PROC, V231, P179
   Lam YM, 2008, I C FIELD PROG LOGIC, P275, DOI 10.1109/FPL.2008.4629944
   Luk W, 2009, IEEE INT SOC CONF, P9, DOI 10.1109/SOCCON.2009.5398108
   Sima VM, 2009, 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, P71, DOI 10.1109/ReConFig.2009.38
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
   Yankova Y, 2007, I C FIELD PROG LOGIC, P697, DOI 10.1109/FPL.2007.4380748
NR 7
TC 20
Z9 21
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2010
VL 30
IS 5
BP 88
EP 97
DI 10.1109/MM.2010.91
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 682AD
UT WOS:000284366400009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Maruyama, T
   Yoshida, T
   Kan, R
   Yamazaki, I
   Yamamura, S
   Takahashi, N
   Hondou, M
   Okano, H
AF Maruyama, Takumi
   Yoshida, Toshio
   Kan, Ryuji
   Yamazaki, Iwao
   Yamamura, Shuji
   Takahashi, Noriyuki
   Hondou, Mikio
   Okano, Hiroshi
TI SPARC64 VIIIFX: A NEW-GENERATION OCTOCORE PROCESSOR FOR PETASCALE
   COMPUTING
SO IEEE MICRO
LA English
DT Article
AB The Sparc64 VIIIfx eight-core processor, developed for use in petascale computing systems, runs at speeds of up to 2 GHz and achieves a peak performance of 128 gigaflops while consuming as little as 58 watts of power. Sparc64 VIIIfx realizes a six-fold improvement in performance per watt over previous generation Sparc64 processors.
C1 [Maruyama, Takumi; Yoshida, Toshio; Kan, Ryuji; Yamazaki, Iwao; Yamamura, Shuji; Takahashi, Noriyuki; Hondou, Mikio] Fujitsu Ltd, Next Generat Tech Comp Unit, Nakahara Ku, Kawasaki, Kanagawa 2118588, Japan.
C3 Fujitsu Ltd
RP Maruyama, T (corresponding author), Fujitsu Ltd, Next Generat Tech Comp Unit, Nakahara Ku, 1-1 Kamikodanaka,4 Chome, Kawasaki, Kanagawa 2118588, Japan.
EM takumi_maruyama@jp.fujitsu.com
CR ANDO H, 2003, P INT SOL STAT CIRC, P1896
   [Anonymous], 2008, FUJ SPARC64 7 PROC
   [Anonymous], 2002, SPARC JOINT PROGR SP
   [Anonymous], 2004, SPARC64 5 PROC UN SE
   *FUJ LTD, 2008, SPARC64 8FX EXT
   Inoue A., 2002, FUJITSUS NEW SPARC64
   KAN R, 2009, COOL CHIPS 12
   Maruyama T., 2009, HOT CHIPS 21, V21
   MARUYAMA T, 2008, HOT CHIPS 20
   *SPARC INT, 1994, SPARC ARTH MAN VERS
NR 10
TC 28
Z9 32
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2010
VL 30
IS 2
BP 30
EP 40
DI 10.1109/MM.2010.40
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 580TS
UT WOS:000276473900005
DA 2024-07-18
ER

PT J
AU Nickolls, J
   Dally, WJ
AF Nickolls, John
   Dally, William J.
TI THE GPU COMPUTING ERA
SO IEEE MICRO
LA English
DT Article
ID PROCESSING UNITS; GRAPHICS
AB GPU computing is at a tipping point, becoming more widely used in demanding consumer applications and high-performance computing. this article describes the rapid evolution of gpu architectures-from graphics processors to massively parallel many-core multiprocessors, recent developments in GPU computing architectures, and how the enthusiastic adoption of CPU+GPU coprocessing is accelerating parallel applications.
C1 [Nickolls, John] NVIDIA, GPU Comp, Santa Clara, CA 95050 USA.
C3 Nvidia Corporation
RP Nickolls, J (corresponding author), NVIDIA, GPU Comp, 2701 San Tomas Expressway, Santa Clara, CA 95050 USA.
EM jnickolls@nvidia.com
CR [Anonymous], 2009, NVIDIA CUDA Programming Guide
   Belleman RG, 2008, NEW ASTRON, V13, P103, DOI 10.1016/j.newast.2007.07.004
   BOYD C, 2009, MICR PERS DEV C
   BRANDVIK T, 2008, P 46 AM I AER ASTR A
   Catanzaro B., 2009, P IEEE INT C COMP VI
   Chong J., 2008, UCBEECS200869
   CLARK MA, 2009, COMPUTER PHYS COMM
   Friedrichs MS, 2009, J COMPUT CHEM, V30, P864, DOI 10.1002/jcc.21209
   Garland M, 2008, IEEE MICRO, V28, P13, DOI 10.1109/MM.2008.57
   GODDEKE D, 2008, ERGEBNISBERICHTE I A, V370
   Huang J.H., 2009, P IEEE HOT CHIPS 21
   Hwu W.-m, 2016, Programming Massively Parallel Processors: A Hands-On Approach
   *KHRON, 2009, OPENCL SPEC
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   LIU Y, 2009, P 20 IEEE INT C APPL, P121
   Mark WR, 2003, ACM T GRAPHIC, V22, P896, DOI 10.1145/882262.882362
   Montrym J, 2005, IEEE MICRO, V25, P41, DOI 10.1109/MM.2005.37
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   NVIDIA, 2009, FERM NVIDIAS NEXT GE
   Pan Y., 2009, Proceedings of International Society for Photonics and Optonics (SPIE), V7258, p72585J
   PATTERSON DA, 2009, COMPUTER ORG DESIGN, pA2
   Tölke J, 2008, INT J COMPUT FLUID D, V22, P443, DOI 10.1080/10618560802238275
   Ufimtsev IS, 2008, J CHEM THEORY COMPUT, V4, P222, DOI 10.1021/ct700268q
NR 23
TC 562
Z9 706
U1 5
U2 162
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2010
VL 30
IS 2
BP 56
EP 69
DI 10.1109/MM.2010.41
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 580TS
UT WOS:000276473900007
DA 2024-07-18
ER

PT J
AU Kumar, A
   Peh, LS
   Kundu, P
   Jha, NK
AF Kumar, Amit
   Peh, Li-Shiuan
   Kundu, Panha
   Jha, Niraj K.
TI Toward ideal on-chip communication using express virtual channels
SO IEEE MICRO
LA English
DT Article
AB Current on-chip networks use a packet-switched design with a complex router at every hop, which imposes significant communication energy, delay, and throughput overhead. We propose reducing energy and delay, and increasing throughput, using express virtual channels. Packets traveling along these virtual express lanes, which connect distant nodes in the network, bypass intermediate routers, significantly reducing router overhead.
C1 [Kumar, Amit; Jha, Niraj K.] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Peh, Li-Shiuan] Princeton Univ, Princeton, NJ 08544 USA.
   [Kundu, Panha] Intels Microprocessor Technol Labs, Santa Clara, CA USA.
C3 Princeton University; Princeton University
RP Kumar, A (corresponding author), Princeton Univ, B217 Engn Quadrangle, Princeton, NJ 08544 USA.
EM amitk@princeton.edu
RI Jha, Nandan Kumar/AAX-9516-2020
CR Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Dally W. J., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P60, DOI 10.1109/ISCA.1990.134508
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Galles M., 1996, Symposium on High Performance Interconnects (Hot Interconnects), P141
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Sankaralingam K, 2003, CONF PROC INT SYMP C, P422, DOI 10.1109/ISCA.2003.1207019
   Taylor MB, 2004, CONF PROC INT SYMP C, P2
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
NR 10
TC 51
Z9 63
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 80
EP 90
DI 10.1109/MM.2008.18
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200010
DA 2024-07-18
ER

PT J
AU Lee, BC
   Brooks, DM
AF Lee, Benjamin C.
   Brooks, David M.
TI Spatial sampling and regression strategies
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE; POWER
AB This new simulation paradigm for microarchitectural design evaluation and optimization counters growing simulation costs stemming from the exponentially increasing size of design spaces. the authors demonstrate how to obtain a more comprehensive understanding of the design space by selectively simulating a modest number of designs from that space and then more effectively leveraging the simulation data using techniques in statistical inference.
C1 Harvard Univ, Cambridge, MA 02138 USA.
C3 Harvard University
RP Lee, BC (corresponding author), Harvard Univ, Cambridge, MA 02138 USA.
EM bclee@seas.harvard.edu
CR [Anonymous], 2001, Tech. Rep. 2001/2
   [Anonymous], 1985, P AM STAT ASS
   Brooks D, 2003, IBM J RES DEV, V47, P653, DOI 10.1147/rd.475.0653
   Eeckhout L, 2003, IEEE MICRO, V23, P26, DOI 10.1109/MM.2003.1240210
   Eyerman S, 2006, DES AUT TEST EUROPE, P349
   Harrell F.E., 2001, Regression modeling strategies: with applications to linear models, logistic regression, and survival analysis
   IPEK E, 2006, ACM SIGARCH COMPUTER, V34, P195
   Iyengar VS, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P62, DOI 10.1109/HPCA.1996.501174
   Joseph PJ, 2006, INT SYMP MICROARCH, P161
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Lee BC, 2007, INT S HIGH PERF COMP, P340
   Moudgill M, 1999, IEEE MICRO, V19, P15, DOI 10.1109/40.768496
   Nussbaum S, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P15, DOI 10.1109/PACT.2001.953284
   Phansalkar A, 2005, INT SYM PERFORM ANAL, P10, DOI 10.1109/ISPASS.2005.1430555
   Sherwood Timothy, 2002, ACM SIGPLAN Notices, P45, DOI DOI 10.1145/605432.605403
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
   Zyuban V, 2004, IEEE T COMPUT, V53, P1004, DOI 10.1109/TC.2004.46
   ZYUBAN V, 2000, THESIS U NOTRE DAME
NR 18
TC 3
Z9 4
U1 2
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2007
VL 27
IS 3
BP 74
EP 93
DI 10.1109/MM.2007.61
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199UF
UT WOS:000248720000007
DA 2024-07-18
ER

PT J
AU Loh, GH
   Xie, Y
   Black, B
AF Loh, Gabriel H.
   Xie, Yuan
   Black, Bryan
TI Processor design in 3D die-stacking technologies
SO IEEE MICRO
LA English
DT Article
AB Three-dimensional die-stacking integration stacks multiple layers of processed silicon with a very high-density, low-latency layer-to-layer interconnect. after presenting a brief background on 3d die-stacking technology, this article gives multiple case studies on different approaches for implementing single-core and multicore 3d processors and discusses how to design future microprocessors given this emerging technology.
C1 Georgia Inst Technol, Atlanta, GA 30332 USA.
   Penn State Univ, University Pk, PA 16802 USA.
   Intel Labs, Austin, TX USA.
C3 University System of Georgia; Georgia Institute of Technology;
   Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; Intel Corporation
RP Loh, GH (corresponding author), Georgia Inst Technol, Atlanta, GA 30332 USA.
EM loh@cc.gatech.edu
CR Arnaud F., 2003, P 19 S VLSI TECHN KY, P342
   Boggs D., 2004, Intel Technology Journal, V8
   Cao Y, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P201, DOI 10.1109/CICC.2000.852648
   Das S., 2004, P INT S PHYS DES ISP, P108
   Dubey P., 2005, Recognition, mining and synthesis moves computers to the era of tera
   Hinton G., 2001, Intel Technology Journal
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   PALACHARLA S, 1998, THESIS U WISCONSIN
   Puttaswamy K, 2005, PR IEEE COMP DESIGN, P525, DOI 10.1109/ICCD.2005.65
   PUTTASWAMY K, 2006, P IEEE INT S VLSI, P384
   Reed P, 2005, 2005 International Conference on Integrated Circuit Design and Technology, P15, DOI 10.1109/ICICDT.2005.1502578
   Schrom G, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P263, DOI 10.1145/1013235.1013302
   Tsai YF, 2005, PR IEEE COMP DESIGN, P519
   XIE Y, 2006, ACM J EMERGING TECHN, V2, P65
NR 15
TC 177
Z9 221
U1 1
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2007
VL 27
IS 3
BP 31
EP 48
DI 10.1109/MM.2007.59
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199UF
UT WOS:000248720000004
DA 2024-07-18
ER

PT J
AU Wu, WD
   Shi, J
   Zuo, L
   Shi, BX
AF Wu, WD
   Shi, J
   Zuo, L
   Shi, BX
TI Power-efficient TCAMs for bursty access patterns
SO IEEE MICRO
LA English
DT Article
ID LOOKUP
AB Ternary content addressable memories (TCAMS) have become a popular hardware device for fast routing-table lookups. However, the high power consumption in TCAMS increases power supply and cooling costs, and limits the router design to fewer ports. Based on an analysis of the prefix hierarchy in routing tables, the authors propose an optimization model to reduce the power consumption for bursty access patterns. This model can reduce the average power consumption by a factor of 11.
C1 Huazhong Univ Sci & Technol, Dept Elect & Informat Engn, Wuhan 430074, Hubei, Peoples R China.
C3 Huazhong University of Science & Technology
RP Huazhong Univ Sci & Technol, Dept Elect & Informat Engn, Wuhan 430074, Hubei, Peoples R China.
EM wwdtylwt@public.wh.hb.cn
CR CHEUNG G, 1999, P 16 ANN IEEE INF IN
   ERGUN F, P 20 ANN IEEE INF IN
   Gupta P., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P1184, DOI 10.1109/INFCOM.2000.832490
   Kohler E, 2002, IMW 2002: PROCEEDINGS OF THE SECOND INTERNET MEASUREMENT WORKSHOP, P253, DOI 10.1145/637201.637242
   Lin Steven., 1997, P ACM SIGCOMM 97 C A, P15
   Liu H, 2002, IEEE MICRO, V22, P58, DOI 10.1109/40.988690
   Panigrahy R, 2002, HOT INTERCONNECTS 10, P107, DOI 10.1109/CONECT.2002.1039265
   Ravikumar VC, 2004, IEEE MICRO, V24, P60, DOI 10.1109/MM.2004.1289292
   Sahni S, 2004, INT J FOUND COMPUT S, V15, P567, DOI 10.1142/S0129054104002625
   Shah D, 2001, IEEE MICRO, V21, P36, DOI 10.1109/40.903060
   Zane F, 2003, IEEE INFOCOM SER, P42
NR 11
TC 14
Z9 15
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2005
VL 25
IS 4
BP 64
EP 72
DI 10.1109/MM.2005.72
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 956CG
UT WOS:000231275900007
DA 2024-07-18
ER

PT J
AU Luo, Y
   Yang, J
   Bhuyan, LN
   Zhao, L
AF Luo, Y
   Yang, J
   Bhuyan, LN
   Zhao, L
TI Nepsim: A network processor simulator with a power evaluation framework
SO IEEE MICRO
LA English
DT Article
AB THIS OPEN-SOURCE INTEGRATED SIMULATION INFRASTRUCTURE CONTAINS A CYCLE-ACCURATE SIMULATOR FOR ATYPICAL NETWORK PROCESSOR ARCHITECTURE, AN AUTOMATIC VERIFICATION FRAMEWORK FOR TESTING AND VALIDATION, AND A POWER ESTIMATION MODEL FOR MEASURING THE SIMULATED PROCESSOR'S POWER CONSUMPTION.
C1 Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
C3 University of California System; University of California Riverside
RP Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
EM yluo@cs.ucr.edu
OI Yang, Jun/0000-0001-8372-6541
CR Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   CHEN X, 2004, P DES AUT TEST EUR C
   FRANKLIN M, 2003, POWER CONSIDERATIONS
   FRANKLIN M, POWER CONSIDERATION
   Huang M, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P10, DOI 10.1109/LPE.2001.945364
   *INT, IXP1200 NETW PROC FA
   LUO Y, 2003, NEPSIM NETWORK PROCE
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
NR 8
TC 19
Z9 23
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2004
VL 24
IS 5
BP 34
EP 44
DI 10.1109/MM.2004.52
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 866QX
UT WOS:000224789100006
DA 2024-07-18
ER

PT J
AU Krall, A
   Pryanishnikov, I
   Hirnschrott, U
   Panis, C
AF Krall, A
   Pryanishnikov, I
   Hirnschrott, U
   Panis, C
TI xDSPcore: A complier-based configurable digital signal processor
SO IEEE MICRO
LA English
DT Article
AB XDSPCORE IS A DIGITAL SIGNAL PROCESSOR (DSP) ARCHITECTURE THAT ENABLES TIME- AND SPACE-EFFICIENT EXECUTION OF TYPICAL DIGITAL SIGNAL APPLICATIONS WRITTEN IN HIGH-LEVEL LANGUAGES. OUR EVALUATION SHOWS THAT THE CORRESPONDING COMPILER CAN USE ALL THE DSP FEATURES AS EFFICIENTLY AS A PROGRAMMER CODING IN ASSEMBLY LANGUAGE.
C1 Vienna Univ Technol, A-1040 Vienna, Austria.
C3 Technische Universitat Wien
RP Krall, A (corresponding author), Vienna Univ Technol, E185-1,Argentinierstr 8, A-1040 Vienna, Austria.
EM andi@complang.tuwien.ac.at
CR CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   HIRNSCHROTT U, 2003, P JOINT MOD LANG C, P202
   HIRNSCHROTT U, 2003, P INT S SYST ON CHIP
   LEUPERS R, 2001, RETARGETABLE COMPILE
   Panis C, 2004, IEEE COMP SOC ANN, P317, DOI 10.1109/ISVLSI.2004.1339570
   Panis C, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P69
   PANIS C, 2003, P 29 INT EUR SOL STA, P49
   PRYANISHNIKOV, 2003, P 5 WORKSH MED STREA
   Rau B.R., 1994, P 27 ANN INT S MICRO, P63
   RUNESON J, P 7 INT WORKSH SOFTW
   Scholz B., 2002, SIGPLAN Notices, V37, P139, DOI 10.1145/566225.513854
   [No title captured]
NR 12
TC 9
Z9 9
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2004
VL 24
IS 4
BP 67
EP 78
DI 10.1109/MM.2004.40
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 848QA
UT WOS:000223481000009
DA 2024-07-18
ER

PT J
AU Stern, RH
AF Stern, RH
TI Challenging search engines and pop-ups under copyright law: Part 2
SO IEEE MICRO
LA English
DT Article
EM r.stern@computer.org
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 7
EP +
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 777EN
UT WOS:000189162900003
DA 2024-07-18
ER

PT J
AU Kozyrakis, CE
   Patterson, DA
AF Kozyrakis, CE
   Patterson, DA
TI Scalable vector processors for embedded systems
SO IEEE MICRO
LA English
DT Article
AB FOR EMBEDDED APPLICATIONS WITH DATA-LEVEL PARALLELISM, A VECTOR PROCESSOR OFFERS HIGH PERFORMANCE AT LOW POWER CONSUMPTION AND LOW DESIGN COMPLEXITY. UNLIKE SUPERSCALAR AND VLIW DESIGNS, A VECTOR PROCESSOR IS SCALABLE AND CAN OPTIMALLY MATCH SPECIFIC APPLICATION REQUIREMENTS.
C1 Stanford Univ, Dept Elect Engn, Palo Alto, CA 94304 USA.
   Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 Stanford University; University of California System; University of
   California Berkeley
RP Stanford Univ, Dept Elect Engn, Palo Alto, CA 94304 USA.
EM christos@ee.stanford.edu
CR Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   [Anonymous], P 6 INT S HIGH PERF
   FARKAS K, 1997, P 30 INT S MICR RES, P327
   FISHER J, 1998, HPL98204
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Kozyrakis C, 2002, INT SYMP MICROARCH, P283, DOI 10.1109/MICRO.2002.1176257
   KOZYRAKIS C, 2003, P 30 INT S COMP ARCH, P283
   Lagowski J.J., 1998, J CHEM EDUC, V75, P425
   SMITH JE, 1984, ACM T COMPUT SYST, V2, P289, DOI 10.1145/357401.357403
   Smith JE, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P260, DOI [10.1145/342001.339693, 10.1109/ISCA.2000.854396]
NR 10
TC 48
Z9 54
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 36
EP 45
DI 10.1109/MM.2003.1261385
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700007
DA 2024-07-18
ER

PT J
AU Eeckhout, L
   Nussbaum, S
   Smith, JE
   De Bosschere, K
AF Eeckhout, L
   Nussbaum, S
   Smith, JE
   De Bosschere, K
TI Statistical simulation: Adding efficiency to the computer designer's
   toolbox
SO IEEE MICRO
LA English
DT Article
AB STATISTICAL SIMULATION ENABLES QUICK AND ACCURATE DESIGN DECISIONS IN THE EARLY STAGES OF COMPUTER DESIGN, AT THE PROCESSOR AND SYSTEM LEVELS. IT COMPLEMENTS DETAILED BUT SLOWER ARCHITECTURAL SIMULATIONS, REDUCING TOTAL DESIGN TIME AND COST.
C1 Univ Ghent, ELIS, Dept Elect & Informat Syst, B-9000 Ghent, Belgium.
   Sun Microsyst Inc, Burlington, MA USA.
   Univ Wisconsin, Madison, WI 53706 USA.
   Univ Ghent, Fac Sci Appl, B-9000 Ghent, Belgium.
C3 Ghent University; Sun Microsystems, Inc.; University of Wisconsin
   System; University of Wisconsin Madison; Ghent University
RP Univ Ghent, ELIS, Dept Elect & Informat Syst, St Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM leeckhou@elis.ugent.be
RI De Bosschere, Koen OM/P-6865-2014
CR Abraham S.G., 1993, ACM SIGMETRICS C MEA, P24
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bechem C, 1999, IEEE MICRO, V19, P26, DOI 10.1109/40.768499
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Conte TM, 1996, PR IEEE COMP DESIGN, P468, DOI 10.1109/ICCD.1996.563595
   EECKHOUT L, 2002, THESIS GHENT U BELGI
   Emer J, 2002, COMPUTER, V35, P68, DOI 10.1109/2.982918
   Iyengar VS, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P62, DOI 10.1109/HPCA.1996.501174
   Nussbaum S, 2002, PROC ANNU SIMUL SYMP, P89, DOI 10.1109/SIMSYM.2002.1000093
   Nussbaum S, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P15, DOI 10.1109/PACT.2001.953284
   Oskin M, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P71, DOI [10.1145/342001.339656, 10.1109/ISCA.2000.854379]
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Vachharajani M, 2002, INT SYMP MICROARCH, P271, DOI 10.1109/MICRO.2002.1176256
   VOLDMAN J, 1983, IBM J RES DEV, V27, P164, DOI 10.1147/rd.272.0164
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
NR 16
TC 56
Z9 69
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2003
VL 23
IS 5
BP 26
EP 38
DI 10.1109/MM.2003.1240210
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734FL
UT WOS:000186044300004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Huang, MC
   Chaver, D
   Piñuel, L
   Prieto, M
   Tirado, F
AF Huang, MC
   Chaver, D
   Piñuel, L
   Prieto, M
   Tirado, F
TI Customizing the branch predictor to reduce complexity and energy
   consumption
SO IEEE MICRO
LA English
DT Article
AB TO EXPLOIT INSTRUCTION-LEVEL PARALLELISM, HIGH-END PROCESSORS USE BRANCH PREDICTORS CONSISTING OF MANY LARGE, OFTEN UNDERUTILIZED STRUCTURES THAT CAUSE UNNECESSARY ENERGY WASTE AND HIGH POWER CONSUMPTION. BY ADAPTING THE BRANCH TARGET BUFFER'S SIZE AND DYNAMICALLY DISABLING A HYBRID PREDICTOR'S COMPONENTS, THE AUTHORS CREATE A CUSTOMIZED BRANCH PREDICTOR THAT SAVES A SIGNIFICANT AMOUNT OF ENERGY WITH LITTLE PERFORMANCE DEGRADATION.
C1 Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA.
   Univ Rochester, Dept Comp Sci, Rochester, NY 14627 USA.
   Univ Complutense Madrid, E-28040 Madrid, Spain.
C3 University of Rochester; University of Rochester; Complutense University
   of Madrid
RP Univ Rochester, Dept Elect & Comp Engn, POB 270231, Rochester, NY 14627 USA.
EM michael.huang@rochester.edu
RI Huang, Michael/AAO-2940-2020; Prieto-Matias, Manuel/K-8325-2012; TIRADO,
   FRANCISCO/P-8201-2014
OI Huang, Michael/0000-0001-9799-2920; Prieto-Matias,
   Manuel/0000-0003-0687-3737; TIRADO, FRANCISCO/0000-0003-0974-2687
CR Albonesi David., 2000, J INSTRUCTION LEVEL, V2
   Bahar RI, 2001, ACM COMP AR, P218, DOI 10.1109/ISCA.2001.937451
   Brooks D, 2001, PROCEEDINGS OF THE INAUGURAL CONGRESS OF THE WORLD SOCIETY FOR RECONSTRUCTIVE MICROSURGERY, P83
   Chaver D, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P390
   CORMEN T, 1989, INTRO ALGORITHMS, P333
   Folegnani D, 2001, CONF PROC INT SYMP C, P230, DOI 10.1109/ISCA.2001.937452
   Hu ZG, 2002, PR IEEE COMP DESIGN, P442, DOI 10.1109/ICCD.2002.1106809
   Huang MC, 2003, CONF PROC INT SYMP C, P157, DOI 10.1109/ISCA.2003.1206997
   Kleinosowski A.J., 2002, Computer Architecture Letters, V1
   Krishnan V, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P286, DOI 10.1109/PACT.1998.727263
   Manne S, 1998, CONF PROC INT SYMP C, P132, DOI 10.1109/ISCA.1998.694769
   Palacharla S, 1997, ACM COMP AR, P206, DOI 10.1145/384286.264201
   Parikh D, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P233
   Seznec A, 2002, CONF PROC INT SYMP C, P295, DOI 10.1109/ISCA.2002.1003587
   SEZNEC A, 1999, 3618 I NAT RECH INF
   Yang SH, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P147, DOI 10.1109/HPCA.2001.903259
   Yeager KC, 1996, IEEE MICRO, V16, P28, DOI 10.1109/40.491460
NR 17
TC 12
Z9 16
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2003
VL 23
IS 5
BP 12
EP 25
DI 10.1109/MM.2003.1240209
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734FL
UT WOS:000186044300003
DA 2024-07-18
ER

PT J
AU Jacob, B
AF Jacob, B
TI A case for studying DRAM issues at the system level
SO IEEE MICRO
LA English
DT Article
AB THE WIDENING GAP BETWEEN TODAY'S PROCESSOR AND MEMORY SPEEDS MAKES DRAM SUBSYSTEM DESIGN AN INCREASINGLY IMPORTANT PART OF COMPUTER SYSTEM DESIGN. IF THE DRAM RESEARCH COMMUNITY WOULD FOLLOW THE MICROPROCESSOR COMMUNITY'S LEAD BY LEANING MORE HEAVILY ON ARCHITECTURE- AND SYSTEM-LEVEL SOLUTIONS IN ADDITION TO TECHNOLOGY-LEVEL SOLUTIONS TO ACHIEVE HIGHER PERFORMANCE, THE GAP MIGHT BEGIN TO CLOSE.
C1 Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM blj@eng.umd.edu
OI Jacob, Bruce/0009-0005-3493-8245
CR [Anonymous], ACM SIGARCH COMPUT A
   Bryg WR, 1996, HEWLETT-PACKARD J, V47, P18
   Carter J, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P70, DOI 10.1109/HPCA.1999.744334
   Cuppu V, 2001, IEEE T COMPUT, V50, P1133, DOI 10.1109/12.966491
   Cuppu V, 2001, CONF PROC INT SYMP C, P62, DOI 10.1109/ISCA.2001.937433
   DAVIS B, 2000, P MEM WALL WORKSH 26
   Kozyrakis CE, 1997, COMPUTER, V30, P75, DOI 10.1109/2.612252
   Mckee S. A., 1995, Proceedings. First IEEE Symposium on High-Performance Computer Architecture, P253, DOI 10.1109/HPCA.1995.386537
   SAULSBURY A, 1996, P 23 ANN INT S COMP, P90
   Schumann R. C., 1997, Digital Technical Journal, V9, P57
   SITES R, 1996, MICROPROCESSOR REPOR, V10, P1
   Sites Richard., 1996, MICROPROCESSOR REPOR, V10, P2
   [No title captured]
NR 13
TC 11
Z9 14
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2003
VL 23
IS 4
BP 44
EP 56
DI 10.1109/MM.2003.1225969
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 715NP
UT WOS:000184978900011
OA Green Published
DA 2024-07-18
ER

PT J
AU Shah, IS
   Jain, A
   Lin, CL
AF Shah, Ishan
   Jain, Akanksha
   Lin, Calvin
TI Effective Mimicry of Belady's MIN Policy
SO IEEE MICRO
LA English
DT Article
DE Prefetching; History; Multicore processing; Marine vehicles; Benchmark
   testing; System performance; Prediction algorithms
ID REPLACEMENT
AB This article introduces the Mockingjay cache replacement policy, which advances the state of the art by producing single-core performance that approaches that of Belady's MIN policy, and which does so with a surprisingly simple solution. The basic idea is to predict a line's reuse distance so that when a line is inserted into the last-level cache, its estimated time of arrival (ETA) can be computed. The lines are then evicted based on their ETA ordering. This article describes the Mockingjay policy and explains the key ideas that make it successful.
C1 [Shah, Ishan; Jain, Akanksha] Univ Texas Austin, Austin, TX 78712 USA.
   [Lin, Calvin] Univ Texas Austin, Dept Comp Sci, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin; University of
   Texas System; University of Texas Austin
RP Shah, IS (corresponding author), Univ Texas Austin, Austin, TX 78712 USA.
EM ishan.a.shah3.14@gmail.com; akanksha@cs.utexas.edu; lin@cs.utexas.edu
CR Duong N, 2012, INT SYMP MICROARCH, P389, DOI 10.1109/MICRO.2012.43
   Faldu P, 2017, INT CONFER PARA, P180, DOI 10.1109/PACT.2017.32
   Jain A, 2018, CONF PROC INT SYMP C, P110, DOI 10.1109/ISCA.2018.00020
   Jain A, 2016, CONF PROC INT SYMP C, P78, DOI 10.1109/ISCA.2016.17
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Keramidas G, 2007, PR IEEE COMP DESIGN, P245, DOI 10.1109/ICCD.2007.4601909
   Khan S. M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P175, DOI 10.1109/MICRO.2010.24
   Petoumenos P., 2010, PROC 1 JILP WORKSHOP
   Rajan K, 2007, INT SYMP MICROARCH, P445
   Shah I, 2022, INT S HIGH PERF COMP, P558, DOI 10.1109/HPCA53966.2022.00048
   Shi Z, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P413, DOI 10.1145/3352460.3358319
   Wu CJ, 2011, INT SYMP MICROARCH, P430
NR 12
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 45
EP 52
DI 10.1109/MM.2023.3275079
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700007
DA 2024-07-18
ER

PT J
AU Lie, S
AF Lie, Sean
TI Cerebras Architecture Deep Dive: First Look Inside the Hardware/Software
   Co-Design for Deep Learning
SO IEEE MICRO
LA English
DT Article
DE Semiconductor device modeling; Deep learning; Hardware; Machine learning
   algorithms; Computational modeling; Memory management; Distributed
   databases; Software; Product design
AB The compute and memory demands for deep learning and machine learning (ML) have increased by several orders of magnitude in just the last couple of years, and there is no end in sight. Traditional improvements in processor performance alone struggle to keep up with the exponential demand. A new chip architecture co-designed with the ML algorithms can be better equipped to satisfy this unprecedented demand and enable the ML workloads of the future. This article describes the Cerebras architecture and how it is designed specifically with this purpose, from the ground up, as a wafer-sized chip to enable emerging extreme-scale ML models. It uses fine-grained data flow compute cores to accelerate unstructured sparsity, distributed static random-access memory for full memory bandwidth to the data paths, and a specially designed on-chip and off-chip interconnect for ML training. With these techniques, the Cerebras architecture provides unique capabilities beyond traditional designs.
C1 [Lie, Sean] Cerebras Syst, Sunnyvale, CA 94085 USA.
RP Lie, S (corresponding author), Cerebras Syst, Sunnyvale, CA 94085 USA.
EM sean_lie@hotmail.com
CR 4th Gen AMD EPYCTM Processor Architecture, 2022, ADV MICR DEV
   [Anonymous], 2022, HIGH BANDW MEM3 DRAM
   Brown TB, 2020, Arxiv, DOI [arXiv:2005.14165, DOI 10.48550/ARXIV.2005.14165]
   Black S., 2022, arXiv
   Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   Majumder Rangan, 2020, DeepSpeed: Extreme-scale model training for everyone
   Microsoft, 2020, TURING NLG 17 BILLIO
   Narayanan D., NVIDIA
   NVIDIA, NVIDIA H100 TENS COR
   Shoeybi M, 2020, Arxiv, DOI arXiv:1909.08053
   Smith Shaden, 2022, arXiv
   Zeng Wei, 2021, arXiv
NR 13
TC 5
Z9 5
U1 2
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2023
VL 43
IS 3
BP 18
EP 30
DI 10.1109/MM.2023.3256384
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K5QD7
UT WOS:001016976600004
DA 2024-07-18
ER

PT J
AU Gan, Y
   Liang, MY
   Dev, S
   Lo, D
   Delimitrou, C
AF Gan, Yu
   Liang, Mingyu
   Dev, Sundar
   Lo, David
   Delimitrou, Christina
TI Practical and Scalable ML-Driven Cloud Performance Debugging With Sage
SO IEEE MICRO
LA English
DT Article
AB Cloud applications are increasingly shifting from large monolithic services to complex graphs of loosely coupled microservices. Despite their benefits, microservices are prone to cascading performance issues, and can lead to prolonged periods of degraded performance. We present Sage, a machine-learning-driven root cause analysis system for interactive cloud microservices that is both accurate and practical. We show that Sage correctly identifies the root causes of performance issues across a diverse set of microservices and takes action to address them, leading to more predictable, performant, and efficient cloud systems.
C1 [Gan, Yu; Liang, Mingyu; Delimitrou, Christina] Cornell Univ, Ithaca, NY 14853 USA.
   [Dev, Sundar; Lo, David] Google, Mountain View, CA 94043 USA.
C3 Cornell University; Google Incorporated
RP Gan, Y (corresponding author), Cornell Univ, Ithaca, NY 14853 USA.
EM yg397@cornell.edu; ml2585@cornell.edu; sundarjdev@google.com;
   davidlo@google.com; delimitrou@cornell.edu
RI Gan, Yu/ADM-3649-2022; Dev, Sundar/HDN-5777-2022
OI Gan, Yu/0000-0003-2697-9950; 
FU NSF [CCF-1846046, NeTS CSR-1704742]; Google Faculty Research Awards;
   Sloan Foundation Research Scholarship; Microsoft Research Fellowship;
   Intel Faculty Rising Star Award; Facebook Research Award; John and Norma
   Balen Sesquicentennial Faculty Fellowship
FX The authors would like to thank the anonymous reviewers for their
   feedback on earlier versions of this manuscript. This work was supported
   in part by the NSF Career Award under Grant CCF-1846046, in part by NSF
   under Grant NeTS CSR-1704742, in part by two Google Faculty Research
   Awards, in part by a Sloan Foundation Research Scholarship, in part by a
   Microsoft Research Fellowship, in part by an Intel Faculty Rising Star
   Award, in part by a Facebook Research Award, and in part by John and
   Norma Balen Sesquicentennial Faculty Fellowship.
CR [Anonymous], 2009, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines
   Chen PF, 2014, IEEE INFOCOM SER, P1887, DOI 10.1109/INFOCOM.2014.6848128
   Delimitrou C, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P599, DOI 10.1145/3037697.3037703
   Delimitrou C, 2015, ACM SoCC'15: Proceedings of the Sixth ACM Symposium on Cloud Computing, P97, DOI 10.1145/2806777.2806779
   Delimitrou C, 2014, ACM SIGPLAN NOTICES, V49, P127, DOI 10.1145/2541940.2541941
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Gan Y, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P135, DOI 10.1145/3445814.3446700
   Gan Y, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P19, DOI 10.1145/3297858.3304004
   Gan Y, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P3, DOI 10.1145/3297858.3304013
   Lazarev Nikita, 2021, P 26 INT C ARCHITECT, P36
   Lin JJ, 2018, LECT NOTES COMPUT SC, V11236, P3, DOI 10.1007/978-3-030-03596-9_1
   Zhang YQ, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P167, DOI 10.1145/3445814.3446693
NR 12
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 27
EP 36
DI 10.1109/MM.2022.3169445
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400005
OA Bronze
DA 2024-07-18
ER

PT J
AU Kokolis, A
   Psistakis, A
   Reidys, B
   Huang, J
   Torrellas, J
AF Kokolis, Apostolos
   Psistakis, Antonis
   Reidys, Benjamin
   Huang, Jian
   Torrellas, Josep
TI Distributed Data Persistency
SO IEEE MICRO
LA English
DT Article
AB Distributed applications such as key-value stores and databases provide fault tolerance by replicating records in the memories of different nodes, and using data consistency protocols to ensure consistency across replicas. In this environment, nonvolatile memory (NVM) offers the ability to attain high-performance data durability. However, it is unclear how to tie NVM memory persistency models to the existing data consistency frameworks. In this article, we propose the concept of distributed data persistency (DDP) model, which is the binding of the memory persistency model with the data consistency model in a distributed system. We reason about the interaction between consistency and persistency by using the concepts of visibility point and durability point. We design low-latency distributed protocols for several DDP models, and investigate the tradeoffs between performance, durability, and intuition provided to the programmer.
C1 [Kokolis, Apostolos; Psistakis, Antonis; Reidys, Benjamin; Huang, Jian] Univ Illinois, Champaign, IL 61801 USA.
   [Torrellas, Josep] Univ Illinois, Comp Sci, Champaign, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign
RP Kokolis, A (corresponding author), Univ Illinois, Champaign, IL 61801 USA.
EM kokolis2@illinois.edu; psistaki@illinois.edu; breidys2@illinois.edu;
   jianh@illinois.edu; torrella@illinois.edu
OI Psistakis, Antonios/0000-0002-2273-3796
CR Aguilera M.K., 2016, IEEE DATA ENG B, V39, P3
   Corbett JC, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2491245
   Dragojevic Aleksandar, 2014, NSDI 14, P401
   Ganesan A, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P323
   Hunt Patrick, 2010, P 2010 USENIX ANN TE, P11, DOI DOI 10.5555/1855840.1855851
   Katsarakis A, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P201, DOI 10.1145/3373376.3378496
   Kokolis A., 2021, PROC 54 ANN IEEEACMI, P71
   Lu HN, 2015, SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P295, DOI 10.1145/2815400.2815426
   Mehdi SA, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P453
   Pelley S, 2014, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA.2014.6853222
   SNIA, 2019, NVMPM REM ACC HIGH A
   Viotti P, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2926965
NR 12
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 107
EP 115
DI 10.1109/MM.2022.3162183
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400011
DA 2024-07-18
ER

PT J
AU Sato, M
   Kodama, Y
   Tsuji, M
   Odajima, T
AF Sato, Mitsuhisa
   Kodama, Yuetsu
   Tsuji, Miwako
   Odajima, Tesuya
TI Co-Design and System for the Supercomputer "Fugaku"
SO IEEE MICRO
LA English
DT Article
DE Supercomputers; Manycore processors; Arithmetic; Instruction sets;
   Computer architecture; Memory management; Bandwidth; Instruction sets;
   High performance computing; Pragmatics; Energy efficiency
AB The supercomputer "Fugaku" is an exascale manycore-based parallel system developed as a Japanese national flagship supercomputer in the FLAGSHIP 2020 Project. While "Fugaku" was ranked first for several benchmarks such as TOP500, HPCG, HPL-AI, and Graph500 in 2020, the major design concept is the application-first concept by the co-design for power efficiency and high performance. We have designed an original manycore processor based on Armv8 instruction sets with the scalable vector extension, A64FX processor, with Fujitsu, our industry partner. The system consists of 158,976 nodes with 7.6 million cores in total and a theoretical peak of 537 Peta Floating-point Operations Per Second in double-precision floating points, connected by Tofu-D interconnect. The high performance computing (HPC)-oriented design enables an extremely good performance for memory-intensive workloads thanks to HBM2 memory with breakthrough power efficiency. In this article, we present the pragmatic practice of our co-design effort for "Fugaku" followed by an overview and the performance of "Fugaku."
C1 [Sato, Mitsuhisa; Kodama, Yuetsu; Tsuji, Miwako; Odajima, Tesuya] RIKEN, Ctr Computat Sci, Kobe, Hyogo 6500047, Japan.
C3 RIKEN
RP Sato, M (corresponding author), RIKEN, Ctr Computat Sci, Kobe, Hyogo 6500047, Japan.
EM msato@riken.jp; yuetsu.kodama@riken.jp; miwako.tsuji@riken.jp;
   tetsuya.odajima@riken.jp
RI Tsuji, Miwako/C-3542-2016
OI Sato, Mitsuhisa/0000-0003-0543-7116; Tsuji, Miwako/0000-0003-4709-1969
FU Japanese Ministry of Education, Culture, Sports, Science, and Technology
   (MEXT) Program for the Development and Improvement for the Next
   Generation Ultra High-Speed Computer System, under its Subsidies for
   Operating the Specific Advanced Large Research Fac
FX This article describes a part of the co-design effort done in the
   FLAGSHIP 2020 Project. The authors would like to thank the project
   leader, Prof. Yutaka Ishikawa, and all members of the project,
   especially members of the architecture design working group. This work
   was supported by the Japanese Ministry of Education, Culture, Sports,
   Science, and Technology (MEXT) Program for the Development and
   Improvement for the Next Generation Ultra High-Speed Computer System,
   under its Subsidies for Operating the Specific Advanced Large Research
   Facilities.
CR Ajima Y, 2018, IEEE INT C CL COMP, P646, DOI 10.1109/CLUSTER.2018.00090
   [Anonymous], FLAGSHIP 2020 PROJEC
   [Anonymous], A64FX MICROARCHITECT
   Barrett R., 2013, Advances in Parallel Computing Vol 24. Transition of HPC Towards Exascale Computing, P141
   Kodama Y, 2020, PROCEEDINGS OF INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING IN ASIA-PACIFIC REGION (HPC ASIA 2020), P142, DOI 10.1145/3368474.3368483
   McIntosh-Smith S, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.5110
   Odajima T, 2020, IEEE INT C CL COMP, P523, DOI 10.1109/CLUSTER49012.2020.00075
   Sato M, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00051
   Stephens N, 2017, IEEE MICRO, V37, P26, DOI 10.1109/MM.2017.35
   VanGuard Astra-Sandia National Laboratories, US
NR 10
TC 7
Z9 9
U1 2
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 26
EP 34
DI 10.1109/MM.2021.3136882
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500013
OA hybrid
DA 2024-07-18
ER

PT J
AU Shaikh, FK
   Memon, MA
   Mahoto, NA
   Zeadally, S
   Nebhen, J
AF Shaikh, Faisal Karim
   Memon, Mohsin Ali
   Mahoto, Naeem Ahmed
   Zeadally, Sherali
   Nebhen, Jamel
TI Artificial Intelligence Best Practices in Smart Agriculture
SO IEEE MICRO
LA English
DT Article
AB Smart agriculture, with the aid of artificial intelligence (AI), is playing a pivotal role to ensure agriculture sustainability. AI techniques are employed in soil and irrigation management, weather forecasting, plant growth, disease prediction, and livestock management, which are considered to be significant domains of agriculture. We review recent AI techniques that have been deployed in these domains. We focus on the various AI algorithms used as well as their performance impact. This review not only highlights the effective use of AI at different layers of a smart agriculture architecture but also identifies future research directions in this field. We found that the deep learning algorithms that have been used in recent studies have performed far better than the conventional machine learning algorithms due to recent technological advances that can efficiently process vast amount of data and enable timely intelligent decisions similar to human decisions.
C1 [Shaikh, Faisal Karim] Mehran Univ Engn & Technol, Dept Telecommun Engn, Jamshoro 76062, Pakistan.
   [Memon, Mohsin Ali; Mahoto, Naeem Ahmed] Mehran Univ Engn & Technol, Dept Software Engn, Jamshoro 76062, Pakistan.
   [Zeadally, Sherali] Univ Kentucky, Coll Commun & Informat, Lexington, KY 40506 USA.
   [Nebhen, Jamel] Prince Sattam bin Abdulaziz Univ, Al Kharj 16278, Saudi Arabia.
C3 Mehran University Engineering & Technology; Mehran University
   Engineering & Technology; University of Kentucky; Prince Sattam Bin
   Abdulaziz University
RP Shaikh, FK (corresponding author), Mehran Univ Engn & Technol, Dept Telecommun Engn, Jamshoro 76062, Pakistan.
EM faisal.shaikh@faculty.muet.edu.pk; mohsin.memon@faculty.muet.edu.pk;
   naeem.mahoto@faculty.muet.edu.pk; szeadally@uky.edu;
   j.nebhen@psau.edu.sa
RI Shaikh, Faisal/AAB-2676-2022; Zeadally, Sherali/AAY-9504-2020
CR Ahmed K, 2020, ATMOS RES, V236, DOI 10.1016/j.atmosres.2019.104806
   Alonso RS, 2020, AD HOC NETW, V98, DOI 10.1016/j.adhoc.2019.102047
   Pham BT, 2020, ATMOS RES, V237, DOI 10.1016/j.atmosres.2020.104845
   Chen ZJ, 2020, COMPUT ELECTRON AGR, V169, DOI 10.1016/j.compag.2019.105206
   Guillén MA, 2021, J SUPERCOMPUT, V77, P818, DOI 10.1007/s11227-020-03288-w
   Khalifeh A, 2021, IEEE NW RUSS YOUNG, P443, DOI 10.1109/ElConRus51938.2021.9396431
   Klyushin D., 2021, ARTIF INTELL, P3
   Mahmoudzadeh H, 2020, GEODERMA REG, V21, DOI 10.1016/j.geodrs.2020.e00260
   Mhatre Varun, 2020, 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), P820, DOI 10.1109/ICSSIT48917.2020.9214244
   Nawar S, 2020, REMOTE SENS-BASEL, V12, DOI 10.3390/rs12081308
   Schwalbert RA, 2020, AGR FOREST METEOROL, V284, DOI 10.1016/j.agrformet.2019.107886
   Seyedzadeh A, 2020, AGR WATER MANAGE, V228, DOI 10.1016/j.agwat.2019.105905
   Shahhosseini M, 2021, SCI REP-UK, V11, DOI 10.1038/s41598-020-80820-1
   Sharma R, 2020, COMPUT OPER RES, V119, DOI 10.1016/j.cor.2020.104926
   Udutalapally V, 2021, IEEE SENS J, V21, P17525, DOI 10.1109/JSEN.2020.3032438
   Unold O, 2020, LECT NOTES COMPUT SC, V12141, P344, DOI 10.1007/978-3-030-50426-7_26
   Yu JX, 2021, AGR WATER MANAGE, V245, DOI 10.1016/j.agwat.2020.106649
   Yu JX, 2020, IEEE ACCESS, V8, P199097, DOI 10.1109/ACCESS.2020.3034984
   Zhai ZY, 2020, COMPUT ELECTRON AGR, V178, DOI 10.1016/j.compag.2020.105741
   Zhao YS, 2020, APPL SOFT COMPUT, V89, DOI 10.1016/j.asoc.2020.106128
NR 20
TC 12
Z9 12
U1 31
U2 152
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 18
EP 25
DI 10.1109/MM.2021.3121279
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500004
DA 2024-07-18
ER

PT J
AU Mattioli, M
AF Mattioli, Michael
TI PCs Take a Page From Xbox With Pluton
SO IEEE MICRO
LA English
DT Article
DE Operating systems; Silicon; Hardware; Cryptography; Software; Games;
   Windows
AB Microsoft's Pluton is dedicated silicon that aims to strengthen the security and integrity of PCs; it is derived from the Xbox One video game console SoC which was designed in partnership between Microsoft and AMD. Pluton implements and extends the functionality of the Trusted Computing Group's (TCG) Trusted Platform Module 2.0, protects keys as they move around the SoC using dedicated silicon referred to as Secure Hardware Cryptography Key, and implements the TCG's Device Identifier Composition Engine and Microsoft's Robust Internet of Things specifications to perform strong device attestation with a hardware root of trust. While Microsoft is following Apple and Google's lead by integrating special-purpose silicon for secure cryptographic operations, it is taking a different approach by leveraging existing open standards and technologies. Microsoft's Windows 11 is designed for a world where all PCs feature Pluton.
C1 [Mattioli, Michael] Goldman Sachs & Co, New York, NY 10282 USA.
RP Mattioli, M (corresponding author), Goldman Sachs & Co, New York, NY 10282 USA.
EM michael.mattioli@gs.com
OI Mattioli, Michael/0000-0003-4150-5390
CR Apple, 2021, SEC ENCL
   Bunge J., 2021, WALL STR J
   England P, 2016, Tech. Rep. MSR-TR-2016-18
   England P., 2017, MSRTR201741
   Google, 2020, CR50 CHR OS VERF BOO
   Mattioli M, 2021, IEEE MICRO, V41, P72, DOI 10.1109/MM.2021.3055681
   Microsoft, 2020, MICR AZ ATT
   Microsoft, 2017, WIND 10US TRUST PLAT
   Nurmi H., SNIFF THERE LEAKSMY
   Trusted Computing Group, 2017, DICE SEP
   Trusted Computing Group, 2019, TPM 2.0 Library
   Turton W, 2021, Bloomberg
   Warren T., 2021, VERGE 0625
NR 13
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 125
EP 128
DI 10.1109/MM.2021.3103245
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800029
DA 2024-07-18
ER

PT J
AU Cheikh, A
   Sordillo, S
   Mastrandrea, A
   Menichelli, F
   Scotti, G
   Olivieri, M
AF Cheikh, Abdallah
   Sordillo, Stefano
   Mastrandrea, Antonio
   Menichelli, Francesco
   Scotti, Giuseppe
   Olivieri, Mauro
TI Klessydra-T: Designing Vector Coprocessors for Multithreaded
   Edge-Computing Cores
SO IEEE MICRO
LA English
DT Article
AB Computation-intensive kernels, such as convolutions, matrix multiplication, and Fourier transform, are fundamental to edge-computing AI, signal processing, and cryptographic applications. Interleaved-multithreading (IMT) processor cores are interesting to pursue energy efficiency and low hardware cost for edge computing, yet they need hardware acceleration schemes to run heavy computational workloads. Following a vector approach to accelerate computations, this article explores possible alternatives to implement vector coprocessing units in RISC-V cores, showing the synergy between IMT and data-level parallelism in the target workloads.
C1 [Cheikh, Abdallah; Sordillo, Stefano; Mastrandrea, Antonio; Menichelli, Francesco; Scotti, Giuseppe; Olivieri, Mauro] Sapienza Univ Rome, I-00185 Rome, Italy.
C3 Sapienza University Rome
RP Cheikh, A (corresponding author), Sapienza Univ Rome, I-00185 Rome, Italy.
EM abdallah.cheikh@uniroma1.it; stefano.sordillo@uniroma1.it;
   antonio.mastrandrea@uniroma1.it; francesco.menichelli@uniroma1.it;
   giuseppe.scotti@uniroma1.it; mauro.olivieri@uniroma1.it
RI Scotti, Giuseppe/ABE-8233-2021; Cheikh, Abdallah/ABF-4082-2021
OI Scotti, Giuseppe/0000-0002-5650-8212; Cheikh,
   Abdallah/0000-0003-4495-5960
CR [Anonymous], 2019, RISC V UNPRIVILEGED
   Bechara C., 2011, 2011 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2011), P685, DOI 10.1109/ICECS.2011.6122367
   Botman F, 2014, IEEE INT SYMP CIRC S, P1207, DOI 10.1109/ISCAS.2014.6865358
   Cheikh A., 2017, INT C APPL ELECT PER, P89
   Cheikh A., 2019, P APPL ELECT PERVADI, P529, DOI DOI 10.1007/978-3-030-37277-4_62
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Conti F, 2015, DES AUT TEST EUROPE, P683
   Du L, 2018, IEEE T CIRCUITS-I, V65, P198, DOI 10.1109/TCSI.2017.2735490
   Gautschi M, 2017, IEEE T VLSI SYST, V25, P2700, DOI 10.1109/TVLSI.2017.2654506
   Lim KM, 2001, MICROPROCESS MICROSY, V25, P247, DOI 10.1016/S0141-9331(01)00118-1
   Luo F.-L., 2016, SIGNAL PROCESSING 5G, DOI DOI 10.1002/9781119116493
   Olivieri M, 2017, 2017 FIRST NEW GENERATION OF CAS (NGCAS), P45, DOI 10.1109/NGCAS.2017.61
   Samie F, 2019, IEEE INTERNET THINGS, V6, P4921, DOI 10.1109/JIOT.2019.2893866
   Sangwon Seo, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P79
NR 14
TC 14
Z9 14
U1 2
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 64
EP 71
DI 10.1109/MM.2021.3050962
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Talpes, E
   Gorti, A
   Sachdev, GS
   Sarma, DD
   Venkataramanan, G
   Bannon, P
   McGee, B
   Floering, B
   Jalote, A
   Hsiong, C
   Arora, S
AF Talpes, Emil
   Gorti, Atchyuth
   Sachdev, Gagandeep S.
   Sarma, Debjit Das
   Venkataramanan, Ganesh
   Bannon, Peter
   McGee, Bill
   Floering, Benjamin
   Jalote, Ankit
   Hsiong, Christopher
   Arora, Sahil
TI Compute Solution for Tesla's Full Self-Driving Computer
SO IEEE MICRO
LA English
DT Article
DE Convolution; Hardware; Artificial neural networks; Random access memory;
   Standards; Graphics processing units
AB Tesla's full self-driving (FSD) computer is the world's first purpose-built computer for the highly demanding workloads of autonomous driving. It is based on a new System on a Chip (SoC) that integrates industry standard components such as CPUs, ISP, and GPU, together with our custom neural network accelerators. The FSD computer is capable of processing up to 2300 frames per second, a 21x improvement over Tesla's previous hardware and at a lower cost, and when fully utilized, enables a new level of safety and autonomy on the road.
C1 [Talpes, Emil; Gorti, Atchyuth; Sachdev, Gagandeep S.; Sarma, Debjit Das; Venkataramanan, Ganesh; Bannon, Peter; McGee, Bill; Floering, Benjamin; Jalote, Ankit; Hsiong, Christopher; Arora, Sahil] Tesla Motors Inc, Autopilot Hardware, Palo Alto, CA 94304 USA.
C3 Tesla, Inc.
RP Talpes, E (corresponding author), Tesla Motors Inc, Autopilot Hardware, Palo Alto, CA 94304 USA.
EM etalpes@tesla.com; agorti@tesla.com; gsachdev@tesla.com;
   ddassarma@tesla.com; gvenkataramanan@tesla.com; pbannon@tesla.com;
   bill@mcgeeclan.org; floering@ieee.org; ajalote@tesla.com;
   chsiong@tesa.com; saarora@tesla.com
RI Bannon, Peter/JRX-8031-2023
CR [Anonymous], NVIDIA VOLT AI ARCH
   [Anonymous], AMD ZEN 2 MICROARCHI
   Choquette Jack, 2017, VOLTA: Programmability and Performance
   Horowitz GT, 1999, J HIGH ENERGY PHYS
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Komorkiewicz M., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P711, DOI 10.1109/FPL.2012.6339159
   LeCun Y, 1999, LECT NOTES COMPUT SC, V1681, P319, DOI 10.1007/3-540-46805-6_19
   Rawat W, 2017, NEURAL COMPUT, V29, P2352, DOI [10.1162/NECO_a_00990, 10.1162/neco_a_00990]
   Tanada Y, 2017, INT WORK SIG DES, P122, DOI 10.1109/IWSDA.2017.8097069
NR 9
TC 69
Z9 79
U1 17
U2 58
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2020
VL 40
IS 2
SI SI
BP 25
EP 35
DI 10.1109/MM.2020.2975764
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KX9IU
UT WOS:000522189700005
DA 2024-07-18
ER

PT J
AU Farjadrad, R
   Kuemerle, M
   Vinnakota, B
AF Farjadrad, Ramin
   Kuemerle, Mark
   Vinnakota, Bapi
TI A Bunch-of-Wires (BoW) Interface for Interchiplet Communication
SO IEEE MICRO
LA English
DT Article
AB Multichiplet system-in-package designs have recently received a lot of attention as a mechanismto combat high SoC design costs and to economically manufacture large ASICs. These designs require low-power area-efficient off-die on-package die-to-die communication. Current technologies either extend on-die high-wire count buses using silicon interposers or off-package serial buses. The former approach leads to expensive packaging. The latter leads to complex and high-power designs. Wepropose a simple bunch-of-wires interface that combines ease of development with low-cost packaging techniques. Wedevelop the interface and show how it can be used in multichiplet systems.
C1 [Farjadrad, Ramin; Kuemerle, Mark] Marvell Technol Grp, Hamilton, Bermuda.
   [Vinnakota, Bapi] Talumbra Serv, San Jose, CA USA.
RP Farjadrad, R (corresponding author), Marvell Technol Grp, Hamilton, Bermuda.
EM farjad@gmail.com; mark.kuemerle@globalfoundries.com;
   bapi.vinnakota@gmail.com
CR [Anonymous], [No title captured]
   [Anonymous], 2018, JESD235B JEDEC
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2017, HOTCHIPS
   [Anonymous], 2019, BUNCH WIRES INTERFAC
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], TECH REP
   [Anonymous], [No title captured]
   Chuang YL, 2013, 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P852, DOI 10.1109/ECTC.2013.6575673
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Lau J.H., 2019, J. Microelectron. Electron. Packag, V16, P45, DOI DOI 10.4071/IMAPS.780287
   Lee DU, 2014, ISSCC DIG TECH PAP I, V57, P432, DOI 10.1109/ISSCC.2014.6757501
   Li SG, 2018, IEEE ASIAN SOLID STA, P5, DOI 10.1109/ICSPCC.2018.8567808
   Stow D, 2017, ICCAD-IEEE ACM INT, P728, DOI 10.1109/ICCAD.2017.8203849
   Su LT, 2017, INT EL DEVICES MEET
   Suk KL, 2018, ELEC COMP C, P64, DOI 10.1109/ECTC.2018.00018
   Viswanath R, 2018, ELEC DES ADV PACKAG
NR 27
TC 18
Z9 19
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 15
EP 24
DI 10.1109/MM.2019.2950352
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000004
DA 2024-07-18
ER

PT J
AU Yavits, L
   Kaplan, R
   Ginosar, R
AF Yavits, Leonid
   Kaplan, Roman
   Ginosar, Ran
TI Enabling Full Associativity with Memristive Address Decoder
SO IEEE MICRO
LA English
DT Article
AB Address decoders are typically built using regular logic gates. A novel Memristive Perfect Induction gate replaces standard NAND, allowing for storing the address alongside data and comparing it to the input address, thus transforming the address decoder into CAM and enabling fully associative access. Applications include fully associative TLB, cache, and virtually addressable memory.
C1 [Yavits, Leonid; Kaplan, Roman] Technion Israel Inst Technol, Elect Engn, Haifa, Israel.
   [Ginosar, Ran] Technion Israel Inst Technol, Dept Elect Engn, Haifa, Israel.
   [Ginosar, Ran] Technion Israel Inst Technol, VLSI Syst Res Ctr, Haifa, Israel.
C3 Technion Israel Institute of Technology; Technion Israel Institute of
   Technology; Technion Israel Institute of Technology
RP Yavits, L (corresponding author), Technion Israel Inst Technol, Elect Engn, Haifa, Israel.
EM leonid.yavits@nububbles.com; romankap@gmail.com; ran@ee.technion.ac.il
RI Yavits, Leonid/IAM-3200-2023
CR Alibart F., 2011, IEEE C AD HARDW SYST
   Bhattacharjee A., 2009, 18 INT C PAR ARCH CO
   Borghetti J., 2010, NATURE
   Campardo G., 2015, VLSI DESIGN NON VOLA
   Gao L., 2013, IEEE T NANOTECHNOLOG
   James A., 2014, IEEE T VLSI SYSTEMS
   John L. K., 1996, 9 INT C VLSI DES
   Kavehei O., 2013, NANOSCALE
   Kvatinsky S, 2013, IEEE T CIRCUITS-I, V60, P211, DOI 10.1109/TCSI.2012.2215714
   Li J., 2013, IEEE S VLSI CIRC
   Matsunaga S, 2009, APPL PHYS EXPRESS, V2, DOI 10.1143/APEX.2.023004
   Qing G., 2013, 40 INT S COMP ARCH
   Yang JJS, 2013, NAT NANOTECHNOL, V8, P13, DOI [10.1038/nnano.2012.240, 10.1038/NNANO.2012.240]
   Yavits L, 2017, IEEE COMPUT ARCHIT L, V16, P141, DOI 10.1109/LCA.2017.2670539
   Zang A. H., 2017, 44 ANN INT S COMP AR
   Zangeneh M., 2014, IEEE T VERY LARGE SC
   Zhao W., 2014, IEEE T CIRCUITS SYST
NR 17
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2018
VL 38
IS 5
BP 32
EP 40
DI 10.1109/MM.2018.053631139
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GV7UB
UT WOS:000446337400006
DA 2024-07-18
ER

PT J
AU Stanley-Marbell, P
   Rinard, M
AF Stanley-Marbell, Phillip
   Rinard, Martin
TI Perceived-Color Approximation Transforms for Programs that Draw
SO IEEE MICRO
LA English
DT Article
AB Human color perception acuity is not uniform across colors. This makes it possible to transform drawing programs to generate outputs whose colors are perceptually equivalent but numerically distinct. One benefit of such transformations is lower display power dissipation on organic light-emitting diode (OLED) displays. We introduce Ishihara, a language for 2D drawing that lets programs specify perceptual-color equivalence classes to use in drawing operations enabling compile-time and runtime transformations that trade perceived color accuracy for lower OLED display power dissipation.
C1 [Stanley-Marbell, Phillip] Univ Cambridge, Dept Engn, Cambridge, England.
   [Rinard, Martin] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   [Rinard, Martin] MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA.
C3 University of Cambridge; Massachusetts Institute of Technology (MIT);
   Massachusetts Institute of Technology (MIT)
RP Stanley-Marbell, P (corresponding author), Univ Cambridge, Dept Engn, Cambridge, England.
EM phillip.stanley-marbell@eng.cam.ac.uk; rinard@csail.mit.edu
RI Stanley-Marbell, Phillip/AAH-9261-2020
OI Stanley-Marbell, Phillip/0000-0001-7752-2083
CR [Anonymous], 2004, PDF REFERENCE VERSIO
   [Anonymous], 2016, USC SIPI IMAGE DATAB
   [Anonymous], 2000, WILEY SERIES PURE AP
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Dong MA, 2009, I SYMPOS LOW POWER E, P339
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Khalaf S., 2017, U.S. Consumers Time-Spent on Mobile Crosses 5 Hours a Day
   Li D, 2014, 36TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2014), P527, DOI 10.11455/2568225.2568321
   Linares-Vásquez M, 2015, 2015 10TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE 2015) PROCEEDINGS, P143, DOI 10.1145/2786805.2786847
   McLaughlin M. B., 2014, N3888
   Sampson A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P164
   Stanley-Marbell P., 2006, 2 WORKSH PROGR MOD U, P44
   Stanley-Marbell P, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901347
NR 13
TC 2
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2018
VL 38
IS 4
BP 20
EP 29
DI 10.1109/MM.2018.043191122
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ1QK
UT WOS:000441410600004
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Tang, A
   Sethumadhavan, S
   Stolfo, S
AF Tang, Adrian
   Sethumadhavan, Simha
   Stolfo, Salvatore
TI Motivating Security-Aware Energy Management
SO IEEE MICRO
LA English
DT Article
AB This article presents a security review of energy management systems and makes the first case for security-aware energy management. The authors demonstrate how contemporary energy management systems can be misused to induce faults that break security on modern Android phones.
C1 [Tang, Adrian] Columbia Univ, New York, NY 10027 USA.
   [Sethumadhavan, Simha] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
   [Stolfo, Salvatore] Columbia Univ, Comp Sci, New York, NY 10027 USA.
C3 Columbia University; Columbia University; Columbia University
RP Tang, A (corresponding author), Columbia Univ, New York, NY 10027 USA.
EM atang@cs.columbia.edu; simha@cs.columbia.edu; sal@cs.columbia.edu
RI Stolfo, Salvatore J/J-6889-2012
FU Alfred P. Sloan Foundation; Department of Defense grant
   [HR0011-18-C-0017]; Office of Naval Research grant [N00014-17-1-2010]
FX This work is supported by a fellowship from the Alfred P. Sloan
   Foundation, a gift from Bloomberg, Department of Defense grant
   HR0011-18-C-0017, and Office of Naval Research grant N00014-17-1-2010.
   This article is based on our USENIX Security 2017 paper.<SUP>1</SUP> Our
   attack source code and scripts are open source
   (https://github.com/0x0atang/clkscrew).
CR [Anonymous], 26 USENIX SEC S
   [Anonymous], 2013, SNAPDRAGON S4 PROCES
   Kim Y.R, 2014, ACM IEEE 41 INT S CO
   Kocher P., 2018, 180101203 ARXIV
   Lipp M., 2018, 180101207 ARXIV
   Lipp M., 2016, 25 USENIX SEC S
   Tunstall M., 2011, IFIP INT WORKSH INF
NR 7
TC 6
Z9 6
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 98
EP 106
DI 10.1109/MM.2018.032271066
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500012
DA 2024-07-18
ER

PT J
AU Chua, VS
   Esquivel, JZ
   Paul, AS
   Techathamnukool, T
   Fajardo, CF
   Jain, N
   Tickoo, O
   Iyer, R
AF Chua, Vui Seng
   Zamora Esquivel, Julio
   Paul, Anindya S.
   Techathamnukool, Thawee
   Flores Fajardo, Carlos
   Jain, Nilesh
   Tickoo, Omesh
   Iyer, Ravi
TI Visual IoT: Ultra-Low-Power Processing Architectures and Implications
SO IEEE MICRO
LA English
DT Article
AB This article describes three key implications in ultra-low-power visual edge processing: the constrained data footprint, limited power-efficient computation, and difficulties processing large-scale data. The authors review three case studies-small-scale visual recognition for digits and characters, medium-scale visual recognition for hand gestures, and large-scale visual processing requiring video summarization-to show that co-designing algorithms and architectures for ultra-low-power processing in edge devices helps address the key challenges.
C1 [Chua, Vui Seng; Zamora Esquivel, Julio; Paul, Anindya S.; Techathamnukool, Thawee; Flores Fajardo, Carlos; Tickoo, Omesh; Iyer, Ravi] Intel, Santa Clara, CA 95054 USA.
   [Jain, Nilesh] Intel, Data Ctr Grp, Santa Clara, CA USA.
   [Iyer, Ravi] Intel, Data Ctr Grp, Datactr Technol, Santa Clara, CA USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation
RP Chua, VS (corresponding author), Intel, Santa Clara, CA 95054 USA.
EM vui.seng.chua@intel.com; julio.c.zamora.esquivel@intel.com;
   anindya.s.paul@intel.com; mrthawee@gmail.com;
   carlos.a.flores.fajardo@intel.com; nilesh.jain@intel.com;
   omesh.tickoo@intel.com; ravishankar.iyer@intel.com
RI Jain, Nilesh/K-1317-2019
OI Jain, Nilesh/0000-0003-2794-6237
CR Amin H, 1997, IEE P-CIRC DEV SYST, V144, P313, DOI 10.1049/ip-cds:19971587
   [Anonymous], CORR
   [Anonymous], P IEEE INT C AC SPEE
   Chakraborty S, 2015, IEEE WINT CONF APPL, P702, DOI 10.1109/WACV.2015.99
   Ciresan D, 2012, PROC CVPR IEEE, P3642, DOI 10.1109/CVPR.2012.6248110
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   de Campos TE, 2009, VISAPP 2009: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON COMPUTER VISION THEORY AND APPLICATIONS, VOL 2, P273
   Dollár P, 2014, IEEE T PATTERN ANAL, V36, P1532, DOI 10.1109/TPAMI.2014.2300479
   Iyer R, 2016, IEEE MICRO, V36, P45, DOI 10.1109/MM.2016.96
   Kadota R., 2009, Intelligent Information Hiding and Multimedia Signal Processing, P1330, DOI DOI 10.1109/IIH-MSP.2009.216
   Koh J, 2015, PROCEEDINGS OF THE 22ND INTERNATIONAL CONGRESS ON SOUND AND VIBRATION, DOI 10.1109/icip.2015.7351505
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Li LJ, 2014, INT J COMPUT VISION, V107, P20, DOI 10.1007/s11263-013-0660-x
NR 13
TC 5
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2017
VL 37
IS 6
BP 52
EP 61
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT0YB
UT WOS:000422855000008
DA 2024-07-18
ER

PT J
AU Ahmad, S
   Boppana, V
   Ganusov, I
   Kathail, V
   Rajagopalan, V
   Wittig, R
AF Ahmad, Sagheer
   Boppana, Vamsi
   Ganusov, Ilya
   Kathail, Vinod
   Rajagopalan, Vidya
   Wittig, Ralph
TI A 16-NM MULTIPROCESSING SYSTEM-ON-CHIP FIELD-PROGRAMMABLE GATE ARRAY
   PLATFORM
SO IEEE MICRO
LA English
DT Article
AB THE ZYNQ ULTRASCALE+ MPSOC INCREASES PERFORMANCE AND POWER EFFICIENCY, ADDS SYSTEM-WIDE COHERENCY AND SHARED VIRTUAL MEMORY BETWEEN THE SOC AND THE FIELD-PROGRAMMABLE GATE ARRAY (FPGA), AND RAISES THE PROGRAMMING ABSTRACTION BY INTRODUCING A HETEROGENEOUS, SYSTEM-WIDE COMPILER. THE SDSOC ENVIRONMENT COMBINES THE ARM COMPILER WITH A HIGH-LEVEL SYNTHESIS TECHNOLOGY-BASED FPGA COMPILER AND A FULL-SYSTEM OPTIMIZING COMPILER TO TARGET ALL ELEMENTS OF THE HETEROGENEOUS SOC FROM A COMMON PROGRAM SOURCE.
C1 [Ahmad, Sagheer] Xilinx, SoC, Bangalore, Karnataka, India.
   [Ahmad, Sagheer; Boppana, Vamsi; Ganusov, Ilya; Kathail, Vinod; Wittig, Ralph] Xilinx, Bangalore, Karnataka, India.
   [Boppana, Vamsi; Rajagopalan, Vidya] Xilinx, Proc Syst Software & Applicat Engn, Bangalore, Karnataka, India.
   [Wittig, Ralph] Xilinx, Comp Platforms, Bangalore, Karnataka, India.
C3 Xilinx; Xilinx; Xilinx; Xilinx
RP Ahmad, S (corresponding author), Xilinx, SoC, Bangalore, Karnataka, India.; Ahmad, S; Boppana, V; Ganusov, I; Kathail, V; Wittig, R (corresponding author), Xilinx, Bangalore, Karnataka, India.; Boppana, V; Rajagopalan, V (corresponding author), Xilinx, Proc Syst Software & Applicat Engn, Bangalore, Karnataka, India.; Wittig, R (corresponding author), Xilinx, Comp Platforms, Bangalore, Karnataka, India.
EM sagheer@xilinx.com; vamsib@xilinx.com; ilya.ganusov@xilinx.com;
   vinodk@xilinx.com; rajagopalan@xilinx.com; wittig@xilinx.com
CR [Anonymous], 2015, SDSOC DEV ENV
   [Anonymous], 2015, ZYNQ ULTR MPSOC
   [Anonymous], 2015, NVID TEGR 11 NVID NE
   [Anonymous], 2011, VIV HIGH LEV SYNTH
   [Anonymous], 2011, VIV DES SUIT HLX ED
   [Anonymous], 2009, MICROBLAZE PROC REF
   [Anonymous], CORT A53 PROC COR
   Nenni D., 2014, WHO IS REALLY USING
   Nikolic Z., 2015, HOT CHIPS, V27
   Rajagopalan V., 2011, HOT CHIPS, V23
   Trimberger SM, 2015, P IEEE, V103, P318, DOI 10.1109/JPROC.2015.2392104
NR 11
TC 23
Z9 27
U1 2
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2016
VL 36
IS 2
BP 48
EP 62
DI 10.1109/MM.2016.18
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK7PJ
UT WOS:000375117900006
DA 2024-07-18
ER

PT J
AU Bolotin, E
   Nellans, D
   Villa, O
   O'Connor, M
   Ramirez, A
   Keckler, SW
AF Bolotin, Evgeny
   Nellans, David
   Villa, Oreste
   O'Connor, Mike
   Ramirez, Alex
   Keckler, Stephen W.
TI DESIGNING EFFICIENT HETEROGENEOUS MEMORY ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
AB The authors' model of energy, bandwidth, and latency for DRAM technologies enables exploration of memory hierarchies that combine heterogeneous memory technologies with different attributes. Analysis shows that the gap between on- and off-package DRAM technologies is narrower than that found between cache layers in traditional memory hierarchies. Thus, heterogeneous memory caches must achieve high hit rates or risk degrading both system energy and bandwidth efficiency.
EM ebolotin@nvidia.com; dnellans@nvidia.com; ovilla@nvidia.com;
   moconnor@nvidia.com; aramirez@nvidia.com; skeckler@nvidia.com
RI Nuñez, David Lira/M-7602-2016
OI Nuñez, David Lira/0000-0002-2466-2952; O'Connor,
   Mike/0000-0003-0944-2393
CR Agarwal N, 2015, ACM SIGPLAN NOTICES, V50, P607, DOI [10.1145/2775054.2694381, 10.1145/2694344.2694381]
   Agarwal N, 2015, INT S HIGH PERF COMP, P354, DOI 10.1109/HPCA.2015.7056046
   [Anonymous], P INT C MULT RETR IC
   Dashti M, 2013, ACM SIGPLAN NOTICES, V48, P381, DOI 10.1145/2499368.2451157
   Gulur N, 2014, INT SYMP MICROARCH, P38, DOI 10.1109/MICRO.2014.36
   Jevdjic D, 2014, INT SYMP MICROARCH, P25, DOI 10.1109/MICRO.2014.51
   Jevdjic Djordje., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, P404, DOI [10.1145/2508148.2485957, DOI 10.1145/2508148.2485957]
   Sim J, 2014, INT SYMP MICROARCH, P13, DOI 10.1109/MICRO.2014.56
NR 8
TC 13
Z9 18
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2015
VL 35
IS 4
BP 60
EP 68
DI 10.1109/MM.2015.72
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CP0VN
UT WOS:000359594300008
DA 2024-07-18
ER

PT J
AU Zhu, YH
   Halpern, M
   Reddi, VJ
AF Zhu, Yuhao
   Halpern, Matthew
   Reddi, Vijay Janapa
TI THE ROLE OF THE CPU IN ENERGY-EFFICIENT MOBILE WEB BROWSING
SO IEEE MICRO
LA English
DT Article
AB THE MOBILE CPU IS STARTING TO NOTICEABLY IMPACT WEB BROWSING PERFORMANCE AND ENERGY CONSUMPTION. ACHIEVING ENERGY-EFFICIENT MOBILE WEB BROWSING REQUIRES CONSIDERING BOTH CPU AND NETWORK CAPABILITIES. RESEARCHERS MUST LEVERAGE INTERACTIONS BETWEEN THE CPU AND NETWORK TO DELIVER HIGH MOBILE WEB PERFORMANCE WHILE MAINTAINING A LOW ENERGY FOOTPRINT. DESIGNING FUTURE HIGH-PERFORMANCE AND ENERGY-EFFICIENT MOBILE WEB CLIENTS IMPLIES LOOKING BEYOND INDIVIDUAL COMPONENTS AND TAKING A FULL SYSTEM PERSPECTIVE.
C1 [Zhu, Yuhao; Halpern, Matthew; Reddi, Vijay Janapa] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Zhu, YH (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM yzhu@utexas.edu; matthalp@utexas.edu; vj@ece.utexas.edu
CR Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   Bixby J., 2011, WEB PERFORMANCE TODY
   Grigorik I., 2013, High Performance Browser Networking: What Every Web Developer Should Know About Networking and Browser Performance
   Huang J., 2012, P 10 INT C MOB SYST, P225, DOI DOI 10.1145/2307636.2307658
   Huang JX, 2013, ACM SIGCOMM COMP COM, V43, P363, DOI 10.1145/2534169.2486006
   W3C, 2012, IMPR WEB PERF MOB BR
   Wang Xiao Sophia, 2013, 10 USENIX S NETWORKE
   Wang Zhen., 2011, P 12 WORKSHOP MOBILE, P91
   Zhu YH, 2014, CONF PROC INT SYMP C, P541, DOI 10.1109/ISCA.2014.6853239
   Zhu YH, 2013, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2013.6522303
NR 10
TC 15
Z9 18
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2015
VL 35
IS 1
BP 26
EP 33
DI 10.1109/MM.2015.8
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CD9ZX
UT WOS:000351462300005
DA 2024-07-18
ER

PT J
AU Ophir, N
   Mineo, C
   Mountain, D
   Bergman, K
AF Ophir, Noam
   Mineo, Christopher
   Mountain, David
   Bergman, Keren
TI SILICON PHOTONIC MICRORING LINKS FOR HIGH-BANDWIDTH-DENSITY, LOW-POWER
   CHIP I/O
SO IEEE MICRO
LA English
DT Article
ID HIGH-SPEED; RESONATOR; MODULATOR
AB Silicon photonic microrings have drawn interest in recent years as potential building blocks for high-bandwidth off-chip communication links. The authors analyze a terabit-per-second scale unamplified microring link based on current best-of-class devices. The analysis provides quantitative measures for the achievable energy efficiency and bandwidth density that could be realized within several years. The results highlight key device attributes that require significant advancement to realize sub-pj/bit scale optical links.
C1 [Ophir, Noam; Bergman, Keren] Columbia Univ, Lightwave Res Lab, New York, NY 10027 USA.
C3 Columbia University
RP Ophir, N (corresponding author), 1300 Seeley W Mudd,500 W 120th St, New York, NY 10027 USA.
EM ophir@ee.columbia.edu
CR [Anonymous], 2011, P IEEE CUST INT CIRC
   Assefa S., 2011, P C LAS EL
   Assefa S, 2010, NATURE, V464, P80, DOI 10.1038/nature08813
   Biberman A., 2008, P OPT FIB COMM C
   Biberman A, 2010, OPT EXPRESS, V18, P15544, DOI 10.1364/OE.18.015544
   Chen L, 2011, IEEE PHOTONIC TECH L, V23, P869, DOI 10.1109/LPT.2011.2141128
   Chen L, 2011, OPT LETT, V36, P469, DOI 10.1364/OL.36.000469
   Cunningham JE, 2010, OPT EXPRESS, V18, P19055, DOI 10.1364/OE.18.019055
   DeRose C.T., 2010, P C LAS EL
   Dong P., 2010, P INT PHOT RES SIL N
   Dong P, 2010, OPT LETT, V35, P3246, DOI 10.1364/OL.35.003246
   Foster MA, 2011, OPT EXPRESS, V19, P14233, DOI 10.1364/OE.19.014233
   Fukuda K., 2010, P IEEE INT SOL STAT
   Gondarenko A, 2009, OPT EXPRESS, V17, P11366, DOI 10.1364/OE.17.011366
   Gunn C, 2006, IEEE MICRO, V26, P58, DOI 10.1109/MM.2006.32
   Jain SR, 2011, OPT EXPRESS, V19, P13692, DOI 10.1364/OE.19.013692
   Jaussi J. E., 2010, 2010 IEEE 19th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS 2010), P1, DOI 10.1109/EPEPS.2010.5642529
   Kim B, 2009, IEEE J SOLID-ST CIRC, V44, P3526, DOI 10.1109/JSSC.2009.2031015
   Knickerbocker JU, 2006, IEEE J SOLID-ST CIRC, V41, P1718, DOI 10.1109/JSSC.2006.877252
   Krishnamoorthy AV, 2011, IEEE PHOTONICS J, V3, P567, DOI 10.1109/JPHOT.2011.2140367
   Lee BG, 2009, IEEE PHOTONIC TECH L, V21, P182, DOI 10.1109/LPT.2008.2009945
   Lentine A.L., 2012, P IEEE OPT INT C
   Li GL, 2011, OPT EXPRESS, V19, P20435, DOI 10.1364/OE.19.020435
   Li Q., 2012, P IEEE OPT INT C
   Lipson M, 2005, J LIGHTWAVE TECHNOL, V23, P4222, DOI 10.1109/JLT.2005.858225
   Lu Z.G., 2009, P OPT FIB COMM C
   McNab SJ, 2003, OPT EXPRESS, V11, P2927, DOI 10.1364/OE.11.002927
   Nagarajan R, 2010, IEEE J SEL TOP QUANT, V16, P1113, DOI 10.1109/JSTQE.2009.2037828
   O'Mahony F, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P31, DOI 10.1109/VDAT.2009.5158087
   Orcutt JS, 2012, OPT EXPRESS, V20, P12222, DOI 10.1364/OE.20.012222
   Padmaraju K., 2012, P OPT FIB COMM C
   Padmaraju K., 2010, P PHOT SOC ANN M
   Popovic MA, 2006, OPT LETT, V31, P2571, DOI 10.1364/OL.31.002571
   Proesel J.E., 2011, P IEEE S VLSI CIRC
   Pu M., 2010, P 36 EUR C OPT COMM
   Ramaswami R, 2010, OPTICAL NETWORKS: A PRACTICAL PERSPECTIVE, 3RD EDITION, P1, DOI 10.1016/B978-0-12-374092-2.50009-6
   Rebola JL, 2002, J LIGHTWAVE TECHNOL, V20, P401, DOI 10.1109/50.988988
   Rylyakov A., 2011, P OPT FIB COMM C
   Sherwood-Droz N., 2010, P WORKSH INT NAN DEV
   Taubenblatt MA, 2012, J LIGHTWAVE TECHNOL, V30, P448, DOI 10.1109/JLT.2011.2172989
   Watts MR, 2011, OPT EXPRESS, V19, P21989, DOI 10.1364/OE.19.021989
   Wojcik G.L., 2009, P SOC PHOTO-OPT INS, V7230
   Xia FN, 2007, NAT PHOTONICS, V1, P65, DOI 10.1038/nphoton.2006.42
   Xu QF, 2008, OPT EXPRESS, V16, P4309, DOI 10.1364/OE.16.004309
   Zheng XZ, 2011, OPT EXPRESS, V19, P5172, DOI 10.1364/OE.19.005172
   Zortman WA, 2010, OPT EXPRESS, V18, P23598, DOI 10.1364/OE.18.023598
NR 46
TC 50
Z9 63
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2013
VL 33
IS 1
BP 54
EP 67
DI 10.1109/MM.2013.1
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 090VF
UT WOS:000315007400008
DA 2024-07-18
ER

PT J
AU Li, F
   Pop, A
   Cohen, A
AF Li, Feng
   Pop, Antonio
   Cohen, Albert
TI AUTOMATIC EXTRACTION OF COARSE-GRAINED DATA-FLOW THREADS FROM IMPERATIVE
   PROGRAMS
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PRESENTS A GENERAL ALGORITHM FOR TRANSFORMING SEQUENTIAL IMPERATIVE PROGRAMS INTO PARALLEL DATA-FLOW PROGRAMS. THE ALGORITHM OPERATES ON A PROGRAM DEPENDENCE GRAPH IN STATIC-SINGLE-ASSIGNMENT FORM, EXTRACTING TASK, PIPELINE, AND DATA PARALLELISM FROM ARBITRARY CONTROL FLOW, AND COARSENING ITS GRANULARITY USING A GENERALIZED FORM OF TYPED FUSION. A PROTOTYPE BASED ON GNU COMPILER COLLECTION (GCC) IS APPLIED TO THE AUTOMATIC PARALLELIZATION OF RECURSIVE C PROGRAMS.
RP Cohen, A (corresponding author), Ecole Normale Super, DI 45 Rue Ulm, F-75230 Paris 05, France.
EM albert.cohen@inria.fr
FU European FP7 project TERAFLUX [249013]
FX This work was partly funded by the European FP7 project TERAFLUX id.
   249013.
CR [Anonymous], HIPEAC ACACES 2011 F
   [Anonymous], 1974, PROC IFIP C 74
   Appel AW, 1998, ACM SIGPLAN NOTICES, V33, P17, DOI 10.1145/278283.278285
   ARVIND, 1990, IEEE T COMPUT, V39, P300, DOI 10.1109/12.48862
   BALLANCE RA, 1990, SIGPLAN NOTICES, V25, P257, DOI 10.1145/93548.93578
   Beck M, 1989, CONTROL FLOW DATAFLO
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   Cytron R., 1986, Proceedings of the 1986 International Conference on Parallel Processing (Cat. No.86CH2355-6), P836
   Cytron Ron., 1990, Selected papers of the second workshop on Languages and compilers for parallel computing, P186
   Davies A. L., 1978, Proceedings of the 5th Annual Symposium on Computer Architecture, P210, DOI 10.1145/800094.803050
   Dennis J. B., 1975, 2nd Annual Symposium on Computer Architecture, P126
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   Giorgi R, 2007, INT SYM COMP ARCHIT, P263, DOI 10.1109/SBAC-PAD.2007.27
   Johnston WM, 2004, ACM COMPUT SURV, V36, P1, DOI 10.1145/1013208.1013209
   KELSEY RA, 1995, SIGPLAN NOTICES, V30, P13, DOI 10.1145/202530.202532
   Kennedy Ken., 2002, Optimizing compilers for modern architectures: a dependence-based approach
   Kennedy Ken., 1993, TYPED FUSION APPL PA
   NAJJAR WA, 1994, INT J PARALLEL PROG, V22, P209, DOI 10.1007/BF02577733
   Ottoni G, 2005, INT SYMP MICROARCH, P105
   Peng Tu, 1995, Conference Proceedings of the 1995 International Conference on Supercomputing, P414
   Planas J, 2009, INT J HIGH PERFORM C, V23, P284, DOI 10.1177/1094342009106195
   Pop A., 2009, GCC DEV SUMM, P91
   Pop Antoniu., 2011, HIGH PERFORMANCE EMB, P5
   Raman E, 2008, INT SYM CODE GENER, P114
   Stavrou Kyriakos, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P25, DOI 10.1109/ICPP.2008.74
NR 25
TC 13
Z9 16
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2012
VL 32
IS 4
BP 19
EP 31
DI 10.1109/MM.2012.49
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 991GZ
UT WOS:000307690800005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Shimamoto, H
   Yamashita, T
   Kubota, M
   Maruyama, H
AF Shimamoto, Hiroshi
   Yamashita, Takayuki
   Kubota, Misao
   Maruyama, Hirotaka
TI ADVANCED CAMERA TECHNOLOGIES FOR BROADCASTING
SO IEEE MICRO
LA English
DT Article
AB NHK, the japan broadcasting corporation, has developed many camera technologies for broadcasting. This article focuses on three of their latest innovations: an 8,000-pixel by 4,000-line high-resolution camera, a high-speed camera that captures images at up to 1 million frames per second, and a high-sensitivity camera that is 50 times more sensitive than conventional broadcasting charge-coupled device (CCD) cameras.
C1 [Shimamoto, Hiroshi] NHK Japan Broadcasting Corp, Sci & Technol Res Labs, Setagaya Ku, Tokyo 1578510, Japan.
C3 NHK Japan Broadcasting Corp
RP Shimamoto, H (corresponding author), NHK Japan Broadcasting Corp, Sci & Technol Res Labs, Setagaya Ku, 1-10-11 Kinuta, Tokyo 1578510, Japan.
EM shimamoto.h-iu@nhk.or.jp
RI Giken, Tarou/AAO-5417-2020
OI Yamashita, Takayuki/0000-0002-3645-7948
CR Etoh T. G., 2002, P 2002 IEEE INT SOL, P46
   Matsuo S, 2009, IEEE T ELECTRON DEV, V56, P2380, DOI 10.1109/TED.2009.2030649
   Ohkawa Y, 2009, IEICE T ELECTRON, VE92C, P894, DOI 10.1587/transele.E92.C.894
   Ohtake H, 2006, PROC SPIE, V6119, DOI 10.1117/12.645371
   Recommendation BT., 1769, REC BT 1769 PAR VAL
   Shimamoto H., 2005, SMPTE J          JUL, P260
   SMPTE Std, 2009, 203612009 SMPTE ST
   TANIOKA K, 1987, IEEE ELECTR DEVICE L, V8, P392, DOI 10.1109/EDL.1987.26671
   Yamashita Takayuki, 2009, Proceedings of the SPIE - The International Society for Optical Engineering, V7249, DOI 10.1117/12.805493
NR 9
TC 6
Z9 7
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2011
VL 31
IS 6
BP 51
EP 57
DI 10.1109/MM.2011.64
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 861XP
UT WOS:000298054200007
DA 2024-07-18
ER

PT J
AU Suzuki, T
   Yamada, H
   Yamagishi, T
   Takeda, D
   Horisaki, K
   Fujisawa, T
   Unekawa, Y
   Vander Aa, T
   Van der Perre, L
AF Suzuki, Tomoya
   Yamada, Hideki
   Yamagishi, Toshiyuki
   Takeda, Daisuke
   Horisaki, Koji
   Fujisawa, Toshio
   Unekawa, Yasuo
   Vander Aa, Tom
   Van der Perre, Liesbet
TI HIGH-THROUGHPUT, LOW-POWER SOFTWARE-DEFINED RADIO USING RECONFIGURABLE
   PROCESSORS
SO IEEE MICRO
LA English
DT Article
ID BASEBAND
AB A new, low-power software-defined radio baseband supports up to 600 mbps. Wireless lan and wimax are implemented on a dynamically reconfigurable processor that's fully utilized in the baseband operation. Power is estimated at 500 mw in a 40-nm cmos design. The platform also permits fast runtime switching between multiple wireless standards.
C1 [Suzuki, Tomoya] Toshiba Co Ltd, Ctr Semicond Res & Dev, Saiwai Ku, Kawasaki, Kanagawa 2128520, Japan.
   [Unekawa, Yasuo] Toshiba Co Ltd, Ctr Semicond Res & Dev, Wireless & Analog Design Dept, Kawasaki, Kanagawa 2128520, Japan.
   [Vander Aa, Tom] IMEC, Wireless Commun Grp, Heverlee, Belgium.
   [Van der Perre, Liesbet] IMEC, Green Radio Program, Heverlee, Belgium.
C3 Toshiba Corporation; Toshiba Corporation; IMEC; IMEC
RP Suzuki, T (corresponding author), Toshiba Co Ltd, Ctr Semicond Res & Dev, Saiwai Ku, 580-1 Horikawa Cho, Kawasaki, Kanagawa 2128520, Japan.
EM tomoya.suzuki@toshiba.co.jp
OI Vander Aa, Tom/0000-0002-1504-5266; Van der Perre,
   Liesbet/0000-0002-9158-9628
CR [Anonymous], P INT SOL STAT CIRC
   Bougard B, 2008, IEEE MICRO, V28, P41, DOI 10.1109/MM.2008.49
   Chun A, 2010, IEEE COMMUN MAG, V48, P101, DOI 10.1109/MCOM.2010.5673079
   Clermidy Fabien, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P278, DOI 10.1109/ISSCC.2010.5433920
   GLOSSNER J, 2006, JOINT IST WORKSH MOB, pR2
   Limberg T, 2008, PROC EUR SOLID-STATE, P466, DOI 10.1109/ESSCIRC.2008.4681893
   Lin Y, 2006, CONF PROC INT SYMP C, P89, DOI 10.1145/1150019.1136494
   Mei BF, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P166, DOI 10.1109/FPT.2002.1188678
   Moudgill M., 2008, P SOFTW DEF RAD TECH, P2
   Ramacher U, 2011, IEEE INT SYMP CIRC S, P2193
   Ramacher U, 2007, COMPUTER, V40, P62, DOI 10.1109/MC.2007.362
   Tu ZY, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P138, DOI 10.1109/SOCC.2009.5335659
   van Berkel CH, 2009, DES AUT TEST EUROPE, P1260
   Woh M, 2007, LECT NOTES COMPUT SC, V4599, P343
   Woh M, 2008, INT SYMP MICROARCH, P152, DOI 10.1109/MICRO.2008.4771787
   Wu D, 2009, 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P132, DOI 10.1109/SOCC.2009.5335662
   Yamada H., 2011, P IEEE COOL CHIPS, P1
NR 17
TC 13
Z9 16
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2011
VL 31
IS 6
BP 19
EP 28
DI 10.1109/MM.2011.95
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 861XP
UT WOS:000298054200004
DA 2024-07-18
ER

PT J
AU Coskun, AK
   Meng, J
   Atienza, D
   Sabry, MM
AF Coskun, Ayse K.
   Meng, Jie
   Atienza, David
   Sabry, Mohamed M.
TI ATTAINING SINGLE-CHIP, HIGH-PERFORMANCE COMPUTING THROUGH 3D SYSTEMS
   WITH ACTIVE COOLING
SO IEEE MICRO
LA English
DT Article
AB This article explores the benefits and the challenges of 3d design and discusses novel techniques to integrate predictive cooling control with chip-level thermal-management methods such as job scheduling and voltage frequency scaling. Using 3d liquid-cooled systems with intelligent runtime management provides an energy-efficient solution for designing single-chip many-core architectures.
C1 [Coskun, Ayse K.] Boston Univ, Dept Elect & Comp Engn, Boston, MA 02215 USA.
   [Atienza, David; Sabry, Mohamed M.] Ecole Polytech Fed Lausanne, Embedded Syst Lab, CH-1015 Lausanne, Switzerland.
   [Sabry, Mohamed M.] Ecole Polytech Fed Lausanne, Dept Elect Engn, CH-1015 Lausanne, Switzerland.
C3 Boston University; Swiss Federal Institutes of Technology Domain; Ecole
   Polytechnique Federale de Lausanne; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne
RP Coskun, AK (corresponding author), Boston Univ, Dept Elect & Comp Engn, 8 St Marys St, Boston, MA 02215 USA.
EM acoskun@bu.edu
RI Aly, Mohamed M. Sabry/T-9061-2019; Alonso, David Atienza/F-3964-2011
OI Aly, Mohamed M. Sabry/0000-0002-8018-1264; Alonso, David
   Atienza/0000-0001-9536-4947
FU Nano-Tera RTD project CMOSAIC [123618]; Swiss Confederation; SNSF;
   European Union [FP7-ICT-248776]
FX This research has been partially funded by the Nano-Tera RTD project
   CMOSAIC (ref. 123618), financed by the Swiss Confederation and
   scientifically evaluated by SNSF, and the PRO3D European Union
   FP7-ICT-248776 project. We thank Thomas Brunschwiler and Bruno Michel
   from the Advanced Packaging Group of IBM Zurich, as well as Yusuf
   Leblebici from the Microelectronic Systems Laboratory of EPFL for their
   contributions in experimentally validating the thermal model for 3D ICs
   with intertier liquid cooling.
CR [Anonymous], 2010, 2010 IEEE INT SOL ST, DOI DOI 10.1109/ISSCC.2010.5434077
   Bailey D., 1994, RNR94007 NASA AM RES
   Bienia C., 2011, Ph.D. dissertation
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Brunschwiler T, 2009, MICROSYST TECHNOL, V15, P57, DOI 10.1007/s00542-008-0690-4
   Brunschwiler T., 2009, Proc. 3DIC 2009, P1
   Brunschwiler T, 2006, 2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, P196
   Colgan EG, 2007, IEEE T COMPON PACK T, V30, P218, DOI 10.1109/TCAPT.2007.897977
   COSKUN AK, 2010, P DES AUT TEST EUR, P111
   Coskun AK, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P183, DOI 10.1109/DSD.2009.233
   Dong XY, 2009, ASIA S PACIF DES AUT, P234, DOI 10.1109/ASPDAC.2009.4796486
   Healy M, 2007, IEEE T COMPUT AID D, V26, P38, DOI 10.1109/TCAD.2006.883925
   Heo S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P217
   Loh GH, 2010, IEEE MICRO, V30, P60, DOI 10.1109/MM.2010.45
   Reda S, 2009, IEEE T VLSI SYST, V17, P1357, DOI 10.1109/TVLSI.2008.2003513
   Sabry MM, 2010, ICCAD-IEEE ACM INT, P642, DOI 10.1109/ICCAD.2010.5654235
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   TUCKERMAN DB, 1981, ELECTRON DEVIC LETT, V2, P126, DOI 10.1109/EDL.1981.25367
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
NR 21
TC 10
Z9 12
U1 1
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2011
VL 31
IS 4
BP 63
EP 73
DI 10.1109/MM.2011.39
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 798TF
UT WOS:000293234400008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Dror, RO
   Grossman, JP
   Mackenzie, KM
   Towles, B
   Chow, E
   Salmon, JK
   Young, C
   Bank, JA
   Batson, B
   Deneroff, MM
   Kuskin, JS
   Larson, RH
   Moraes, MA
   Shaw, DE
AF Dror, Ron O.
   Grossman, J. P.
   Mackenzie, Kenneth M.
   Towles, Brian
   Chow, Edmond
   Salmon, John K.
   Young, Cliff
   Bank, Joseph A.
   Batson, Brannon
   Deneroff, Martin M.
   Kuskin, Jeffrey S.
   Larson, Richard H.
   Moraes, Mark A.
   Shaw, David E.
TI OVERCOMING COMMUNICATION LATENCY BARRIERS IN MASSIVELY PARALLEL
   SCIENTIFIC COMPUTATION
SO IEEE MICRO
LA English
DT Article
AB Anton, a massively parallel special-purpose machine that accelerates molecular dynamics simulations by orders of magnitude, uses a combination of specialized hardware mechanisms and restructured software algorithms to reduce and hide communication latency. Anton delivers end-to-end internode latency significantly lower than any other large-scale parallel machine, and its critical-path communication time for molecular dynamics simulations is less than 3 percent that of the next-fastest platform.
C1 [Grossman, J. P.; Shaw, David E.] DE Shaw Res, Architecture Design Simulat & Implementat Anton, New York, NY 10036 USA.
   [Mackenzie, Kenneth M.] DE Shaw Res, Architectural Simulat & Software Anton, New York, NY 10036 USA.
   [Towles, Brian] DE Shaw Res, Architecture Design & Implementat Anton, New York, NY 10036 USA.
   [Chow, Edmond] DE Shaw Res, Software Anton, New York, NY 10036 USA.
   [Salmon, John K.] DE Shaw Res, Algorithm Design Software Dev & Comp Architecture, New York, NY 10036 USA.
   [Young, Cliff; Bank, Joseph A.] DE Shaw Res, Architectural Simulat Architecture Design & Softw, New York, NY 10036 USA.
   [Batson, Brannon; Kuskin, Jeffrey S.; Larson, Richard H.] DE Shaw Res, Hardware Architecture Design & Implementat Anton, New York, NY 10036 USA.
   [Deneroff, Martin M.] DE Shaw Res, Hardware Design & Engn Team, New York, NY 10036 USA.
   [Moraes, Mark A.] DE Shaw Res, Anton Software Dev & Syst Teams, New York, NY 10036 USA.
C3 D. E. Shaw Research; D. E. Shaw Research; D. E. Shaw Research; D. E.
   Shaw Research; D. E. Shaw Research; D. E. Shaw Research; D. E. Shaw
   Research; D. E. Shaw Research; D. E. Shaw Research
RP Shaw, DE (corresponding author), DE Shaw Res, Architecture Design Simulat & Implementat Anton, New York, NY 10036 USA.
EM David.Shaw@DEShawResearch.com
OI Gioiosa, Roberto/0000-0001-9430-2656; Moraes, Mark/0000-0002-0971-6908;
   Dror, Ron/0000-0002-6418-2793
CR Almasi G., 2005, ICS 05, P253, DOI [10.1145/1088149.1088183, DOI 10.1145/1088149.1088183, 10.1145/1088149, DOI 10.1145/1088149]
   BARKER KJ, 2008, P ACM IEEE C SUP SC
   Beecroft J, 2005, IEEE MICRO, V25, P34, DOI 10.1109/MM.2005.75
   BHATELE A, 2008, P IEEE INT S PAR DIS, DOI DOI 10.1109/IPDPS.2008.4536317
   BISWAS R, 2005, P ACM IEEE C SUP SC, DOI DOI 10.1109/SC.2005.11
   Bowers K.J., 2006, P 2006 ACMIEEE C SUP, DOI DOI 10.1109/SC.2006.54
   Chow E., 2008, Desmond Performance on a Cluster of Multicore Processors Hardware and Operating Environment Benchmark Systems and Simulation Parameters
   DROR RO, 2010, P 2010 ACM IEEE INT, DOI DOI 10.1109/SC.2010.23
   FATOOHI R, 2006, P 20 INT PAR DISTR P, DOI DOI 10.1109/SC.2005.11
   FITCH BG, 2006, P 2006 ACM IEEE C SU
   Hoisie A., 2006, PROC 2006 ACMIEEE C, P74, DOI DOI 10.1145/1188455
   Kerbyson DJ, 2004, INT J HIGH PERFORM C, V18, P199, DOI 10.1177/1094342004039808
   Kumar S, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P94
   NARUMI T, 2006, P ACM IEEE C SUP SC, DOI DOI 10.1145/1188455.1188506
   NOAKES MD, 1993, ACM SIGARCH COMPUTER, V21, P224
   Phillips J.C., 2008, P ACM IEEE C SUP SC
   PLIMPTON S, 1995, J COMPUT PHYS, V117, P1, DOI 10.1006/jcph.1995.1039
   SCOTT SL, 1996, P 7 INT C ARCH SUPP, P26, DOI DOI 10.1145/237090.237144
   Shaw D.E., 2009, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis-SC '09, P1, DOI [https://doi.org/10.1145/1654059.1654126, DOI 10.1145/1654059.1654099]
NR 19
TC 5
Z9 8
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2011
VL 31
IS 3
BP 8
EP 19
DI 10.1109/MM.2011.38
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 775GB
UT WOS:000291445700002
DA 2024-07-18
ER

PT J
AU Goulding-Hotta, N
   Sampson, J
   Venkatesh, G
   Garcia, S
   Auricchio, J
   Huang, PC
   Arora, M
   Nath, S
   Bhatt, V
   Babb, J
   Swanson, S
   Taylor, MB
AF Goulding-Hotta, Nathan
   Sampson, Jack
   Venkatesh, Ganesh
   Garcia, Saturnino
   Auricchio, Joe
   Huang, Po-Chao
   Arora, Manish
   Nath, Siddhartha
   Bhatt, Vikram
   Babb, Jonathan
   Swanson, Steven
   Taylor, Michael Bedford
TI THE GREENDROID MOBILE APPLICATION PROCESSOR: AN ARCHITECTURE FOR
   SILICON'S DARK FUTURE
SO IEEE MICRO
LA English
DT Article
AB DARK SILICON HAS EMERGED AS THE FUNDAMENTAL LIMITER IN MODERN PROCESSOR DESIGN. THE GREENDROID MOBILE APPLICATION PROCESSOR DEMONSTRATES AN APPROACH THAT USES DARK SILICON TO EXECUTE GENERAL-PURPOSE SMARTPHONE APPLICATIONS WITH 11 TIMES LESS ENERGY THAN TODAY'S MOST ENERGY-EFFICIENT DESIGNS.
C1 [Goulding-Hotta, Nathan; Sampson, Jack; Venkatesh, Ganesh; Garcia, Saturnino; Auricchio, Joe; Arora, Manish; Nath, Siddhartha; Bhatt, Vikram; Swanson, Steven; Taylor, Michael Bedford] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Huang, Po-Chao] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California San Diego
RP Goulding-Hotta, N (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr,MC 0404, La Jolla, CA 92093 USA.
EM ngouldin@cs.ucsd.edu
RI Nath, Siddhartha/GXF-4952-2022; Babb, Jonathan/JXY-1459-2024
OI Swanson, Steven/0000-0002-5896-1037
FU US National Science Foundation [06483880, 0846152]; Computing and
   Communication Foundations [0811794]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0846152] Funding Source: National Science Foundation
FX This research was funded by the US National Science Foundation under
   Career Awards 06483880 and 0846152 and under Computing and Communication
   Foundations Award 0811794.
CR [Anonymous], 2010, ASPLOS, DOI DOI 10.1145/1736020.1736044
   [Anonymous], 2008, HIGH LEVEL SYNTHESIS
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   SAMPSON J, 2011, P 17 IEEE INT S HIGH, P491
   Shaw D.E., 2007, P INT S COMPUTER ARC, P1, DOI [10.1145/1250662.1250664, DOI 10.1145/1250662.1250664]
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
NR 6
TC 80
Z9 106
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 86
EP 95
DI 10.1109/MM.2011.18
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500010
DA 2024-07-18
ER

PT J
AU Das, R
   Mutlu, O
   Moscibroda, T
   Das, CR
AF Das, Reetuparna
   Mutlu, Onur
   Moscibroda, Thomas
   Das, Chita R.
TI AERGIA: A NETWORK-ON-CHIP EXPLOITING PACKET LATENCY SLACK
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE
AB A traditional Network-On-Chip (NoC) employs simple arbitration strategies, such as round robin or oldest first, which treat packets equally regardless of the source applications' characteristics. This is suboptimal because packets can have different effects on system performance. We define slack as a key measure for characterizing a packet's relative importance. Aergia introduces new router prioritization policies that exploit interfering packets' available slack to improve overall system performance and fairness.
C1 [Das, Reetuparna] Intel Corp, Intel Labs, Santa Clara, CA 95054 USA.
   [Das, Chita R.] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
   [Mutlu, Onur] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [Moscibroda, Thomas] Microsoft Res, Distributed Syst Res Grp, Redmond, WA 98052 USA.
C3 Intel Corporation; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); Pennsylvania State University; Pennsylvania State University -
   University Park; Carnegie Mellon University; Microsoft
RP Das, R (corresponding author), Intel Corp, Intel Labs, SC-12,3600 Juliette Ln, Santa Clara, CA 95054 USA.
EM reetuparna.das@intel.com
OI Das, Reetuparna/0000-0002-5894-8342
FU National Science Foundation (NSF) [CCF-0702519, CCF-0953246]; Carnegie
   Mellon University CyLab; GSRC
FX This research was partially supported by National Science Foundation
   (NSF) grant CCF-0702519, NSF Career Award CCF-0953246, the Carnegie
   Mellon University CyLab, and GSRC.
CR [Anonymous], P 8 ANN S COMP ARCH
   [Anonymous], P 37 ANN ISCA
   Das Reetuparna, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P280, DOI 10.1145/1669112.1669150
   Fields B, 2002, CONF PROC INT SYMP C, P47, DOI 10.1109/ISCA.2002.1003561
   Fields B, 2001, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2001.937434
   GLEW A, 1998, ASPLOS WILD CRAZ ID
   Hsu L.R., 2006, P 15 INT C PARALLEL, P13, DOI DOI 10.1145/1152154.1152161
   Kim Y., 2010, P 43 ANN IEEE ACM IN
   Kim Y, 2011, PSYCHIAT GENET, V21, P69, DOI 10.1097/YPG.0b013e328341e051
   Lee JW, 2008, CONF PROC INT SYMP C, P89, DOI 10.1109/ISCA.2008.31
   Mutlu O, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.10
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   TOMASULO RM, 1967, IBM J RES DEV, V11, P25, DOI 10.1147/rd.111.0025
   Yeh T.-Y., 1991, Proceedings of the 24th Annual International Symposium on Microarchitecture, MICRO 24, P51
NR 16
TC 6
Z9 13
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 29
EP 41
DI 10.1109/MM.2010.98
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200005
DA 2024-07-18
ER

PT J
AU Ryckbosch, F
   Polfliet, S
   Eeckhout, L
AF Ryckbosch, Frederick
   Polfliet, Stijn
   Eeckhout, Lieven
TI FAST, ACCURATE, AND VALIDATED FULL-SYSTEM SOFTWARE SIMULATION OF X86
   HARDWARE
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PRESENTS A FAST AND ACCURATE INTERVAL-BASED CPU TIMING MODEL THAT IS EASILY IMPLEMENTED AND INTEGRATED IN THE COTSON FULL-SYSTEM SIMULATION INFRASTRUCTURE. VALIDATION AGAINST REAL X86 HARDWARE DEMONSTRATES THE TIMING MODEL'S ACCURACY. THE END RESULT IS A SOFTWARE SIMULATOR THAT FAITHFULLY SIMULATES X86 HARDWARE AT A SPEED IN THE TENS OF MIPS RANGE.
C1 [Eeckhout, Lieven] Univ Ghent, ELIS, Elect & Informat Syst Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Eeckhout, L (corresponding author), Univ Ghent, ELIS, Elect & Informat Syst Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM leeckhou@elis.ugent.be
FU Research Foundation-Flanders (FWO); Agency for Innovation by Science and
   Technology (IWT)
FX We thank Paolo Faraboschi (HP Labs) and the anonymous reviewers for
   their thoughtful comments and suggestions. Frederick Ryckbosch is
   supported through a doctoral fellowship by the Research
   Foundation-Flanders (FWO). Stijn Polfliet is supported through a
   doctoral fellowship by the Agency for Innovation by Science and
   Technology (IWT). The FWO projects G.0232.06, G.0255.08, and G.0179.10,
   and the UGent-BOF projects 01J14407 and 01Z04109 provide additional
   support.
CR Argollo E., 2009, SIGOPS OPER SYST REV, V43, P52, DOI DOI 10.1145/1496909.1496921
   Bader DA, 2005, I S WORKL CHAR PROC, P163, DOI 10.1109/IISWC.2005.1526013
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Conte TM, 1996, PR IEEE COMP DESIGN, P468, DOI 10.1109/ICCD.1996.563595
   Desikan R, 2001, CONF PROC INT SYMP C, P266, DOI 10.1109/ISCA.2001.937455
   Eyerman S, 2009, ACM T COMPUT SYST, V27, DOI 10.1145/1534909.1534910
   GENBRUGGE D, 2010, P INT S HIGH PERF CO, P307
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   SHERWOOD T, 2002, ASPLOS, P45
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
NR 12
TC 10
Z9 14
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2010
VL 30
IS 6
BP 46
EP 56
DI 10.1109/MM.2010.95
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 698RA
UT WOS:000285609700006
OA Green Published
DA 2024-07-18
ER

PT J
AU Hori, Y
   Hanai, Y
   Nishimura, J
   Kuroda, T
AF Hori, Yuichi
   Hanai, Yuya
   Nishimura, Jun
   Kuroda, Tadahiro
TI ARCHITECTURE DESIGN OF VERSATILE RECOGNITION PROCESSOR FOR SENSORNET
   APPLICATIONS
SO IEEE MICRO
LA English
DT Article
ID FACE DETECTION
AB THIS ARTICLE PRESENTS THE MULTIOBJECT PARALLEL RECOGNITION ARCHITECTURE OF A VERSATILE RECOGNITION PROCESSOR (VRP) THAT DETECTS AND RECOGNIZES OBJECTS FROM IMAGES, VIDEOS, SOUNDS, AND ACCELERATION SIGNALS. IT OFFERS EIGHT TIMES BETTER POWER EFFICIENCY THAN CONVENTIONAL OBJECT RECOGNITION PROCESSORS, MAKING IT IDEAL FOR MOBILE APPLICATION PLATFORMS AND WIRELESS SENSOR NETWORK SYSTEMS.
C1 [Hori, Yuichi] Keio Univ, Dept Elect & Elect Engn, Kohoku Ku, Kanagawa 2238522, Japan.
C3 Keio University
RP Hori, Y (corresponding author), Keio Univ, Dept Elect & Elect Engn, Kohoku Ku, 3-14-1 Hiyoshi, Kanagawa 2238522, Japan.
EM yhori.bg@gmail.com
CR CHENG C, 2008, P INT SOL STAT CIRC, P306
   HANAI Y, 2009, P IEEE INT SOL STAT, P148
   Hanai Y, 2009, 2009 IEEE 13TH DIGITAL SIGNAL PROCESSING WORKSHOP & 5TH IEEE PROCESSING EDUCATION WORKSHOP, VOLS 1 AND 2, PROCEEDINGS, P675, DOI 10.1109/DSP.2009.4786008
   Hori Y, 2007, IEEE J SOLID-ST CIRC, V42, P790, DOI 10.1109/JSSC.2007.891675
   Hsu RL, 2002, IEEE T PATTERN ANAL, V24, P696, DOI 10.1109/34.1000242
   Kim K, 2008, IEEE INT SOI CONF, P37, DOI 10.1109/SOI.2008.4656283
   Kotropoulos C, 1997, INT CONF ACOUST SPEE, P2537, DOI 10.1109/ICASSP.1997.595305
   Nishimura J, 2008, INT CONF PERVAS COMP, P147, DOI 10.1109/PERCOM.2008.83
   Nishimura J, 2008, INT CONF SIGN PROCES, P2605
   Osuna E, 1997, PROC CVPR IEEE, P130, DOI 10.1109/CVPR.1997.609310
   Rowley HA, 1998, PROC CVPR IEEE, P38, DOI 10.1109/CVPR.1998.698585
   Schneiderman H, 2000, PROC CVPR IEEE, P746, DOI 10.1109/CVPR.2000.855895
   Viola P, 2001, PROC CVPR IEEE, P511, DOI 10.1109/cvpr.2001.990517
   Yang MH, 2002, IEEE T PATTERN ANAL, V24, P34, DOI 10.1109/34.982883
NR 14
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2009
VL 29
IS 6
BP 44
EP 57
DI 10.1109/MM.2009.93
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ER
UT WOS:000273096300007
DA 2024-07-18
ER

PT J
AU Meixner, A
   Bauer, ME
   Sorin, DJ
AF Meixner, Albert
   Bauer, Michael E.
   Sorin, Daniel J.
TI Argus: Low-cost, comprehensive error detection in simple cores
SO IEEE MICRO
LA English
DT Article
AB Argus, a novel approach for detecting errors in simple processor cores, dynamically verifies the correctness of the four tasks performed by a Von Neumann core: control flow, data flow, computation, and memory access. Argus detects transient and permanent errors, with far lower impact on performance and chip area than previous techniques.
C1 [Meixner, Albert] Duke Univ, Dept Comp Sci, Durham, NC 27706 USA.
   [Bauer, Michael E.] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA.
   [Sorin, Daniel J.] Duke Univ, Durham, NC 27706 USA.
C3 Duke University; Duke University; Duke University
RP Sorin, DJ (corresponding author), PO Box 90291, Durham, NC 27708 USA.
EM sorin@ce.duke.edu
CR [Anonymous], 2003, INT TECHNOLOGY ROADM
   [Anonymous], P INT TEST C
   Austin Todd, 2000, J INSTRUCTION LEVEL, V2
   Lampret D., 2001, OpenRISC 1200 IP Core Specification
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   MAHMOOD A, 1985, P 15 INT S FAULT TOL, P214
   Meixner A., 2007, Parallel Architecture and Compilation Techniques. 16th International Conference on, P104
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   Meixner A, 2006, I C DEPEND SYS NETWO, P73, DOI 10.1109/DSN.2006.29
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Rotenberg E, 1999, DIG PAP INT SYMP FAU, P84, DOI 10.1109/FTCS.1999.781037
   Sellers F.F., 1968, ERROR DETECTING LOGI
   SHYAM S, 2006, P 12 INT C ARCH SUPP, P73
   SULISTYO JB, 2003, VISC20030U DEP EL CO
   Weaver C, 2001, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P411, DOI 10.1109/DSN.2001.941425
   Wilton S., 1994, 935 DEC W RES LAB
NR 18
TC 26
Z9 35
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 52
EP 59
DI 10.1109/MM.2008.3
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200007
DA 2024-07-18
ER

PT J
AU Nepal, K
   Bahar, RI
   Mundy, J
   Patterson, WR
   Zaslavsky, A
AF Nepal, Kundan
   Bahar, R. Iris
   Mundy, Joseph
   Patterson, William R.
   Zaslavsky, Alexander
TI MRF reinforcer: A probabilistic element for space redundancy in
   nanoscale circuits
SO IEEE MICRO
LA English
DT Article
AB Shrinking devices to nanoscale, increasing integration densities, and reducing voltage levels to the thermal limit - all conspire to produce faulty systems. A possible solution is a fault-tolerant probabilistic framework based on markov random fields. This article introduces a new redundancy element, the MRF reinforcer, which achieves significant immunity to single-event upsets and noise.
C1 Brown Univ, Div Engn, Elect Sci Grp, Providence, RI 02912 USA.
C3 Brown University
RP Nepal, K (corresponding author), Brown Univ, Div Engn, Elect Sci Grp, Providence, RI 02912 USA.
EM knepal@lems.brown.edu
RI Zaslavsky, Alexander/AAB-2767-2019; Bahar, Ruth Iris/JCO-5572-2023;
   Zaslavsky, Alexander/F-6232-2012
OI Bahar, Ruth Iris/0000-0001-6927-8527; Zaslavsky,
   Alexander/0000-0002-5240-0271
CR Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Bahar RI, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P480
   BESAG J, 1974, J ROY STAT SOC B MET, V36, P192
   Favalli M, 2004, IEEE T RELIAB, V53, P342, DOI 10.1109/TR.2004.833308
   Geman S, 2001, IEEE T INFORM THEORY, V47, P549, DOI 10.1109/18.910574
   KULLBACK S, 1969, INFORMATION THEORY S
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Narendra S, 2004, IEEE J SOLID-ST CIRC, V39, P501, DOI 10.1109/JSSC.2003.821776
   Nepal K, 2005, DES AUT CON, P485
   Nikolic K, 2002, NANOTECHNOLOGY, V13, P357, DOI 10.1088/0957-4484/13/3/323
   PIPPENGER N, 1988, IEEE T INFORM THEORY, V34, P194, DOI 10.1109/18.2628
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
NR 12
TC 6
Z9 8
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2006
VL 26
IS 5
BP 19
EP 27
DI 10.1109/MM.2006.96
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 096AS
UT WOS:000241350000005
DA 2024-07-18
ER

PT J
AU Teodorescu, R
   Nakano, J
   Torrellas, J
AF Teodorescu, Radu
   Nakano, Jun
   Torrellas, Josep
TI Swich: A prototype for efficient cache-level checkpointing and rollback
SO IEEE MICRO
LA English
DT Article
AB Existing cache-level checkpointing schemes do not continuously support a large rollback window. immediately after a checkpoint, the number of instructions that the processor can undo falls to zero. To address this problem, we introduce swich, an FPGA-based prototype of a new cache-level scheme that keeps two live checkpoints at all times, forming a sliding rollback window that maintains a large minimum and average length.
C1 Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Teodorescu, R (corresponding author), Siebel Ctr Comp Sci, Room 4238,201 N Goodwin Ave, Urbana, IL 61801 USA.
EM teodores@cs.uiuc.edu
CR AHMED R., 1990, P 20 INT S FAULT TOL, P82
   Ando H, 2003, IEEE J SOLID-ST CIRC, V38, P1896, DOI 10.1109/JSSC.2003.818146
   BERNSTEIN PA, 1988, COMPUTER, V21, P37, DOI 10.1109/2.17
   BOWEN NS, 1993, COMPUTER, V26, P22, DOI 10.1109/2.191981
   Hunt D.B., 1987, P 17 S FAULT TOLER T, P170
   JANSSENS B, 1994, IEEE T PARALL DISTR, V5, P1033, DOI 10.1109/71.313120
   Morin C, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P56, DOI 10.1145/232974.232981
   Prvulovic M, 2002, CONF PROC INT SYMP C, P111, DOI 10.1109/ISCA.2002.1003567
   SIEWIOREK DP, 1998, RELIABLE COMPUTER SO
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Sorin DJ, 2002, CONF PROC INT SYMP C, P123, DOI 10.1109/ISCA.2002.1003568
   Teodorescu R, 2005, ANN IEEE SYM FIELD P, P23
   Wu K.-L., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P231, DOI 10.1109/71.80134
NR 13
TC 14
Z9 17
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2006
VL 26
IS 5
BP 28
EP 40
DI 10.1109/MM.2006.100
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 096AS
UT WOS:000241350000006
DA 2024-07-18
ER

PT J
AU Abella, J
   Canal, R
   González, A
AF Abella, J
   Canal, R
   González, A
TI Power- and complexity-aware issue queue designs
SO IEEE MICRO
LA English
DT Article
AB THE IMPROVED PERFORMANCE OF CURRENT MICROPROCESSORS BRINGS WITH IT INCREASINGLY COMPLEX AND POWER-DISSIPATING ISSUE LOGIC. RECENT PROPOSALS INTRODUCE A RANGE OF MECHANISMS FOR TACKLING THIS PROBLEM.
C1 Univ Politecn Cataluna, Dept Comp Architecture, ES-08034 Barcelona, Spain.
   Intel Corp, UPC Barcelona Res Ctr, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Intel Corporation
EM antonio@ac.upc.es
RI Canal, Ramon/E-7775-2014; González, Antonio/I-2961-2014; Abella,
   Jaume/B-7422-2016
OI Canal, Ramon/0000-0003-4542-204X; González, Antonio/0000-0002-0009-0996;
   Abella, Jaume/0000-0001-7951-4028
CR ABELLA J, 2003, IN PRESS P INT C HIG
   Albonesi DH, 1998, CONF PROC INT SYMP C, P282, DOI 10.1109/ISCA.1998.694788
   Brekelbaum E, 2002, INT SYMP MICROARCH, P27, DOI 10.1109/MICRO.2002.1176236
   Brown MD, 2001, INT SYMP MICROARCH, P204, DOI 10.1109/MICRO.2001.991119
   BUTLER M, 1992, P 25 ANN INT S MICR, P1
   Buyuktosunoglu A, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P184, DOI 10.1109/LPE.2002.1029597
   Buyuktosunoglu A., 2001, P GREAT LAKES S VLSI, P73
   CANAL R, 2000, P 14 INT C SUP, P327
   Canal Ramon, 2001, P 15 INT C SUPERCOMP, P312, DOI DOI 10.1145/377792.377854
   Dropsho S, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P141, DOI 10.1109/PACT.2002.1106013
   Ernst D, 2002, CONF PROC INT SYMP C, P37
   Fields B, 2001, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2001.937434
   Folegnani D, 2001, CONF PROC INT SYMP C, P230, DOI 10.1109/ISCA.2001.937452
   Goshima M, 2001, INT SYMP MICROARCH, P225
   GROSSMAN JP, 2000, P INT C COMP DES 200, P249
   HUANG M, 2002, P INT S LOW POW EL D, P196
   Lebeck AR, 2002, CONF PROC INT SYMP C, P59, DOI 10.1109/ISCA.2002.1003562
   Michaud P, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P27, DOI 10.1109/HPCA.2001.903249
   MORESHET T, 2002, P WORKSH COMPL EFF D
   Onder S, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P130, DOI 10.1109/PACT.1998.727183
   Palacharla S, 1997, ACM COMP AR, P206, DOI 10.1145/384286.264201
   PONOMAREV D, 2000, P 33 INT S MICR MICR, P90
   Raasch SE, 2002, CONF PROC INT SYMP C, P318, DOI 10.1109/ISCA.2002.1003589
   SATO T, 2001, P WORKSH COMPL EFF D
   Sima D, 1997, IEEE MICRO, V17, P28, DOI 10.1109/40.621211
   Srinivasan ST, 2001, CONF PROC INT SYMP C, P132, DOI 10.1109/ISCA.2001.937442
NR 26
TC 17
Z9 23
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2003
VL 23
IS 5
BP 50
EP 58
DI 10.1109/MM.2003.1240212
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734FL
UT WOS:000186044300006
OA Green Published
DA 2024-07-18
ER

PT J
AU Mazumder, AN
   Mohsenin, T
AF Mazumder, Arnab Neelim
   Mohsenin, Tinoosh
TI Reg-TuneV2: A Hardware-Aware and Multiobjective Regression-Based
   Fine-Tuning Approach for Deep Neural Networks on Embedded Platforms
SO IEEE MICRO
LA English
DT Article
AB Fine-tuning deep neural networks (DNNs) for deployment has traditionally relied on computationally intensive methods such as grid searches and neural architecture searches, which may not consider hardware-aware metrics. Moreover, it is essential to consider multiple objectives to develop a range of solutions for tiny machine learning hardware deployment with real-time latency and low power constraints. To address these problems, we propose Reg-TuneV2, a systematic approach to fine-tune DNNs for hardware deployment by considering multiple objectives, including accuracy, power, and latency contours. In addition, this approach uses metric learning to achieve smaller and better-suited configurations for deployment, achieving 90.5% accuracy with only 340 KB of memory for keyword spotting (KWS) on a field-programmable gate array. When compared to baselines for KWS and image classification on the Nvidia Jetson Nano 4-GB Software Development Kit, the proposed method achieves a 14.5x and 101.8x reduction inmodel size coupledwith 2.5xand 5.9x better inference efficiency, respectively.
C1 [Mazumder, Arnab Neelim] Univ Maryland, Comp Sci & Elect Engn Dept, Baltimore, MD 21250 USA.
   [Mohsenin, Tinoosh] Johns Hopkins Univ, Elect & Comp Engn Dept, Inst Assured Auton, Baltimore, MD 21218 USA.
C3 University System of Maryland; University of Maryland Baltimore; Johns
   Hopkins University
RP Mazumder, AN (corresponding author), Univ Maryland, Comp Sci & Elect Engn Dept, Baltimore, MD 21250 USA.
EM arnabm1@umbc.edu; tinoosh@jhu.edu
RI Mazumder, Arnab Neelim/GYA-2595-2022
OI Mazumder, Arnab Neelim/0000-0002-9550-7917
FU U.S. Army Research Laboratory [W911NF2120076]; University of Maryland,
   Baltimore County [W911NF2120076]
FX This project was sponsored by ArtIAMAS, a cooperative agreement between
   the U.S. Army Research Laboratory and the University of Maryland,
   Baltimore County under agreement number W911NF2120076.
CR Abdelfattah Mohamed S., 2020, FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, DOI 10.1145/3373087.3375334
   Esmaeilzadeh H., 2016, Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   FANG Y, 2020, CACHENET MODEL CACHI
   HOSSEINI M, 2021, P HARD AW EFF TRAIN
   HU X, 2021, J PHYS C SER, V2078
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Li G., 2021, ACM Trans. Embedded Comput. Syst., V20, P1
   MAZUMDER AN, 2022, FAST NETWORK EXPLORA
   Schroff F, 2015, PROC CVPR IEEE, P815, DOI 10.1109/CVPR.2015.7298682
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   WARDEN P, 2018, SPEECH COMMANDS  DAT
   Zhang Y., 2017, ARXIV171107128
NR 12
TC 0
Z9 0
U1 2
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 74
EP 83
DI 10.1109/MM.2023.3316433
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400013
OA Green Published
DA 2024-07-18
ER

PT J
AU Livesay, N
   Jonatan, G
   Mora, E
   Shivdikar, K
   Agrawal, R
   Joshi, A
   Abellán, JL
   Kim, J
   Kaeli, D
AF Livesay, Neal
   Jonatan, Gilbert
   Mora, Evelio
   Shivdikar, Kaustubh
   Agrawal, Rashmi
   Joshi, Ajay
   Abellan, Jose L.
   Kim, John
   Kaeli, David
TI Accelerating Finite Field Arithmetic for Homomorphic Encryption on GPUs
SO IEEE MICRO
LA English
DT Article
DE Graphics processing units; Arithmetic; Transforms; Upper bound;
   Homomorphic encryption; Computational efficiency
AB Fully homomorphic encryption (FHE) is a rapidly developing technology that enables computation directly on encrypted data, making it a compelling solution for security in cloud-based systems. In addition, modern FHE schemes are believed to be resistant to quantum attacks. Although FHE offers unprecedented potential for security, current implementations suffer from prohibitively high latency. Finite field arithmetic operations, particularly the multiplication of high-degree polynomials, are key computational bottlenecks. The parallel processing capabilities provided by modern GPUs make them compelling candidates to target these highly parallelizable workloads. In this article, we discuss methods to accelerate polynomial multiplication with GPUs, with the goal of making FHE practical.
C1 [Livesay, Neal; Shivdikar, Kaustubh; Agrawal, Rashmi; Kaeli, David] Northeastern Univ, Boston, MA 02115 USA.
   [Jonatan, Gilbert] Korea Adv Inst Sci & Technol Univ, Daejeon 34141, South Korea.
   [Mora, Evelio] San Antonio Catholic Univ, Campus Jeronimos, Murcia 30107, Guadalupe, Spain.
   [Joshi, Ajay] Boston Univ, Elect & Comp Engn ECE Dept, Boston, MA 02215 USA.
   [Abellan, Jose L.] Univ Murcia, Murcia, Spain.
   [Kim, John] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea.
C3 Northeastern University; Universidad Catolica de Murcia; Boston
   University; University of Murcia; Korea Advanced Institute of Science &
   Technology (KAIST)
RP Livesay, N (corresponding author), Northeastern Univ, Boston, MA 02115 USA.
EM n.livesay@northeastern.edu; gilbertjonatan@kaist.ac.kr; eamora@ucam.edu;
   shivdikar.k@northeastern.edu; rashmi23@bu.edu; joshi@bu.edu;
   jjk12@kaist.edu; kaeli@ece.neu.edu
RI Abellán, José L./F-4255-2016
OI Abellán, José L./0000-0003-3550-720X; Kaeli, David/0000-0002-5692-0151;
   Joshi, Ajay/0000-0002-3256-9942; Agrawal, Rashmi/0000-0002-9461-0170;
   Livesay, Neal/0000-0003-4388-9850
NR 0
TC 1
Z9 2
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 55
EP 63
DI 10.1109/MM.2023.3253052
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500009
OA hybrid
DA 2024-07-18
ER

PT J
AU Xin, Y
   Li, WJ
   Xie, GG
   Xu, Y
   Wang, Y
AF Xin, Yao
   Li, Wenjun
   Xie, Gaogang
   Xu, Yang
   Wang, Yi
TI A Parallel and Updatable Architecture for FPGA-Based Packet
   Classification With Large-Scale Rule Sets
SO IEEE MICRO
LA English
DT Article
DE Computer architecture; Field programmable gate arrays; Classification
   algorithms; Pipelines; Throughput; Random forests; Hardware
AB As a programmable hardware, field-programmable gate array (FPGA) provides more opportunities for algorithmic network packet classification. Despite more than 10 years of research, the most actively investigated pipeline architectures still struggle to support fast rule search and efficient rule update for large-scale rule sets. In this article, we design and implement a novel architecture for multitree-based packet classification on FPGA, where the search and update processes are decoupled. A strategy of multi-processing elements (PEs), parallel search, and serial update is adopted. The parsing of multiple tree search results adopts a modular and hierarchical design, supporting architecture with various tree numbers. In addition, incremental rule updates can be achieved simply by traversing all PEs in one pass, with little and bounded impact on rule searching. Compared with TcbTree, the state-of-the-art updatable classifier, the experimental results on FPGA show that the classification performance of our design improves 3.4x on average for various 100k-scale rule sets.
C1 [Xin, Yao; Li, Wenjun] Peng Cheng Lab, Shenzhen 518055, Peoples R China.
   [Xie, Gaogang] Chinese Acad Sci, CNIC, Beijing 100083, Peoples R China.
   [Xu, Yang] Fudan Univ, Shanghai 200433, Peoples R China.
   [Wang, Yi] Southern Univ Sci & Technol, Shenzhen 518055, Peoples R China.
C3 Peng Cheng Laboratory; Chinese Academy of Sciences; Fudan University;
   Southern University of Science & Technology
RP Li, WJ (corresponding author), Peng Cheng Lab, Shenzhen 518055, Peoples R China.
EM xiny@pcl.ac.cn; liwj@pcl.ac.cn; xie@cnic.cn; xuy@fudan.edu.cn;
   wangy37@sustech.edu.cn
OI Xin, Yao/0000-0002-6495-081X
FU Key-Area Research and Development Program of Guangdong Province
   [2020B0101130003, 2021B0101400001]; National Key Research and
   Development Program of China [2022ZD0115303, 2020YFB1806400]; NSFC
   [62102203, 61725206, 62150610497, 62172108]; Guangdong Basic and Applied
   Basic Research Foundation [2019B1515120031]; China Postdoctoral Science
   Foundation [2020TQ0158, PC2021037]; Major Key Project of PCL
   [PCL2021A02, PCL2021A08, PCL2021A15]
FX This work was supported in part by the Key-Area Research and Development
   Program of Guangdong Province under Grants 2020B0101130003 and
   2021B0101400001; in part by the National Key Research and Development
   Program of China under Grants 2022ZD0115303 and 2020YFB1806400; in part
   by NSFC under Grants 62102203, 61725206, 62150610497, and 62172108; in
   part by Guangdong Basic and Applied Basic Research Foundation under
   Grant 2019B1515120031; in part by China Postdoctoral Science Foundation
   under Grants 2020TQ0158 and PC2021037; and in part by the Major Key
   Project of PCL under Grants PCL2021A02, PCL2021A08, and PCL2021A15.
CR Bari MF, 2013, IEEE COMMUN SURV TUT, V15, P909, DOI 10.1109/SURV.2012.090512.00043
   Chang YK, 2016, IEEE T EMERG TOP COM, V4, P214, DOI 10.1109/TETC.2015.2449666
   Jiang WR, 2012, IEEE T VLSI SYST, V20, P1668, DOI 10.1109/TVLSI.2011.2162112
   Kennedy A, 2014, IEEE T VLSI SYST, V22, P286, DOI 10.1109/TVLSI.2013.2241798
   Li WJ, 2018, IEEE INFOCOM SER, P2645, DOI 10.1109/INFOCOM.2018.8485947
   Ma Y., 2021, P IEEE INT C FIELD P
   Qu YR, 2016, IEEE T PARALL DISTR, V27, P197, DOI 10.1109/TPDS.2015.2389239
   Taylor DE, 2007, IEEE ACM T NETWORK, V15, P499, DOI 10.1109/TNET.2007.893156
   Taylor DE, 2005, ACM COMPUT SURV, V37, P238, DOI 10.1145/1108956.1108958
   Xin Y, 2021, PROCEEDINGS OF THE 2021 SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS '21), P23, DOI 10.1145/3493425.3502752
   Xin Y, 2022, IEEE ACM T NETWORK, V30, P2760, DOI 10.1109/TNET.2022.3181295
   Xin Y, 2022, SYMP HI PER INT, P21, DOI 10.1109/HOTI55740.2022.00019
NR 12
TC 2
Z9 2
U1 2
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 110
EP 119
DI 10.1109/MM.2023.3238012
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9PC0
UT WOS:000965144200001
DA 2024-07-18
ER

PT J
AU Feldmann, A
   Samardzic, N
   Krastev, A
   Devadas, S
   Dreslinski, R
   Peikert, C
   Sanchez, D
AF Feldmann, Axel
   Samardzic, Nikola
   Krastev, Aleksandar
   Devadas, Srinivas
   Dreslinski, Ron
   Peikert, Chris
   Sanchez, Daniel
TI An Architecture to Accelerate Computation on Encrypted Data
SO IEEE MICRO
LA English
DT Article
AB Fully homomorphic encryption (FHE) allows computing on encrypted data, enabling secure offloading of computation to untrusted servers. Though it provides ideal security, FHE is prohibitively expensive when executed in software. These overheads are a major barrier to FHE's widespread adoption. We present F1, the first FHE accelerator that is capable of executing full FHE programs. F1 builds on an in-depth architectural analysis of the characteristics of FHE computations that reveals acceleration opportunities. F1 is a wide-vector processor with novel functional units deeply specialized to FHE primitives, such as modular arithmetic, number-theoretic transforms, and structured permutations. This organization provides so much compute throughput that data movement becomes the bottleneck. Thus, F1 is primarily designed to minimize data movement. F1 is the first system to accelerate complete FHE programs, and outperforms state-of-the-art software implementations by gmean 5,400x. These speedups counter FHE's overheads and enable new applications, like real-time private deep learning in the cloud.
C1 [Feldmann, Axel; Samardzic, Nikola] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
   [Krastev, Aleksandar] MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
   [Devadas, Srinivas] MIT, Elect Engn & Comp Sci Fac, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
   [Dreslinski, Ron] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Peikert, Chris] Univ Michigan, Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Sanchez, Daniel] MIT, EECS Dept, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT); Massachusetts Institute of
   Technology (MIT); Massachusetts Institute of Technology (MIT);
   University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan; Massachusetts Institute of
   Technology (MIT)
RP Feldmann, A (corresponding author), MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
EM axelf@csail.mit.edu; nsamar@csail.mit.edu; alexalex@csail.mit.edu;
   devadas@csail.mit.edu; rdreslin@umich.edu; cpeikert@umich.edu;
   sanchez@csail.mit.edu
FU DARPA [HR0011-21-C-0035]; MIT
FX The authors would like to thank Nicholas Genise and Karim Eldefrawy for
   detailed explanations of state-ofthe-art FHE techniques and
   benchmarking. They would also like to thank the anonymous reviewers,
   Maleen Abeydeera, Hyun Ryong Lee, Quan Nguyen, Yifan Yang, Victor Ying,
   Guowei Zhang, and Joel Emer for feedback on this article; Tutu Ajayi,
   Austin Rovinski, and Peter Li for help with synthesis tools; Shai
   Halevi, Wei Dai, Olli Saarikivi, and Madan Musuvathi for email
   correspondence; and Luka Dojcilovic for feedback on the codebase. This
   work was supported in part by DARPA under Contract HR0011-21-C-0035. Any
   opinions, findings, conclusions, or recommendations expressed in this
   article are those of the authors and do not necessarily reflect the
   views of DARPA. Nikola Samardzic was partially supported by the Jae S.
   and Kyuho Lim Graduate Fellowship at MIT.
CR [Anonymous], 2010, LECT NOTES COMPUT SC
   Brutzkus A, 2019, PR MACH LEARN RES, V97
   Doröz Y, 2015, IEEE T COMPUT, V64, P1509, DOI 10.1109/TC.2014.2345388
   Fisher J. A., 1983, P 10 ANN INT S COMP, P140, DOI DOI 10.1145/800046.801649
   Garner L., 1959, IRE Trans. Electron. Comput., VEC-8, P140, DOI DOI 10.1109/TEC.1959.5219515
   Gentry Craig, 2009, FULLY HOMOMORPHIC EN, V20
   Gotzfried Johannes, 2017, P 10 EUR WORKSH SYST, P2
   Han K, 2019, AAAI CONF ARTIF INTE, P9466
   Jimenez R, 2014, Investigacion y transferencia para una educacion en ciencias: Un reto emocionante, P1
   Mert AC, 2020, IEEE T VLSI SYST, V28, P353, DOI 10.1109/TVLSI.2019.2943127
   Moenck R.T., 1976, P 3 ACM S SYMBOLIC A, P136, DOI DOI 10.1145/800205.806332
   Pellauer M, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P137, DOI 10.1145/3297858.3304025
   Riazi MS, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1295, DOI 10.1145/3373376.3378523
   Roy SS, 2019, INT S HIGH PERF COMP, P387, DOI 10.1109/HPCA.2019.00052
   Samardzic Nikola., 2021, F1: A Fast and Programmable Accelerator for Fully Homomorphic Encryption, page, P238
   Turan F, 2020, IEEE T COMPUT, V69, P1185, DOI 10.1109/TC.2020.2988765
   Van Bulck J, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P991
NR 17
TC 0
Z9 0
U1 1
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 59
EP 68
DI 10.1109/MM.2022.3170792
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400007
DA 2024-07-18
ER

PT J
AU Bose, P
AF Bose, Pradip
TI The POWER Processor Family: A Historical Perspective From the Viewpoint
   of Presilicon Modeling
SO IEEE MICRO
LA English
DT Article
AB Presilicon modeling is a crucial and integral part of processor microarchitecture definition and optimization. In this article, I attempt to provide a retrospective view of IBM's POWER and PowerPC microprocessors, through the lens of someone who has been associated with such modeling in support of microarchitecture definition and optimization from the earliest days of this particular family of processors. The focus in the early/mid-1980s was on cycle-accurate performance modeling; much later, beginning in 1999 or so, the looming power wall triggered a new era of power-performance modeling at the microarchitecture level. Subsequently, temperature-aware and reliability-aware modeling were added dimensions that CMOS technology evolution drove us into. The problem of model validation is an unavoidable aspect of presilicon modeling. Without that mindset, the microarchitecture definition team can make serious mistakes, which results in unpleasant postsilicon surprises. I provide pointers to early approaches in addressing this issue. The article attempts to mention the contributions of many talented researchers and engineers that have, over the years, contributed immensely to the evolution of the POWER/PowerPC microprocessors from earliest research concepts through the recently announced POWER10-using model-based analysis to ensure competitive performance growth.
C1 [Bose, Pradip] IBM TJ Watson Res Ctr, Ossining, NY 10562 USA.
C3 International Business Machines (IBM)
RP Bose, P (corresponding author), IBM TJ Watson Res Ctr, Ossining, NY 10562 USA.
EM pbose@us.ibm.com
OI Bose, Pradip/0000-0002-1380-5671
CR [Anonymous], IBM RS/6000
   Bose P., 1994, Digest of Papers. The Twenty-Fourth International Symposium on Fault-Tolerant Computing (Cat. No.94CH3441-3), P256, DOI 10.1109/FTCS.1994.315635
   BOSE P, 1995, IBM J RES DEV, V39, P113, DOI 10.1147/rd.391.0113
   Bose P., 1986, P FALL JOINT COMP C, P372
   Brooks D, 2003, IBM J RES DEV, V47, P653, DOI 10.1147/rd.475.0653
   COCKE J, 1990, IBM J RES DEV, V34, P4, DOI 10.1147/rd.341.0004
   GROHOSKI GF, 1990, IBM J RES DEV, V34, P37, DOI 10.1147/rd.341.0037
   Iyengar VS, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P62, DOI 10.1109/HPCA.1996.501174
   MONTOYE RK, 1990, IBM J RES DEV, V34, P59, DOI 10.1147/rd.341.0059
   Moudgill M, 1999, IEEE IPCCC, P451, DOI 10.1109/PCCC.1999.749471
   POURSEPANJ A, 1994, COMMUN ACM, V37, P47, DOI 10.1145/175208.175214
   Poursepanj A., 1995, THESIS U TEXAS AUSTI
   Srinivasan V, 2002, INT SYMP MICROARCH, P333, DOI 10.1109/MICRO.2002.1176261
   Webb C, 2021, IEEE MICRO, V41, P68, DOI 10.1109/MM.2021.3115871
NR 14
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 71
EP 77
DI 10.1109/MM.2021.3112878
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100013
DA 2024-07-18
ER

PT J
AU Lauterbach, G
AF Lauterbach, Gary
TI The Path to Successful Wafer-Scale Integration: The Cerebras Story
SO IEEE MICRO
LA English
DT Article
C1 [Lauterbach, Gary] Cerebras Syst, Sunnyvale, CA 94085 USA.
RP Lauterbach, G (corresponding author), Cerebras Syst, Sunnyvale, CA 94085 USA.
EM gary@cerebras.net
OI , gary/0000-0001-5940-4593
CR BACKUS J, 1978, COMMUN ACM, V21, P613, DOI 10.1145/359576.359579
   Cutress I., 2020, ANANDTECH
   Flack W. W., 1992, Proceedings. International Conference on Wafer Scale Integration (Cat. No.92CH3088-2), P4, DOI 10.1109/ICWSI.1992.171790
   Heirman W, 2008, SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P87
   Lapedus M., 2019, Semiconductor Engineering
   Lardinois F., 2019, TechCrunch
NR 6
TC 15
Z9 16
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 52
EP 57
DI 10.1109/MM.2021.3112025
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100010
DA 2024-07-18
ER

PT J
AU Fu, C
   Chen, HL
   Yang, ZH
   Koushanfar, F
   Tian, YD
   Zhao, JS
AF Fu, Cheng
   Chen, Huili
   Yang, Zhenheng
   Koushanfar, Farinaz
   Tian, Yuandong
   Zhao, Jishen
TI Enhancing Model Parallelism in Neural Architecture Search for
   Multidevice System
SO IEEE MICRO
LA English
DT Article
DE Computer architecture; Microprocessors; Parallel processing;
   Computational modeling; Task analysis; Neural networks; Synchronization
AB Neural architecture search (NAS) finds favorable network topologies for better task performance. Existing hardware-aware NAS techniques only target to reduce inference latency on single CPU/GPU systems and the searched model can hardly be parallelized. To address this issue, we propose ColocNAS, the first synchronization-aware, end-to-end NAS framework that automates the design of parallelizable neural networks for multidevice systems while maintaining a high task accuracy. ColocNAS defines a new search space with elaborated connectivity to reduce device communication and synchronization. ColocNAS consists of three phases: 1) offline latency profiling that constructs a lookup table of inference latency of various networks for online runtime approximation; 2) differentiable latency-aware NAS that simultaneously minimizes inference latency and task error; and 3) reinforcement-learning-based device placement fine-tuning to further reduce the latency of the deployed model. Extensive evaluation corroborates ColocNAS's effectiveness to reduce inference latency while preserving task accuracy.
C1 [Fu, Cheng; Chen, Huili; Koushanfar, Farinaz; Zhao, Jishen] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Yang, Zhenheng; Tian, Yuandong] Facebook AI Res, Menlo Pk, CA 94025 USA.
C3 University of California System; University of California San Diego;
   Facebook Inc
RP Fu, C (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.
EM cfu@eng.ucsd.edu
RI Tian, Yuan/B-1553-2009
OI Koushanfar, Farinaz/0000-0003-0798-3794
FU NSF [1829525]; SRC/DARPA Center for Research on Intelligent Storage and
   Processing-in-Memory; Direct For Computer & Info Scie & Enginr; Division
   of Computing and Communication Foundations [1829525] Funding Source:
   National Science Foundation
FX This work was supported by NSF 1829525 and by the SRC/DARPA Center for
   Research on Intelligent Storage and Processing-in-Memory.
CR Cai Han, 2019, INT C REPR
   Gao XB, 2010, PATTERN ANAL APPL, V13, P113, DOI 10.1007/s10044-008-0141-y
   Le Q. V, 2017, P 5 INT C LEARN REPR
   Liu H., 2019, PROC 7 INT C LEARN R
   Mirhoseini A, 2017, PR MACH LEARN RES, V70
   Real E, 2019, AAAI CONF ARTIF INTE, P4780
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   WILLIAMS RJ, 1992, MACH LEARN, V8, P229, DOI 10.1007/BF00992696
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 11
TC 5
Z9 6
U1 1
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2020
VL 40
IS 5
BP 46
EP 54
DI 10.1109/MM.2020.3004538
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NM0IW
UT WOS:000567789900007
OA Bronze
DA 2024-07-18
ER

PT J
AU Peltenburg, J
   van Straten, J
   Brobbel, M
   Al-Ars, Z
   Hofstee, HP
AF Peltenburg, Johan
   van Straten, Jeroen
   Brobbel, Matthijs
   Al-Ars, Zaid
   Hofstee, H. Peter
TI Tydi: An Open Specification for Complex Data Structures Over Hardware
   Streams
SO IEEE MICRO
LA English
DT Article
DE Data structures; Hardware; Libraries; Aggregates; Random access memory;
   Open source software
AB Streaming dataflow designs describe hardware by connecting components through streams that transport data structures. We introduce a stream-oriented specification and type system that provides a clear and intuitive way to map complex, dynamically sized data structures onto hardware streams. This helps designers to lift the abstraction of streaming dataflow designs, reducing the design effort. The type system allows complex data structures to be as easy to use in streaming dataflow designs as in modern software languages today.
C1 [Peltenburg, Johan] Delft Univ Technol, Accelerated Big Data Syst Grp, Delft, Netherlands.
   [van Straten, Jeroen; Brobbel, Matthijs] Delft Univ Technol, Quantum & Comp Engn Dept, Delft, Netherlands.
   [Al-Ars, Zaid; Hofstee, H. Peter] Delft Univ Technol, Delft, Netherlands.
   [Hofstee, H. Peter] IBM Corp, Armonk, NY USA.
C3 Delft University of Technology; Delft University of Technology; Delft
   University of Technology; International Business Machines (IBM)
RP Peltenburg, J (corresponding author), Delft Univ Technol, Accelerated Big Data Syst Grp, Delft, Netherlands.
EM j.w.peltenburg@tudelft.nl; j.vanStraten@tudelft.nl;
   m.brobbel@tudelft.nl; z.al-ars@tudelft.nl; hofstee@us.ibm.com
CR Accelerated Big Data System Group Delft University of Technology, 2020, TYD OP SPEC COMPL DA
   Arm Limited, 2010, AMBA 4 AXI4 STEAM PR
   Baaij C, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P714, DOI 10.1109/DSD.2010.21
   Bachrach J, 2012, DES AUT CON, P1212
   Intel Corporation, 2020, AVALON INTERFACE SPE
   Koeplinger D, 2018, ACM SIGPLAN NOTICES, V53, P296, DOI [10.1145/3296979.3192379, 10.1145/3192366.3192379]
   Peltenburg J, 2019, I C FIELD PROG LOGIC, P270, DOI 10.1109/FPL.2019.00051
   Thies W., 2002, LECT NOTES COMPUTER, V2304
   Thomas J, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P639, DOI 10.1145/3373376.3378495
   Truong Lenny, 2019, 3 SUMM ADV PROGR LAN
   Weisz Gabriel, 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL), P1, DOI 10.1109/FPL.2015.7294017
NR 11
TC 3
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 120
EP 130
DI 10.1109/MM.2020.2996373
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800014
OA Green Published
DA 2024-07-18
ER

PT J
AU Bae, J
   Jang, H
   Gong, J
   Jin, WJ
   Kim, S
   Jang, J
   Ham, TJ
   Jeong, J
   Lee, JW
AF Bae, Jonghyun
   Jang, Hakbeom
   Gong, Jeonghun
   Jin, Wenjing
   Kim, Shine
   Jang, Jaeyoung
   Ham, Tae Jun
   Jeong, Jinkyu
   Lee, Jae W.
TI SSDStreamer: Specializing I/O Stack for Large-Scale Machine Learning
SO IEEE MICRO
LA English
DT Article
AB This article presents SSDStreamer, an SSD-based caching system for large-scale machine learning. By using DRAM as stream buffer, instead of an upper-level cache, SSDStreamer significantly outperforms state-of-the-art multilevel caching systems on Apache Spark, while requiring much less DRAM capacity.
C1 [Bae, Jonghyun; Gong, Jeonghun; Jin, Wenjing; Kim, Shine] Seoul Natl Univ, Comp Sci & Engn, Seoul, South Korea.
   [Jang, Hakbeom] Sungkyunkwan Univ, Seoul, South Korea.
   [Jang, Jaeyoung] Sungkyunkwan Univ, Elect & Comp Engn, Seoul, South Korea.
   [Ham, Tae Jun] Seoul Natl Univ, Seoul, South Korea.
   [Jeong, Jinkyu] Seoul Natl Univ, Coll Informat & Commun Engn, Seoul, South Korea.
   [Lee, Jae W.] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Seoul National University (SNU); Sungkyunkwan University (SKKU);
   Sungkyunkwan University (SKKU); Seoul National University (SNU); Seoul
   National University (SNU); Seoul National University (SNU)
RP Bae, J (corresponding author), Seoul Natl Univ, Comp Sci & Engn, Seoul, South Korea.
EM jonghbae@snu.ac.kr; hakbeom@skku.edu; jh.gong@snu.ac.kr;
   wenjing.jin@snu.ac.kr; postshine@snu.ac.kr; jaey86@skku.edu;
   taejunham@snu.ac.kr; jinkyu@skku.edu; jaewlee@snu.ac.kr
RI Jeong, Jinkyu/KQU-1902-2024
OI Jeong, Jinkyu/0000-0002-4905-9244
FU Research Resettlement Fund for the new faculty of Seoul National
   University; Samsung Electronics; National Research Foundation of Korea -
   the Ministry of Science, ICT & Future Planning (PE Class Heterogeneous
   High Performance Computer Development) [NRF-2016M3C4A7952587];
   Competency Development Program for Industry Specialists of the Korean
   Ministry of Trade, Industry and Energy (MOTIE) [N0001883]
FX This work was supported in part by the Research Resettlement Fund for
   the new faculty of Seoul National University; in part by a research
   grant from Samsung Electronics, National Research Foundation of Korea
   grant funded by the Ministry of Science, ICT & Future Planning (PE Class
   Heterogeneous High Performance Computer Development,
   NRF-2016M3C4A7952587); and in part by the Competency Development Program
   for Industry Specialists of the Korean Ministry of Trade, Industry and
   Energy (MOTIE), operated by the Korea Institute for Advancement of
   Technology (KIAT) (No. N0001883, HRD Program for Intelligent
   Semiconductor Industry).
CR [Anonymous], 2018, KRYO SERIALIZER
   [Anonymous], 2018, STORAGE PERFORMANCE
   Bae J, 2017, IEEE INT CONF BIG DA, P130, DOI 10.1109/BigData.2017.8257921
   John C, 2017, PRICE PERFORMANCE CH
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
NR 5
TC 1
Z9 1
U1 1
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 73
EP 81
DI 10.1109/MM.2019.2930497
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600010
DA 2024-07-18
ER

PT J
AU Kim, Y
   Imani, M
   Rosing, TS
AF Kim, Yeseong
   Imani, Mohsen
   Rosing, Tajana Simunic
TI Image Recognition Accelerator Design Using In-Memory Processing
SO IEEE MICRO
LA English
DT Article
AB This paper proposes a hardware accelerator design, called object recognition and classification hardware accelerator on resistive devices, which processes object recognition tasks inside emerging nonvolatile memory. The in-memory processing dramatically lowers the overhead of data movement, improving overall system efficiency. The proposed design accelerates key subtasks of image recognition, including text, face, pedestrian, and vehicle recognition. The evaluation shows significant improvements on performance and energy efficiency as compared to state-of-the-art processors and accelerators.
C1 [Kim, Yeseong; Imani, Mohsen] Univ Calif San Diego, Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Rosing, Tajana Simunic] Univ Calif San Diego, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California San Diego
RP Kim, Y (corresponding author), Univ Calif San Diego, Comp Sci & Engn, La Jolla, CA 92093 USA.
EM yek048@ucsd.edu; moimani@ucsd.edu; tajana@ucsd.edu
FU Center for Research in Intelligent Storage and Processing in Memory
   (CRISP); SRC program - Defense Advanced Research Projects Agency
   (DARPA); National Science Foundation (NSF) [1730158, 1527034]; Division
   Of Computer and Network Systems; Direct For Computer & Info Scie &
   Enginr [1527034, 1730158] Funding Source: National Science Foundation
FX This work was supported in part by the Center for Research in
   Intelligent Storage and Processing in Memory (CRISP), one of six centers
   in the Semiconductor Research Corporation's Joint University
   Microelectronics Program (JUMP), in part by an SRC program sponsored by
   the Defense Advanced Research Projects Agency (DARPA), and in part by
   the National Science Foundation (NSF) under Grant 1730158 and Grant
   1527034.
CR Agarwal S, 2004, IEEE T PATTERN ANAL, V26, P1475, DOI 10.1109/TPAMI.2004.108
   Angelova A, 2005, PROC CVPR IEEE, P494
   [Anonymous], 2009, TR2009 U TOR
   [Anonymous], P ACM DES AUT C
   [Anonymous], 2014, EMERGING MEMORY TECH
   Bilgic B, 2010, IEEE INT VEH SYM, P528, DOI 10.1109/IVS.2010.5548142
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Kim Y, 2017, ICCAD-IEEE ACM INT, P25, DOI 10.1109/ICCAD.2017.8203756
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Mathias M, 2014, LECT NOTES COMPUT SC, V8692, P720, DOI 10.1007/978-3-319-10593-2_47
NR 10
TC 3
Z9 3
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2019
VL 39
IS 1
SI SI
BP 17
EP 23
DI 10.1109/MM.2018.2889402
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN6UC
UT WOS:000460320500004
OA hybrid
DA 2024-07-18
ER

PT J
AU Zhang, RY
   Uetake, N
   Nakada, T
   Nakashima, Y
AF Zhang, Renyuan
   Uetake, Noriyuki
   Nakada, Takashi
   Nakashima, Yasuhiko
TI Design of Programmable Analog Calculation Unit by Implementing Support
   Vector Regression for Approximate Computing
SO IEEE MICRO
LA English
DT Article
AB In this work, we design a programmable analog calculation unit (ACU) for approximately computing arbitrary functions with two operands. By implementing an efficient scheme of support vector regression, the target functions are retrieved by very large scale integrated circuits in one clock cycle with only 600 transistors. A set of dynamically tunable analog circuits are designed for generating various features of Gaussian kernel functions. By mixing these kernel functions, any specific complex function is computed by the regression. The ACU is designed and simulated in a standard CMOS technology for proof-of-concept. From the circuit simulation results, the proposed ACU calculates all the target functions with the average error less than 1.7%. The performances over energy, flexibility, and hardware efficiency of the proposed ACU are superior to a basic four-bit digital arithmetic logic unit and look-up table based architectures. The robustness against temperature and process variations is also presented with acceptable fluctuations on calculating results. To conveniently integrate the proposed ACUs into ordinary digital systems, we also design the compact memory circuits, which offer dual-mode (analog and binary) data storage/access.
C1 [Zhang, Renyuan; Nakada, Takashi] Nara Inst Sci & Technol, Ikoma, Peoples R China.
   [Uetake, Noriyuki; Nakashima, Yasuhiko] Nara Inst Sci & Technol, Grad Sch Informat Sci, Ikoma, Peoples R China.
RP Zhang, RY (corresponding author), Nara Inst Sci & Technol, Ikoma, Peoples R China.
EM rzhang@is.naist.jp; uetake.noriyuki.uh2@is.naist.jp; nakada@is.naist.jp;
   nakashim@is.naist.jp
CR Chang CC, 2001, NEURAL COMPUT, V13, P2119, DOI 10.1162/089976601750399335
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   Eldridge S., 2015, P IEEE ACM GREAT LAK, P169
   Gao MZ, 2017, COMPUTER, V50, P27, DOI 10.1109/MC.2017.176
   Guo N, 2016, IEEE J SOLID-ST CIRC, V51, P1514, DOI 10.1109/JSSC.2016.2543729
   Huang YP, 2017, IEEE MICRO, V37, P30, DOI 10.1109/MM.2017.55
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Nair R, 2015, COMMUN ACM, V58, P104, DOI 10.1145/2688072
   Venkataramani S, 2015, DES AUT TEST EUROPE, P748
   Yadav P., 2017, IOSR J ELECT COMMUNI, V9, P36
   Zhang RY, 2017, INT SYMPOS COMPUT NE, P180, DOI 10.1109/CANDAR.2017.46
   Zhang R, 2016, IEEE INT SYMP CIRC S, P718, DOI 10.1109/ISCAS.2016.7527341
NR 12
TC 14
Z9 14
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2018
VL 38
IS 6
BP 73
EP 82
DI 10.1109/MM.2018.2873953
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HF3CF
UT WOS:000454112400010
DA 2024-07-18
ER

PT J
AU Shreejith, S
   Fahmy, SA
AF Shreejith, Shanker
   Fahmy, Suhaib A.
TI Smart Network Interfaces for Advanced Automotive Applications
SO IEEE MICRO
LA English
DT Article
AB Computing in vehicles has increased dramatically, with electronic control units (ECUs) communicating over increasingly complex and heterogeneous networks and presenting challenges in scalability, validation, and security. In this article, we describe the concept of smart network interfaces incorporating programmable computation at the network layer to enable hardware-level fault tolerance, application consolidation with sufficient isolation, and system-level security.
C1 [Shreejith, Shanker; Fahmy, Suhaib A.] Univ Warwick, Sch Engn, Coventry, W Midlands, England.
C3 University of Warwick
RP Shreejith, S (corresponding author), Univ Warwick, Sch Engn, Coventry, W Midlands, England.
EM s.shanker@warwick.ac.uk; s.fahmy@warwick.ac.uk
RI Shanker, Shreejith/HGT-9976-2022; Fahmy, Suhaib A/B-2986-2009
OI Shanker, Shreejith/0000-0002-9717-1804; 
CR [Anonymous], P INT S APPL REC COM
   Carvajal G, 2013, ANN IEEE SYM FIELD P, P121, DOI 10.1109/FCCM.2013.54
   Gross F., 2014, P INT C CONS EL BERL
   Kim JH, 2015, IEEE T VEH TECHNOL, V64, P4472, DOI 10.1109/TVT.2014.2371470
   Mundhenk P, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2960407
   Navet N., 2013, INVEHICLE COMMUNICAT
   Shreejith S., 2015, P DES AUT C DAC
   Shreejith S, 2017, IEEE T COMPUT, V66, P1790, DOI 10.1109/TC.2017.2700277
   Shreejith S, 2015, IEEE T VEH TECHNOL, V64, P453, DOI 10.1109/TVT.2014.2324532
   Shreejith S, 2013, DES AUT TEST EUROPE, P721
   Waszecki P, 2017, IEEE T COMPUT AID D, V36, P1790, DOI 10.1109/TCAD.2017.2666605
   Ziermann T., 2009, P DES AUT TEST EUR C
NR 12
TC 11
Z9 11
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2018
VL 38
IS 2
BP 72
EP 80
DI 10.1109/MM.2018.022071137
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD8BG
UT WOS:000430736600007
OA Green Published
DA 2024-07-18
ER

PT J
AU Bojnordi, MN
   Ipek, E
AF Bojnordi, Mahdi Nazm
   Ipek, Engin
TI THE MEMRISTIVE BOLTZMANN MACHINES
SO IEEE MICRO
LA English
DT Article
AB The proposed memristive Boltzmann machine is a massively parallel, memory-centric hardware accelerator based on recently developed resistive RAM (RRAM) technology. The proposed accelerator exploits the electrical properties of RRAM to realize in situ, fine-grained parallel computation within memory arrays, thereby eliminating the need for exchanging data between the memory cells and computational units.
C1 [Bojnordi, Mahdi Nazm] Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
   [Ipek, Engin] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA.
   [Ipek, Engin] Univ Rochester, Dept Comp Sci, Rochester, NY 14627 USA.
C3 Utah System of Higher Education; University of Utah; University of
   Rochester; University of Rochester
RP Bojnordi, MN (corresponding author), Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
EM bojnordi@cs.utah.edu; ipek@ece.rochester.edu
FU NSF [CCF-1533762]
FX This work was supported in part by NSF grant CCF-1533762.
CR [Anonymous], 2014, TOP 10 EX RES CHALL
   [Anonymous], 2014, FREEPDK 45NM OPEN AC
   ARTS E, 1989, SIMULATED ANNEALING
   Bojnordi MN, 2012, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2012.6237002
   Choudhary NK, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P11, DOI 10.1145/2024723.2000067
   Fahlman S. E., 1983, P AAAI NAT C AI, P109
   Hu M, 2011, ASIA S PACIF DES AUT, DOI 10.1109/ASPDAC.2011.5722193
   Li S., 2009, P 36 INT S COMP ARCH, P468
   Niu DM, 2010, DES AUT CON, P877
   Renau J., 2005, SESC Simulator
   Thoziyoor S, 2008, CONF PROC INT SYMP C, P51, DOI 10.1109/ISCA.2008.16
   Zhao W, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P585
NR 12
TC 7
Z9 9
U1 0
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 22
EP 29
DI 10.1109/MM.2017.53
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400004
DA 2024-07-18
ER

PT J
AU Putnam, A
   Caulfield, AM
   Chung, ES
   Chiou, D
   Constantinides, K
   Demme, J
   Esmaeilzadeh, H
   Fowers, J
   Gopal, GP
   Gray, J
   Haselman, M
   Hauck, S
   Heil, S
   Hormati, A
   Kim, JY
   Lanka, S
   Larus, J
   Peterson, E
   Pope, S
   Smith, A
   Thong, J
   Xiao, PY
   Burger, D
AF Putnam, Andrew
   Caulfield, Adrian M.
   Chung, Eric S.
   Chiou, Derek
   Constantinides, Kypros
   Demme, John
   Esmaeilzadeh, Hadi
   Fowers, Jeremy
   Gopal, Gopi Prashanth
   Gray, Jan
   Haselman, Michael
   Hauck, Scott
   Heil, Stephen
   Hormati, Amir
   Kim, Joo-Young
   Lanka, Sitaram
   Larus, James
   Peterson, Eric
   Pope, Simon
   Smith, Aaron
   Thong, Jason
   Xiao, Phillip Yi
   Burger, Doug
TI A RECONFIGURABLE FABRIC FOR ACCELERATING LARGE-SCALE DATACENTER SERVICES
SO IEEE MICRO
LA English
DT Article
AB TO ADVANCE DATACENTER CAPABILITIES BEYOND WHAT COMMODITY SERVER DESIGNS CAN PROVIDE, THE AUTHORS DESIGNED AND BUILT A COMPOSABLE, RECONFIGURABLE FABRIC TO ACCELERATE LARGE-SCALE SOFTWARE SERVICES. THEY DEPLOYED THE RECONFIGURABLE FABRIC IN A BED OF 1,632 SERVERS AND FIELD-PROGRAMMABLE GATE ARRAYS IN A PRODUCTION DATACENTER AND USED IT TO INCREASE THE THROUGHPUT OF THE RANKING PORTION OF THE BING WEB SEARCH ENGINE BY NEARLY A FACTOR OF TWO.
C1 [Chiou, Derek] MIT, Cambridge, MA 02139 USA.
   [Demme, John] Columbia Univ, New York, NY 10027 USA.
   [Esmaeilzadeh, Hadi] Georgia Inst Technol, Comp Sci, Atlanta, GA 30332 USA.
   [Gray, Jan] Mississippi State Univ, Mississippi State, MS 39762 USA.
   [Hauck, Scott] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA.
   [Hormati, Amir] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Larus, James] Ecole Polytech Fed Lausanne, Sch Comp & Communicat Sci, CH-1015 Lausanne, Switzerland.
   [Xiao, Phillip Yi] JiaoTong Univ, Shanghai, Peoples R China.
C3 Massachusetts Institute of Technology (MIT); Columbia University;
   University System of Georgia; Georgia Institute of Technology;
   Mississippi State University; University of Washington; University of
   Washington Seattle; University of Michigan System; University of
   Michigan; Swiss Federal Institutes of Technology Domain; Ecole
   Polytechnique Federale de Lausanne; Shanghai Jiao Tong University
EM anputnam@microsoft.com; acaulfie@microsoft.com; erchung@microsoft.com;
   dechiou@microsoft.com; kypros@amazon.com; jdd@cs.columbia.edu;
   hadi@cc.gatech.edu; jfowers@microsoft.com; gopiprashanth@gmail.com;
   jsgray@acm.org; mikehase@microsoft.com; hauck@uw.edu;
   stephen.heil@microsoft.com; hormati@gmail.com; jooyoung@microsoft.com;
   slanka@microsoft.com; james.larus@epfl.ch; eric.peterson@microsoft.com;
   simon.pope@microsoft.com; aaron.smith@microsoft.com;
   a-jathon@microsoft.com; phxiao@microsoft.com; dburger@microsoft.com
RI Putnam, Andrew/AAJ-1507-2020; Kim, Joo-Young/Y-3583-2019; Demme,
   John/Z-2828-2019
OI Putnam, Andrew/0000-0001-5241-5695
CR [No title captured]
   [No title captured]
NR 2
TC 78
Z9 89
U1 1
U2 18
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 10
EP 22
DI 10.1109/MM.2015.42
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700003
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Sung, HJ
   Komuravelli, R
   Adve, SV
AF Sung, Hyojin
   Komuravelli, Rakesh
   Adve, Sarita V.
TI DENOVOND: EFFICIENT HARDWARE FOR DISCIPLINED NONDETERMINISM
SO IEEE MICRO
LA English
DT Article
AB THE DENOVOND SYSTEM PROVIDES EFFICIENT HARDWARE SUPPORT FOR DISCIPLINED NONDETERMINISTIC CODES WITH LOCKS WHILE RETAINING THE SIMPLICITY, PERFORMANCE, AND ENERGY BENEFITS PREVIOUSLY ACHIEVED ONLY FOR DETERMINISTIC CODES. THE AUTHORS DESIGNED AND IMPLEMENTED SIMPLE MEMORY CONSISTENCY SEMANTICS FOR SAFE NONDETERMINISM USING DISTRIBUTED QUEUE-BASED LOCKS AND ACCESS SIGNATURES. THE RESULTING PROTOCOL AVOIDS TRANSIENT STATES, INVALIDATION TRAFFIC, DIRECTORY SHARER-LISTS, AND FALSE SHARING.
C1 [Sung, Hyojin; Komuravelli, Rakesh; Adve, Sarita V.] Univ Illinois, Dept Comp Sci, Urbana, IL USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Sung, HJ (corresponding author), 201 N Goodwin Ave, Urbana, IL 61801 USA.
EM sung12@illinois.edu
FU Intel and Microsoft through the Universal Parallel Computing Research
   Center at Illinois; Intel through the Illinois-Intel Parallelism Center;
   National Science Foundation [CCF-1018796]
FX This work was supported in part by Intel and Microsoft through the
   Universal Parallel Computing Research Center at Illinois, by Intel
   through the Illinois-Intel Parallelism Center, and by the National
   Science Foundation under grant CCF-1018796.
CR Adve SV, 2010, COMMUN ACM, V53, P90, DOI 10.1145/1787234.1787255
   Baumann A, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P29
   Bershad B. N., 1993, Digest of Papers. COMPCON Spring '93 (Cat. No.93CH3251-6), P528, DOI 10.1109/CMPCON.1993.289730
   Bocchino RL, 2011, ACM SIGPLAN NOTICES, V46, P535, DOI 10.1145/1925844.1926447
   Bocchino RL, 2009, ACM SIGPLAN NOTICES, V44, P97, DOI 10.1145/1639949.1640097
   Byn Choi, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P155, DOI 10.1109/PACT.2011.21
   Carter NP, 2013, INT S HIGH PERF COMP, P198, DOI 10.1109/HPCA.2013.6522319
   Goodman J. R., 1989, ASPLOS-III Proceedings. Third International Conference on Architectural Support for Programming Languages and Operating Systems, P64, DOI 10.1145/70082.68188
   Iftode L., 1996, SPAA '96. 8th Annual ACM Symposium on Parallel Algorithms and Architectures, P277, DOI 10.1145/237502.237567
   Intel, 2010, SCC PLATF OV
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Martin MMK, 2012, COMMUN ACM, V55, P78, DOI 10.1145/2209249.2209269
   Meng Zhang, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P471, DOI 10.1109/MICRO.2010.11
   Sung H, 2013, ACM SIGPLAN NOTICES, V48, P13, DOI 10.1145/2499368.2451119
   Zhao Hongzhou., 2013, PROCEEDING 40 ANN IN, P547
NR 15
TC 2
Z9 5
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 138
EP 148
DI 10.1109/MM.2014.5
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100014
DA 2024-07-18
ER

PT J
AU Fan, DR
   Zhang, H
   Wang, D
   Ye, XC
   Song, FL
   Li, GJ
   Sun, NH
AF Fan, Dongrui
   Zhang, Hao
   Wang, Da
   Ye, Xiaochun
   Song, Fenglong
   Li, Guojie
   Sun, Ninghui
TI GODSON-T: AN EFFICIENT MANY-CORE PROCESSOR EXPLORING THREAD-LEVEL
   PARALLELISM
SO IEEE MICRO
LA English
DT Article
AB Godson-T is a research many-core processor designed for parallel scientific computing that delivers efficient performance and flexible programmability simultaneously. It also has many features to achieve high efficiency for on-chip resource utilization, such as a region-based cache coherence protocol, data transfer agents, and hardware-supported synchronization mechanisms. finally, it also features a highly efficient runtime system, a Pthreads-like programming model, and versatile parallel libraries, which make this many-core design flexibly programmable.
C1 [Fan, Dongrui; Zhang, Hao; Wang, Da; Ye, Xiaochun; Song, Fenglong] Chinese Acad Sci, State Key Lab Comp Architecture China, Inst Comp Technol, Beijing 100190, Peoples R China.
   [Li, Guojie] Chinese Acad Sci, Godson Project T, Inst Comp Technol, Beijing 100190, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; Institute of Computing Technology, CAS
RP Wang, D (corresponding author), Chinese Acad Sci, State Key Lab Comp Architecture China, Inst Comp Technol, POB 2704, Beijing 100190, Peoples R China.
EM wangda@ict.ac.cn
OI Fan, Dongrui/0000-0001-5219-0908
FU National Basic Research 973 Program of China [2011CB302501]; National
   Natural Science Foundation of China [60921002, 60925009, 61173007,
   61100013, 61100015]; National Major Science & Technology Program of
   China [2011ZX01028-001-002]
FX Godson-T represents the combined efforts of many diligent ICT
   researchers, engineers, and students across multiple teams in the State
   Key Laboratory of Computer Architecture of China. We thank professor
   Paolo Ienne for his Godson-T related research. This work is supported by
   the National Basic Research 973 Program of China (under grant
   2011CB302501), the National Natural Science Foundation of China (under
   grants 60921002, 60925009, 61173007, 61100013, and 61100015), and the
   National Major Science & Technology Program of China (under grant
   2011ZX01028-001-002).
CR [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   Blumofe RD, 1999, J ACM, V46, P720, DOI 10.1145/324133.324234
   Conway P, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.31
   Cui HM, 2011, INT SYM CODE GENER, P107, DOI 10.1109/CGO.2011.5764679
   Fan DR, 2009, J COMPUT SCI TECH-CH, V24, P1061, DOI 10.1007/s11390-009-9295-3
   Kalla R, 2010, IEEE MICRO, V30, P7, DOI 10.1109/MM.2010.38
   Maruyama T, 2010, IEEE MICRO, V30, P30, DOI 10.1109/MM.2010.40
   Palatin P, 2006, INT SYMP MICROARCH, P247
NR 8
TC 11
Z9 18
U1 0
U2 18
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2012
VL 32
IS 2
BP 38
EP 47
DI 10.1109/MM.2012.32
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 921DQ
UT WOS:000302458600007
DA 2024-07-18
ER

PT J
AU Kalla, R
   Sinharoy, B
   Starke, WJ
   Floyd, M
AF Kalla, Ron
   Sinharoy, Balaram
   Starke, William J.
   Floyd, Michael
TI POWER7: IBM'S NEXT-GENERATION SERVER PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB The Power7 is IBM's first eight-core processor, with each core capable of four-way simultaneous-multithreading operation. its key architectural features include an advanced memory hierarchy with three levels of on-chip cache; embedded-DRAM devices used in the highest level of the cache; and a new memory interface. this balanced multicore design scales from 1 to 32 sockets in commercial and scientific environments.
C1 [Kalla, Ron; Sinharoy, Balaram; Starke, William J.; Floyd, Michael] IBM Corp, Syst & Technol Grp, Austin, TX 78758 USA.
C3 International Business Machines (IBM)
RP Kalla, R (corresponding author), IBM Corp, Syst & Technol Grp, 4361,11400 Burnet Rd, Austin, TX 78758 USA.
EM rkalla@us.ibm.com
FU DARPA [HR001107-9-0002]
FX This material is based on work supported by DARPA under agreement no.
   HR001107-9-0002. Statements regarding SMP servers do not imply that IBM
   will introduce a system with this capability.
CR Barth J., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P486, DOI 10.1109/ISSCC.2007.373506
   *IBM, 2009, POW ISA VERS 2 06
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   Kalla R., 2009, IEEE S HIGH PERF CHI
   Le HQ, 2007, IBM J RES DEV, V51, P639, DOI 10.1147/rd.516.0639
   Sinharoy B, 2005, IBM J RES DEV, V49, P505, DOI 10.1147/rd.494.0505
   STARKE W, 2009, IEEE S HIGH PERF CHI
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
NR 8
TC 140
Z9 158
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2010
VL 30
IS 2
BP 7
EP 15
DI 10.1109/MM.2010.38
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 580TS
UT WOS:000276473900003
DA 2024-07-18
ER

PT J
AU Tabatabaei, S
   Partridge, A
AF Tabatabaei, Sassan
   Partridge, Aaron
TI SILICON MEMS OSCILLATORS FOR HIGH-SPEED DIGITAL SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB Recent advances in Microelectromechanical system (MEMS) manufacturing and circuit design techniques have propelled mems-based silicon oscillators into the mainstream of electronic components. this article discusses the reasons for this trend, which include size, reliability, mass manufacturability, and performance advantages in various digital applications, such as processors and parallel and serial interfaces.
C1 [Tabatabaei, Sassan; Partridge, Aaron] SiTime Corp, Sunnyvale, CA 94085 USA.
RP Tabatabaei, S (corresponding author), SiTime Corp, 990 Almanor Ave, Sunnyvale, CA 94085 USA.
EM stabatabaei@sitime.com
CR *JEDEC SOL STAT TE, 2008, JESD79 2E DDR2 SDRAM
   LI MP, 2008, JITTER NOISE SIGNAL, pCH3
   NATHANSON HC, 1967, IEEE T ELECTRON DEV, VED14, P117, DOI 10.1109/T-ED.1967.15912
   *NCITS, 2003, FIB CHANN METH JITT
   Nguyen CTC, 2007, IEEE T ULTRASON FERR, V54, P251, DOI 10.1109/TUFFC.2007.240
   Partridge A, 2001, PROC IEEE MICR ELECT, P54, DOI 10.1109/MEMSYS.2001.906477
   *PCI SPEC INT GROU, 2006, PCI EXPR BAS SPEC RE
   Salvia JC, 2010, J MICROELECTROMECH S, V19, P192, DOI 10.1109/JMEMS.2009.2035932
   *SITIME CORP, SIT8102 HIGH PERF OS
   *SITIME CORP, AN20001 SITIME CORP
   WILFINGER RJ, 1968, IBM J RES DEV, V12, P113, DOI 10.1147/rd.121.0113
   *XIL CORP, 2010, UG534 XIL CORP
NR 12
TC 16
Z9 20
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2010
VL 30
IS 2
BP 80
EP 88
DI 10.1109/MM.2010.39
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 580TS
UT WOS:000276473900009
DA 2024-07-18
ER

PT J
AU Gueron, S
   Strdngin, G
   Seifert, JP
   Chiou, D
   Sendag, R
   Yi, JJ
AF Gueron, Shay
   Strdngin, Geoffrey
   Seifert, Jean-Pierre
   Chiou, Derek
   Sendag, Resit
   Yi, Joshua J.
TI Where does security stand? New vulnerabilities vs. trusted computing
SO IEEE MICRO
LA English
DT Article
AB How can we ensure that platform hardware, firmware, and software work in concert to withstand rapidly evolving security threats? architectural innovations bring performance gains but can also create new security vulnerabilities. in this panel discussion, from the 2007 workshop on computer architecture research directions, Shay Gueron, Geoffrey Strongin, and Jean-Pierre seifert assess the current state of security and discuss possible routes toward trusted computing.
C1 [Gueron, Shay] Univ Haifa, Dept Math, IL-31905 Haifa, Israel.
   [Gueron, Shay] Intel Corp, Santa Clara, CA 95051 USA.
   [Strdngin, Geoffrey] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA.
   [Seifert, Jean-Pierre] Univ Innsbruck, A-6020 Innsbruck, Austria.
   [Chiou, Derek] Univ Texas Austin, Austin, TX 78712 USA.
   [Sendag, Resit] Univ Rhode Isl, Kingston, RI 02881 USA.
C3 University of Haifa; Intel Corporation; Advanced Micro Devices;
   University of Innsbruck; University of Texas System; University of Texas
   Austin; University of Rhode Island
RP Gueron, S (corresponding author), Univ Haifa, Dept Math, IL-31905 Haifa, Israel.
EM shay@math.haifa.ac.il
OI Gueron, Shay/0000-0002-9145-7609
CR ACIICMEZ O, 2007, LNCS, V4887
   Aciiçmez O, 2007, IEEE SECUR PRIV, V5, P62, DOI 10.1109/MSP.2007.91
   Aciicmez Onur., 2007, Proceedings of the 2nd ACM symposium on Information, computer and communications security, P312
   GUERON S, 2007, UNPUB
   LAMPSON BW, 1973, COMMUN ACM, V16, P613, DOI 10.1145/362375.362389
   Percival C., 2005, Cache Missing for Fun and Profit
NR 6
TC 3
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2007
VL 27
IS 6
BP 25
EP 35
DI 10.1109/MM.2007.112
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253KJ
UT WOS:000252516800004
DA 2024-07-18
ER

PT J
AU Owens, JD
   Dally, WJ
   Ho, R
   Jayasimha, DN
   Keckler, SW
   Peh, LS
AF Owens, John D.
   Dally, William J.
   Ho, Ron
   Jayasimha, D. N. (Jay)
   Keckler, Stephen W.
   Peh, Li-Shiuan
TI Research challenges for on-chip interconnection networks
SO IEEE MICRO
LA English
DT Article
AB On-chip interconnection networks are rapidly becoming a key enabling technology for commodity multicore processors and SOCs common in consumer embedded systems. Last year, The National Science Foundation initiated a workshop that addressed upcoming research issues in OCIN technology, design, and implementation and set a direction for researchers in the field.
C1 Univ Calif Davis, Davis, CA 95616 USA.
   Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
   Sun Microsyst Inc, Menlo Pk, CA USA.
   Univ Texas, Austin, TX 78712 USA.
C3 University of California System; University of California Davis;
   Stanford University; Sun Microsystems, Inc.; University of Texas System;
   University of Texas Austin
RP Owens, JD (corresponding author), Univ Calif Davis, Davis, CA 95616 USA.
RI Owens, John D/A-1256-2012
OI Owens, John D/0000-0001-6582-8237
CR Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   BERGMAN K, 2006, WORKSH ON OFF CHIP I
   BREWER EA, 1995, P 7 ACM S PAR ALG AR, P42
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DALLY WJ, 1992, IEEE MICRO, V12, P23, DOI 10.1109/40.127581
   Duato J, 2005, IEEE T PARALL DISTR, V16, P412, DOI 10.1109/TPDS.2005.58
   Eisley N, 2006, INT SYMP MICROARCH, P321
   Gratz P, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P7
   Grecu C., 2007, INITIATIVE OPEN NETW
   Held J., 2006, From a Few Cores to Many: A Tera-scale Computing Research Overview
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Ho R, 2003, IEEE INT INTERC TECH, P177, DOI 10.1109/IITC.2003.1219747
   KATEVENIS M, 2006, WORKSH ON OFF CHIP I
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   RATTNER J, 2006, COOL CODE HOT CHIPS, P18
   2007, 44 DES AUT C
NR 16
TC 276
Z9 333
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 96
EP 108
DI 10.1109/MM.2007.4378787
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100010
DA 2024-07-18
ER

PT J
AU Kirman, N
   Kirman, M
   Dokania, RK
   Martínez, JF
   Apsel, AB
   Watkins, MA
   Albonesi, DH
AF Kirman, Nevin
   Kirman, Meyrem
   Dokania, Rajeev K.
   Martinez, Jose F.
   Apsel, Alyssa B.
   Watkins, Matthew A.
   Albonesi, David H.
TI On-chip optical technology in future bus-based multicore designs
SO IEEE MICRO
LA English
DT Article
AB This work investigates the integration of CMOS-compatible optical technology to on-chip coherent buses for future CMPs. The analysis results in a hierarchical optoelectrical bus that exploits the advantages of optical technology while abiding by projected limitations. This bus achieves significant performance improvement for high-bandwidth applications relative to a state-of-the-art fully electrical bus.
C1 Cornell Univ, Ithaca, NY 14853 USA.
C3 Cornell University
RP Kirman, N (corresponding author), Cornell Univ, Ithaca, NY 14853 USA.
EM nkirman@csl.cornell.edu
RI Martinez, Jose/P-3650-2017
OI Martinez, Jose/0000-0001-5451-5681
CR Almeida VR, 2004, OPT LETT, V29, P2867, DOI 10.1364/OL.29.002867
   [Anonymous], THESIS STANFORD U
   Barrios CA, 2003, J LIGHTWAVE TECHNOL, V21, P1089, DOI 10.1109/JLT.2003.810090
   CHARLESWORTH A, 2001, P SUP SC 2001 CO NOV, P1
   Chen G., 2005, PROC ACMIEEE INT WOR, P13
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Kirman N, 2006, INT SYMP MICROARCH, P492
   Miller DAB, 2000, P IEEE, V88, P728, DOI 10.1109/5.867687
   OConnor I., 2004, P 6 INT WORKSHOP SYS, P79
NR 9
TC 33
Z9 40
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 56
EP 66
DI 10.1109/MM.2007.18
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000008
DA 2024-07-18
ER

PT J
AU Pérez, DG
   Berry, H
   Temam, O
AF Gracia Perez, Daniel
   Berry, Hugues
   Temam, Olivier
TI A sampling method focusing on practicality
SO IEEE MICRO
LA English
DT Article
AB This sampling technique, which is hardware- independent and almost entirely transparent to the user, employs a budget-based approach that jointly considers warm-up and sampling costs, presents them as a single parameter to the user, and distributes simulated instructions between warm-up and sampling based on region partitioning and clustering information. Although it focuses on practicality, the technique delivers nearly state-of-the-art speed and accuracy.
C1 INRIA Futurs, Paris, France.
   CEA LIST, French Atom Energy Commiss Lab Appl Res Software, Saclay, France.
C3 CEA
RP Temam, O (corresponding author), INRIA, Bat N,Parc Club Orsay Univ,ZAC Vignes,4 Rue Jacqu, F-91893 Orsay, France.
EM olivier.temam@inria.fr
RI Berry, Hugues/C-2321-2011; Gracia Pérez, Daniel/AAX-1842-2021
OI Berry, Hugues/0000-0003-3470-683X; Gracia Perez,
   Daniel/0000-0002-5364-8244
CR [Anonymous], 1996, CSTR19961308 U WISC
   Barr KC, 2006, INT SYM PERFORM ANAL, P25
   Baune A, 1999, NEUROIMAGE, V9, P477, DOI 10.1006/nimg.1999.0429
   EECKHOUT L, 2003, P 2003 HIGH PERF COM, P267
   Larus J. R., 1999, SIGPLAN Notices, V34, P259, DOI 10.1145/301631.301678
   Lau J, 2005, INT SYM PERFORM ANAL, P135, DOI 10.1109/ISPASS.2005.1430568
   Lau J, 2004, INT SYM PERFORM ANAL, P57, DOI 10.1109/ISPASS.2004.1291356
   Liu Wei., 2004, ICS 04, P126
   NevillManning CG, 1997, COMPUT J, V40, P103, DOI 10.1093/comjnl/40.2_and_3.103
   Pelleg D., 2000, P 17 INT C MACH LEAR, DOI DOI 10.1007/3-540-44491-2_3
   Perelman E., 2003, Performance Evaluation Review, V31, P318, DOI 10.1145/885651.781076
   Perelman E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P244
   PEREZ DG, 2005, P WORKSH MOD BENCHM
   PEREZ DG, 2005, P IEEE INT S SIGN PR, V5, P1
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   VANBIESBROUCK M, 2005, P INT C HIGH PERF EM, P47
   WENISCH T, 2005, SIGMETRICS PERFORMAN, V33, P408
   Wunderlich RE, 2003, CONF PROC INT SYMP C, P84, DOI 10.1109/ISCA.2003.1206991
NR 18
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2006
VL 26
IS 6
BP 14
EP 28
DI 10.1109/MM.2006.104
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 119IG
UT WOS:000243005400003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Balaji, P
   Feng, WC
   Panda, DK
AF Balaji, Pavan
   Feng, Wu-chun
   Panda, Dhabaleswar K.
TI Bridging the Ethernet-Ethernot performance gap
SO IEEE MICRO
LA English
DT Article
ID NETWORK
AB Ethernet seeks to beach the system-area-network performance of Ethernot networks by introducing 10-gigabit Ethernet and adding the hardware-offloaded protocol stacks that give Ethernots their performance edge. As this study shows, such moves might indeed be closing the gap.
C1 Ohio State Univ, Columbus, OH 43210 USA.
   Virginia Tech, Blacksburg, VA USA.
C3 University System of Ohio; Ohio State University; Virginia Polytechnic
   Institute & State University
RP Balaji, P (corresponding author), 2015 Neil Ave,395 Dreese Lab, Columbus, OH 43210 USA.
EM balaji@cse.ohio-state.edu
CR Afework A, 1998, J AM MED INFORM ASSN, P912
   BALAJI P, 2006, P WORKSH COMM ARCH C
   BALAJI P, 2005, P IEEE INT C CLUST C
   BEYNON MD, 2001, CSTR4249 U MAR
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   Carns PH, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH ANNUAL LINUX SHOWCASE AND CONFERENCE, ATLANTA, P317
   Feng W, 2005, HOT INTERCONNECTS 13, P58
   Goldenberg D, 2005, HOT INTERCONNECTS 13, P128
   Massie ML, 2004, PARALLEL COMPUT, V30, P817, DOI 10.1016/j.parco.2004.04.001
   Petrini F, 2002, IEEE MICRO, V22, P46, DOI 10.1109/40.988689
   ROSS RB, PARALLEL VIRTUAL FIL
   YEH E, 2002, INTRO TCP IP OFFLOAD
NR 12
TC 9
Z9 10
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2006
VL 26
IS 3
BP 24
EP 40
DI 10.1109/MM.2006.48
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 058FQ
UT WOS:000238651300005
DA 2024-07-18
ER

PT J
AU Narayanasamy, S
   Pokam, G
   Calder, B
AF Narayanasamy, S
   Pokam, G
   Calder, B
TI BugNet: Recording application-level execution for deterministic replay
   debugging
SO IEEE MICRO
LA English
DT Article
AB WITH SOFTWARE'S INCREASING COMPLEXITY, PROVIDING EFFICIENT HARDWARE SUPPORT FOR SOFTWARE DEBUGGING IS CRITICAL. HARDWARE SUPPORT IS NECESSARY TO OBSERVE AND CAPTURE, WITH LITTLE OR NO OVERHEAD, THE EXACT EXECUTION OF A PROGRAM. PROVIDING THIS ABILITY TO DEVELOPERS WILL ALLOW THEM TO DETERMINISTICALLY REPLAY AND DEBUG AN APPLICATION TO PIN-POINT THE ROOT CAUSE OF A BUG.
C1 Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   Univ Calif San Diego, Dept Comp Sci, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California San Diego
RP Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM calder@cs.ucsd.edu
OI Narayanasamy, Satish/0000-0001-5016-1214
CR [Anonymous], 2002, RTI PROJECT
   Boothe Bob., 2000, PLDI, P299
   Chen SK, 2001, IEEE T SOFTWARE ENG, V27, P715, DOI 10.1109/32.940726
   Dunlap GW, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P211, DOI 10.1145/1060289.1060309
   King ST, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK: 2005 UNENIX ANNUAL TECHNICAL CONFERENCE, P1
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C, P190, DOI [DOI 10.1145/1064978.1065034, 10.1145]
   Marcus E., 2000, BLUEPRINTS HIGH AVAI
   Narayanasamy S, 2005, CONF PROC INT SYMP C, P284, DOI 10.1109/ISCA.2005.16
   NARAYANASAMY S, 2005, CS20050840
   NARAYANASAMY S, 2005, UCSDCS20050839
   NARAYANASAMY S, 2005, UCSDCS20050843
   NETZER RHB, 1993, P ACM ONR WORKSH PAR, P1
   Sorin DJ, 2002, CONF PROC INT SYMP C, P123, DOI 10.1109/ISCA.2002.1003568
   Srinivasan SM, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK 2004 USENIX ANNUAL TECHNICAL CONFERENCE, P29
   Xu M, 2003, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.2003.1206994
NR 15
TC 7
Z9 12
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 100
EP 109
DI 10.1109/MM.2006.7
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600013
DA 2024-07-18
ER

PT J
AU Saggese, GP
   Wang, NJ
   Kalbarczyk, ZT
   Patel, SJ
   Iyer, RK
AF Saggese, GP
   Wang, NJ
   Kalbarczyk, ZT
   Patel, SJ
   Iyer, RK
TI An experimental study of soft errors in microprocessors
SO IEEE MICRO
LA English
DT Article
AB The issue of soft errors is an important emerging concern in the design and implementation of future microprocessors. The authors examine the impact of soft errors on two different microarchitectures: a DLX processor for embedded applications and a high-performance alpha processor. The results contrast impact of soft errors on combinational and sequential logic, identify the most vulnerable units, and assess soft error impact on the application.
C1 Univ Illinois, Ctr Reliable & High Performance Comp, Urbana, IL 61801 USA.
   Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
   Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign
RP 260 CSL,1308 W Main, Urbana, IL 61801 USA.
EM saggese@uiuc.edu
CR Kalbarczyk Z, 1999, IEEE T SOFTWARE ENG, V25, P619, DOI 10.1109/32.815322
   Karnik T, 2004, IEEE T DEPEND SECURE, V1, P128, DOI 10.1109/TDSC.2004.14
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Saggese GP, 2005, I C DEPEND SYS NETWO, P760, DOI 10.1109/DSN.2005.63
   SAGGESE GP, 2005, EXPT STUDY TRANSIENT
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Wang NJ, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P61
NR 8
TC 91
Z9 109
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2005
VL 25
IS 6
BP 30
EP 39
DI 10.1109/MM.2005.104
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 995IW
UT WOS:000234095000006
DA 2024-07-18
ER

PT J
AU Andrews, D
   Niehaus, D
   Jidin, R
   Finley, M
   Peck, W
   Frisbie, M
   Ortiz, J
   Komp, E
   Ashenden, P
AF Andrews, D
   Niehaus, D
   Jidin, R
   Finley, M
   Peck, W
   Frisbie, M
   Ortiz, J
   Komp, E
   Ashenden, P
TI Programming models for hybrid FPGA-CPU computational components: A
   missing link
SO IEEE MICRO
LA English
DT Article
AB EMERGING HYBRID CHIPS CONTAINING CPU AND FPGA COMPONENTS ARE AN EXCITING NEW DEVELOPMENT PROMISING COMMERCIAL OFF-THE-SHELF ECONOMIES OF SCALE, WHILE ALSO SUPPORTING HARDWARE CUSTOMIZATION.
C1 Univ Kansas, Informat & Telecommun Technol Ctr, Lawrence, KS 66045 USA.
   Univ Kansas, Dept Elect Engn & Comp Sci, Lawrence, KS 66045 USA.
C3 University of Kansas; University of Kansas
RP Univ Kansas, Informat & Telecommun Technol Ctr, 2335 Irving Hill Rd, Lawrence, KS 66045 USA.
EM dandrews@ittc.ku.edu
OI Andrews, David/0000-0003-1464-7107; Ortiz, Jorge/0000-0002-9220-024X
CR Alexander P, 2001, COMPUTER, V34, P64, DOI 10.1109/2.963446
   Andrews D, 2004, COMPUTER, V37, P118, DOI 10.1109/MC.2004.1260732
   ANDREWSL DL, 2004, P 1 WORKSH EMB PROC
   Butenhof DavidR., 1997, Programming with POSIX
   Frisbie M., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Gokhale M, 2000, ANN IEEE SYM FIELD P, P49, DOI 10.1109/FPGA.2000.903392
   Gupta S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P461, DOI 10.1109/ICVD.2003.1183177
   JIDIN R, 2004, P INT C ENG REC SYST, P116
   Lee E.A., 2001, Overview of the Ptolemy project, Tech
   Lee EA, 2000, COMPUTER, V33, P18, DOI 10.1109/2.868693
   Niehaus D., 2003, Proceedings. Ninth IEEE International Workshop on Object-Oriented Real-Time Dependable Systems, P317
   Srinivasan B, 1998, FOURTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM - PROCEEDINGS, P112, DOI 10.1109/RTTAS.1998.683194
NR 12
TC 63
Z9 95
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2004
VL 24
IS 4
BP 42
EP 53
DI 10.1109/MM.2004.36
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 848QA
UT WOS:000223481000007
DA 2024-07-18
ER

PT J
AU Nève, A
   Flandre, D
   Quisquater, JJ
AF Nève, A
   Flandre, D
   Quisquater, JJ
TI SOI technology for future high-performance smart cards
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Workshop on Electronics in the 21st Century: Trends and Challenges
CY 2001
CL ROME, ITALY
ID HIGH-TEMPERATURE
AB Chips based on silicon-on-insulator technology meet the tough performance and security requirements presented by smart cards. A test chip manufactured in a fully depleted SOI process incorporates a charge pump and random-number generator, critical smart-card circuit blocks.
C1 Catholic Univ Louvain, Microelect Lab, B-1348 Louvain, Belgium.
   Catholic Univ Louvain, Dept Elect Engn, B-1348 Louvain, Belgium.
C3 Universite Catholique Louvain; Universite Catholique Louvain
EM neve@ieee.org
RI Flandre, Denis/K-8003-2015
OI Flandre, Denis/0000-0001-5298-5196
CR ABRIAL A, 2000, P EUR SOL STAT CIRC
   AGNEW GB, 1988, LECT NOTES COMPUT SC, V304, P77
   Chi MH, 1995, 1995 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, P129, DOI 10.1109/SOI.1995.526494
   Douseki T, 1997, IEEE J SOLID-ST CIRC, V32, P1604, DOI 10.1109/4.634672
   FAIRFIELD R, 1985, LNCS, V196, P203
   Flandre D, 2001, SOLID STATE ELECTRON, V45, P541, DOI 10.1016/S0038-1101(01)00084-3
   Gogl D, 1997, IEEE ELECTR DEVICE L, V18, P541, DOI 10.1109/55.641439
   GUILLOU LC, 1992, CONT CRYPTOLOGY SCI, P561
   Huang WM, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P59, DOI 10.1109/IEDM.1995.497182
   Kado Y, 1997, IEEE J SOLID-ST CIRC, V32, P1582, DOI 10.1109/4.634669
   KADO Y, 2001, ELECTROCHEMICAL  MAR, P277
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   Messerges TS, 1999, LECT NOTES COMPUT SC, V1717, P144
   Mistry K, 1997, INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, P583, DOI 10.1109/IEDM.1997.650452
   Néve A, 1999, PROCEEDINGS OF THE USENIX WORKSHOP ON SMARTCARD TECHNOLOGY (SMARTCARD '99), P1
   NEVE A, 2000, P 2000 IEEE INT SO C, P48
   Ogawa T, 2001, SOLID STATE TECHNOL, V44, P62
   Shahidi GG, 2002, IBM J RES DEV, V46, P121, DOI 10.1147/rd.462.0121
   SOTO J, 1999, P 22 NAT INF SYST SE
   ZALESKI A, 1994, 1994 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, P13, DOI 10.1109/SOI.1994.514205
   1999, SEMICONDUCTOR B 1015
NR 21
TC 3
Z9 3
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2003
VL 23
IS 3
BP 58
EP 67
DI 10.1109/MM.2003.1209467
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 693NW
UT WOS:000183724500008
DA 2024-07-18
ER

PT J
AU Cook, J
   Drean, J
   Behrens, J
   Yan, MJ
AF Cook, Jack
   Drean, Jules
   Behrens, Jonathan
   Yan, Mengjia
TI There's Always a Bigger Fish: A Clarifying Analysis of a
   Machine-Learning-Assisted Side-Channel Attack
SO IEEE MICRO
LA English
DT Article
DE Machine learning; Side-channel attacks; Codes; Throughput; Fingerprint
   recognition; Instruments
AB Machine learning has made it possible to mount powerful attacks through side channels that are otherwise challenging to exploit. However, due to the black-box nature of machine learning models, these attacks can be difficult to interpret correctly. Models that simply find correlations cannot be used to analyze the various sources of information leakage behind an attack. This article highlights the limitations of relying on machine learning for side-channel attacks without completing a comprehensive security analysis. We show that a state-of-the-art website-fingerprinting attack powered by machine learning was only partially analyzed. Its authors were misled into believing their attack exploited a cache-based side channel when it actually exploited an interrupt-based side channel. We demonstrate this through a comprehensive analysis, in which we run controlled experiments to rule out alternative hypotheses about the attack's primary source of leakage, and ultimately instrument the attack's code to prove our hypothesis.
C1 [Cook, Jack; Drean, Jules] MIT, Cambridge, MA 02139 USA.
   [Behrens, Jonathan] Microsoft, Redmond, WA 98052 USA.
   [Yan, Mengjia] MIT, Elect Engn & Comp Sci Dept, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT); Microsoft; Massachusetts
   Institute of Technology (MIT)
RP Cook, J (corresponding author), MIT, Cambridge, MA 02139 USA.
EM cookj@alum.mit.edu; drean@mit.edu; fintelia@gmail.com;
   mengjia@csail.mit.edu
OI Yan, Mengjia/0000-0002-6206-9674; Drean, Jules/0000-0001-7804-3498
FU NSF Grant [CNS-2046359]; AFOSR Grant [FA9550-20-1-0402]; MIT-IBM Watson
   AI Lab
FX We thank our shepherd Yanjing Li and our anonymous reviewers for helpful
   feedback, Peter Deutsch for resolving issues with our machines so we
   could run our experiments, Sacha Servan-Schreiber for inspiring the
   title of our paper, and our friends, family, and lab mates for their
   support. This work was supported in part by NSF Grant CNS-2046359, AFOSR
   Grant FA9550-20-1-0402, and the MIT-IBM Watson AI Lab.
CR Hospodar G, 2011, J CRYPTOGR ENG, V1, P293, DOI 10.1007/s13389-011-0023-x
   Lerman L, 2015, J CRYPTOGR ENG, V5, P123, DOI 10.1007/s13389-014-0089-3
   Lifshits Pavel, 2018, Proceedings on Privacy Enhancing Technologies, V2018, P141, DOI 10.1515/popets-2018-0036
   Lipp M, 2017, LECT NOTES COMPUT SC, V10493, P191, DOI 10.1007/978-3-319-66399-9_11
   Maghrebi Houssem, 2016, Security, Privacy and Applied Cryptography Engineering. 6th International Conference, SPACE 2016. Proceedings: LNCS 10076, P3, DOI 10.1007/978-3-319-49445-6_1
   Naghibijouybari H, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P2139, DOI 10.1145/3243734.3243831
   Oren Y, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1406, DOI 10.1145/2810103.2813708
   Shusterman A, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P2863
   Shusterman A, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P639
   Tang XX, 2018, WISEC'18: PROCEEDINGS OF THE 11TH ACM CONFERENCE ON SECURITY & PRIVACY IN WIRELESS AND MOBILE NETWORKS, P212, DOI 10.1145/3212480.3212504
NR 10
TC 1
Z9 1
U1 2
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 28
EP 36
DI 10.1109/MM.2023.3273457
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700005
DA 2024-07-18
ER

PT J
AU Cascajo, A
   Gomez-Lopez, G
   Escudero-Sahuquillo, J
   Garcia, PJ
   Singh, DE
   Alfaro-Cortés, F
   Quiles, FJ
   Carretero, J
AF Cascajo, Alberto
   Gomez-Lopez, Gabriel
   Escudero-Sahuquillo, Jesus
   Garcia, Pedro Javier
   Singh, David E.
   Alfaro-Cortes, Francisco
   Quiles, Francisco J.
   Carretero, Jesus
TI Monitoring InfiniBand Networks to React Efficiently to Congestion
SO IEEE MICRO
LA English
DT Article
DE Monitoring; Indexes; Routing; Proposals; Performance evaluation; Network
   topology; Software; Interconnection networks; cluster; congestion
   control; traffic monitoring; InfiniBand
AB Current high-performance interconnection networks for high-performance computing and data-center systems incorporate mechanisms to prevent congestion from degrading network performance. Specifically, the popular InfiniBand specification defines a mechanism to reduce the injection rate of the traffic flows contributing to congestion. However, the efficiency of this mechanism depends on the values configured for certain parameters, that may be suitable for some congestion situations but not for others. Therefore, we think that these parameters should be reconfigured dynamically, based on accurate and updated information about the actual status of congestion. For that purpose, we have combined a light-weight platform monitoring tool (LIMITLESS) with the InfiniBand control software (OpenSM), so that the former provides the latter with enhanced knowledge about congestion to appropriately reconfigure the parameters driving the behavior of the congestion-control mechanism. Experiments performed in a real InfiniBand-based cluster confirm that this approach significantly reduces the number of wrong reactions to the congestion-control mechanism.
C1 [Cascajo, Alberto; Singh, David E.; Carretero, Jesus] Univ Carlos III Madrid, Madrid 28903, Spain.
   [Gomez-Lopez, Gabriel] Univ Castilla La Mancha, Adv Informat Technol, Ciudad Real 13001, Spain.
   [Escudero-Sahuquillo, Jesus; Garcia, Pedro Javier; Alfaro-Cortes, Francisco] Univ Castilla La Mancha UCLM, Comp Architecture & Technol, Ciudad Real 13001, Spain.
   [Quiles, Francisco J.] Univ Castilla La Mancha UCLM, Comp Syst Dept, Ciudad Real 13001, Spain.
C3 Universidad Carlos III de Madrid; Universidad de Castilla-La Mancha;
   Universidad de Castilla-La Mancha; Universidad de Castilla-La Mancha
RP Cascajo, A (corresponding author), Univ Carlos III Madrid, Madrid 28903, Spain.
EM acascajo@inf.uc3m.es; Gabriel.Gomez@uclm.es; jesus.escudero@uclm.es;
   PedroJavier.Garcia@uclm.es; dexposit@inf.uc3m.es; fco.alfaro@uclm.es;
   Francisco.Quiles@uclm.es; jcarrete@inf.uc3m.es
RI Carretero, Jesus/AAF-7996-2019; Escudero-Sahuquillo, Jesus/I-6313-2017;
   García, Pedro Javier García/R-6688-2017; Quiles, Francisco
   J./L-3013-2014
OI Carretero, Jesus/0000-0002-1413-4793; Escudero-Sahuquillo,
   Jesus/0000-0003-0835-8624; García, Pedro Javier
   García/0000-0002-7350-6067; Quiles, Francisco J./0000-0002-8966-6225;
   CASCAJO, ALBERTO/0000-0001-5506-1431
FU European Union's Horizon 2020 JTI-EuroHPC research and innovation
   [956748]; "Adaptive multitier intelligent data manager for Exascale"
   (ADMIRE); Spanish Ministry of Science and Innovation; New DataIntensive
   Computing Methods for High-End and Edge Computing Platforms (DECIDE)
   [PID2019-107858GB-I00]; Spanish Ministry of Science and Universities
   (MCIU); European Commission (EC) [RTI2018-098156-B-C52]; Junta de
   Comunidades de Castilla-La Mancha [SBPLY/17/180501/000498]; H2020 -
   Industrial Leadership [956748] Funding Source: H2020 - Industrial
   Leadership
FX This work was supported in part by European Union's Horizon 2020
   JTI-EuroHPC research and innovation program under Grant 956748; in part
   by the project "Adaptive multitier intelligent data manager for
   Exascale" (ADMIRE); in part by the Spanish Ministry of Science and
   Innovation Project "New Data Intensive Computing Methods for High-End
   and Edge Computing Platforms (DECIDE)" Ref. PID2019-107858GB-I00; in
   part by Spanish Ministry of Science and Universities (MCIU) and European
   Commission (EC) under project RTI2018-098156-B-C52 (MCIU/FEDER); and in
   part by Junta de Comunidades de Castilla-La Mancha under project
   SBPLY/17/180501/000498.
CR [Anonymous], 2018, NAGIOS THE IND STAND
   Carretero J., 2019, ELECTRONICS, V8, P1
   Cascajo A, 2022, MICROPROCESS MICROSY, V93, DOI 10.1016/j.micpro.2022.104586
   Chunduri S, 2019, PROCEEDINGS OF SC19: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3295500.3356215
   Dandapanthula N., 2011, THESIS OHIO STATE U
   Escudero-Sahuquillo J, 2015, IEEE T PARALL DISTR, V26, P107, DOI 10.1109/TPDS.2014.2307851
   García PJ, 2005, LECT NOTES COMPUT SC, V3793, P266, DOI 10.1007/11587514_18
   Granger E., 2010, Evolutionary Computation (CEC), P1, DOI DOI 10.1109/IPDPS.2010.5470419
   Hoefler T, 2007, LECT NOTES COMPUT SC, V4782, P659
   Hoefler T, 2008, IEEE INT C CL COMP, P116, DOI 10.1109/CLUSTR.2008.4663762
   Kousha P., 2020, PEARC '20: Practice and Experience in Advanced Research Computing, P215, DOI 10.1145/3311790.3396672
   Massie ML, 2004, PARALLEL COMPUT, V30, P817, DOI 10.1016/j.parco.2004.04.001
   Miller R., 2010, P CRAY USER GROUP C, P1
   Yuan X, 2014, J PARALLEL DISTR COM, V74, P2423, DOI 10.1016/j.jpdc.2014.02.001
NR 14
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 120
EP 130
DI 10.1109/MM.2023.3241840
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9U0JI
UT WOS:000947408200001
DA 2024-07-18
ER

PT J
AU Yang, LT
   Radway, R
   Chen, YH
   Wu, T
   Liu, HC
   Ansari, E
   Chandra, V
   Mitra, S
   Beigné, E
AF Yang, Lita
   Radway, Robert
   Chen, Yu-Hsin
   Wu, Tony
   Liu, Huichu
   Ansari, Elnaz
   Chandra, Vikas
   Mitra, Subhasish
   Beigne, Edith
TI Three-Dimensional Stacked Neural Network Accelerator Architectures for
   AR/VR Applications
SO IEEE MICRO
LA English
DT Article
AB Three-dimensional integration offers architectural and performance benefits for scaling augmented/virtual reality (AR/VR) models on highly resource-constrained edge devices. Two-dimensional off-chip memory interfaces are too prohibitively energy intensive and bandwidth (BW) limited for AR/VR devices. To solve this, we propose using advanced 3-D stacking technology for high-density vertical integration to local memory and compute, increasing memory capacity within the same footprint at iso-BW with improvements in energy and latency. We evaluate 3-D architectures for a prototype AR/VR accelerator to demonstrate up to 3.9 x latency reduction and 1.6x lower energy compared to a 2-D configuration within a smaller/ similar footprint. Additionally, we show the feasibility of deploying higher resolution AR/VR models by stacking multiple tiers of memory, providing a pathway to break the footprint constraints of 2-D architectures. The use of high-density 3-0 interconnects allows us to demonstrate localized benefits at the accelerator-level compared with standard system-on-chip memory disaggregation techniques/architectures.
C1 [Yang, Lita; Radway, Robert; Chen, Yu-Hsin; Wu, Tony; Liu, Huichu; Ansari, Elnaz; Chandra, Vikas; Beigne, Edith] Meta, Real Labs, Sunnyvale, CA 94089 USA.
   [Mitra, Subhasish] Stanford Univ, Stanford, CA 94305 USA.
C3 Stanford University
RP Yang, LT (corresponding author), Meta, Real Labs, Sunnyvale, CA 94089 USA.
EM yanglita@fb.com; radway@stanford.edu; atyhchen@fb.com; tonyfwu@fb.com;
   huichu@fb.com; elnazans@fb.com; atvchandra@fb.com; subh@stanford.edu;
   edith.beigne@fb.com
OI Yang, Lita/0000-0001-6684-7069
FU DARPA 3DSoC Program; Stanford SystemX Alliance
FX The authors would like to thank Daniel Morris, Ekin Sumbul, Avishek
   Biswas, and William Koven of the Silicon Research Team at Reality Labs
   for their inputs on this article. The authors would like to thank Rakesh
   Ranjan, Meng Li, and Hyoukjun Kwon for support on ML accelerator
   modeling. The work of Robert M. Radway and Subhasish Mitra was supported
   by the DARPA 3DSoC Program and the Stanford SystemX Alliance.
CR Abrash M, 2021, INT EL DEVICES MEET, DOI 10.1109/IEDM19574.2021.9720526
   Beign E, 2022, PROC IEEE DATE
   Bhat G, 2021, PROC CVPR IEEE, P9205, DOI 10.1109/CVPR46437.2021.00909
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Kim J, 2021, DES AUT CON, P1189, DOI 10.1109/DAC18074.2021.9586229
   Li ZS, 2022, Arxiv, DOI [arXiv:2111.09337, 10.48550/ARXIV.2111.09337, DOI 10.48550/ARXIV.2111.09337]
   Rabii S, 2019, PROC IEEE S VLSI CIR
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shao YKS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P14, DOI 10.1145/3352460.3358302
   Sumbul H. E., 2022, P IEEE CUST INT CIRC, P1, DOI [10.1109/CICC53496.2022.9772810, DOI 10.1109/CICC53496.2022.9772810]
   Wang JD, 2021, IEEE T PATTERN ANAL, V43, P3349, DOI 10.1109/TPAMI.2020.2983686
   Young LD, 2022, IEEE WINT CONF APPL, P709, DOI 10.1109/WACVW54805.2022.00078
NR 12
TC 6
Z9 6
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 116
EP 124
DI 10.1109/MM.2022.3202254
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600027
OA Bronze
DA 2024-07-18
ER

PT J
AU Ganguly, A
   Abadal, S
   Thakkar, I
   Jerger, NE
   Riedel, M
   Babaie, M
   Balasubramonian, R
   Sebastian, A
   Pasricha, S
   Taskin, B
AF Ganguly, Amlan
   Abadal, Sergi
   Thakkar, Ishan
   Jerger, Natalie Enright
   Riedel, Marc
   Babaie, Masoud
   Balasubramonian, Rajeev
   Sebastian, Abu
   Pasricha, Sudeep
   Taskin, Baris
TI Interconnects for DNA, Quantum, In-Memory, and Optical Computing:
   Insights From a Panel Discussion
SO IEEE MICRO
LA English
DT Article
AB The computing world is witnessing a proverbial Cambrian explosion of emerging paradigms propelled by applications, such as artificial intelligence, big data, and cybersecurity. The recent advances in technology to store digital data inside a deoxyribonucleic acid (DNA) strand, manipulate quantum bits (qubits), perform logical operations with photons, and perform computations inside memory systems are ushering in the era of emerging paradigms of DNA computing, quantum computing, optical computing, and in-memory computing. In an orthogonal direction, research on interconnect design using advanced electro-optic, wireless, and microfluidic technologies has shown promising solutions to the architectural limitations of traditional von-Neumann computers. In this article, experts present their comments on the role of interconnects in the emerging computing paradigms, and discuss the potential use of chiplet-based architectures for the heterogeneous integration of such technologies.
C1 [Ganguly, Amlan] Rochester Inst Technol, Comp Engn, Rochester, NY 14623 USA.
   [Abadal, Sergi] Univ Politecn Cataluna, Barcelona 08034, Spain.
   [Thakkar, Ishan] Univ Kentucky, Elect & Comp Engn, Lexington, KY USA.
   [Jerger, Natalie Enright] Univ Toronto, Comp Architecture, Toronto, ON M5S 3G4, Canada.
   [Riedel, Marc] Univ Minnesota, Elect & Comp Engn, Minneapolis, MN 55455 USA.
   [Babaie, Masoud] Delft Univ Technol, NL-2628 CD Delft, Netherlands.
   [Balasubramonian, Rajeev] Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
   [Sebastian, Abu] IBM Res, CH-8803 Zurich, Switzerland.
   [Pasricha, Sudeep] Colorado State Univ, Elect & Comp Engn Dept, Ft Collins, CO 80523 USA.
   [Taskin, Baris] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA.
C3 Rochester Institute of Technology; Universitat Politecnica de Catalunya;
   University of Kentucky; University of Toronto; University of Minnesota
   System; University of Minnesota Twin Cities; Delft University of
   Technology; Utah System of Higher Education; University of Utah;
   International Business Machines (IBM); Colorado State University; Drexel
   University
RP Ganguly, A (corresponding author), Rochester Inst Technol, Comp Engn, Rochester, NY 14623 USA.
EM axgeec@rit.edu; abadal@ac.upc.edu; igthakkar@uky.edu;
   enright@ece.utoronto.ca; mriedel@umn.edu; m.Babaie@tudelft.nl;
   rajeev@cs.utah.edu; ASE@zurich.ibm.com; sudeep@colostate.edu;
   taskin@coe.drexel.edu
RI Abadal, Sergi/L-6004-2014; Pasricha, Sudeep/AAJ-9463-2020
OI Abadal, Sergi/0000-0003-0941-0260; Pasricha, Sudeep/0000-0002-0846-0066;
   Riedel, Marc/0000-0002-3318-346X; Thakkar, Ishan/0000-0002-7289-1530;
   Enright Jerger, Natalie/0000-0002-0526-2080
FU U.S. NSF CAREER award [CNS-1553264]; EU H2020 Research and Innovation
   Programme [863337]
FX The authors would like thank Maurizio Palesi for providing the
   opportunity to organize this panel at NoCArc2020. This article is
   dedicated to the memory of friend and colleague Vassos Soteriou. This
   work was supported in part by the U.S. NSF CAREER award under Grant
   CNS-1553264 and in part by the EU H2020 Research and Innovation
   Programme under Grant 863337.
CR Arute F, 2019, NATURE, V574, P505, DOI 10.1038/s41586-019-1666-5
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Dazzi M, 2021, IEEE T COMPUT, V70, P922, DOI 10.1109/TC.2021.3073255
   Feldmann J, 2021, NATURE, V589, P52, DOI 10.1038/s41586-020-03070-1
   Kannan A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P546, DOI 10.1145/2830772.2830808
   Pano V, 2020, IEEE J EM SEL TOP C, V10, P100, DOI 10.1109/JETCAS.2020.2974236
   Pasricha S, 2020, IEEE DES TEST, V37, P60, DOI 10.1109/MDAT.2020.2982628
   Patra B, 2018, IEEE J SOLID-ST CIRC, V53, P309, DOI 10.1109/JSSC.2017.2737549
   Pfreundt A, 2015, J MICROMECH MICROENG, V25, DOI 10.1088/0960-1317/25/11/115010
   Soloveichik D, 2010, P NATL ACAD SCI USA, V107, P5393, DOI 10.1073/pnas.0909380107
   Sunny FP, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3459009
   Tabatabaei SK, 2020, NAT COMMUN, V11, DOI 10.1038/s41467-020-15588-z
   Thakkar IG, 2015, IEEE T MULTI-SCALE C, V1, P168, DOI 10.1109/TMSCS.2015.2481425
   Venkataramani S, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P13, DOI 10.1145/3079856.3080244
NR 14
TC 10
Z9 11
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 40
EP 49
DI 10.1109/MM.2022.3150684
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J8UV
UT WOS:000798189700006
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Giri, D
   Chiu, KL
   Eichler, G
   Mantovani, P
   Carloni, LP
AF Giri, Davide
   Chiu, Kuan-Lin
   Eichler, Guy
   Mantovani, Paolo
   Carloni, Luca P.
TI Accelerator Integration for Open-Source SoC Design
SO IEEE MICRO
LA English
DT Article
AB The open-source hardware community contributes a variety of processors and accelerators, but combining them effectively into a complete System-on-Chip (SoC) remains a difficult task. We present a design flow for the seamless hardware and software integration of accelerators into a complete SoC and for its evaluation through rapid FPGA-based prototyping. By leveraging ESP, our open-source platform for agile heterogeneous SoC design, we demonstrate FPGA prototypes of various SoC designs, featuring the NVIDIA Deep Learning Accelerator and the Ariane RISC-V 64-bit processor core.
C1 [Giri, Davide; Chiu, Kuan-Lin; Eichler, Guy; Carloni, Luca P.] Columbia Univ, Comp Sci, New York, NY 10027 USA.
   [Mantovani, Paolo] Columbia Univ, New York, NY 10027 USA.
C3 Columbia University; Columbia University
RP Giri, D (corresponding author), Columbia Univ, Comp Sci, New York, NY 10027 USA.
EM davide_giri@cs.columbia.edu; chiu@cs.columbia.edu;
   guyeichler@cs.columbia.edu; paolo@cs.columbia.edu; luca@cs.columbia.edu
RI Chiu, Kuan-Lin/AAZ-2395-2021
OI Chiu, Kuan-Lin/0000-0002-4892-9711; Eichler, Guy/0000-0003-3793-1872;
   Mantovani, Paolo/0000-0002-1901-8732; Carloni, Luca/0000-0001-5600-8931;
   Giri, Davide/0000-0003-4101-4516
FU DARPA [HR001118C0122]; ARO [W911NF-19-1-0476]
FX This work was supported in part by DARPA under Grant C#:HR001118C0122
   and in part by ARO under Grant G#:W911NF-19-1-0476. The views and
   conclusions expressed are those of the authors and should not be
   interpreted as representing the official views or policies of the Army
   Research Office, the Department of Defense, or the U.S. Government.
CR Amid A, 2020, IEEE MICRO, V40, P10, DOI 10.1109/MM.2020.2996616
   Carloni LucaP., 2016, Proc. of the Design Automation Conference DAC, P1
   Dally WJ, 2020, COMMUN ACM, V63, P48, DOI 10.1145/3361682
   Farshchi F, 2019, 2019 2ND WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING FOR EMBEDDED APPLICATIONS (EMC2 2019), P21, DOI 10.1109/EMC249363.2019.00012
   Giri Davide, 2020, Proceedings of 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), P1049, DOI 10.23919/DATE48585.2020.9116317
   Giri D, 2018, IEEE MICRO, V38, P36, DOI 10.1109/MM.2018.2877288
   Gupta G, 2017, COMPUTER, V50, P50, DOI 10.1109/MC.2017.162
   Huang QJ, 2019, ICCAD-IEEE ACM INT, DOI [10.1109/iccad45719.2019.8942048, 10.1109/vtcfall.2019.8891326]
   Khailany B., 2018, P 55 ACM ESDA IEEE D
   Mantovani P., 2021, P 39 INT C COMP AID, DOI [10.1145/3400302.3415753, DOI 10.1145/3400302.3415753]
   Mantovani P., 2021, SLD COLUMBIA ESP 202, DOI [10.5281/zenodo.4686096, DOI 10.5281/ZENODO.4686096]
   Shao Y., 2015, Research Infrastructures for Hardware Accelerators, DOI [10.2200/S00677ED1V01Y201511CAC034, DOI 10.2200/S00677ED1V01Y201511CAC034]
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
NR 13
TC 9
Z9 11
U1 2
U2 16
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2021
VL 41
IS 4
BP 8
EP 14
DI 10.1109/MM.2021.3073893
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TF2LI
UT WOS:000670543100003
DA 2024-07-18
ER

PT J
AU Skarlatos, D
   Darbaz, U
   Gopireddy, B
   Kim, NS
   Torrellas, J
AF Skarlatos, Dimitrios
   Darbaz, Umur
   Gopireddy, Bhargava
   Kim, Nam Sung
   Torrellas, Josep
TI BabelFish: Fusing Address Translations for Containers
SO IEEE MICRO
LA English
DT Article
AB Cloud computing has begun a transformation from using virtual machines to using containers. Containers are attractive because of their "build once, run anywhere" computing model and their minimal performance overhead. Cloud providers leverage the lean nature of containers to run hundreds of them or more on a few cores. Furthermore, containers enable the serverless paradigm, which involves the creation of short-lived processes. In this work, we identify that containerized environments create page translations that are extensively replicated across containers in the TLB and in page tables. The result is high TLB pressure and redundant kernel work during page table management. To remedy this situation, this article proposes BabelFish, a novel architecture to share page translations across containers in the TLB and in page tables. BabelFish reduces the mean and tail latency of containerized workloads, cold-start effects of function execution, and container bring-up time. This work also advocates for the need to provide more hardware support for containerized and serverless environments.
C1 [Skarlatos, Dimitrios; Darbaz, Umur; Gopireddy, Bhargava; Kim, Nam Sung; Torrellas, Josep] Univ Illinois, Champaign, IL 61820 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Skarlatos, D (corresponding author), Univ Illinois, Champaign, IL 61820 USA.
CR Burns B, 2016, 8 USENIX WORKSH HOT
   Ibryam B., 2017, Principles of Container-Based Application Design
   Klimovic A, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P427
   Marathe Y, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P449, DOI 10.1145/3123939.3124549
   Savage N, 2018, COMMUN ACM, V61, P15, DOI 10.1145/3171583
   Shahrad M, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P1063, DOI 10.1145/3352460.3358296
   Skarlatos D, 2020, ANN I S COM, P501, DOI 10.1109/ISCA45697.2020.00049
   TANG C., 2020, P 14 USENIX S OP SYS
NR 8
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 57
EP 62
DI 10.1109/MM.2021.3073194
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800009
DA 2024-07-18
ER

PT J
AU Galles, M
   Matus, F
AF Galles, Michael
   Matus, Francis
TI Pensando Distributed Services Architecture
SO IEEE MICRO
LA English
DT Article
AB The Pensando distributed services architecture is designed to provide programmable security, network, storage, and visibility services to a data center landscape growing in scale and complexity. This domain-specific architecture combines P4 packet processing pipelines with embedded ARM CPUs and hardware offload engines in a tightly coupled, cache coherent interconnect. Millions of flows are tracked by hardware and distributed to a combination of P4 programs, ARM processes, custom hardware engines, and PCIe based hosts and devices. There are currently 16- and 7-nm ASIC implementations of this distributed services architecture, future generations are in design.
C1 [Galles, Michael; Matus, Francis] Pensando Syst Inc, Milpitas, CA 95035 USA.
RP Galles, M (corresponding author), Pensando Syst Inc, Milpitas, CA 95035 USA.
OI Galles, Michael/0000-0002-4945-739X
CR [Anonymous], 2014, ACM SIGCOMM COMP COM
   [Anonymous], 2018, AZURE ACCELERATED NE
   Csikor L, 2020, IEEE ACM T NETWORK, V28, P275, DOI 10.1109/TNET.2019.2958762
NR 3
TC 3
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2021
VL 41
IS 2
BP 43
EP 49
DI 10.1109/MM.2021.3058560
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM3JI
UT WOS:000639559200008
DA 2024-07-18
ER

PT J
AU Kwon, H
   Chatarasi, P
   Sarkar, V
   Krishna, T
   Pellauer, M
   Parashar, A
AF Kwon, Hyoukjun
   Chatarasi, Prasanth
   Sarkar, Vivek
   Krishna, Tushar
   Pellauer, Michael
   Parashar, Angshuman
TI MAESTRO: A Data-Centric Approach to Understand Reuse, Performance, and
   Hardware Cost of DNN Mappings
SO IEEE MICRO
LA English
DT Article
DE Single-photon avalanche diodes; Hardware; Indexes; Arrays; Analytical
   models; Estimation; Buffer storage; Deep neural networks; Spatial
   accelerators; Dataflow; Cost modeling
AB The efficiency of an accelerator depends on three factors-mapping, deep neural network (DNN) layers, and hardware-constructing extremely complicated design space of DNN accelerators. To demystify such complicated design space and guide the DNN accelerator design for better efficiency, we propose an analytical cost model, MAESTRO. MAESTRO receives DNN model description and hardware resources information as a list, and mapping described in a data-centric representation we propose as inputs. The data-centric representation consists of three directives that enable concise description of mappings in a compiler-friendly form. MAESTRO analyzes various forms of data reuse in an accelerator based on inputs quickly and generates more than 20 statistics including total latency, energy, throughput, etc., as outputs. MAESTRO's fast analysis enables various optimization tools for DNN accelerators such as hardware design exploration tool we present as an example.
C1 [Kwon, Hyoukjun; Chatarasi, Prasanth; Sarkar, Vivek; Krishna, Tushar] Georgia Tech, Atlanta, GA 30332 USA.
   [Pellauer, Michael; Parashar, Angshuman] NVIDIA Corp, Santa Clara, CA USA.
C3 University System of Georgia; Georgia Institute of Technology; Nvidia
   Corporation
RP Kwon, H (corresponding author), Georgia Tech, Atlanta, GA 30332 USA.
EM hyoukjun@gatech.edu; cprasanth@gatech.edu; vsarkar@gatech.edu;
   tushar@ece.gatech.edu; mpellauer@nvida.com; aparashar@nvidia.com
RI Chatarasi, Prasanth/AAR-6378-2020
OI Chatarasi, Prasanth/0000-0002-0974-4001; Kwon,
   Hyoukjun/0000-0001-9824-1352
CR [Anonymous], 2009, HP LAB
   [Anonymous], 2017, NVDLA deep learning accelerator
   [Anonymous], 2014, P INT C LEARN REPR
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Ronneberger O, 2015, LECT NOTES COMPUT SC, V9351, P234, DOI 10.1007/978-3-319-24574-4_28
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Xie SN, 2017, PROC CVPR IEEE, P5987, DOI 10.1109/CVPR.2017.634
NR 15
TC 83
Z9 94
U1 2
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 20
EP 29
DI 10.1109/MM.2020.2985963
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100004
DA 2024-07-18
ER

PT J
AU Shen, YM
   Ji, TC
   Ferdman, M
   Milder, P
AF Shen, Yongming
   Ji, Tianchu
   Ferdman, Michael
   Milder, Peter
TI Argus: An End-to End Framework for Accelerating CNNs on FPGAs
SO IEEE MICRO
LA English
DT Article
AB In this article, we present Argus, an end-to-end framework for accelerating convolutional neural networks (CNNs) on field-programmable gate arrays (FPGAs) with minimum user effort. Argus uses state-of-the-art methods to auto-generate highly optimized CNN accelerator designs for FPGAs, and includes software for running an FPGA-backed CNN inference microservice.
C1 [Shen, Yongming] SUNY Stony Brook, Comp Sci, Stony Brook, NY 11794 USA.
   [Ferdman, Michael] SUNY Stony Brook, Comp Architecture Stony Brook COMPAS Lab, Comp Sci, Stony Brook, NY 11794 USA.
   [Ji, Tianchu; Milder, Peter] SUNY Stony Brook, Elect & Comp Engn, Stony Brook, NY 11794 USA.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Stony Brook; State University of New York (SUNY) System; State
   University of New York (SUNY) Stony Brook; State University of New York
   (SUNY) System; State University of New York (SUNY) Stony Brook
RP Shen, YM (corresponding author), SUNY Stony Brook, Comp Sci, Stony Brook, NY 11794 USA.
EM yoshen@cs.stonybrook.edu; tianchu.ji@stonybrook.edu;
   mferdman@cs.stonybrook.edu; peter.milder@stonybrook.edu
RI Ferdman, Mike/IZD-5758-2023; Ji, Tianchu/DRI-3894-2022
OI Ji, Tianchu/0000-0002-1976-7469
CR [Anonymous], PROC CVPR IEEE
   [Anonymous], ARXIV160207360
   [Anonymous], P 49 ANN IEEE ACM IN
   [Anonymous], INT C NEUR INT PROC
   [Anonymous], 2015, PROC 3 INT C LEARNIN
   Shen YM, 2018, I C FIELD PROG LOGIC, P101, DOI 10.1109/FPL.2018.00026
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Shen YM, 2017, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2017.47
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 10
TC 6
Z9 6
U1 0
U2 16
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 17
EP 25
DI 10.1109/MM.2019.2930607
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600004
DA 2024-07-18
ER

PT J
AU Davidson, S
   Xie, SL
   Torng, C
   Al-Hawaj, K
   Rovinski, A
   Ajayi, T
   Vega, L
   Zhao, C
   Zhao, R
   Dai, S
   Amarnath, A
   Veluri, B
   Gao, P
   Rao, A
   Liu, G
   Gupta, RK
   Zhang, ZR
   Dreslinski, RG
   Batten, C
   Taylor, MB
AF Davidson, Scott
   Xie, Shaolin
   Torng, Christopher
   Al-Hawaj, Khalid
   Rovinski, Austin
   Ajayi, Tutu
   Vega, Luis
   Zhao, Chun
   Zhao, Ritchie
   Dai, Steve
   Amarnath, Aporva
   Veluri, Bandhav
   Gao, Paul
   Rao, Anuj
   Liu, Gai
   Gupta, Rajesh K.
   Zhang, Zhiru
   Dreslinski, Ronald G.
   Batten, Christopher
   Taylor, Michael Bedford
TI The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast
   Architectures and Design Methodologies for Fast Chips
SO IEEE MICRO
LA English
DT Article
AB Rapidly emerging workloads require rapidly developed chips. The Celerity 16-nm open-source SoC was implemented in nine months using an architectural trifecta to minimize development time: a general-purpose tier comprised of open-source Linux-capable RISC-V cores, a massively parallel tier comprised of a RISC-V tiled manycore array that can be scaled to arbitrary sizes, and a specialization tier that uses high-level synthesis (HLS) to create an algorithmic neural-network accelerator. These tiers are tied together with an efficient heterogeneous remote store programming model on top of a flexible partial global address space memory system.
C1 [Davidson, Scott; Xie, Shaolin; Vega, Luis; Zhao, Chun; Gao, Paul] Bespoke Silicon Grp, Univ Washington Div, Seattle, WA 98195 USA.
   [Rao, Anuj] Univ Calif San Diego Div, Bespoke Silicon Grp, La Jolla, CA USA.
   [Taylor, Michael Bedford] Univ Washington, Bespoke Silicon Grp, Seattle, WA 98195 USA.
   [Taylor, Michael Bedford] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
   [Taylor, Michael Bedford] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA.
   [Torng, Christopher; Al-Hawaj, Khalid; Zhao, Ritchie; Dai, Steve; Liu, Gai] Cornell Univ, Ithaca, NY 14853 USA.
   [Zhang, Zhiru; Batten, Christopher] Cornell Univ, Elect & Comp Engn, Ithaca, NY 14853 USA.
   [Rovinski, Austin; Ajayi, Tutu; Amarnath, Aporva; Dreslinski, Ronald G.] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Gupta, Rajesh K.] Univ Calif San Diego, Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 University of Washington; University of Washington Seattle; University
   of Washington; University of Washington Seattle; University of
   Washington; University of Washington Seattle; Cornell University;
   Cornell University; University of Michigan System; University of
   Michigan; University of California System; University of California San
   Diego
RP Davidson, S (corresponding author), Bespoke Silicon Grp, Univ Washington Div, Seattle, WA 98195 USA.
EM stdavids@cs.washington.edu; shaolin@cs.washington.edu;
   clt67@cor-nell.edu; ka429@cor-nell.edu; rovin-ski@umich.edu;
   ajayi@umich.edu; vegaluis@cs.washington.edu; chunzhao@uw.edu;
   rz252@cornell.edu; sxdai@sandia.gov; aporvaa@umich.edu;
   bandhav.veluri00@gmail.com; gaozihou1@gmail.com; anr044@eng.ucsd.edu;
   gl387@cornell.edu; rgupta@ucsd.edu; zhiruz@cornell.edu;
   rdreslin@umich.edu; cbatten@cornell.edu; profmbt@uw.edu
RI Zhao, Ritchie/AEA-0740-2022; Liu, Gai/AAI-8765-2021; Xie,
   Shaolin/U-8703-2019; Gupta, Raju/AAI-9979-2020; Zhao,
   Chunnong/C-2403-2013
OI Zhao, Chun/0000-0003-1689-6000; Torng, Christopher/0000-0002-2385-619X;
   Zhang, Zhiru/0000-0002-0778-0308; Batten,
   Christopher/0000-0002-2835-667X
FU DARPA CRAFT [HR0011-16-C-0037]; NSF CRI [1059333, 1512937]; NSF SaTC
   [1563767, 1565446]; NSF XPS [1337240]; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1059333] Funding
   Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1337240] Funding Source: National Science Foundation
FX This research was supported in part by DARPA CRAFT Award
   HR0011-16-C-0037 and NSF CRI Award #1059333, NSF CRI Award #1512937, NSF
   SaTC Award #1563767, NSF SaTC Award #1565446, and NSF XPS Award
   #1337240. We thank Synopsys, Cadence, and Mentor for electronic design
   automation (EDA) tool donations, ARM for physical IP donations, and
   Xilinx for both EDA tool and FPGA development board donations. We
   acknowledge the University of California, Berkeley's contributions to
   forming the RISC-V ecosystem, for RoCC, and for developing the Rocket
   chip SoC generator. We thank Ian Galton, Patrick Mercier, Loai Salem,
   and Julian Puscar for their work on the analog subsystems of the chip.
   We thank the many contributors to the open-source RISC-V software and
   hardware ecosystem.
CR Ajayi Tutu, 2017, HOT CHIPS S HIGH PER
   [Anonymous], 2016, BINARIZED NEURAL NET
   [Anonymous], 2017, FPGA
   Hoffmann H., 2010, HIPEAC
   Lee Y., 2016, IEEE MICRO, V36
   Olofsson A., 2008, EPIPHANY ARCHITECTUR
   Taylor M. B., 2018, DES AUT C
   Taylor M.B., 2002, IEEE MICRO
NR 8
TC 53
Z9 68
U1 3
U2 34
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2018
VL 38
IS 2
BP 30
EP 41
DI 10.1109/MM.2018.022071133
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD8BG
UT WOS:000430736600003
DA 2024-07-18
ER

PT J
AU Dean, J
   Patterson, D
   Young, C
AF Dean, Jeff
   Patterson, David
   Young, Cliff
TI A New Golden Age in Computer Architecture: Empowering the
   Machine-Learning Revolution
SO IEEE MICRO
LA English
DT Article
ID DEEP NEURAL-NETWORKS
AB The end of Moore's law and Dennard scaling has led to the end of rapid improvement in general-purpose program performance. Machine learning (ML), and in particular deep learning, is an attractive alternative for architects to explore. It has recently revolutionized vision, speech, language understanding, and many other fields, and it promises to help with the grand challenges facing our society. The computation at its core is low-precision linear algebra. Thus, ML is both broad enough to apply to many domains and narrow enough to benefit from domain-specific architectures, such as Google's Tensor Processing Unit (TPU). Moreover, the growth in demand for ML computing exceeds Moore's law at its peak, just as it is fading. Hence, ML experts and computer architects must work together to design the computing systems required to deliver on the potential of ML. This article offers motivation, suggestions, and warnings to computer architects on how to best contribute to the ML revolution.
C1 [Dean, Jeff; Patterson, David; Young, Cliff] Google Brain, Mountain View, CA 94039 USA.
C3 Google Incorporated
RP Dean, J (corresponding author), Google Brain, Mountain View, CA 94039 USA.
EM jeff@google.com; davidpatterson@google.com; cliffy@google.com
CR Abadi M., 2015, TENSORFLOW LARGE SCA
   [Anonymous], 2015, COMPUT SCI, DOI DOI 10.4140/TCP.N.2015.249
   [Anonymous], T ASSOC COMPUT LING
   [Anonymous], BLOOMBERG TECHNOLOGY
   [Anonymous], CLOUD TPUS GOOGLES 2
   [Anonymous], 2014, NEURAL TURING MACHIN
   [Anonymous], 2015, P INT C LEARN REPR
   [Anonymous], OUTRAGEOUSLY LARGE N
   [Anonymous], WHAT IVE LEARNED NEU
   [Anonymous], 2017, PYTORCH
   Goyal P., 2017, ACCURATE LARGE MINIB
   Graves A, 2016, NATURE, V538, P471, DOI 10.1038/nature20101
   Gulshan V, 2016, JAMA-J AM MED ASSOC, V316, P2402, DOI 10.1001/jama.2016.17216
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hennessy John L, 2018, COMPUTER ARCHITECTUR, VSixth
   Hinton G, 2012, IEEE SIGNAL PROC MAG, V29, P82, DOI 10.1109/MSP.2012.2205597
   Ioffe S., 2015, P INT C LEARN REPR S
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Liu Y., 2017, DETECTING CANCER MET
   Olczak J, 2017, ACTA ORTHOP, V88, P581, DOI 10.1080/17453674.2017.1344459
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Szegedy C., 2015, P IEEE C COMP VIS PA, P1
   Szegedy C., 2015, RETHINKING INCEPTION
   Weston J., 2015, 3 INT C LEARN REPR I
   Wu Y, 2016, arXiv, P1
   You Y., 2017, 100-epoch imagenet training with alexnet in 24 minutes
   Zeiler MD, 2013, INT CONF ACOUST SPEE, P3517, DOI 10.1109/ICASSP.2013.6638312
   Zoph B., 2017, P 5 INT C LEARN REPR
NR 31
TC 99
Z9 117
U1 0
U2 25
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2018
VL 38
IS 2
BP 21
EP 29
DI 10.1109/MM.2018.112130030
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD8BG
UT WOS:000430736600002
DA 2024-07-18
ER

PT J
AU Colin, A
   Harvey, G
   Sample, AP
   Lucia, B
AF Colin, Alexei
   Harvey, Graham
   Sample, Alanson P.
   Lucia, Brandon
TI AN ENERGY-AWARE DEBUGGER FOR INTERMITTENTLY POWERED SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB Development and debugging support is a prerequisite for the adoption of intermittently operating energy-harvesting computers. This work identifies and characterizes intermittence-specific debugging challenges that are unaddressed by existing debugging solutions. This work addresses these challenges with the Energy-Interference-Free Debugger (EDB), the first debugging solution for intermittent systems. This article describes EDB's co-designed hardware and software implementation and shows its value in several debugging tasks on a real RF-powered energy-harvesting device.
C1 [Colin, Alexei; Lucia, Brandon] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [Harvey, Graham] Walt Disney Imagineering, Show Elect Engn, Glendale, CA USA.
   [Sample, Alanson P.] Disney Res Pittsburgh, Lab Director & Principal Res Scientist, Wireless Syst Grp, Pittsburgh, PA USA.
C3 Carnegie Mellon University
RP Colin, A (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
EM acolin@andrew.cmu.edu; graham.n.harvey@disney.com;
   alanson.sample@disneyresearch.com; blucia@ece.cmu.edu
CR Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Buettner M., 2011, P 8 USENIX C NETWORK, P197
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Gollakota S, 2014, COMPUTER, V47, P32, DOI 10.1109/MC.2013.404
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Ma KS, 2015, INT S HIGH PERF COMP, P526, DOI 10.1109/HPCA.2015.7056060
   Mitcheson PD, 2008, P IEEE, V96, P1457, DOI 10.1109/JPROC.2008.927494
   Paradiso JA, 2005, IEEE PERVAS COMPUT, V4, P18, DOI 10.1109/MPRV.2005.9
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Sundaram V, 2013, ACM T SENSOR NETWORK, V9, DOI 10.1145/2489253.2489255
   Yang J, 2007, SENSYS'07: PROCEEDINGS OF THE 5TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P189
NR 12
TC 10
Z9 11
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 116
EP 125
DI 10.1109/MM.2017.48
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400014
DA 2024-07-18
ER

PT J
AU Khazraee, M
   Gutierrez, LV
   Magaki, I
   Taylor, MB
AF Khazraee, Moein
   Gutierrez, Luis Vega
   Magaki, Ikuo
   Taylor, Michael Bedford
TI SPECIALIZING A PLANET'S COMPUTATION: ASIC CLOUDS
SO IEEE MICRO
LA English
DT Article
AB ASIC Clouds, a natural evolution to CPU- and GPU-based clouds, are purpose-built datacenters filled with ASIC accelerators. ASIC Clouds may seem improbable due to high non-recurring engineering (NRE) costs and ASIC inflexibility, but large-scale Bitcoin ASIC Clouds already exist. This article distills lessons from these primordial ASIC Clouds and proposes new planet-scale YouTube-style video-transcoding and Deep Learning ASIC clouds, showing superior total cost of ownership. ASIC Cloud NRE and economics are also examined.
C1 [Khazraee, Moein; Gutierrez, Luis Vega; Magaki, Ikuo] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
   [Taylor, Michael Bedford] Univ Calif San Diego, San Diego, CA 92103 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California San Diego
RP Khazraee, M (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
EM mkhazraee@ucsd.edu; lvgutierrez@ucsd.edu; ikuo.magaki@icloud.com;
   profmbt@uw.edu
FU NSF [1228992, 1563767, 1565446]; STARnet's Center for Future
   Architectures Research - MARCO; STARnet's Center for Future
   Architectures Research - DARPA; Direct For Computer & Info Scie &
   Enginr; Division Of Computer and Network Systems [1228992, 1565446]
   Funding Source: National Science Foundation; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1563767]
   Funding Source: National Science Foundation
FX This work was partially supported by NSF awards 1228992, 1563767, and
   1565446, and by STARnet's Center for Future Architectures Research, a
   SRC program sponsored by MARCO and DARPA.
CR Goulding-Hotta N, 2011, IEEE MICRO, V31, P86, DOI 10.1109/MM.2011.18
   Khazraee M, 2017, ACM SIGPLAN NOTICES, V52, P511, DOI 10.1145/3093336.3037749
   Magaki I, 2016, CONF PROC INT SYMP C, P178, DOI 10.1109/ISCA.2016.25
   Taylor M. B., 2013, P INT C COMP ARCH SY, P1, DOI [10.1109/CASES.2013.6662520, DOI 10.1109/CASES.2013.6662520]
   Taylor MB, 2013, IEEE MICRO, V33, P8, DOI 10.1109/MM.2013.90
NR 5
TC 2
Z9 4
U1 1
U2 21
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 62
EP 69
DI 10.1109/MM.2017.49
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400008
DA 2024-07-18
ER

PT J
AU Abadal, S
   Sheinman, B
   Katz, O
   Markish, O
   Elad, D
   Fournier, Y
   Roca, D
   Hanzich, M
   Houzeaux, G
   Nemirovsky, M
   Alarcón, E
   Cabellos-Aparicio, A
AF Abadal, Sergi
   Sheinman, Benny
   Katz, Oded
   Markish, Ofer
   Elad, Danny
   Fournier, Yvan
   Roca, Damian
   Hanzich, Mauricio
   Houzeaux, Guillaume
   Nemirovsky, Mario
   Alarcon, Eduard
   Cabellos-Aparicio, Albert
TI BROADCAST-ENABLED MASSIVE MULTICORE ARCHITECTURES: A WIRELESS RF
   APPROACH
SO IEEE MICRO
LA English
DT Article
ID ON-CHIP; COMMUNICATION; INTERCONNECT
AB Novel interconnect technologies offer solutions to on-chip communication scalability problems. This article outlines the prospects of wireless on-chip communication technologies pointing toward low-latency and energy-efficient broadcast even in large-scale chip multiprocessors. It also discusses the challenges and potential impact of adopting these technologies as key enablers of unconventional hardware architectures and algorithmic approaches to significantly improve the performance, energy efficiency, scalability, and programmability of many-core chips.
C1 [Abadal, Sergi; Alarcon, Eduard; Cabellos-Aparicio, Albert] Univ Politecn Cataluna, NaNoNetworking Ctr, Catalonia, Spain.
   [Sheinman, Benny; Katz, Oded; Markish, Ofer; Elad, Danny] IBM Res Haifa, MmWave Technol Grp, Haifa, Israel.
   [Fournier, Yvan] EDF, R&D, London, England.
   [Roca, Damian; Hanzich, Mauricio; Houzeaux, Guillaume; Nemirovsky, Mario] Barcelona Supercomp Ctr, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS)
RP Abadal, S (corresponding author), Univ Politecn Cataluna, NaNoNetworking Ctr, Catalonia, Spain.
EM abadal@ac.upc.edu; bennys@il.ibm.com; katzo@il.ibm.com;
   oferma@il.ibm.com; dannye@il.ibm.com; yvan.fournier@edf.fr;
   damian.roca@bsc.es; mauricio.hanzich@bsc.es; guillaume.houzeaux@bsc.es;
   mario.nemirovsky@bsc.es; eduard.alarcon@upc.edu; acabello@ac.upc.edu
RI Cabellos-Aparicio, Alberto/D-4854-2014; Abadal, Sergi/L-6004-2014;
   Alarcón, Eduard/AAH-7555-2021; Houzeaux, Guillaume/D-4950-2012; Hanzich,
   Mauricio/G-4334-2015
OI Cabellos-Aparicio, Alberto/0000-0001-9329-7584; Abadal,
   Sergi/0000-0003-0941-0260; Houzeaux, Guillaume/0000-0002-2592-1426;
   Hanzich, Mauricio/0000-0003-4460-1118; Roca, Damian/0000-0003-3077-6187
FU Intel Student Honor Program; Samsung Global Research Outreach Program
FX We acknowledge support from the Intel Student Honor Program and the
   Samsung Global Research Outreach Program.
CR Abadal S., 2015, IEEE ACM T NETWORKIN, V23
   Abadal S, 2013, IEEE COMMUN MAG, V51, P137, DOI 10.1109/MCOM.2013.6658665
   Chang MCF, 2001, P IEEE, V89, P456, DOI 10.1109/5.920578
   Daya BK, 2014, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2014.6853232
   Glaab D, 2010, APPL PHYS LETT, V96, DOI 10.1063/1.3292016
   Hou D., 2011, P EL DES ADV PACK SY, P130
   Karkar AJ, 2013, IET COMPUT DIGIT TEC, V7, P294, DOI 10.1049/iet-cdt.2013.0030
   Kim J, 2012, IEEE J EM SEL TOP C, V2, P124, DOI 10.1109/JETCAS.2012.2201031
   Klein B., 2013, P INT SEM C DRESD GR, DOI [10.1109/ISCDG.2013.6656309, DOI 10.1109/ISCDG.2013.6656309]
   Löhner R, 2011, INT J NUMER METH ENG, V87, P2, DOI 10.1002/nme.2932
   Oh J, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P105
   Psota J, 2010, IEEE INT SYMP CIRC S, P3325, DOI 10.1109/ISCAS.2010.5537892
   Vantrease D, 2011, INT S HIGH PERF COMP, P132, DOI 10.1109/HPCA.2011.5749723
   Wu YQ, 2013, P IEEE, V101, P1620, DOI 10.1109/JPROC.2013.2260311
   Yu XM, 2014, IEEE DES TEST, V31, P19, DOI 10.1109/MDAT.2014.2322995
NR 15
TC 30
Z9 30
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2015
VL 35
IS 5
BP 52
EP 61
DI 10.1109/MM.2015.123
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV7MZ
UT WOS:000364459300007
OA Green Published
DA 2024-07-18
ER

PT J
AU Nemirovsky, D
   Markovic, N
   Unsal, O
   Valero, M
   Cristal, A
AF Nemirovsky, Daniel
   Markovic, Nikola
   Unsal, Osman
   Valero, Mateo
   Cristal, Adrian
TI REIMAGINING HETEROGENEOUS COMPUTING: A FUNCTIONAL INSTRUCTION-SET
   ARCHITECTURE COMPUTING MODEL
SO IEEE MICRO
LA English
DT Article
AB THE AUTHORS DEMONSTRATE HOW THE FUNCTIONAL ABSTRACTION LEVEL DETERMINES THE CAPABILITY AND VARIETY OF A PROCESSOR'S FUNCTIONAL UNITS AND ACCELERATORS, THEREBY RESTRICTING ITS DEGREE OF HETEROGENEITY. COMBINING CURRENT HETEROGENEOUS TECHNIQUES WITH SOFTWARE ABSTRACTION CONCEPTS, THE AUTHORS PROPOSE A NEW FUNCTIONAL INSTRUCTION-SET ARCHITECTURE (F-ISA), WHICH RAISES THE FUNCTIONAL ABSTRACTION LEVEL OF MACHINE INSTRUCTIONS AND OFFERS GREATER HETEROGENEITY, RESULTING IN LATENCY, MEMORY FOOTPRINT, AND POWER/PERFORMANCE GAINS.
C1 [Nemirovsky, Daniel; Markovic, Nikola; Unsal, Osman; Cristal, Adrian] Barcelona Supercomp Ctr, Comp Architecture Parallel Paradigms Grp, Barcelona, Spain.
   [Valero, Mateo] Barcelona Supercomp Ctr, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya; Barcelona Supercomputer
   Center (BSC-CNS)
RP Nemirovsky, D (corresponding author), Barcelona Supercomp Ctr, Comp Architecture Parallel Paradigms Grp, Barcelona, Spain.
EM daniel.nemirovsky@bsc.es; nikola.markovic@bsc.es; osman.unsal@bsc.es;
   mateo.valero@bsc.es; adrian.cristal@bsc.es
RI Cristal, Adrian/AAL-9102-2020; Cristal, Adrian/O-9821-2015; Valero,
   Mateo/L-5709-2014; UNSAL, OSMAN/B-9161-2016
OI Cristal, Adrian/0000-0003-1277-9296; Valero, Mateo/0000-0003-2917-2482;
   UNSAL, OSMAN/0000-0002-0544-9697
CR Adve V, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P205
   Adve V., 2012, P 4 US WORKSH HOT TO
   [Anonymous], CELL BROADB ENG ARCH
   Asanovic K., 2006, Tech. Rep. UCB/EECS-2006-183
   Ayguade E., 2009, INT WORKSH OPENMP
   Bellens P., 2006, P 2006 ACMIEEE C SUP, P5
   Duran A, 2009, INT J PARALLEL PROG, V37, P292, DOI 10.1007/s10766-009-0101-1
   Fatahalian K., 2006, SC 06, P83
   GOKHALE M, 1995, COMPUTER, V28, P23, DOI 10.1109/2.375174
   Greenhalgh P., 2011, EE TIMES
   HARLAND D, 1991, REKURSIV OBJECT ORIE
   Joao J.A., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, P154, DOI DOI 10.1145/2508148.2485936
   Khubaib, 2012, INT SYMP MICROARCH, P305, DOI 10.1109/MICRO.2012.36
   OConnor JM, 1997, IEEE MICRO, V17, P45, DOI 10.1109/40.592314
   Planas J, 2009, INT J HIGH PERFORM C, V23, P284, DOI 10.1177/1094342009106195
   Smith J. E., 1988, Proceedings of the 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors - ICCD '88 (Cat. No.88CH2643-5), P307, DOI 10.1109/ICCD.1988.25712
   Smith JE, 1999, INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, P77, DOI 10.1109/IWIA.1998.779076
   SMITH JE, 1982, P 9 ANN S COMP ARCH, P112
   TRELEAVEN P, 1991, LECT NOTES COMPUT SC, V505, P25, DOI 10.1007/BFb0035094
   Ungar D., 1984, 11th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No. 84CH2051-1), P188, DOI 10.1145/800015.808182
   Van Craeynest K, 2012, CONF PROC INT SYMP C, P213, DOI 10.1109/ISCA.2012.6237019
   Witten I. H., 1983, Software & Microsystems, V2, P29, DOI 10.1049/sm.1983.0013
NR 22
TC 0
Z9 0
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2015
VL 35
IS 5
BP 6
EP 14
DI 10.1109/MM.2015.109
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV7MZ
UT WOS:000364459300003
DA 2024-07-18
ER

PT J
AU Delimitrou, C
   Kozyrakis, C
AF Delimitrou, Christina
   Kozyrakis, Christos
TI QUALITY-OF-SERVICE-AWARE SCHEDULING IN HETEROGENEOUS DATACENTERS WITH
   PARAGON
SO IEEE MICRO
LA English
DT Article
AB PARAGON, AN ONLINE, SCALABLE DATACENTER SCHEDULER, ENABLES BETTER CLUSTER UTILIZATION AND PER-APPLICATION QUALITY-OF-SERVICE GUARANTEES BY LEVERAGING DATA MINING TECHNIQUES THAT FIND SIMILARITIES BETWEEN KNOWN AND NEW APPLICATIONS. FOR A 2,500-WORKLOAD SCENARIO, PARAGON PRESERVES PERFORMANCE CONSTRAINTS FOR 91 PERCENT OF APPLICATIONS, WHILE SIGNIFICANTLY IMPROVING UTILIZATION. IN COMPARISON, A BASELINE LEAST-LOADED SCHEDULER ONLY PROVIDES SIMILAR GUARANTEES FOR 3 PERCENT OF WORKLOADS.
C1 [Delimitrou, Christina; Kozyrakis, Christos] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
   [Kozyrakis, Christos] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
C3 Stanford University; Stanford University
RP Delimitrou, C (corresponding author), Gates Hall,353 Serra Mall,Room 316, Stanford, CA 94305 USA.
EM cdel@stanford.edu
FU Google-directed research grant on energy-proportional computing;
   Stanford Graduate Fellowship
FX We sincerely thank John Ousterhout, Mendel Rosenblum, Byung-Gon Chun,
   Daniel Sanchez, Jacob Leverich, David Lo, and the anonymous reviewers
   for their feedback on earlier versions of this manuscript. This work was
   partially supported by a Google-directed research grant on
   energy-proportional computing. Christina Delimitrou was supported by a
   Stanford Graduate Fellowship.
CR [Anonymous], 2011, P 2 ACM S CLOUD COMP
   Azizi O, 2010, CONF PROC INT SYMP C, P26, DOI 10.1145/1816038.1815967
   Barroso L.A., 2011, Warehouse-scale computing: Entering the teenage decade
   Bell R., 2007, The BellKor 2008 Solution to the Netflix Prize
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Craeynest K., 2012, P 39 ANN INT S COMP, P213
   Delimitrou C, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2556583
   Delimitrou C, 2013, I S WORKL CHAR PROC, P23, DOI 10.1109/IISWC.2013.6704667
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Hindman Benjamin., 2011, Proceedings of the Eighth USENIX Conference on Networked Systems Design and Implementation, NSDI'11, P22
   Kozyrakis C, 2010, IEEE MICRO, V30, P8, DOI 10.1109/MM.2010.73
   Mars J, 2011, INT SYMP MICROARCH, P248
   Mars J, 2011, IEEE COMPUT ARCHIT L, V10, P29, DOI 10.1109/L-CA.2011.14
   Meisner D, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P319, DOI 10.1145/2024723.2000103
   Nathuji R., 2007, Autonomic Computing, P5
   Rabaey J., 2011, P IEEE INT SOL STAT, DOI DOI 10.1109/ISSCC.2011.5746206
   Rajaraman Anand, 2011, Mining of Massive Datasets
   Shelepov Daniel, 2009, Operating Systems Review, V43, P66, DOI 10.1145/1531793.1531804
   Vasic N., 2012, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '12, P423
   Vasic N, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P423
NR 20
TC 16
Z9 19
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 17
EP 30
DI 10.1109/MM.2014.7
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100004
DA 2024-07-18
ER

PT J
AU Zahir, R
   Ewert, M
   Seshadri, H
AF Zahir, Rumi
   Ewert, Mark
   Seshadri, Hari
TI THE MEDFIELD SMARTPHONE: INTEL ARCHITECTURE IN A HANDHELD FORM FACTOR
SO IEEE MICRO
LA English
DT Article
DE System-on-chip; Batteries; Androids; Humanoid robots; Connectors;
   Process control; Cameras; low-power design; Intel; Medfield; smartphone;
   system-on-a-chip; SoC; Android; Atom
AB Medfield is the first intel smartphone platform to offer an intel architecture processor in a handheld device by using the intel hi-k 32-nm process technology to deliver a compelling user experience within low power constraints. The authors discuss platform and system-on-a-chip (soc) design constraints and the hardware and software power-management techniques that let the product meet smartphone-compatible battery life targets.
C1 [Zahir, Rumi; Ewert, Mark; Seshadri, Hari] Intel Corp, Santa Clara, CA 95054 USA.
C3 Intel Corporation
RP Zahir, R (corresponding author), Intel Corp, 3600 Juliette Lane, Santa Clara, CA 95054 USA.
EM rumi.zahir@intel.com
CR [Anonymous], 2011, IMAGINATION TECH NOV
   [Anonymous], 2004, INTEL            MAR
   [Anonymous], 2012, INTEL            JAN
   Gerosa G, 2009, IEEE J SOLID-ST CIRC, V44, P73, DOI 10.1109/JSSC.2008.2007170
   Jan C.H., 2009, P IEEE INT EL DEV M, P281
   Klug B., 2012, ANANDTECH       0425
   Smith M., 2012, ENGAGDET        1004
NR 7
TC 6
Z9 8
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2013
VL 33
IS 6
BP 38
EP 46
DI 10.1109/MM.2013.22
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 279ER
UT WOS:000328943700006
DA 2024-07-18
ER

PT J
AU Palframan, DJ
   Kim, NS
   Lipasti, MH
AF Palframan, David J.
   Kim, Nam Sung
   Lipasti, Mikko H.
TI RESILIENT HIGH-PERFORMANCE PROCESSORS WITH SPARE RIBS
SO IEEE MICRO
LA English
DT Article
ID IMPACT
AB This processor design incorporates bit-sliced redundancy along the data path, making it possible to tolerate defects without hurting performance, because the same bit offset is left unused throughout the execution core. This design enhances performance by avoiding slow critical paths created by random delay variations. Adding just one bit slice reduces the delay overhead of random process variations by 10 percent while providing fault tolerance for 15 percent of the execution core.
C1 [Palframan, David J.; Kim, Nam Sung] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI USA.
   [Lipasti, Mikko H.] Univ Wisconsin Madison, Madison, WI USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Palframan, DJ (corresponding author), 1415 Engn Dr, Madison, WI 53705 USA.
EM palframan@wisc.edu
FU Advanced Micro Devices; IBM; National Science Foundation [CCF-1116450,
   CCF-095360, CCF-1016262]; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [1016262] Funding
   Source: National Science Foundation
FX This work was supported in part by generous grants from Advanced Micro
   Devices, IBM, and the National Science Foundation (CCF-1116450,
   CCF-095360, and CCF-1016262). Nam Sung Kim has financial interest in
   AMD.
CR [Anonymous], 2009, HP LAB
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Chun E, 2008, INT SYMP MICROARCH, P411, DOI 10.1109/MICRO.2008.4771809
   Liang XY, 2006, INT SYMP MICROARCH, P504
   Palframan D.J., 2012, PROC IEEEIFIP INT C, P1
   Sarangi S, 2008, INT SYMP MICROARCH, P423, DOI 10.1109/MICRO.2008.4771810
   Shivakumar P, 2003, PR IEEE COMP DESIGN, P481, DOI 10.1109/ICCD.2003.1240944
   Tiwari A, 2007, CONF PROC INT SYMP C, P323, DOI 10.1145/1273440.1250703
   Tschanz J., 2002, P INT SOL STAT CIRC, P422
NR 9
TC 2
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2013
VL 33
IS 4
BP 26
EP 34
DI 10.1109/MM.2013.72
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199RZ
UT WOS:000323014300005
DA 2024-07-18
ER

PT J
AU Bojnordi, MN
   Ipek, E
AF Bojnordi, Mandi Nazm
   Ipek, Engin
TI PROGRAMMABLE DDRX CONTROLLERS
SO IEEE MICRO
LA English
DT Article
AB Making modern memory controllers programmable improves their versatility and efficiency. However, the stringent latency and throughput requirements of modern DDRX (Double Data Rate Memory Interface Technology) devices have rendered such programmability largely impractical, confining DDRX controllers to fixed-function hardware. Pardis is the first programmable memory controller that can meet these challenges and thus satisfy the performance requirements of a high-speed ddrx interface.
C1 [Bojnordi, Mandi Nazm] Univ Rochester, Rochester, NY 14627 USA.
   [Ipek, Engin] Univ Rochester, Dept Comp Sci, Rochester, NY 14627 USA.
   [Ipek, Engin] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA.
C3 University of Rochester; University of Rochester; University of
   Rochester
RP Bojnordi, MN (corresponding author), Univ Rochester, CSB Room 401, Rochester, NY 14627 USA.
EM bojnordi@ece.rochester.edu
FU NSF [CCF-1217418]
FX This work was supported in part by NSF grant CCF-1217418.
CR AGARWAL A, 1995, ACM COMP AR, P2, DOI 10.1109/ISCA.1995.524544
   [Anonymous], 2010, DDR3 SDRAM Specification
   Bojnordi MN, 2012, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2012.6237002
   Carter J, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P70, DOI 10.1109/HPCA.1999.744334
   Firoozshahian A, 2009, CONF PROC INT SYMP C, P406, DOI 10.1145/1555815.1555805
   Hur Ibrahim, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P305, DOI 10.1109/HPCA.2008.4658648
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   Kornaros G, 2003, DES AUT CON, P54
   Kuskin J., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P302, DOI 10.1109/ISCA.1994.288140
   Martin J, 2009, PROC EUR SOLID-STATE, P349
   Micron Technology, 2006, TN 29 01 INCR NAND F
   Mutlu O., 2008, Proceedings of the 35th Annual International Symposium on Com- puter Architecture, P32
   Pong F, 1998, IEEE T COMPUT, V47, P135, DOI 10.1109/12.656100
   Reinhardt S. K., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P325, DOI 10.1109/ISCA.1994.288138
   Renau J., 2005, SESC Simulator
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Stuecheli J., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P375, DOI 10.1109/MICRO.2010.22
   Yoongu Kim, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P65, DOI 10.1109/MICRO.2010.51
   Zhang Z, 2000, INT SYMP MICROARCH, P32, DOI 10.1109/MICRO.2000.898056
NR 19
TC 0
Z9 0
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 106
EP 115
DI 10.1109/MM.2013.29
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900013
DA 2024-07-18
ER

PT J
AU Arora, M
   Nath, S
   Mazumdar, S
   Baden, SB
   Tullsen, DM
AF Arora, Manish
   Nath, Siddhartha
   Mazumdar, Subhra
   Baden, Scott B.
   Tullsen, Dean M.
TI REDEFINING THE ROLE OF THE CPU IN THE ERA OF CPU-GPU INTEGRATION
SO IEEE MICRO
LA English
DT Article
AB In an integrated CPU-GPU system, the CPU executes code that is profoundly different than in past CPU-only environments. This new code's characteristics should drive future CPU design and architecture. Post-GPU code has lower instruction-level parallelism, more difficult branch prediction, and loads and stores that are significantly harder to predict. Post-GPU code exhibits much smaller gains from the availability of multiple cores, owing to reduced thread-level parallelism.
C1 [Arora, Manish; Baden, Scott B.; Tullsen, Dean M.] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Nath, Siddhartha] Univ Calif San Diego, VLSI CAD Lab, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California San Diego
RP Arora, M (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr,0404, La Jolla, CA 92093 USA.
EM marora@eng.ucsd.edu
RI Nath, Siddhartha/GXF-4952-2022
OI Tullsen, Dean/0000-0003-3174-9316
FU NSF [CCF-1018356]; AMD; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [1018356] Funding
   Source: National Science Foundation
FX This work was funded in part by NSF grant CCF-1018356 and a grant from
   AMD.
CR [Anonymous], 2009, NVIDIAS NEXT GEN CUD
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Collins J, 2002, INT SYMP MICROARCH, P62, DOI 10.1109/MICRO.2002.1176239
   Cooksey R, 2002, ACM SIGPLAN NOTICES, V37, P279, DOI 10.1145/605432.605427
   Cristal A., 2004, ACM Trans. Archit. Code Optim, V1, P389
   Goodrum M.A., 2010, INT S COMP ARCH, P139
   Gutierrez E, 2007, ELE COM ENG, P121
   Harish S.C., 2011, J WISDOM BASED COMPU, P43
   Hoste K, 2007, IEEE MICRO, V27, P63, DOI 10.1109/MM.2007.56
   Hwu W.M., 2007, HOT CHIPS, V19
   JOSEPH D, 1997, P 24 ANN INT S COMP, P252
   Kolb C., 2005, GPU GEMS
   Kumar R., 2006, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, PACT '06, P23
   Lee VW, 2010, CONF PROC INT SYMP C, P451, DOI 10.1145/1816038.1816021
   Munshi A., 2011, OpenCL programming guide
   Owens JD, 2007, COMPUT GRAPH FORUM, V26, P80, DOI 10.1111/j.1467-8659.2007.01012.x
   Ruetsch G., A CUDA fortran implementation of BWAVES
   Seznec A., 2007, J INSTRUCTION LE MAY
   Shalf J., 2006, LANDSCAPE PARALLEL C
   Shi G., 2010, MILC GPUS
   Sinclair M., 2011, 1693 U WISC COMP SCI
   Solano-Quinde L., 2011, P 5 WORKSH GEN PURP, DOI [10.1145/1964179.1964197, DOI 10.1145/1964179.1964197]
   Stratton J., LBM GPU
   Szafaryn L.G., 2009, WORKSH BIOM COMP SYS, Vand Circuits, P2009
   VVang G, 2009, P 15 INT C PAR DISTR, P292
   Walters J., 2009, P IEEE INT S PAR DIS, DOI [10.1109/ IPDPS.2009.5161073, DOI 10.1109/IPDPS.2009.5161073]
NR 26
TC 31
Z9 38
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2012
VL 32
IS 6
BP 4
EP 16
DI 10.1109/MM.2012.57
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 049YY
UT WOS:000312020700002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lee, BC
   Zhou, P
   Yang, J
   Zhang, YT
   Zhao, B
   Ipek, E
   Mutlu, O
   Burger, D
AF Lee, Benjamin C.
   Zhou, Ping
   Yang, Jun
   Zhang, Youtao
   Zhao, Bo
   Ipek, Engin
   Mutlu, Onur
   Burger, Doug
TI PHASE-CHANGE TECHNOLOGY AND THE FUTURE OF MAIN MEMORY
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
ID RANDOM-ACCESS MEMORY; PRAM
AB Phase-change memory may enable continued scaling of main memories, but PCM has higher access latencies, incurs higher power costs, and wears out more quickly than dram this article discusses how to mitigate these limitations through buffer sizing, row caching. Write reduction, and wear leveling, to make PCM a viable dram alternative for scalable main memories.
C1 [Lee, Benjamin C.] Stanford Univ, VLSI Res Grp, Stanford, CA 94305 USA.
   [Yang, Jun] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15260 USA.
   [Ipek, Engin] Univ Rochester, Rochester, NY 14627 USA.
   [Mutlu, Onur] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 Stanford University; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); University of Pittsburgh; University of Rochester;
   Carnegie Mellon University
RP Lee, BC (corresponding author), Stanford Univ, VLSI Res Grp, 353 Serra Mall,Gates Bldg 452, Stanford, CA 94305 USA.
EM bcclee@stanford.edu
OI Yang, Jun/0000-0001-8372-6541; Zhou, Ping/0000-0003-3837-8458
FU Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0747242] Funding Source: National Science Foundation
CR Ahn SJ, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P907, DOI 10.1109/IEDM.2004.1419329
   [Anonymous], P ACM SIGOPS 22 ANN
   [Anonymous], 2007, INT TECHN ROADM SEM
   Aslot V., 2003, Scientific Programming, V11, P105
   Bailey D., 1994, RNR94007 NASA AM RES
   Bedeschi F, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P442, DOI 10.1109/VLSIC.2004.1346644
   BEDESCHI F, 2008, P ISSCC, P428
   CHEN Y, 2006, P INT EL DEV M IEDM, P3031
   Cho WY, 2005, IEEE J SOLID-ST CIRC, V40, P293, DOI 10.1109/JSSC.2004.837974
   Dong XY, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Horii H., 2003, P S VLSI TECHN, V12B-5
   Kang S, 2007, IEEE J SOLID-ST CIRC, V42, P210, DOI 10.1109/JSSC.2006.888349
   LAI S, 1994, P INT EL DEV M IEDM, P1011
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee KJ, 2008, IEEE J SOLID-ST CIRC, V43, P150, DOI 10.1109/JSSC.2007.908001
   Nirschl T, 2007, INT EL DEVICES MEET, P461, DOI 10.1109/IEDM.2007.4418973
   Oh HR, 2006, IEEE J SOLID-ST CIRC, V41, P122, DOI 10.1109/JSSC.2005.859016
   Pellizzer F., 2006, S VLSI TECHNOL DIG T, P122, DOI [10.1109/VLSIT.2006.1705247, DOI 10.1109/VLSIT.2006.1705247]
   PROVANO A, 2003, P INT EL DEV M IEDM, P2961
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Sinha M, 2003, IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, P113, DOI 10.1109/SOC.2003.1241474
   Thoziyoor S, 2008, CONF PROC INT SYMP C, P51, DOI 10.1109/ISCA.2008.16
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 26
TC 258
Z9 312
U1 1
U2 17
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 131
EP 141
DI 10.1109/MM.2010.24
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900015
DA 2024-07-18
ER

PT J
AU Kim, J
   Dally, W
   Scott, S
   Abts, D
AF Kim, John
   Dally, William
   Scott, Steve
   Abts, Dennis
TI COST-EFFICIENT DRAGONFLY TOPOLOGY FOR LARGE-SCALE SYSTEMS
SO IEEE MICRO
LA English
DT Article
AB IT IS MORE EFFICIENT TO USE INCREASING PIN BANDWIDTH BY CREATING HIGH-RADIX ROUTERS WITH A LARGE NUMBER OF NARROW PORTS INSTEAD OF LOW-RADIX ROUTERS WITH FEWER WIDE PORTS. BUILDING NETWORKS USING HIGH-RADIX ROUTERS LOWERS COST AND IMPROVES PERFORMANCE, BUT ALSO PRESENTS MANY CHALLENGES. THE DRAGONFLY TOPOLOGY MINIMIZES NETWORK COST BY REDUCING THE NUMBER OF GLOBAL CHANNELS REQUIRED.
C1 [Kim, John] Northwestern Univ, Evanston, IL 60208 USA.
   [Dally, William] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
C3 Northwestern University; Stanford University
RP Kim, J (corresponding author), Northwestern Univ, 2145 Sheridan Rd, Evanston, IL 60208 USA.
EM jjk12@northwestern.edu
RI Kim, John/C-1792-2011
OI Kim, John/0000-0003-3958-3891
CR Abts D., 2007, SC 07 P 2007 ACM IEE
   AGARWAL A, 1991, IEEE T PARALL DISTR, V2, P398, DOI 10.1109/71.97897
   Barroso LA, 2003, IEEE MICRO, V23, P22, DOI 10.1109/MM.2003.1196112
   Brightwell R, 2006, IEEE MICRO, V26, P41, DOI 10.1109/MM.2006.65
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   Fan XB, 2007, CONF PROC INT SYMP C, P13, DOI 10.1145/1273440.1250665
   Gupta AK, 2002, HOT INTERCONNECTS 10, P71, DOI 10.1109/CONECT.2002.1039259
   Kim J, 2005, CONF PROC INT SYMP C, P420, DOI 10.1109/ISCA.2005.35
   Kim J, 2008, CONF PROC INT SYMP C, P77, DOI 10.1109/ISCA.2008.19
   Kim J, 2007, CONF PROC INT SYMP C, P126, DOI 10.1145/1273440.1250679
   *LUXT, 2005, FIB WILL DISPL COPP
   Scott S, 2006, CONF PROC INT SYMP C, P16, DOI 10.1145/1150019.1136488
   Singh A., 2005, Ph.D. dissertation
   VALIANT LG, 1982, SIAM J COMPUT, V11, P350, DOI 10.1137/0211027
NR 14
TC 98
Z9 128
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 33
EP 40
DI 10.1109/MM.2009.5
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700005
DA 2024-07-18
ER

PT J
AU Liang, XY
   Wei, GY
   Brooks, D
AF Liang, Xiaoyao
   Wei, Gu-Yeon
   Brooks, David
TI REVIVAL: A VARIATION-TOLERANT ARCHITECTURE USING VOLTAGE INTERPOLATION
   AND VARIABLE LATENCY
SO IEEE MICRO
LA English
DT Article
ID FLUCTUATIONS; IMPACT
AB PROCESS VARIATIONS WILL SIGNIFICANTLY DEGRADE THE PERFORMANCE BENEFITS OF FUTURE MICROPROCESSORS AS THEY MOVE TOWARD NANOSCALE TECHNOLOGY. DEVICE PARAMETER FLUCTUATIONS CAN INTRODUCE LARGE VARIATIONS IN PEAK OPERATION AMONG CHIPS, CORES ON A SINGLE CHIP, AND MICROARCHITECTURAL BLOCKS WITHIN ONE CORE. THE REVIVAL TECHNIQUE COMBINES THE POST-FABRICATION TUNING TECHNIQUES VOLTAGE INTERPOLATION (VI) AND VARIABLE LATENCY (VL) TO REDUCE SUCH FREQUENCY VARIATIONS.
C1 [Brooks, David] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA.
C3 Harvard University
RP Brooks, D (corresponding author), Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA.
EM dbrooks@eecs.harvard.edu
RI Liang, Xiaoyao/C-1359-2013
FU US National Science Foundation [CCF-0429782, CCF-0702344]
FX This work was supported by US National Science Foundation grants
   CCF-0429782 and CCF-0702344 and a gift from Intel. We thank United
   Microelectronics Corporation for chip fabrication and the anonymous
   reviewers for their detailed comments and suggestions.
CR Agarwal A, 2005, IEEE T VLSI SYST, V13, P27, DOI 10.1109/TVLSI.2004.840407
   Bhavnagarwala AJ, 2001, IEEE J SOLID-ST CIRC, V36, P658, DOI 10.1109/4.913744
   Borch E, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P299
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Liang X, 2007, INT SYMP MICROARCH, P15, DOI 10.1109/MICRO.2007.40
   Liang XY, 2006, INT SYMP MICROARCH, P504
   Ozdemir S, 2006, INT SYMP MICROARCH, P15
   Teodorescu R, 2007, INT SYMP MICROARCH, P27, DOI 10.1109/MICRO.2007.43
   Tiwari A, 2007, CONF PROC INT SYMP C, P323, DOI 10.1145/1273440.1250703
   Xiaoyao Liang, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P404
NR 10
TC 22
Z9 26
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 127
EP 137
DI 10.1109/MM.2009.13
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700014
DA 2024-07-18
ER

PT J
AU Bower, FA
   Sorin, DJ
   Cox, LP
AF Bower, Fred A.
   Sorin, Daniel J.
   Cox, Landon P.
TI The impact of dynamically heterogeneous multicore processors on thread
   scheduling
SO IEEE MICRO
LA English
DT Article
ID CHIP
AB Although most current multicore processors are homogeneous, microarchitects are now proposing heterogeneous core implementations, including systems in which heterogeneity is introduced at runtime. This article shows that operating system schedulers must consider dynamic heterogeneity or suffer significant power-efficiency and performance losses.
C1 [Sorin, Daniel J.; Cox, Landon P.] Duke Univ, Dept Comp Sci, Durham, NC 27706 USA.
C3 Duke University
RP Sorin, DJ (corresponding author), POB 90291, Durham, NC 27708 USA.
EM sorin@ee.duke.edu
CR Balakrishnan S, 2005, CONF PROC INT SYMP C, P506, DOI 10.1109/ISCA.2005.51
   Blome J, 2007, INT SYMP MICROARCH, P109, DOI 10.1109/MICRO.2007.35
   Boggs Darrell., 2004, Intel Technology Journal, V8, P1
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Bower FA, 2005, INT SYMP MICROARCH, P197
   Bower FA, 2005, IEEE T DEPEND SECURE, V2, P297, DOI 10.1109/TDSC.2005.44
   CHIASI S, 2005, P 2 C COMP FRONT CF, P199
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   DEVUYST M, 2006, P IEEE INT PAR DISTR, P117, DOI DOI 10.1109/IPDPS.2006.1639374
   FEDOROVA A, 2007, P 16 INT C PAR ARCH, P25, DOI DOI 10.1109/PACT.2007.40
   Fedorova A., 2005, P US 2005 ANN TECHN
   Gschwind M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.41
   Isci C, 2006, INT SYMP MICROARCH, P347
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Kumar R, 2005, COMPUTER, V38, P32, DOI 10.1109/MC.2005.379
   Kumar R., 2006, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, PACT '06, P23
   Lampret D., 2001, OpenRISC 1200 IP Core Specification
   Sartori J., 2007, CRHC0704 U ILL URB C
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
   Wells PM, 2008, ACM SIGPLAN NOTICES, V43, P255, DOI 10.1145/1353536.1346314
NR 23
TC 32
Z9 51
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2008
VL 28
IS 3
BP 17
EP 25
DI 10.1109/MM.2008.46
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 314JS
UT WOS:000256806300003
DA 2024-07-18
ER

PT J
AU Gonzalez, RE
AF Gonzalez, Ricardo E.
TI A software-configurable processor architecture
SO IEEE MICRO
LA English
DT Article
AB A software-configurable processor combines a traditional RISC processor with a field-programmable instruction extension unit that lets the system designer tailor the processor to a particular application. To add application-specific instructions to the processor, the programmer adds a pragma before A C or C++ function declaration, and the compiler then turns the function into a single instruction.
RP Gonzalez, RE (corresponding author), 1322 Orleans Dr, Sunnyvale, CA 94089 USA.
EM ricardog@stretchinc.com
CR [Anonymous], 2004, P 2004 ACM SIGDA 12
   [Anonymous], 1960, PAPERS PRESENTED W J
   BELL CG, 1978, COMPUTER ENG
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   HAUSER JR, 1997, IEEE S FPGAS CUST CO, P12
   Razdan R., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P172
   Rupp CR, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P28, DOI 10.1109/FPGA.1998.707878
   Wittig RD, 1996, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P126, DOI 10.1109/FPGA.1996.564773
NR 8
TC 17
Z9 19
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2006
VL 26
IS 5
BP 42
EP 51
DI 10.1109/MM.2006.85
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 096AS
UT WOS:000241350000007
DA 2024-07-18
ER

PT J
AU Brightwell, R
   Pedretti, KT
   Underwood, KD
   Hudson, T
AF Brightwell, Ron
   Pedretti, Kevin T.
   Underwood, Keith D.
   Hudson, Trammell
TI Seastar interconnect: Balanced bandwidth for scalable performance
SO IEEE MICRO
LA English
DT Article
AB The SeaStar, a new ASIC from Cray, is a full system-on-chip design that integrates high-speed serial links, a 3D router, and traditional network interface functionality, including an embedded processor in a single chip.
C1 Sandia Natl Labs, Albuquerque, NM 87185 USA.
C3 United States Department of Energy (DOE); Sandia National Laboratories
RP Brightwell, R (corresponding author), Sandia Natl Labs, POB 5800, Albuquerque, NM 87185 USA.
EM rbbrigh@sandia.gov
RI Brightwell, Ron/AAK-5067-2020
OI Brightwell, Ron/0009-0009-8186-222X
CR Alverson Robert, 2003, HOT CHIPS
   Brightwell R., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Brightwell R, 2005, HOT INTERCONNECTS 13, P51
   Brightwell R, 2005, LECT NOTES COMPUT SC, V3666, P425
   BRIGHTWELL R, 2005, IN PRESS P 2005 IEEE
   BRIGHTWELL R, 2002, P WORKSH COMM ARCH C, P164
   Camp W. J, 2002, P SUP 2002 C HIGH PE
   Kelly S., 2005, Proceedings of the 2005 Cray User Group Annual Technical Conference
   Myricom Inc, 2003, MYR EXPR MX HIGH PER
   PEDRETTI KT, 2005, P 47 CRAY US GROUP A
   Petrini F, 2002, IEEE MICRO, V22, P46, DOI 10.1109/40.988689
   Song YH, 2003, IEEE T PARALL DISTR, V14, P259, DOI 10.1109/TPDS.2003.1189584
   Underwood KD, 2004, PROC INT CONF PARAL, P152
   1994, P INT J SUP APPL HIG, P159
NR 14
TC 46
Z9 57
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2006
VL 26
IS 3
BP 41
EP 57
DI 10.1109/MM.2006.65
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 058FQ
UT WOS:000238651300006
DA 2024-07-18
ER

PT J
AU Wu, QA
   Martonosi, M
   Clark, DW
   Reddi, VJ
   Connors, D
   Wu, YF
   Lee, J
   Brooks, D
AF Wu, QA
   Martonosi, M
   Clark, DW
   Reddi, VJ
   Connors, D
   Wu, YF
   Lee, J
   Brooks, D
TI Dynamic-compiler-driven control for microprocessor energy and
   performance
SO IEEE MICRO
LA English
DT Article
AB A GENERAL DYNAMIC-COMPILATION ENVIRONMENT OFFERS POWER AND PERFORMANCE CONTROL OPPORTUNITIES FOR MICROPROCESSORS. THE AUTHORS PROPOSE A DYNAMIC-COMPILER-DRIVEN RUNTIME VOLTAGE AND FREQUENCY OPTIMIZER. A PROTOTYPE OF THEIR DESIGN, IMPLEMENTED AND DEPLOYED IN A REAL SYSTEM, ACHIEVES ENERGY SAVINGS OF UP TO 70 PERCENT.
C1 Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
   Univ Colorado, Dept Elect & Comp Engn, Boulder, CO 80309 USA.
   Univ Colorado, Dept Comp Sci, Boulder, CO 80309 USA.
   Intel Corp, Technol Grp, Santa Clara, CA 95051 USA.
   Harvard Univ, Cambridge, MA 02138 USA.
C3 Princeton University; University of Colorado System; University of
   Colorado Boulder; University of Colorado System; University of Colorado
   Boulder; Intel Corporation; Harvard University
RP Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
EM jqwu@princeton.edu
OI Martonosi, Margaret/0000-0001-9683-8032
CR [Anonymous], 2000, PLDI '00
   Baraz L, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P191
   Bruening D, 2003, INT SYM CODE GENER, P265, DOI 10.1109/CGO.2003.1191551
   CARLISLE MC, 1993, P 6 INT WORKSH LANG
   EBCIOGLU K, P 24 ANN INT S COMP, P26
   Fields B, 2002, CONF PROC INT SYMP C, P47, DOI 10.1109/ISCA.2002.1003561
   Gochman S., 2003, INTEL TECHNOLOGY J, V07, P21
   HSU CH, 2003, P ACM SIGPLAN 2003 C, P38, DOI DOI 10.1145/781131.781137
   Huang MC, 2003, CONF PROC INT SYMP C, P157, DOI 10.1109/ISCA.2003.1206997
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C, P190, DOI [DOI 10.1145/1064978.1065034, 10.1145]
   MARCULESCU D, 2000, P WORKSH COMPL EFF D
   Semeraro G, 2002, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2002.1176263
   Weissel A., 2002, P 2002 INT C COMPILE, P238
   Wu Q, 2005, INT SYMP MICROARCH, P271
   Xie F., 2003, PLDI 03, P49
NR 15
TC 11
Z9 16
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 119
EP 129
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600015
DA 2024-07-18
ER

PT J
AU Wu, Q
   Juang, P
   Martonosi, M
   Peh, LS
   Clark, DW
AF Wu, Q
   Juang, P
   Martonosi, M
   Peh, LS
   Clark, DW
TI Formal control techniques for power-performance management
SO IEEE MICRO
LA English
DT Article
AB THESE TECHNIQUES DETERMINE WHEN TO SPEED UP A PROCESSOR TO REACH PERFORMANCE TARGETS AND WHEN TO SLOW IT DOWN TO SAVE ENERGY THEY USE DYNAMIC VOLTAGE AND FREQUENCY SCALING TO BALANCE SPEED AND AVOID WORST CASE FREQUENCY LIMITATIONS FOR BOTH MULTIPLE-CLOCK-DOMAIN AND CHIP MULTIPROCESSORS.
C1 Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
C3 Princeton University
RP Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
EM mrm@princeton.edu
OI Martonosi, Margaret/0000-0001-9683-8032
CR [Anonymous], 1995, Automatic Control Systems
   [Anonymous], WORKSH COMPL EFF DES
   Astrom K. J., 2013, ADAPTIVE CONTROL
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   BURGER C, 1997, HLTH CARE INFORMATIO, V2, P13
   Contreras G, 2004, ACM SIGPLAN NOTICES, V39, P115, DOI 10.1145/998300.997180
   Hogg RV, 1995, INTRO MATH STAT
   HSU CH, 2003, P ACM SIGPLAN 2003 C, P38, DOI DOI 10.1145/781131.781137
   Iyer A, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P379, DOI 10.1109/ICCAD.2002.1167562
   Juang P, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P127, DOI 10.1109/LPE.2005.195501
   JUANG P, 2005, HARDWARE MODULATED P
   LORCH JR, 2001, P 2001 ACM SIGMETRIC, P50
   Lu Z., 2002, INT C COMPILERS ARCH, P156, DOI DOI 10.1145/581630.581654
   Magklis G, 2003, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2003.1206985
   Muttreja A, 2005, DES AUT CON, P23
   Muttreja A, 2004, DES AUT CON, P99
   Semeraro G, 2002, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2002.1176263
   Semeraro G, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P29
   Skadron K, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P17
   TALPES E, 2003, P INT S LOW POW EL D, P278
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Wu Q, 2005, INT S HIGH PERF COMP, P178
   WU Q, 2004, P 11 INT C ARCH SUPP, P248
   Xie F., 2003, PLDI 03, P49
NR 24
TC 52
Z9 68
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2005
VL 25
IS 5
BP 52
EP 62
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 978DR
UT WOS:000232854300008
DA 2024-07-18
ER

PT J
AU Chaudhry, S
   Caprioli, P
   Yip, S
   Tremblay, M
AF Chaudhry, S
   Caprioli, P
   Yip, S
   Tremblay, M
TI High-performance throughput computing
SO IEEE MICRO
LA English
DT Article
AB Throughput computing, achieved through multithreading and multicore technology, can lead to performance improvements that are 10 to 30x those of conventional processors and systems. However, such systems should also offer good single-thread performance. Here, the authors show that hardware scouting increases the performance of an already robust core by up to 40 percent for commercial benchmarks.
C1 Sun Microsyst Inc, Sunnyvale, CA 94085 USA.
C3 Sun Microsystems, Inc.
RP Sun Microsyst Inc, 430 N Mary Ave, Sunnyvale, CA 94085 USA.
EM marc.tremblay@sun.com
CR Balasubramonian R, 2001, CONF PROC INT SYMP C, P26, DOI 10.1109/ISCA.2001.937428
   CHAUDHRY S, Patent No. 6415356
   Chou Y, 2004, CONF PROC INT SYMP C, P76, DOI 10.1109/ISCA.2004.1310765
   Clabes J, 2004, DES AUT CON, P670
   Collins JD, 2001, INT SYMP MICROARCH, P306, DOI 10.1109/MICRO.2001.991128
   Cristal A, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P48, DOI 10.1109/HPCA.2004.10008
   DUNDAS J, 1997, P 11 INT C SUP, P68
   Flautner K, 2000, ACM SIGPLAN NOTICES, V35, P129, DOI 10.1145/384264.379233
   GREENLEY D, 2004, MICR FOR IN STAT
   JACOBSON Q, 2003, ULTRASPARC 4 PROCESS
   KAPIL S, 2003, HOT CHIPS, V15
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Kunkel SR, 2000, IBM J RES DEV, V44, P851, DOI 10.1147/rd.446.0851
   Luk Chi-Keung, 1996, P 7 INT C ARCH SUPP, P222, DOI [DOI 10.1145/248209.237190, DOI 10.1145/237090.237190]
   MOWRY TC, 1992, P 5 INT C ARCH SUPP, P62
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   NICCOLAI J, 2004, COMPUTERWORLD   0212
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
   Tremblay M, 2000, IEEE MICRO, V20, P12, DOI 10.1109/40.888700
   TREMBLAY M, 1999, HOT CHIPS, V11
   Zilles C, 2001, CONF PROC INT SYMP C, P2, DOI 10.1109/ISCA.2001.937426
NR 21
TC 40
Z9 50
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2005
VL 25
IS 3
BP 32
EP 45
DI 10.1109/MM.2005.49
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 937NZ
UT WOS:000229934100005
DA 2024-07-18
ER

PT J
AU Dunigan, TH
   Vetter, JS
   White, JB
   Worley, PH
AF Dunigan, TH
   Vetter, JS
   White, JB
   Worley, PH
TI Performance evaluation of the Cray X1 distributed shared memory
   architecture
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 12th Annual IEEE Symposium on High Performance Interconnects
CY AUG 25-27, 2004
CL Stanford Univ, Stanford, CA
SP IEEE
HO Stanford Univ
AB THE CRAY X1 SUPERCOMPUTER'S DISTRIBUTED SHARED MEMORY PRESENTS A 64-BIT GLOBAL ADDRESS SPACE THAT IS DIRECTLY ADDRESSABLE FROM EVERY MSP WITH AN INTERCONNECT BANDWIDTH PER COMPUTATION RATE OF 1 BYTE/FLOP. OUR RESULTS SHOW THAT THIS HIGH BANDWIDTH AND LOW LATENCY FOR REMOTE MEMORY ACCESSES TRANSLATE INTO IMPROVED APPLICATION PERFORMANCE ON IMPORTANT APPLICATIONS.
C1 Oak Ridge Natl Lab, Oak Ridge, TN 37831 USA.
C3 United States Department of Energy (DOE); Oak Ridge National Laboratory
RP Oak Ridge Natl Lab, MS-6173, Oak Ridge, TN 37831 USA.
EM vetter@computer.org
OI White, James/0009-0005-2186-075X; Vetter, Jeffrey/0000-0002-2449-6720
CR AGARWAL PA, 2004, EVALUATION STATUS
   [Anonymous], 2003, Principles and practices of interconnection networks
   Barriuso R., 1994, SHMEM USERS GUIDE
   Candy J, 2003, J COMPUT PHYS, V186, P545, DOI 10.1016/S0021-9991(03)00079-2
   CARLSON WW, 1999, ACM SIGPLAN FORTRAN
   CRAY XI, 2002, SYSTEM OVERVIEW
   Dunigan TH., 2003, P 2003 ACMIEEE C SUP, P18
   JONES PW, 2004, EXPERIENCE PRACTICE
   LASCU O, 2004, INTRO NEW IBM SERIES
   *MPI, 1998, COMPLETE REFERENCE
   Nieplocha J., 1994, Proceedings Supercomputing '94 (Cat. No.94CH34819), P340, DOI 10.1109/SUPERC.1994.344297
   SCOTT SL, 1996, P 7 INT C ARCH SUPP, P26, DOI DOI 10.1145/237090.237144
   SHINGU S, 2002, P SC2002 C, P52
   WALLCRAFT AJ, 1991, NRL LAYERED OCEAN MO
NR 14
TC 21
Z9 26
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2005
VL 25
IS 1
BP 30
EP 40
DI 10.1109/MM.2005.20
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905ZO
UT WOS:000227610500006
DA 2024-07-18
ER

PT J
AU Martínez, JF
   Torrellas, J
AF Martínez, JF
   Torrellas, J
TI Speculative synchronization:: Programmability and performance for
   parallel codes
SO IEEE MICRO
LA English
DT Article
AB PROPER SYNCHRONIZATION IS VITAL TO ENSURING THAT PARALLEL APPLICATIONS EXECUTE CORRECTLY. A COMMON PRACTICE IS TO PLACE SYNCHRONIZATION CONSERVATIVELY SO AS TO PRODUCE SIMPLER CODE IN LESS TIME. UNFORTUNATELY, THIS PRACTICE FREQUENTLY RESULTS IN SUBOPTIMAL PERFORMANCE BECAUSE IT STALLS THREADS UNNECESSARILY. SPECULATIVE SYNCHRONIZATION OVERCOMES THIS PROBLEM BY ALLOWING THREADS TO SPECULATIVELY EXECUTE PAST ACTIVE BARRIERS, BUSY LOCKS, AND UNSET FLAGS. THE RESULT IS HIGH PERFORMANCE.
C1 Cornell Univ, Comp Syst Lab, Ithaca, NY 14853 USA.
   Univ Illinois, Urbana, IL 61801 USA.
C3 Cornell University; University of Illinois System; University of
   Illinois Urbana-Champaign
RP Martínez, JF (corresponding author), Cornell Univ, Comp Syst Lab, 336 Frank HT Rhodes Hall, Ithaca, NY 14853 USA.
EM martinez@csl.cornell.edu
RI Martinez, Jose/P-3650-2017
OI Martinez, Jose/0000-0001-5451-5681
CR [Anonymous], 2003, Computer Architecture
   CARLISLE MC, 1995, S PRINC PRACT PAR PR, P294
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   HERLIHY M, 1993, ISCA, P289, DOI DOI 10.1145/165123.165164
   LUSK E, 1996, PROTABLE PROGRAMS PA
   MARTINEX JF, 2001, WORKSH MEM PERF ISS
   MARTINEZ JF, 2002, INT C ARCH SUPP PROG, P18
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   Sohi GurindarS., 1998, ISCA '98, P521
   Woo S.C., 1995, ISCA 95, P24
NR 10
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 126
EP 134
DI 10.1109/MM.2003.1261396
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700018
DA 2024-07-18
ER

PT J
AU Keltcher, CN
   McGrath, KJ
   Ahmed, A
   Conway, P
AF Keltcher, CN
   McGrath, KJ
   Ahmed, A
   Conway, P
TI The AMD Opteron processor for multiprocessor servers
SO IEEE MICRO
LA English
DT Article
AB REPRESENTING AMD'S ENTRY INTO 64-BIT COMPUTING, OPTERON COMBINES THE BACKWARDS COMPATIBILITY OF THE X86-64 ARCHITECTURE WITH A DDR. MEMORY CONTROLLER AND HYPERTRANSPORT LINKS TO DELIVER SERVER-CLASS PERFORMANCE. THE SE FEATURES ALSO MAKE,OPTERON A FLEXIBLE, MODULAR, AND EASILY CONNECTABLE COMPONENT FOR VARIOUS MULTIPROCESSOR CONFIGURATIONS.
CR Aono F, 2000, IEEE MICRO, V20, P54
   CHEN TF, 1995, IEEE T COMPUT, V44, P609, DOI 10.1109/12.381947
   McFarling S., 1993, TN36 COMP W RES LAB
   Meyer D., 1998, MICROPROCESSOR FORUM
   WATTS D, 2002, IBM XSERIES 440 PLAN
   1998, PCI LOCAL BUS SPECIF
   AMD X86 64 ARCHITECT
NR 7
TC 97
Z9 139
U1 0
U2 12
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2003
VL 23
IS 2
BP 66
EP 76
DI 10.1109/MM.2003.1196116
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 670VE
UT WOS:000182429200011
DA 2024-07-18
ER

PT J
AU [Anonymous]
AF [Anonymous]
TI IEEE Quantum Week
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 76
EP 76
DI 10.1109/MM.2023.3304107
PG 1
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500011
OA Bronze
DA 2024-07-18
ER

PT J
AU de Carvalho, JPL
   Moreira, JE
   Amaral, JN
AF de Carvalho, Joao P. L.
   Moreira, Jose E.
   Amaral, Jose Nelson
TI Compiling for the IBM Matrix Engine for Enterprise Workloads
SO IEEE MICRO
LA English
DT Article
AB The matrix-multiply assist (MMA) facility is the latest addition to IBM's power instruction set architecture and first shipped in the recently introduced POWER10 processor. MMA is designed to accelerate matrix-matrix operations, such as matrix multiplication and convolution, using instructions that compute the outer product of vector-register operands. Outer product computations have been used for decades in linear algebra libraries to deliver high-performance implementations of matrix operations. Such libraries use conventional single-instruction-multiple-data (SIMD) instructions to emulate outer product operations. MMA in POWER10 is the first hardware with direct support for outer product operations released in the market. MMA operates with the widest diversity of data types compared to any accelerator design currently announced. Unleashing the high-performance enabled by MMA requires careful code generation. Two key considerations for optimal MMA code performance are 1) the choice of accumulation layout when maximizing the using the accumulators and 2) the selection of matrix access order. This article shows that over 92% of peak performance in POWER10 with MMA can be achieved when the code generation makes the right choices.
C1 [de Carvalho, Joao P. L.; Amaral, Jose Nelson] Univ Alberta, Edmonton, AB T6G 2S4, Canada.
   [Moreira, Jose E.] IBM Corp, Yorktown Hts, NY 10598 USA.
C3 University of Alberta; International Business Machines (IBM)
RP de Carvalho, JPL (corresponding author), Univ Alberta, Edmonton, AB T6G 2S4, Canada.
EM joao.carvalho@ualberta.ca; jmoreira@us.ibm.com; jamaral@ualberta.ca
RI Moreira, Jose/KMX-4138-2024; L. de Carvalho, João P./AEE-8616-2022
OI L. de Carvalho, João P./0000-0002-3476-184X; Amaral, Jose
   Nelson/0000-0002-9943-1809
CR [Anonymous], Eigen v3
   Moreira JE, 2021, Arxiv, DOI arXiv:2104.03142
   Google, BENCHM MICR SUPP LIB
   Goto K, 2008, ACM T MATH SOFTWARE, V34, DOI 10.1145/1356052.1356053
   Kumar Sameer., 2021, P MACH LEARN SYST, V3, P81
   Magaki I, 2016, CONF PROC INT SYMP C, P178, DOI 10.1109/ISCA.2016.25
   McKeen F., 2016, P HARDW ARCH SUPP SE, P1, DOI DOI 10.1145/2948618.2954331
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   Pal S, 2018, INT S HIGH PERF COMP, P724, DOI 10.1109/HPCA.2018.00067
   Thompson NC, 2021, COMMUN ACM, V64, P64, DOI 10.1145/3430936
   Thompto BW, 2021, CONF PROC INT SYMP C, P29, DOI 10.1109/ISCA52012.2021.00012
   Zhang XY, 2012, INT C PAR DISTRIB SY, P684, DOI 10.1109/ICPADS.2012.97
NR 12
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 34
EP 40
DI 10.1109/MM.2022.3176529
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200005
DA 2024-07-18
ER

PT J
AU Mashey, JR
AF Mashey, John R.
TI Interactions, Impacts, and Coincidences of the First Golden Age of
   Computer Architecture
SO IEEE MICRO
LA English
DT Article
AB In their 2018 Turing Award lecture and 2019 paper, John Hennessy and David Patterson reviewed computer architecture progress since the 1960s. They projected a second golden age akin to the first, approximately 1986-1996, when new instruction set architectures, almost all reduced instruction set computers (RISCs), revolutionized the industry, eliminated most minicomputer vendors, rivaled mainframes, and began a takeover of supercomputing. The C language and derivatives came to pervade systems programming, whereas Unix derivatives came to run many servers, desktops, and smartphones. Such outcomes were not inevitable but depended on evolutionary interactions of computer architecture and languages, industry dynamics, and sometimes random coincidences.
C1 [Mashey, John R.] Techviser, Portola Valley, CA 94028 USA.
RP Mashey, JR (corresponding author), Techviser, Portola Valley, CA 94028 USA.
EM mash@techviser.com
OI Mashey, John/0000-0002-7065-4849
CR Bell C. G., 1971, COMPUT STRUCT, P584
   Brender RF, 2002, SOFTWARE PRACT EXPER, V32, P955, DOI 10.1002/spe.470
   Chen T., 2016, UCBEECS20166
   Chow F.C., THESIS STANFORD, P1
   Hennessy J., 1983, HARDWARE SOFTWARE TR
   Hennessy J. L., 1989, COMPUTER ARCHITECTUR, V1st
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Hot Chips, 1989, ARCH ESPECIALLY HC01
   Mashey J., 2006, ACM Queue, V4, P24, DOI 10.1145/1165754.1165766
   Mashey J. R., 2004, Computer Architecture News, V32, P1, DOI 10.1145/1040136.1040137
   Mashey J. R., 2008, TALK GIVEN 2005 2008
   PATTERSON DA, 1982, COMPUTER, V15, P8, DOI 10.1109/MC.1982.1654133
   PRZYBYLSKI SA, 1984, J VLSI COMPUT SYST, V1, P170
   Standard Performance Evaluation Corporation (SPEC), SPEC 30 YEARS BEAC T
   Strecker G. BellandW. D., 1998, P 25 YEARS INT S COM, P6, DOI [10.1145/752285930.285934, DOI 10.1145/752285930.285934]
NR 15
TC 1
Z9 2
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 131
EP 139
DI 10.1109/MM.2021.3112876
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100023
DA 2024-07-18
ER

PT J
AU Li, H
   Pang, YR
AF Li, He
   Pang, Yaru
TI FPGA-Accelerated Quantum Computing Emulation and Quantum Key
   Distillation
SO IEEE MICRO
LA English
DT Article
AB In the past decades, field-programmable gate arrays (FPGAs) have demonstrated an interesting physical platform to facilitate quantum information processing, particularly in the emergence of domain-specific hardware accelerators for quantum computing emulation and quantum key distillation. While conventional general-purpose hardware platforms have been used for quantum information processing, FPGAs promise deep pipeline parallelism, adaptable interface, and trivial support for custom-precision operation. Therefore, the time is ripe for describing recent development of quantum computing emulators and quantum key distillation accelerators on FPGAs. In this article, we provide a comprehensive review of the state-of-the-art in this active field, with a balance between theoretical, implementational, and technological results. Challenges and promising research opportunities are also discussed.
C1 [Li, He] Univ Cambridge, Cambridge CB2 1TN, England.
   [Pang, Yaru] UCL, London WC1E 6BT, England.
C3 University of Cambridge; University of London; University College London
RP Li, H (corresponding author), Univ Cambridge, Cambridge CB2 1TN, England.
EM he.li@ieee.org; yaru.pang.17@ucl.ac.uk
OI LI, HE/0000-0002-1540-189X
CR Arute F, 2019, NATURE, V574, P505, DOI 10.1038/s41586-019-1666-5
   Chen Y.-A, NATURE, V589, P2021
   Li H, 2020, IEEE T VLSI SYST, V28, P516, DOI 10.1109/TVLSI.2019.2945257
   Liao SK, 2018, PHYS REV LETT, V120, DOI 10.1103/PhysRevLett.120.030501
   Nejatollahi H, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3292548
   Nielsen M A., 2002, NORS SOFTW CORP NET
   Tan B., 2020, 2020 IEEE ACM 28 INT, P1, DOI DOI 10.1109/IWQOS49365.2020.9213020
   Wang XX, 2022, IEEE T CLOUD COMPUT, V10, P1344, DOI 10.1109/TCC.2020.2992548
   Wille R, 2019, DES AUT TEST EUROPE, P1234, DOI 10.23919/DATE.2019.8715261
   Yang SS, 2020, J LIGHTWAVE TECHNOL, V38, P3935, DOI 10.1109/JLT.2020.2985408
   Zhong HS, 2020, SCIENCE, V370, P1460, DOI 10.1126/science.abe8770
NR 11
TC 11
Z9 11
U1 0
U2 18
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2021
VL 41
IS 4
BP 49
EP 57
DI 10.1109/MM.2021.3085431
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TF2LI
UT WOS:000670543100008
DA 2024-07-18
ER

PT J
AU Pentapati, S
   Zhu, LJ
   Bamberg, L
   Shim, DE
   García-Ortiz, A
   Lim, SK
AF Pentapati, Sai
   Zhu, Lingjun
   Bamberg, Lennart
   Shim, Da Eun
   Garcia-Ortiz, Alberto
   Lim, Sung Kyu
TI A Logic-on-Memory Processor-System Design With Monolithic 3-D Technology
SO IEEE MICRO
LA English
DT Article
AB In recent years, the size of transistors has been scaled down to a few nanometers and further shrinking will eventually reach the atomic scale. Monolithic three-dimensional (M3D) ICs use the third dimension for placement and routing, which helps reduce footprint and improve power and performance of circuits without relying on technology shrinking. This article explores the benefits of M3D ICs using OpenPiton, a scalable open-source Reduced Instruction Set Computer (RISC)-V-based multicore SoC. With a logic-on-memory 3-D integration scheme, we analyze the power and performance benefits of two OpenPiton single-tile systems with smaller and larger memory architectures. The logic-on-memory M3D design shows 36.8% performance improvement compared to the corresponding tile design in 2-D. In addition, at isoperformance, M3D shows 13.5% total power saving.
C1 [Pentapati, Sai] Georgia Inst Technol, Sch Elect & Comp Engn, GTCAD Lab, Atlanta, GA 30332 USA.
   [Zhu, Lingjun; Shim, Da Eun; Lim, Sung Kyu] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Bamberg, Lennart] Univ Bremen, Bremen, Germany.
   [Garcia-Ortiz, Alberto] Univ Bremen, Chair Integrated Digital Syst, Bremen, Germany.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University of Bremen; University of Bremen
RP Pentapati, S (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, GTCAD Lab, Atlanta, GA 30332 USA.
EM sai.pentapati@gatech.edu; lingjun@gatech.edu;
   bamberg@item.uni-bremen.de; daeun@gatech.edu;
   agarcia@item.uni-bremen.de; limsk@ece.gatech.edu
RI Bamberg, Lennart/ABD-9881-2021; Pentapati, Sai Surya
   Kiran/AEX-6380-2022; Shim, Da Eun/ABF-6054-2021
OI Bamberg, Lennart/0000-0003-4673-8310; Pentapati, Sai Surya
   Kiran/0000-0003-3966-1749; Garcia-Ortiz, Alberto/0000-0002-6461-3864;
   Lim, Sung Kyu/0000-0002-2267-5282; Zhu, Lingjun/0000-0003-1520-0796
CR AMD, HIGH BANDW MEM
   [Anonymous], 2014, P 2014 IEEE INT EL D
   [Anonymous], 2010, P 16 INT S HIGH PERF
   Balkind J, 2016, ACM SIGPLAN NOTICES, V51, P217, DOI 10.1145/2954679.2872414
   Brunet L., 2016, P S VLSI TECHNOLOGY, P1
   Chang YC, 2016, PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON ADVANCED MATERIALS FOR SCIENCE AND ENGINEERING (IEEE-ICAMSE 2016), P1, DOI 10.1109/ICAMSE.2016.7840215
   Ku BW, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P90, DOI 10.1145/3177540.3178244
   Lim S.K., 2013, Design for High Performance, Low Power, and Reliable 3D Integrated Circuits, DOI DOI 10.1007/978-1-4419-9542-1
   Panth S, 2017, IEEE T COMPUT AID D, V36, P1716, DOI 10.1109/TCAD.2017.2648839
   Yadav AK, 2019, NATURE, V565, P468, DOI 10.1038/s41586-018-0855-y
NR 10
TC 6
Z9 8
U1 1
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2019
VL 39
IS 6
BP 38
EP 45
DI 10.1109/MM.2019.2944330
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JO8FU
UT WOS:000497811100006
DA 2024-07-18
ER

PT J
AU Yao, F
   Fang, HY
   Doroslovacki, M
   Venkataramani, G
AF Yao, Fan
   Fang, Hongyu
   Doroslovacki, Milos
   Venkataramani, Guru
TI Leveraging Cache Management Hardware for Practical Defense Against Cache
   Timing Channel Attacks
SO IEEE MICRO
LA English
DT Article
AB Sensitive information leakage through shared hardware structures is becoming a growing security concern. In this article, we propose a practical protection framework against cache timing channel attacks by leveraging commercial off-the-shelf hardware support in last level caches for cache monitoring and partitioning.
C1 [Yao, Fan] Univ Cent Florida, Elect & Comp Engn, Orlando, FL 32816 USA.
   [Fang, Hongyu] George Washington Univ, Washington, DC 20052 USA.
   [Doroslovacki, Milos; Venkataramani, Guru] George Washington Univ, Elect & Comp Engn, Washington, DC 20052 USA.
C3 State University System of Florida; University of Central Florida;
   George Washington University; George Washington University
RP Yao, F (corresponding author), Univ Cent Florida, Elect & Comp Engn, Orlando, FL 32816 USA.
EM yao@ucf.edu; hongyufang_ee@email.gwu.edu; doroslov@gwu.edu;
   guruv@gwu.edu
RI Yao, Fan/ABE-4944-2021
OI Yao, Fan/0000-0002-0360-5641
FU U.S. National Science Foundation [CNS-1618786]; Semiconductor Research
   Corporation [2016-TS-2684]
FX This work was supported by the U.S. National Science Foundation under
   Grant CNS-1618786, and by the Semiconductor Research Corporation
   Contract 2016-TS-2684. F. Yao performed this work as a graduate student
   at GWU.
CR Bazm MM, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P7, DOI 10.1109/FMEC.2018.8364038
   Chen J, 2014, INT SYMP MICROARCH, P216, DOI 10.1109/MICRO.2014.42
   Demme J., 2013, P 40 ANN INT S COMP, P559, DOI [DOI 10.1145/2485922.2485970, 10.1145/2485922]
   Elfeky MG, 2005, Fifth IEEE International Conference on Data Mining, Proceedings, P138, DOI 10.1109/ICDM.2005.152
   Fang HY, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P187
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hunger C, 2015, INT S HIGH PERF COMP, P639, DOI 10.1109/HPCA.2015.7056069
   Intel, 2017, INT CMT CAT PAC
   INTEL CORP, 2016, INT 64 IA 32 ARCH SO, V3D
   Kiriansky V, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P974, DOI [10.1109/MICRO.2018.00083, 10.1109/MICR0.2018.00083]
   Liu F, 2016, INT S HIGH PERF COMP, P406, DOI 10.1109/HPCA.2016.7446082
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Maurice C., 2017, P NETW DISTR SYST SE, V17, P8
   Ristenpart T, 2009, CCS'09: PROCEEDINGS OF THE 16TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P199
   Venkataramani G, 2016, IEEE MICRO, V36, P17, DOI 10.1109/MM.2016.83
   Yan Min, 2016, Chinese Journal of Plant Ecology, V40, P1, DOI 10.17521/cjpe.2015.0253
   Yao F., 2019, P HOST
   Yao F, 2018, INT S HIGH PERF COMP, P168, DOI 10.1109/HPCA.2018.00024
NR 19
TC 7
Z9 9
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2019
VL 39
IS 4
SI SI
BP 8
EP 16
DI 10.1109/MM.2019.2920814
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IM0XV
UT WOS:000477713900003
DA 2024-07-18
ER

PT J
AU Maas, M
   Asanovic, K
   Kubiatowicz, J
AF Maas, Martin
   Asanovic, Krste
   Kubiatowicz, John
TI A Hardware Accelerator for Tracing Garbage Collection
SO IEEE MICRO
LA English
DT Article
AB Many workloads are written in garbage-collected languages and GC consumes a significant fraction of resources for these workloads. We propose to decrease this overhead by moving GC into a small hardware accelerator that is located close to the memory controller and performs GC more efficiently than a CPU. We first show a general design of such a GC accelerator and describe how it can be integrated into both stop-the-world and pause-free garbage collectors. We then demonstrate an end-to-end RTL prototype, integrated into a RocketChip RISC-V System-on-Chip (SoC) executing full Java benchmarks within JikesRVM running under Linux on FPGAs. Our prototype performs the mark phase of a tracing GC at 4.2 x the performance of an in-order CPU, at just 18.5% the area. By prototyping our design in a real system, we show that our accelerator can be adopted without invasive changes to the SoC, and estimate its performance, area, and energy.
C1 [Maas, Martin] Google Brain, Mountain View, CA USA.
   [Asanovic, Krste] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Kubiatowicz, John] Univ Calif Berkeley, Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
C3 Google Incorporated; University of California System; University of
   California Berkeley; University of California System; University of
   California Berkeley
RP Maas, M (corresponding author), Google Brain, Mountain View, CA USA.
EM mmaas@google.com; krste@berkeley.edu; kubitron@cs.berkeley.edu
FU ASPIRE Lab sponsors and affiliates Intel; Google; HPE; Huawei; LGE;
   NVIDIA; Oracle; Samsung
FX This work was done at the University of California, Berkeley. It was
   supported in part by ASPIRE Lab sponsors and affiliates Intel, Google,
   HPE, Huawei, LGE, NVIDIA, Oracle, and Samsung.
CR Alpern B, 2005, IBM SYST J, V44, P399, DOI 10.1147/sj.442.0399
   Asanovic K., 2016, The Rocket Chip Generator
   Cassand  S., 2018, IEEE SPECTRUM
   Click Cliff, 2005, P 1 ACMUSENIX INT C, P46, DOI [DOI 10.1145/1064979.1064988EVENT-PLACE:CHICAGO,IL,USA, 10.1145/1064979.1064988, DOI 10.1145/1064979.1064988]
   Gagnon EM, 2001, USENIX ASSOCIATION PROCEEDINGS JAVA(TM) VIRTUAL MACHINE RESEARCH AND TECHNOLOGY SYMPOSIUM, P27
   Maas M, 2018, CONF PROC INT SYMP C, P138, DOI 10.1109/ISCA.2018.00022
   2012, PROC 39TH ANNU INT S, P225
   2018, PROC 45TH ANN INT SY, P29, DOI DOI 10.1109/ISCA.2018.00014
   2006, ACM SIGPLAN NOTICES, V41, P169
NR 9
TC 1
Z9 1
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 38
EP 46
DI 10.1109/MM.2019.2910509
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700006
DA 2024-07-18
ER

PT J
AU Cello, C
   Chin, PF
   Asanovic, K
   Nikolic, B
   Patterson, D
AF Cello, Christopher
   Chin, Pi-Feng
   Asanovic, Krste
   Nikolic, Borivoje
   Patterson, David
TI BROOM: An Open Source Out-of-Order Processor With Resilient Low-Voltace
   Operation in 28-nm CMOS
SO IEEE MICRO
LA English
DT Article
AB The Berkeley resilient out-of-order machine (BROOM) is a resilient, wide-voltage-range implementation of an open-source out-of-order (000) RISC-V processor implemented in an ASIC flow. A 28-nm test-chip contains a BOOM OoO core and a 1-MiB level-2 (L2) cache, enhanced with architectural error tolerance for low-voltage operation. It was implemented by using an agile design methodology, where the initial OoO architecture was transformed to perform well in a high-performance, low-leakage CMOS process, informed by synthesis, place, and route data by using foundry-provided standard-cell library and memory compiler. The two-person-team productivity was improved in part thanks to a number of open-source artifacts: The Chisel hardware construction language, the RISC-V instruction set architecture, the rocket-chip SoC generator, and the open-source BOOM core. The resulting chip, taped out using TSMC's 28nm HPM process, runs at 1.0 GHz at 0.9 V, and is able to operate down to 0.47 V.
C1 [Cello, Christopher; Chin, Pi-Feng] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Asanovic, Krste] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Nikolic, Borivoje] Univ Calif Berkeley, Engn, Berkeley, CA 94720 USA.
   [Patterson, David] Univ Calif Berkeley, Comp Sci, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley;
   University of California System; University of California Berkeley;
   University of California System; University of California Berkeley;
   University of California System; University of California Berkeley
RP Cello, C (corresponding author), Univ Calif Berkeley, Berkeley, CA 94720 USA.
EM celio@eecs.berkeley.edu; pfchiu@eecs.berkeley.edu; krste@berkeley.edu;
   bora@eecs.berkeley.edu; pattrsn@eecs.berkeley.edu
RI Nikolic, Borivoje/C-3701-2009
OI Nikolic, Borivoje/0000-0003-2324-1715
CR Anderson M, 2010, IEEE SPECTRUM, V47, P58, DOI 10.1109/MSPEC.2010.5372504
   Chinnery DG, 2005, DES AUT CON, P275
   Chiu PF, 2018, IEEE SOLID-ST CIRC L, V1, P229, DOI 10.1109/LSSC.2019.2900148
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Yeager KC, 1996, IEEE MICRO, V16, P28, DOI 10.1109/40.491460
NR 6
TC 8
Z9 8
U1 1
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2019
VL 39
IS 2
SI SI
BP 52
EP 60
DI 10.1109/MM.2019.2897782
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP7EG
UT WOS:000461849800008
DA 2024-07-18
ER

PT J
AU Sell, J
AF Sell, John
TI The Xbox One X Scorpio Engine
SO IEEE MICRO
LA English
DT Article
ID SYSTEM
AB The Scorpio engine continues the trend of incorporating some of the largest consumer chip designs in entertainment consoles. It is the SoC at the heart of the Xbox One X. Its 7 billion transistors comprise a CPU, a GPU, and other components coupled with a 12- or 24-Gbyte GDDR5 main memory system with 326 Gbytes per second of bandwidth. These provide more than 400 percent greater graphics performance than the preceding Xbox One and Xbox One S systems.
C1 [Sell, John] Microsoft Corp, Redmond, WA 98052 USA.
C3 Microsoft
RP Sell, J (corresponding author), Microsoft Corp, Redmond, WA 98052 USA.
EM jsell@microsoft.com
CR Andrews J, 2006, IEEE MICRO, V26, P25, DOI 10.1109/MM.2006.45
   Rupley J, 2012, IEEE HOT CHIP SYMP
   Sell J, 2014, IEEE MICRO, V34, P44, DOI 10.1109/MM.2014.9
NR 3
TC 2
Z9 2
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2018
VL 38
IS 2
BP 53
EP 60
DI 10.1109/MM.2018.022071135
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD8BG
UT WOS:000430736600005
DA 2024-07-18
ER

PT J
AU Kim, NS
   Chen, DM
   Xiong, JJ
   Hwu, WMW
AF Kim, Nam Sung
   Chen, Deming
   Xiong, Jinjun
   Hwu, Wen-mei W.
TI Heterogeneous Computing Meets Near-Memory Acceleration and High-Level
   Synthesis in the Post-Moore Era
SO IEEE MICRO
LA English
DT Article
ID DESIGN
AB This article presents a conceptual near-memory acceleration architecture; demonstrates its practicality and plausibility using a recent experimental platform from IBM, as well as its potential impact on performance and energy efficiency; and discusses the need for adopting a high-level synthesis approach for a near-memory acceleration architecture. Subsequently, the authors conclude with future research directions for broad adoption of near-memory acceleration.
C1 [Kim, Nam Sung; Chen, Deming] Univ Illinois, Dept Elect & Comp Engn, Champaign, IL 61820 USA.
   [Xiong, Jinjun] IBM TJ Watson Res Ctr, Cognit Comp Syst Res, Yorktown Hts, NY USA.
   [Hwu, Wen-mei W.] Univ Illinois, Elect & Comp Engn, Champaign, IL USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   International Business Machines (IBM); University of Illinois System;
   University of Illinois Urbana-Champaign
RP Kim, NS (corresponding author), Univ Illinois, Dept Elect & Comp Engn, Champaign, IL 61820 USA.
EM nskim@illinois.edu; dchen@illinois.edu; jinjun@us.ibm.com;
   w-hwu@illinois.edu
OI Xiong, Jinjun/0000-0002-2620-4859
FU IBM-Illinois Center for Cognitive Computing Systems Research (C3SR); IBM
   Cognitive Horizon Network; Samsung; DARPA; US National Science
   Foundation
FX This work is supported in part by IBM-Illinois Center for Cognitive
   Computing Systems Research (C3SR), a research collaboration as part of
   the IBM Cognitive Horizon Network, and grants from Samsung, DARPA, and
   the US National Science Foundation.
CR Asghari-Moghaddam Hadi, 2016, P INT S MICR MICRO, DOI DOI 10.1109/MICRO.2016.7783753
   Campbell K, 2017, INTEGRATION, V58, P189, DOI 10.1016/j.vlsi.2016.11.006
   Chandrasekar Karthik, DRAMPower: Open-source DRAM Power & Energy Estimation Tool
   Chang L.-W., 2016, P ACM IEEE INT S MIC, DOI [10.1109/MICRO.2016.7783715, DOI 10.1109/MICRO.2016.7783715]
   Gao MY, 2016, INT S HIGH PERF COMP, P126, DOI 10.1109/HPCA.2016.7446059
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Papakonstantinou A., 2009, 2009 IEEE 7 S APPL S, DOI DOI 10.1109/SASP.2009.5226333
   Pugsley SH, 2014, IEEE MICRO, V34, P44, DOI 10.1109/MM.2014.54
   Roewer T., 2016, CONTUTTO FLEXIBLE ME
   Wakabayashi K, 2004, ASIA S PACIF DES AUT, P344
   Zhang C, 2015, PROCEEDINGS OF THE 2015 SYMPOSIUM ON PIEZOELECTRICITY, ACOUSTIC WAVES AND DEVICE APPLICATIONS, P161, DOI 10.1109/SPAWDA.2015.7364463
NR 11
TC 26
Z9 28
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2017
VL 37
IS 4
BP 10
EP 18
DI 10.1109/MM.2017.3211105
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH3CS
UT WOS:000411022900003
DA 2024-07-18
ER

PT J
AU Nowatzki, T
   Gangadhar, V
   Sankaralingam, K
   Wright, G
AF Nowatzki, Tony
   Gangadhar, Vinay
   Sankaralingam, Karthikeyan
   Wright, Greg
TI DOMAIN SPECIALIZATION IS GENERALLY UNNECESSARY FOR ACCELERATORS
SO IEEE MICRO
LA English
DT Article
AB Domain-specific accelerators (DSAs), which sacrifice programmability for efficiency, are a reaction to the waning benefits of device scaling. This article demonstrates that there are commonalities between DSAs that can be exploited with programmable mechanisms. The goals are to create a programmable architecture that can match the benefits of a DSA and to create a platform for future accelerator investigations.
C1 [Nowatzki, Tony] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
   [Gangadhar, Vinay; Sankaralingam, Karthikeyan] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI USA.
   [Sankaralingam, Karthikeyan] Univ Wisconsin Madison, Dept Comp Sci, Madison, WI USA.
   [Wright, Greg] Qualcomm Res, Engn, San Diego, CA USA.
C3 University of California System; University of California Los Angeles;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   Qualcomm
RP Nowatzki, T (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
EM tjn@cs.ucla.edu; vinay@cs.wisc.edu; karu@cs.wisc.edu;
   gwright@qti.qualcomm.com
RI Nowatzki, Tony/U-1173-2019
OI Nowatzki, Tony/0000-0001-8483-3824
CR Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   [Anonymous], 2016, P 2016 INT C SUP ICS
   Chen T., 2014, ACM Sigplan Notices, Vvol 49, P269, DOI DOI 10.1145/2541940.2541967
   Cong Jason, 2012, P 2012 ACM IEEE INT, P379
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Govindaraju V, 2012, IEEE MICRO, V32, P38, DOI 10.1109/MM.2012.51
   Krashinsky R, 2004, CONF PROC INT SYMP C, P52
   Mai K, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P161, DOI [10.1109/ISCA.2000.854387, 10.1145/342001.339673]
   Nowatzki T, 2016, INT S HIGH PERF COMP, P27, DOI 10.1109/HPCA.2016.7446051
   Qadeer W., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), P24
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Wu L., 2014, P 19 INT C ARCH SUPP, P255
NR 12
TC 12
Z9 13
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 40
EP 50
DI 10.1109/MM.2017.60
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400006
DA 2024-07-18
ER

PT J
AU Foley, D
   Danskin, J
AF Foley, Denis
   Danskin, John
TI ULTRA-PERFORMANCE PASCAL GPU AND NVLINK INTERCONNECT
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE INTRODUCES NVIDIA'S LATEST HIGH-PERFORMANCE PASCAL GPU. GP100 FEATURES IN-PACKAGE HIGH-BANDWIDTH MEMORY, SUPPORT FOR EFFICIENT FP16 OPERATIONS, UNIFIED MEMORY, AND INSTRUCTION PREEMPTION, AND INCORPORATES NVIDIA'S NVLINK I/O FOR HIGH-BANDWIDTH CONNECTIONS BETWEEN GPUS AND BETWEEN GPUS AND CPUS.
C1 [Foley, Denis] Nvidia, GPU Architecture Team, Westford, MA 01886 USA.
   [Danskin, John] Nvidia, GPU Architecture, Westford, MA 01886 USA.
RP Foley, D (corresponding author), Nvidia, GPU Architecture Team, Westford, MA 01886 USA.
EM dfoley@nvidia.com; jdanskin@nvidia.com
OI Subramoni, Hari/0000-0002-1200-2754
CR [Anonymous], 2016, CUDA C PROGRAMMING G
   [Anonymous], 2012, P 29 INT COFERENCE I
   [Anonymous], JOINT DES ADV COMP S
   [Anonymous], CORRECTING INTELS DE
   Chen CY, 2015, IEEE I CONF COMP VIS, P2722, DOI 10.1109/ICCV.2015.312
   Coates A, 2013, PROC INT C MACH LEAR, P1337
   Dean J., 2012, ADV NEURAL INFORM PR, P1223
   Gebhart M, 2012, INT SYMP MICROARCH, P96, DOI 10.1109/MICRO.2012.18
   Nvidia GeForce GTX 680, 2012, CISC VIS NETW IND GL
NR 9
TC 130
Z9 164
U1 1
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2017
VL 37
IS 2
BP 7
EP 17
DI 10.1109/MM.2017.37
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EV4JT
UT WOS:000401726500003
DA 2024-07-18
ER

PT J
AU Sodani, A
   Gramunt, R
   Corbal, J
   Kim, HS
   Vinod, K
   Chinthamani, S
   Hutsell, S
   Agarwal, R
   Liu, YC
AF Sodani, Avinash
   Gramunt, Roger
   Corbal, Jesus
   Kim, Ho-Seop
   Vinod, Krishna
   Chinthamani, Sundaram
   Hutsell, Steven
   Agarwal, Rajat
   Liu, Yen-Chen
TI KNIGHTS LANDING: SECOND-GENERATION INTEL XEON PHI PRODUCT
SO IEEE MICRO
LA English
DT Article
AB THE KNIGHTS LANDING PROCESSOR TARGETS HIGH-PERFORMANCE COMPUTING AND OTHER PARALLEL WORKLOADS. IT PROVIDES SIGNIFICANTLY HIGHER PERFORMANCE AND MEMORY BANDWIDTH OVER THE PREVIOUS GENERATION. IT IS A STANDARD, SELF-BOOTING CPU THAT IS BINARY COMPATIBLE WITH PRIOR INTEL PROCESSORS. ITS INNOVATIONS INCLUDE A POWER-EFFICIENT CORE, A 512-BIT VECTOR INSTRUCTION SET, A NEW MEMORY ARCHITECTURE, A HIGH-BANDWIDTH ON-DIE INTERCONNECT, AND AN ON-PACKAGE NETWORK FABRIC.
C1 [Sodani, Avinash; Gramunt, Roger; Corbal, Jesus; Kim, Ho-Seop; Vinod, Krishna; Chinthamani, Sundaram; Hutsell, Steven; Agarwal, Rajat; Liu, Yen-Chen] Intel, Sunnyvale, CA USA.
C3 Intel Corporation
RP Sodani, A; Gramunt, R; Corbal, J; Kim, HS; Vinod, K; Chinthamani, S; Hutsell, S; Agarwal, R; Liu, YC (corresponding author), Intel, Sunnyvale, CA USA.
EM avinash.sodani@intel.com; roger.gramunt@intel.com;
   jesus.corbal@intel.com; ho-seop.kim@intel.com;
   krishna.n.vinod@intel.com; sundaram.chinthamani@intel.com;
   steven.r.hutsell@intel.com; rajat.agarwal@intel.com;
   yen-cheng.liu@intel.com
RI Liu, Yen-Chen/J-7388-2012
CR [Anonymous], 2015, INT 64 IA 32 ARCH SO, V1
   [Anonymous], 2015, INT 64 IA 32 ARCH SO, V3C
   [Anonymous], 2015, 319433023 INT
   [Anonymous], 2009, An introduction to the Intel Quickpath Interconnect
   Birrittella Mark S., 2015, INTEL OMNI PATH ARCH
   Chrysos G., 2012, INT XEON PHI X100 FA
   INTEL, 2015, INT 64 IA 32 ARCH SO, V2
   Kuttanna Belli, 2013, TECHNOLOGY INSIGHT I
   Motoyoshi M, 2009, P IEEE, V97, P43, DOI 10.1109/JPROC.2008.2007462
NR 9
TC 310
Z9 367
U1 0
U2 14
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2016
VL 36
IS 2
BP 34
EP 46
DI 10.1109/MM.2016.25
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK7PJ
UT WOS:000375117900005
DA 2024-07-18
ER

PT J
AU Wu, LS
   Barker, RJ
   Kim, MA
   Ross, KA
AF Wu, Lisa
   Barker, Raymond J.
   Kim, Martha A.
   Ross, Kenneth A.
TI HARDWARE PARTITIONING FOR BIG DATA ANALYTICS
SO IEEE MICRO
LA English
DT Article
AB TARGETED DEPLOYMENT OF HARDWARE ACCELERATORS CAN IMPROVE THROUGHPUT AND ENERGY EFFICIENCY IN LARGE-SCALE DATA PROCESSING. DATA PARTITIONING IS CRITICAL FOR MANIPULATING LARGE DATASETS AND IS OFTEN THE LIMITING FACTOR IN DATABASE PERFORMANCE. A HARDWARE ACCELERATOR FOR RANGE PARTITIONING AND A HARDWARE-SOFTWARE STREAMING FRAMEWORK PROVIDE AN ORDER OF MAGNITUDE IMPROVEMENT IN PARTITIONING ENERGY AND PERFORMANCE.
C1 [Wu, Lisa; Barker, Raymond J.; Ross, Kenneth A.] Columbia Univ, New York, NY 10027 USA.
   [Kim, Martha A.] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
C3 Columbia University; Columbia University
RP Wu, LS (corresponding author), Intel Corp, Bldg SC12,3600 Juliette Ln,M-S 303, Santa Clara, CA 95052 USA.
EM lisa@cs.columbia.edu
OI Wills, Lisa/0000-0002-3574-3440
FU Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [1065338] Funding Source: National Science
   Foundation
CR Ailamaki A, 1999, PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL CONFERENCE ON VERY LARGE DATA BASES, P266
   Blanas S., 2011, SIGMOD 11, P37, DOI [10.1145/1989323.1989328, DOI 10.1145/1989323.1989328]
   Chatziantoniou D, 2007, INFORM SYST, V32, P248, DOI 10.1016/j.is.2005.09.003
   Cieslewicz John., 2008, DaMoN, P25, DOI 10.1145/1457150.1457156
   Dally WJ, 2008, COMPUTER, V41, P27, DOI 10.1109/MC.2008.224
   Deng QY, 2011, ACM SIGPLAN NOTICES, V46, P225, DOI 10.1145/1961296.1950392
   Graefe G, 2001, PROC INT CONF DATA, P349, DOI 10.1109/ICDE.2001.914847
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   Kim CK, 2009, PROC VLDB ENDOW, V2, P1378, DOI 10.14778/1687553.1687564
   Kozyrakis C, 2010, IEEE MICRO, V30, P8, DOI 10.1109/MM.2010.73
   Labs HP, 2008, CACTI
   Malladi KT, 2012, CONF PROC INT SYMP C, P37, DOI 10.1109/ISCA.2012.6237004
   MySQL, 1997, DAT TIM DAT TYP REPR
   Ross KennethA., 2009, ICDT, P98
   Saab P., 2008, Scaling memcached at facebook
   Subramoni H, 2010, IEEE COMPUT ARCHIT L, V9, P13, DOI 10.1109/L-CA.2010.4
   Tang LJ, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P283
   Wu L., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, P249
   Ye Yang, 2011, P 7 INT WORKSHOP DAT, P1, DOI [10.1145/1995441.1995442, DOI 10.1145/1995441.1995442]
NR 20
TC 4
Z9 5
U1 1
U2 16
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 109
EP 119
DI 10.1109/MM.2014.11
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100012
DA 2024-07-18
ER

PT J
AU Shah, M
   Golla, R
   Grohoski, G
   Jordan, P
   Barreh, J
   Brooks, J
   Greenberg, M
   Levinsky, G
   Luttrell, M
   Olson, C
   Samoail, Z
   Smittle, M
   Ziaja, T
AF Shah, Manish
   Golla, Robert
   Grohoski, Greg
   Jordan, Paul
   Barreh, Jama
   Brooks, Jeff
   Greenberg, Mark
   Levinsky, Gideon
   Luttrell, Mark
   Olson, Christopher
   Samoail, Zeid
   Smittle, Matt
   Ziaja, Tom
TI SPARC T4: A DYNAMICALLY THREADED SERVER-ON-A-CHIP
SO IEEE MICRO
LA English
DT Article
AB The sparc T4 is the next generation of oracle's multicore, multithreaded 64-bit sparc server processor. It delivers significant performance improvements over its predecessor, the sparc T3 processor. the authors describe sparc T4's key features and detail the microarchitecture of the dynamically threaded S3 processor core, which is implemented on sparc T4.
C1 [Shah, Manish; Brooks, Jeff] Oracle, Processor Core Dev Team, Austin, TX 78727 USA.
   [Jordan, Paul] Oracle, Core RTL Dev Team, Austin, TX 78727 USA.
   [Barreh, Jama; Greenberg, Mark; Levinsky, Gideon; Olson, Christopher; Smittle, Matt; Ziaja, Tom] Oracle, RTL Dev Team, Austin, TX 78727 USA.
   [Luttrell, Mark] Oracle, Processor Core Design Team, Austin, TX 78727 USA.
   [Samoail, Zeid] Oracle, RTL Design Team, Austin, TX 78727 USA.
   [Golla, Robert; Grohoski, Greg] Oracle, Processor Cores, Austin, TX 78727 USA.
C3 Oracle; Oracle; Oracle; Oracle; Oracle; Oracle
RP Shah, M (corresponding author), Oracle, Processor Core Dev Team, 5300 Riata Pk Ct, Austin, TX 78727 USA.
EM manish.s.shah@oracle.com
CR Grohoski G., 2006, 18 HOT CHIPS S
   Jiménez DA, 2002, ACM T COMPUT SYST, V20, P369, DOI 10.1145/571637.571639
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Patel S., 2009, 21 HOT CHIPS S
   Shah M, 2007, IEEE ASIAN SOLID STA, P22
NR 5
TC 26
Z9 38
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2012
VL 32
IS 2
BP 8
EP 19
DI 10.1109/MM.2012.1
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 921DQ
UT WOS:000302458600004
DA 2024-07-18
ER

PT J
AU Keckler, SW
   Dally, WJ
   Khailany, B
   Garland, M
   Glasco, D
AF Keckler, Stephen W.
   Dally, William J.
   Khailany, Brucek
   Garland, Michael
   Glasco, David
TI GPUS AND THE FUTURE OF PARALLEL COMPUTING
SO IEEE MICRO
LA English
DT Article
C1 [Keckler, Stephen W.; Dally, William J.; Khailany, Brucek; Garland, Michael; Glasco, David] Nvidia, Santa Clara, CA 95050 USA.
C3 Nvidia Corporation
RP Keckler, SW (corresponding author), Nvidia, 2701 San Tomas Expressway, Santa Clara, CA 95050 USA.
EM skeckler@nvidia.com
FU US government via DARPA [HR0011-10-9-0008]
FX This research was funded in part by the US government via DARPA contract
   HR0011-10-9-0008. The views and conclusions contained in this document
   are those of the authors and should not be interpreted as representing
   the official policies, either expressed or implied, of the US
   government. We thank the research staff at Nvidia for their feedback and
   contributionsin particular, James Balfour and Ronny Krashinsky.
CR [Anonymous], TR200813 U NOTR DAM
   [Anonymous], 2010, OPENCL SPEC VERS 1 1
   [Anonymous], 2011, NVIDIA CUDA C Programming Guide
   Collange S, 2010, LECT NOTES COMPUT SC, V6043, P46
   Galal S, 2011, IEEE T COMPUT, V60, P913, DOI 10.1109/TC.2010.121
   Gebhart M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P235, DOI 10.1145/2024723.2000093
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   Vogelsang T., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P363, DOI 10.1109/MICRO.2010.42
   Whaley R Clinton, 1998, SC 98 P 1998 ACMIEEE, P38, DOI [DOI 10.1109/SC.1998.10004, 10.5555/509058.509096]
NR 9
TC 394
Z9 545
U1 5
U2 49
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2011
VL 31
IS 5
BP 7
EP 17
DI 10.1109/MM.2011.89
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 833KJ
UT WOS:000295883700003
DA 2024-07-18
ER

PT J
AU Jiménez, V
   Gioiosa, R
   Cazorla, FJ
   Valero, M
   Kursun, E
   Isci, C
   Buyuktosunoglu, A
   Bose, P
AF Jimenez, Victor
   Gioiosa, Roberto
   Cazorla, Francisco J.
   Valero, Mateo
   Kursun, Eren
   Isci, Canturk
   Buyuktosunoglu, Alper
   Bose, Pradip
TI ENERGY-AWARE ACCOUNTING AND BILLING IN LARGE-SCALE COMPUTING FACILITIES
SO IEEE MICRO
LA English
DT Article
AB Proposals have focused on reducing energy requirements for large-scale computing facilities (LSCFs), but little research has addressed the need for energy-usage-based accounting. Energy-aware accounting and billing benefits LSCF owners and users. This article makes a case for accurate cost accounting and billing, which accounts for user-specific energy usage, and identifies the hardware-and software-level changes necessary to support energy-aware accounting.
C1 [Jimenez, Victor; Gioiosa, Roberto] Barcelona Supercomp Ctr, Grp Operating Syst Comp Architecture Interact, Barcelona 08034, Spain.
   [Valero, Mateo] Univ Politecn Cataluna, Catalonia, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya
RP Jiménez, V (corresponding author), Barcelona Supercomp Ctr, Grp Operating Syst Comp Architecture Interact, Nexus II Bldg,C Jordi Girona 29, Barcelona 08034, Spain.
EM victor.javier@bsc.es
RI Valero, Mateo/L-5709-2014; Cazorla, Francisco J./D-7261-2016
OI Valero, Mateo/0000-0003-2917-2482; Cazorla, Francisco
   J./0000-0002-3344-376X; Gioiosa, Roberto/0000-0001-9430-2656
FU IBM Research; IBM Deep Computing; Ministry of Science and Technology of
   Spain [TIN-2007-60625, JCI-2008-3688]; HiPEAC Network of Excellence
   [ICT-217068]; IBM; BSC
FX This work was supported by a collaboration agreement between IBM and BSC
   with funds from IBM Research and IBM Deep Computing. It was also
   supported by the Ministry of Science and Technology of Spain under
   contracts TIN-2007-60625 and JCI-2008-3688, as well as the HiPEAC
   Network of Excellence (ICT-217068). The authors thank the anonymous
   reviewers for their constructive comments and suggestions.
CR Barroso L. A., 2005, ACM Queue, V3, P48, DOI 10.1145/1095408.1095420
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   BELADY C, 2006, IEEE INT SOC C THERM, P439
   Bertran B, 2010, IEEE ICC
   Bircher WL, 2007, INT SYM PERFORM ANAL, P158, DOI 10.1109/ISPASS.2007.363746
   Floyd M, 2011, IBM J RES DEV, V55, DOI 10.1147/JRD.2011.2114250
   Floyd M, 2011, IEEE MICRO, V31, P60, DOI 10.1109/MM.2011.29
   Hamilton J., 2010, OVERALL DATA CTR COS
   Kadayif I, 2001, ACM SIGPLAN NOTICES, P28
   Kansal A., 2010, 1 ACM S CLOUD COMP, P39
   Karidis J, 2009, CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, P185
   Lange KD, 2009, COMPUTER, V42, P95, DOI 10.1109/MC.2009.84
   Luque C, 2009, IEEE COMP ARCHIT L, V8, P17, DOI 10.1109/L-CA.2009.3
   Luque C, 2009, INT CONFER PARA, P203, DOI 10.1109/PACT.2009.33
   Meisner D, 2009, ACM SIGPLAN NOTICES, V44, P205, DOI 10.1145/1508284.1508269
   Moreira JE, 2010, IEEE MICRO, V30, P25, DOI 10.1109/MM.2010.74
   Nathuji Ripal, 2007, Operating Systems Review, V41, P265, DOI 10.1145/1323293.1294287
   Raghavendra Ramya., 2008, ASPLOS 13, P48
   *US EPA, 2007, EPA C SERV DAT CTR E
   2009, PROPER SIZING IT POW
NR 20
TC 11
Z9 13
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2011
VL 31
IS 3
BP 60
EP 71
DI 10.1109/MM.2011.35
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 775GB
UT WOS:000291445700006
DA 2024-07-18
ER

PT J
AU Jiang, XW
   Madan, N
   Zhao, L
   Upton, M
   Iyer, R
   Makineni, S
   Newell, D
   Solihin, Y
   Balasubramonian, R
AF Jiang, Xiaowei
   Madan, Niti
   Zhao, Li
   Upton, Mike
   Iyer, Ravi
   Makineni, Srihari
   Newell, Donald
   Solihin, Yan
   Balasubramonian, Rajeev
TI CHOP: INTEGRATING DRAM CACHES FOR CMP SERVER PLATFORMS
SO IEEE MICRO
LA English
DT Article
ID ARCHITECTURES
AB Integrating large dram caches is a promising way to address the memory bandwidth wall issue in the many-core era. However, organizing and implementing a large dram cache imposes a trade-off between tag space overhead and memory bandwidth consumption. Chop (caching hot pages) addresses this trade-off through three filter-based dram-caching techniques.
C1 [Jiang, Xiaowei] Intel Corp, JF2, Hillsboro, OR 97124 USA.
   [Madan, Niti] IBM Thomas J Watson Res Ctr, Armonk, NY 10504 USA.
   [Solihin, Yan] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA.
   [Balasubramonian, Rajeev] Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
C3 Intel Corporation; International Business Machines (IBM); North Carolina
   State University; Utah System of Higher Education; University of Utah
RP Jiang, XW (corresponding author), Intel Corp, JF2, 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM xiaowei.jiang@intel.com
OI Solihin, Yan/0000-0002-8863-941X
CR [Anonymous], P 2010 IEEE INT C DA
   Black B, 2006, INT SYMP MICROARCH, P469
   Burger D, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P78, DOI 10.1145/232974.232983
   *INT, 2008, INT ARCH SOFT DEV MA, V1
   Iyer R, 2003, INT SYM PERFORM ANAL, P176, DOI 10.1109/ISPASS.2003.1190244
   [姜学松 Jiang Xuesong], 2010, [高分子通报, Polymer Bulletin], P1
   Madan N, 2009, INT S HIGH PERF COMP, P262, DOI 10.1109/HPCA.2009.4798261
   Rogers B, 2009, CONF PROC INT SYMP C, P371, DOI 10.1145/1555815.1555801
   Zhang Z, 2004, IEEE T COMPUT, V53, P843, DOI 10.1109/TC.2004.27
   Zhao L, 2007, IEEE MICRO, V27, P21, DOI 10.1109/MM.2007.66
   Zhao L, 2007, PR IEEE COMP DESIGN, P55, DOI 10.1109/ICCD.2007.4601880
NR 11
TC 14
Z9 19
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 99
EP 108
DI 10.1109/MM.2010.100
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200011
DA 2024-07-18
ER

PT J
AU Ren, G
   Tune, E
   Moseley, T
   Shi, YX
   Rus, S
   Hundt, R
AF Ren, Gang
   Tune, Eric
   Moseley, Tipp
   Shi, Yixin
   Rus, Silvius
   Hundt, Robert
TI GOOGLE-WIDE PROFILING: A CONTINUOUS PROFILING INFRASTRUCTURE FOR DATA
   CENTERS
SO IEEE MICRO
LA English
DT Article
AB Google-Wide Profiling (GWP), a continuous profiling infrastructure for data centers, provides performance insights for cloud applications. with negligible overhead, GWP provides stable, accurate profiles and a datacenter-scale tool for traditional performance analyses. furthermore, GWP introduces novel applications of its profiles, such as application-platform affinity measurements and identification of platform-specific, microarchitectural peculiarities.
C1 [Ren, Gang; Tune, Eric; Moseley, Tipp; Shi, Yixin; Rus, Silvius; Hundt, Robert] Google, Mountain View, CA 94043 USA.
C3 Google Incorporated
RP Ren, G (corresponding author), Google, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA.
EM gangren@google.com
CR ANDERSON JM, 1997, P 16 ACM S OP SYST P, P357
   Chen Dehao., 2010, Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization. (Toronto, ON, Canada, P42, DOI DOI 10.1145/1772954.1772963
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Dongarra Jack, 2001, C LIN CLUST HPC REV, V5
   Ghemawat S., 2003, Operating Systems Review, V37, P29, DOI 10.1145/1165389.945450
   MARS J, 2009, P 2009 INT S COD GEN, P169
   Savari S., 2000, Proceedings of the Second Workshop on Feedback-Directed Optimization (FDO), P50
NR 7
TC 90
Z9 109
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2010
VL 30
IS 4
BP 65
EP 78
DI 10.1109/MM.2010.68
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 639CT
UT WOS:000280949100010
DA 2024-07-18
ER

PT J
AU Gandhi, A
   Akkary, H
   Rajwar, R
   Srinivasan, ST
   Lai, K
AF Gandhi, A
   Akkary, H
   Rajwar, R
   Srinivasan, ST
   Lai, K
TI Scalable load and store processing in latency-tolerant processors
SO IEEE MICRO
LA English
DT Article
AB NEW LOAD AND STORE PROCESSING ALGORITHMS LET MEMORY-LATENCY-TOLERANT ARCHITECTURES SUSTAIN THOUSANDS OF IN-FLIGHT INSTRUCTIONS WITHOUT SCALING CYCLE-CRITICAL FULLY-ASSOCIATIVE LOAD AND STORE QUEUES. THESE ALGORITHMS RELY ON REDOING SOME STORES AFTER FETCHING CACHE MISS DATA FROM MEMORY ( TO FIX MEMORY DEPENDENCES). DOING SO PROVIDES BETTER POWER AND AREA CHARACTERISTICS THAN CONSTANTLY ENFORCING MEMORY DEPENDENCES AMONG SEVERAL LOADS AND STORES, MANY OF WHICH HAVE UNKNOWN ADDRESSES.
C1 Intel Corp, Microprocessor Technol Lab, Hillsboro, OR 97124 USA.
C3 Intel Corporation
RP Intel Corp, Microprocessor Technol Lab, M-S JF3-332,2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM haitham.h.akkary@intel.com
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   Cain HW, 2004, CONF PROC INT SYMP C, P90
   Cristal A, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P48, DOI 10.1109/HPCA.2004.10008
   Gandhi A, 2005, CONF PROC INT SYMP C, P446, DOI 10.1109/ISCA.2005.46
   KARKHANIS T, DAY LIFE DATA CACHE
   Lebeck AR, 2002, CONF PROC INT SYMP C, P59, DOI 10.1109/ISCA.2002.1003562
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   Park I, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P411
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
   ROTH A, 2005, P 32 ANN INT S COMP, P58
   Sethumadhavan S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P399
   Srinivasan S, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P107, DOI 10.1109/ICCAD.2004.1382552
   Zhou HY, 2005, PACT 2005: 14th International Conference on Parallel Architectures and Compilation Techniques, P231
NR 13
TC 1
Z9 2
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2006
VL 26
IS 1
BP 30
EP 39
DI 10.1109/MM.2006.21
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 014JS
UT WOS:000235476600006
DA 2024-07-18
ER

PT J
AU Cain, HW
   Lipasti, MH
AF Cain, HW
   Lipasti, MH
TI Memory ordering: A value-based approach
SO IEEE MICRO
LA English
DT Article
AB VALUE-BASED REPLAY ELIMINATES THE NEED FOR CONTENT-ADDRESSABLE MEMORIES IN THE LOAD QUEUE, REMOVING ONE BARRIER TO SCALABLE OUT-OF-ORDER INSTRUCTION WINDOWS. INSTEAD, CORRECT MEMORY ORDERING IS MAINTAINED BY SIMPLY RE-EXECUTING CERTAIN LOAD INSTRUCTIONS IN PROGRAM ORDER. A SET OF NOVEL FILTERING HEURISTICS REDUCES THE AVERAGE ADDITIONAL CACHE BANDWIDTH DEMANDED BY VALUE-BASED REPLAY TO LESS THAN 3.5 PERCENT.
C1 IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
C3 International Business Machines (IBM)
RP Cain, HW (corresponding author), IBM Corp, Thomas J Watson Res Ctr, 1101 Kitchawan Rd,Route 134, Yorktown Hts, NY 10598 USA.
EM tcain@us.ibm.com
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   Alameldeen AR, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P7, DOI 10.1109/HPCA.2003.1183520
   Altman ER, 2001, P IEEE, V89, P1710, DOI 10.1109/5.964447
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   CONDON A, 2001, P S PAR ALG ARCH, P113
   Gharachorloo Kourosh., 1991, Proceedings of the 1991 International Conference on Parallel Processing, P355
   LANDIN A, 1991, ACM COMP AR, V19, P106, DOI 10.1145/115953.115964
   Park I, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P411
   Ponomarev D, 2001, INT SYMP MICROARCH, P90, DOI 10.1109/MICRO.2001.991108
   Sethumadhavan S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P399
NR 10
TC 1
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 110
EP 117
DI 10.1109/MM.2004.81
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900015
DA 2024-07-18
ER

PT J
AU Fields, BA
   Bodík, R
   Hill, MD
   Newburn, CJ
AF Fields, BA
   Bodík, R
   Hill, MD
   Newburn, CJ
TI Interaction cost:: For when event counts just don't add up
SO IEEE MICRO
LA English
DT Article
AB INTERACTION COST HELPS IMPROVE PROCESSOR PERFORMANCE AND DECREASE POWER CONSUMPTION BY IDENTIFYING WHEN DESIGNERS CAN CHOOSE AMONG A SET OF OPTIMIZATIONS AND WHEN IT'S NECESSARY TO PERFORM THEM ALL.
C1 Univ Calif Berkeley, Div Comp Sci, Berkeley, CA 94720 USA.
   Univ Wisconsin, Madison, WI USA.
C3 University of California System; University of California Berkeley;
   University of Wisconsin System; University of Wisconsin Madison
RP Univ Calif Berkeley, Div Comp Sci, 517 Soda Hall,1776, Berkeley, CA 94720 USA.
EM bfields@cs.berkeley.edu
CR Dean J, 1997, INT SYMP MICROARCH, P292, DOI 10.1109/MICRO.1997.645821
   Fields B, 2001, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2001.937434
   Fields B.A., 2004, ACM T ARCHIT CODE OP, P272
   Fields BA, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P228
   FLEISCHMANN RD, 1995, SCIENCE, V269, P496, DOI 10.1126/science.7542800
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   Pai VS, 1997, THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, P72, DOI 10.1109/HPCA.1997.569611
   Patel SJ, 1998, CONF PROC INT SYMP C, P262, DOI 10.1109/ISCA.1998.694786
   SASANKA R, 2002, P 10 INT C ARCH SUPP, P144
   Tune ES, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P104, DOI 10.1109/PACT.2002.1106008
NR 10
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 57
EP 61
DI 10.1109/MM.2004.78
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Petrov, P
   Orailoglu, A
AF Petrov, P
   Orailoglu, A
TI Transforming binary code for low-power embedded processors
SO IEEE MICRO
LA English
DT Article
AB TWO PROGRAM CODE TRANSFORMATION METHODOLOGIES REDUCE THE POWER CONSUMPTION OF INSTRUCTION COMMUNICATION BUSES IN EMBEDDED PROCESSORS. AIMED AT DEEP-SUBMICRON PROCESS TECHNOLOGIES, THESE TECHNIQUES OFFER AN EFFICIENT SOLUTION FOR APPLICATIONS IN WHICH LOW POWER CONSUMPTION IS THE KEY QUALITY FACTOR.
C1 Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM ppetrov@cs.ucsd.edu
CR Aghaghiri Y, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P182, DOI 10.1109/LPE.2001.945397
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bellas N., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P64, DOI 10.1109/LPE.1999.799411
   Benini L, 1997, PR GR LAK SYMP VLSI, P77, DOI 10.1109/GLSV.1997.580414
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Ramprasad S, 1999, IEEE T VLSI SYST, V7, P212, DOI 10.1109/92.766748
   Sotiriadis PP, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P507, DOI 10.1109/CICC.2000.852719
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   ZHANG Y, 2002, P IEEE INT S LOW POW, P754
NR 9
TC 4
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2004
VL 24
IS 3
BP 21
EP 33
DI 10.1109/MM.2004.18
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 834VV
UT WOS:000222439900005
DA 2024-07-18
ER

PT J
AU Clements, A
AF Clements, A
TI CSIDC: Competing students design real-world systems
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2003
VL 23
IS 4
BP 78
EP 80
DI 10.1109/MM.2003.1225979
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 715NP
UT WOS:000184978900014
DA 2024-07-18
ER

PT J
AU Talpes, E
   Sarma, DD
   Williams, D
   Arora, S
   Kunjan, T
   Floering, B
   Jalote, A
   Hsiong, C
   Poorna, C
   Samant, V
   Sicilia, J
   Nivarti, AK
   Ramachandran, R
   Fischer, T
   Herzberg, B
   McGee, B
   Venkataramanan, G
   Banon, P
AF Talpes, Emil
   Sarma, Debjit Das
   Williams, Doug
   Arora, Sahil
   Kunjan, Thomas
   Floering, Benjamin
   Jalote, Ankit
   Hsiong, Christopher
   Poorna, Chandrasekhar
   Samant, Vaidehi
   Sicilia, John
   Nivarti, Anantha Kumar
   Ramachandran, Raghuvir
   Fischer, Tim
   Herzberg, Ben
   McGee, Bill
   Venkataramanan, Ganesh
   Banon, Pete
TI The Microarchitecture of DOJO, Tesla's Exa-Scale Computer
SO IEEE MICRO
LA English
DT Article
DE Computer architecture; Training; Microarchitecture; Machine learning;
   Bandwidth; Instruction sets; Computational modeling
AB The Tesla-built DOJO system is a scalable solution targeted towards machine learning training applications. It is based on the D1 custom compute chip which packs together 354 independent processors, resulting in 362 TFLOPS of compute and 440 MB of internal static random-access memory storage. While maintaining full programmability, DOJO emphasizes distribution of resources and an extremely high bandwidth interconnect, allowing it to scale from small systems all the way to exaFLOP supercomputers.
C1 [Talpes, Emil; Sarma, Debjit Das; Williams, Doug; Arora, Sahil; Kunjan, Thomas; Floering, Benjamin; Jalote, Ankit; Hsiong, Christopher; Poorna, Chandrasekhar; Samant, Vaidehi; Sicilia, John; Nivarti, Anantha Kumar; Ramachandran, Raghuvir; Fischer, Tim; Herzberg, Ben; McGee, Bill; Venkataramanan, Ganesh; Banon, Pete] Tesla Motors Inc, Palo Alto, CA 84304 USA.
C3 Tesla, Inc.
RP Talpes, E (corresponding author), Tesla Motors Inc, Palo Alto, CA 84304 USA.
EM etalpes@tesla.com; ddassarma@tesla.com; etalpes@tesla.com;
   saarora@tesla.com; tkunjan@tesla.com; bfloering@tesla.com;
   ajalote@tesla.com; chsiong@tesla.com; cpoorna@tesla.com;
   vsamant@tesla.com; jsicilia@tesla.com; anivarti@tesla.com;
   rramachandran@tesla.com; tifischer@tesla.com; bhertzberg@tesla.com;
   bmcgee@tesla.com; gvenkataramanan@tesla.com; pbannon@tesla.com
OI Hsiong, Christopher/0000-0003-0205-7863
CR Brown T., 2020, P ADV NEUR INF PROC, V33, P1877
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   SMITH JE, 1984, ACM T COMPUT SYST, V2, P289, DOI 10.1145/357401.357403
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Waterman A., 2014, UCBEECS201452
   White S., 2011, P IEEE HOT CHIPS 23, P1, DOI [10.1109/HOTCHIPS.2011.7477512, DOI 10.1109/HOTCHIPS.2011.7477512]
   Yang JS, 1998, IEEE T PARALL DISTR, V9, P526, DOI 10.1109/71.689440
NR 8
TC 2
Z9 3
U1 4
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2023
VL 43
IS 3
BP 31
EP 39
DI 10.1109/MM.2023.3258906
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K5QD7
UT WOS:001016976600005
DA 2024-07-18
ER

PT J
AU Nahas, H
   Huver, S
   Yiu, BYS
   Kallweit, CM
   Chee, AJY
   Yu, ACH
AF Nahas, Hassan
   Huver, Sean
   Yiu, Billy Y. S.
   Kallweit, Chris M.
   Chee, Adrian J. Y.
   Yu, Alfred C. H.
TI Artificial-Intelligence-Enhanced Ultrasound Flow Imaging at the Edge
SO IEEE MICRO
LA English
DT Article
DE Cardiovascular diseases; Ultrasonic imaging; Image edge detection;
   Doppler effect; Artificial intelligence; Clinical diagnosis; Real-time
   systems
AB Ultrasound flow imaging has long been used for cardiovascular diagnostics. Color Doppler imaging (CDI) is the predominant ultrasound flow imaging mode, but its diagnostic value is hampered by aliasing artifacts that limit the range of detectable blood velocities. Here, we present the first demonstration of how edge artificial intelligence (AI) can enable real-time CDI with aliasing resistance. Specifically, graphical processing unit acceleration and AI-ready edge computing hardware have been leveraged to realize the first end-to-end CDI processing pipeline that involves AI-based aliasing correction. Performance results show that, using our edge AI engine, aliasing-resistant CDI frames with threefold velocity detection range can be generated at a real-time frame rate of 25 frames per second (for raw datasets with 192 channels, 12-bit data resolution, and 25-MHz sampling rate). Overall, edge AI can critically improve the real-time visualization quality of ultrasound flow imaging and, in turn, potentially transform its bedside application value.
C1 [Nahas, Hassan; Yiu, Billy Y. S.; Kallweit, Chris M.; Chee, Adrian J. Y.; Yu, Alfred C. H.] Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
   [Huver, Sean] NVIDIA Corp, Santa Clara, CA 95051 USA.
C3 University of Waterloo; Nvidia Corporation
RP Nahas, H (corresponding author), Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
RI Yu, Alfred C. H./ISU-1421-2023; Yiu, Billy Y. S/JUV-2970-2023
OI Yiu, Billy Y. S/0000-0002-4852-0529; Nahas, Hassan/0000-0001-7442-9908
FU Natural Sciences and Engineering Council of Canada [CREATE-528202-2019,
   RGPIN-2022-04157]; E.W.R. Steacie Memorial Fellowship
   [SMFSU-556263-2021]; Canadian Institutes of Health Research [PJT153240];
   Ontario Early Researcher Award
FX The authors are grateful to Di Xiao for his technical assistance in
   setting up the system hardware. This work was supported in part by the
   Natural Sciences and Engineering Council of Canada under Grant
   CREATE-528202-2019 and Grant RGPIN-2022-04157, in part by E.W.R. Steacie
   Memorial Fellowship under Grant SMFSU-556263-2021, in part by Canadian
   Institutes of Health Research under Grant PJT153240, and in part by the
   Ontario Early Researcher Award. This work involved human subjects or
   animals in its research. Approval of all ethical and experimental
   procedures and protocols was granted by the University of Waterloo
   Clinical Research Ethics Committee under Application No. 31694, and
   performed in line with the Declaration of Helsinki.
CR Chee AJY, 2016, IEEE T ULTRASON FERR, V63, P1852, DOI 10.1109/TUFFC.2016.2591946
   Evans D.H., 2000, Doppler Ultrasound - physics, instrumentation and clinical applications
   Liu SF, 2019, ENGINEERING-PRC, V5, P261, DOI 10.1016/j.eng.2018.11.020
   Moore CL, 2011, NEW ENGL J MED, V364, P749, DOI 10.1056/NEJMra0909487
   Muth S, 2011, MED IMAGE ANAL, V15, P577, DOI 10.1016/j.media.2011.03.003
   Nahas H, 2020, IEEE T ULTRASON FERR, V67, P2615, DOI 10.1109/TUFFC.2020.3001523
   Porée J, 2021, IEEE T ULTRASON FERR, V68, P2117, DOI 10.1109/TUFFC.2021.3056932
   Posada D, 2016, IEEE T MED IMAGING, V35, P1510, DOI 10.1109/TMI.2016.2518638
   Quien MM, 2018, ECHOCARDIOGR-J CARD, V35, P1388, DOI 10.1111/echo.14116
   Shahin A, 2000, ARTIF INTELL MED, V19, P121, DOI 10.1016/S0933-3657(00)00042-7
   van Sloun RJG, 2020, P IEEE, V108, P11, DOI 10.1109/JPROC.2019.2932116
   Yamashita R, 2018, INSIGHTS IMAGING, V9, P611, DOI 10.1007/s13244-018-0639-9
   Yiu BYS, 2019, IEEE T ULTRASON FERR, V66, P656, DOI 10.1109/TUFFC.2019.2892731
   York G, 1999, ANNU REV BIOMED ENG, V1, P559, DOI 10.1146/annurev.bioeng.1.1.559
NR 14
TC 3
Z9 3
U1 1
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 96
EP 106
DI 10.1109/MM.2022.3195516
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600022
OA hybrid
DA 2024-07-18
ER

PT J
AU Temucin, YH
   Sojoodi, AH
   Alizadeh, P
   Kitor, B
   Afsahi, A
AF Temucin, Yltan Hassan
   Sojoodi, Amir Hossein
   Alizadeh, Pedram
   Kitor, Benjamin
   Afsahi, Ahmad
TI Accelerating Deep Learning Using Interconnect-Aware UCX Communication
   for MPI Collectives
SO IEEE MICRO
LA English
DT Article
DE Graphics processing units; Bandwidth; Deep learning; Data transfer;
   Message passing; Graphics processing units; Runtime; Communication
   channels
AB Deep learning workloads on modern multi-graphics processing unit (GPU) nodes are highly dependent on intranode interconnects, such as NVLink and PCIe, for high-performance communication. In this article, we take on the challenge to design an interconnect-aware multipath GPU-to-GPU communication using unified communication X (UCX) to utilize all available bandwidth for both NVLink-based systems and those that use a mixture of NVLink and PCIe. Our proposed multipath data transfer mechanism pipelines and stripes the message across multiple intrasocket communication channels and memory regions to achieve 1.84x higher bandwidth for Open message passing interface (MPI) on NVLink-based systems and 1.23x on NVLink and PCIe systems. We then utilize this mechanism to propose a three-stage hierarchical, pipelined MPI_Allreduce design as well as a flat pipelined two-stage algorithm for two different node topologies. For large messages, our proposed algorithms achieve a high speedup when compared to other MPI implementations. We also observe significant speedup for the proposed MPI_Allreduce with Horovod + TensorFlow with a variety of deep learning models.
C1 [Temucin, Yltan Hassan; Sojoodi, Amir Hossein; Alizadeh, Pedram; Kitor, Benjamin; Afsahi, Ahmad] Queens Univ, Kingston, ON K7L 3N6, Canada.
C3 Queens University - Canada
RP Temucin, YH (corresponding author), Queens Univ, Kingston, ON K7L 3N6, Canada.
EM 12yht2@queensu.ca; amir.sojoodi@queensu.ca; 18pm7@queensu.ca;
   ben.kitor@queensu.ca; ahmad.afsahi@queensu.ca
OI Temucin, Yiltan Hassan/0000-0002-4145-4848; Sojoodi,
   AmirHossein/0000-0001-9877-3201; Kitor, Benjamin/0000-0002-8497-0578
FU Natural Sciences and Research Council of Canada [RGPIN 05389-2016];
   Compute Canada; WestGrid; SciNet; Compute Canada Calcul Canada
FX This work was supported in part by the Natural Sciences and Research
   Council of Canada under Grant RGPIN 05389-2016, in part by Compute
   Canada, in part by WestGrid (www.westgrid.ca), in part by SciNet
   (www.scinethpc.ca), and in part by Compute Canada Calcul Canada
   (www.computecanada.ca).The authors would like to thank Fei Mao and Bruno
   C. Mundim for their technical support on Mist, and Iman Faraji for
   discussions regarding the detailed implementation of CUDA IPC
   mechanisms.
CR Awan AA, 2019, SYMP HI PER INT, P49, DOI 10.1109/HOTI.2019.00025
   Awan AA, 2019, IEEE ACM INT SYMP, P498, DOI [10.1109/CCGRID.2019.00064, 10.1109/ccgrid.2019.00064]
   CHU C.- H., 2020, Proceedings of the 34th ACM International Conference on Supercomputing, P1, DOI [DOI 10.1145/3392717, 10.1145/3392717]
   Chu CH, 2016, IEEE ACM INT SYMP, P726, DOI 10.1109/CCGrid.2016.111
   Faraji I., 2014, Proc. European MPI Users' Group Meeting (EuroMPI/ASIA), P45, DOI DOI 10.1145/2642769.2642773
   Faraji I, 2018, CONCURR COMP-PRACT E, V30, DOI 10.1002/cpe.4667
   Li A, 2018, I S WORKL CHAR PROC, P191, DOI 10.1109/IISWC.2018.8573483
   mpi, 2021, MESSAGE PASSING INTE
   Shamis P, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P40, DOI 10.1109/HOTI.2015.13
   Tallent NR, 2018, LECT NOTES COMPUT SC, V10724, P3, DOI 10.1007/978-3-319-72971-8_1
   Temuçin YH, 2021, SYMP HI PER INT, P25, DOI 10.1109/HOTI52880.2021.00018
NR 11
TC 5
Z9 5
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 68
EP 76
DI 10.1109/MM.2022.3148670
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500021
DA 2024-07-18
ER

PT J
AU [Anonymous]
AF [Anonymous]
TI Evolving Career Opportunities Need Your Skills Explore new
   options-upload your resume today
SO IEEE MICRO
LA English
DT Article
AB Advertisement, IEEE.
NR 0
TC 0
Z9 0
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP C4
EP C4
DI 10.1109/MM.2022.3151210
PG 1
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500006
OA Bronze
DA 2024-07-18
ER

PT J
AU Tomesh, T
   Martonosi, M
AF Tomesh, Teague
   Martonosi, Margaret
TI Quantum Codesign
SO IEEE MICRO
LA English
DT Article
DE Hardware; Qubit; Logic gates; Quantum computing; Topology; Software
   algorithms; Software
AB Codesign has been an integral part of computer architecture since the very first systems were brought online. From the early days of the field until now, end-user applications inevitably shape the design and capabilities of subsequent generations of hardware. Likewise, the characteristics and capabilities of new computational hardware and systems often impact the algorithms and software that run on them. Quantum computing (QC) is similarly reliant on codesign approaches, particularly now in its resource constrained early days. This article discusses what codesign means in a QC setting, gives examples of its value to QC, and proposes key attributes of QC codesign approaches going forward.
C1 [Tomesh, Teague] Princeton Univ, Comp Sci Dept, Princeton, NJ 08544 USA.
   [Martonosi, Margaret] Princeton Univ, Comp Sci, Princeton, NJ 08544 USA.
C3 Princeton University; Princeton University
RP Tomesh, T (corresponding author), Princeton Univ, Comp Sci Dept, Princeton, NJ 08544 USA.
EM ttomesh@princeton.edu; mrm@princeton.edu
OI Tomesh, Teague/0000-0003-2610-8661; Martonosi,
   Margaret/0000-0001-9683-8032
CR Chamberland C, 2020, PHYS REV X, V10, DOI 10.1103/PhysRevX.10.011022
   Cheng JL, 2020, ANN I S COM, P543, DOI 10.1109/ISCA45697.2020.00052
   Gokhale P, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P266, DOI 10.1145/3352460.3358313
   Gui K., 2021, B AM PHYS SOC APS
   Intel, 2021, INTEL NEWSROOM 1203
   Li GS, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P1031, DOI 10.1145/3373376.3378500
   Moore S., 2020, HONEYWELLS ION TRAP
   Murali P, 2020, IEEE MICRO, V40, P73, DOI 10.1109/MM.2020.2985683
   Nation P., 2021, MEASURE RESET QUBIT
   Patel T., ASPLOS 26, V2021, P443, DOI DOI 10.1145/3445814.3446743
   Patel T, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415619
   Patel T, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00019
   Preskill J, 2018, QUANTUM-AUSTRIA, V2, DOI 10.22331/q-2018-08-06-79
   Sawaya NPD, 2020, IEEE INTERNATIONAL CONFERENCE ON QUANTUM COMPUTING AND ENGINEERING (QCE20), P180, DOI 10.1109/QCE49297.2020.00031
   Shi YN, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P1031, DOI 10.1145/3297858.3304018
   Yao YX, 2021, PRX QUANTUM, V2, DOI 10.1103/PRXQuantum.2.030307
NR 16
TC 7
Z9 7
U1 2
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 33
EP 40
DI 10.1109/MM.2021.3094461
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800014
DA 2024-07-18
ER

PT J
AU Tzimpragos, G
   Volk, J
   Vasudevan, D
   Tsiskaridze, N
   Michelogiannakis, G
   Madhavan, A
   Shalf, J
   Sherwood, T
AF Tzimpragos, Georgios
   Volk, Jennifer
   Vasudevan, Dilip
   Tsiskaridze, Nestan
   Michelogiannakis, George
   Madhavan, Advait
   Shalf, John
   Sherwood, Timothy
TI Temporal Computing With Superconductors
SO IEEE MICRO
LA English
DT Article
ID LOGIC
AB Creating computing systems able to address our ever-increasing needs, especially as we reach the end of CMOS transistor scaling, will require truly novel methods of computing. However, the traditional logic abstractions and the digital design patterns we understand so well have coevolved with the hardware technology that has embodied them. As we look past CMOS, there is no reason to think that those same abstractions best serve to encapsulate the computational potential inherent to emerging devices. We posit that a new and radically more efficient foundation for computing lies at the intersection of superconductor electronics and delay-coded computation. Building on recent work in race logic, we show that superconducting circuits can naturally compute directly over temporal relationships between pulse arrivals; that the computational relationships between those pulse arrivals can be formalized through a functional extension to a temporal predicate logic used in the verification community; and that the resulting architectures can operate asynchronously and describe real and useful computations. We verify our hypothesis through a combination of detailed analog circuit models and layout designs, a formal analysis of our abstractions, and an evaluation of several superconducting temporal accelerators.
C1 [Tzimpragos, Georgios] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
   [Volk, Jennifer] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Vasudevan, Dilip; Michelogiannakis, George] Lawrence Berkeley Natl Lab, Comp Architecture Grp, Berkeley, CA 94720 USA.
   [Tsiskaridze, Nestan] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
   [Madhavan, Advait] Univ Maryland, College Pk, MD 20742 USA.
   [Shalf, John] Lawrence Berkeley Natl Lab, Dept Head Comp Sci, Berkeley, CA USA.
   [Sherwood, Timothy] Univ Calif Santa Barbara, Comp Sci, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara;
   University of California System; University of California Santa Barbara;
   United States Department of Energy (DOE); Lawrence Berkeley National
   Laboratory; Stanford University; University System of Maryland;
   University of Maryland College Park; United States Department of Energy
   (DOE); Lawrence Berkeley National Laboratory; University of California
   System; University of California Santa Barbara
RP Tzimpragos, G (corresponding author), Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
EM gtzimpragos@cs.ucsb.edu; jevolk@ucsb.edu; dilipv@lbl.gov;
   nestan@stanford.edu; mihelog@lbl.gov; advait.madhavan@nist.gov;
   jshalf@lbl.gov; sherwood@cs.ucsb.edu
RI ; Vasudevan, Dilip/P-1714-2017
OI Tzimpragos, Georgios/0000-0002-0127-4703; Sherwood,
   Timothy/0000-0002-6550-6075; Shalf, John/0000-0002-0608-3690;
   Michelogiannakis, George/0000-0003-3743-6054; Vasudevan,
   Dilip/0000-0003-0931-309X
FU National Science Foundation [1763699, 1730309, 1717779, 1563935]; Office
   of Science of the U.S. Department of Energy [DE-AC02-05CH11231]; Direct
   For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [1763699] Funding Source: National Science
   Foundation
FX This work was supported by the National Science Foundation under Grant
   1763699, Grant 1730309, Grant 1717779, and Grant 1563935. The research
   conducted at LBNL was supported by the Director, Office of Science of
   the U.S. Department of Energy under Contract DE-AC02-05CH11231. We would
   like to thank James E. Smith, David Donofrio, Dmitri Strukov, Alexander
   Wynn, Isaac Mackey, and the anonymous reviewers for their helpful
   comments.
CR Benedetti M, 2003, LECT NOTES COMPUT SC, V2619, P18
   Holmes DS, 2015, COMPUTER, V48, P34, DOI 10.1109/MC.2015.375
   Laroussinie F, 2002, IEEE S LOG, P383, DOI 10.1109/LICS.2002.1029846
   Likharev KK, 1991, IEEE T APPL SUPERCON, V1, P3, DOI 10.1109/77.80745
   Madhavan A, 2014, CONF PROC INT SYMP C, P517, DOI 10.1109/ISCA.2014.6853226
   Smith JE, 2018, CONF PROC INT SYMP C, P289, DOI 10.1109/ISCA.2018.00033
   Tolpygo SK, 2017, IEEE INT SUPERCOND E
   Tolpygo SK, 2016, LOW TEMP PHYS+, V42, P361, DOI 10.1063/1.4948618
   Tzimpragos G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P215, DOI 10.1145/3297858.3304036
   Tzimpragos G, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P435, DOI 10.1145/3373376.3378517
   Zhirnov VV, 2003, P IEEE, V91, P1934, DOI 10.1109/JPROC.2003.818324
NR 11
TC 11
Z9 12
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 71
EP 79
DI 10.1109/MM.2021.3066377
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800011
OA Bronze
DA 2024-07-18
ER

PT J
AU Gokhale, P
   Baker, JM
   Duckering, C
   Chong, FT
   Brown, KR
   Brown, NC
AF Gokhale, Pranav
   Baker, Jonathan M.
   Duckering, Casey
   Chong, Frederic T.
   Brown, Kenneth R.
   Brown, Natalie C.
TI Extending the Frontier of Quantum Computers With Qutrits
SO IEEE MICRO
LA English
DT Article
DE Logic gates; Quantum computing; Hardware; Computers; Runtime; Integrated
   circuit modeling; Energy states
AB We advocate for a fundamentally different way to perform quantum computation by using three-level qutrits instead of qubits. In particular, we substantially reduce the resource requirements of quantum computations by exploiting a third state for temporary variables (ancilla) in quantum circuits. Past work with qutrits has demonstrated only constant factor improvements, owing to the log2(3) binary-to-ternary compression factor. We present a novel technique using qutrits to achieve a logarithmic runtime decomposition of the Generalized Toffoli gate using no ancilla---an exponential improvement over the best qubit-only equivalent. Our approach features a 70x improvement in total two-qudit gate count over the qubit-only decomposition. This results in improvements for important algorithms for arithmetic and QRAM. Simulation results under realistic noise models indicate over 90% mean reliability (fidelity) for our circuit, versus under 30% for the qubit-only baseline. These results suggest that qutrits offer a promising path toward extending the frontier of quantum computers.
C1 [Gokhale, Pranav; Baker, Jonathan M.; Duckering, Casey] Univ Chicago, Chicago, IL 60637 USA.
   [Chong, Frederic T.] Univ Chicago, Dept Comp Sci, Chicago, IL 60637 USA.
   [Brown, Kenneth R.] Duke Univ, Elect & Comp Engn, Durham, NC 27706 USA.
   [Brown, Natalie C.] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 University of Chicago; University of Chicago; Duke University;
   University System of Georgia; Georgia Institute of Technology
RP Gokhale, P (corresponding author), Univ Chicago, Chicago, IL 60637 USA.
EM pranavgokhale@uchicago.edu; jmbaker@uchicago.edu; cduck@uchicago.edu;
   chong@cs.uchicago.edu; kenneth.r.brown@duke.edu;
   natalie.c.brown@duke.edu
RI Brown, Kenneth R/E-5844-2010
OI CHONG, FREDERIC/0000-0001-9282-4645
FU EPiQC, an NSF Expedition in Computing [CCF-1730449/1832377]; STAQ [NSF
   Phy-1818914]; DOE [DE-SC0020289, DE-SC0020331]; Department of Defense
   through the National Defense Science and Engineering Graduate Fellowship
   Program; U.S. Department of Energy (DOE) [DE-SC0020289, DE-SC0020331]
   Funding Source: U.S. Department of Energy (DOE)
FX We would like to thank Michel Devoret and Steven Girvin for suggesting
   to investigate qutrits. We also acknowledge David Schuster for helpful
   discussion on superconducting qutrits. This work was supported in part
   by EPiQC, an NSF Expedition in Computing, under Grant
   CCF-1730449/1832377; in part by STAQ under Grant NSF Phy-1818914; and in
   part by DOE Grants DE-SC0020289 and DE-SC0020331. The work of Pranav
   Gokhale was supported by the Department of Defense through the National
   Defense Science and Engineering Graduate Fellowship Program.
CR BARENCO A, 1995, PHYS REV A, V52, P3457, DOI 10.1103/PhysRevA.52.3457
   Di Y. M., 2011, ARXIV11055485
   Gidney Craig, 2015, Constructing large increment gates
   Gokhale P., 2014, IMPLEMENTATION SQUAR
   He Y, 2017, INT J THEOR PHYS, V56, P2350, DOI 10.1007/s10773-017-3389-4
   Lanyon BP, 2009, NAT PHYS, V5, P134, DOI 10.1038/NPHYS1150
   Park DK, 2019, SCI REP-UK, V9, DOI 10.1038/s41598-019-40439-3
   Pavlidis A., 2017, ARXIV170708834
   Randall J, 2018, PHYS REV A, V98, DOI 10.1103/PhysRevA.98.043414
   Randall J, 2015, PHYS REV A, V91, DOI 10.1103/PhysRevA.91.012322
   Wang YS, 2011, INT SYM MVL, P294, DOI 10.1109/ISMVL.2011.42
NR 11
TC 15
Z9 15
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 64
EP 72
DI 10.1109/MM.2020.2985976
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100009
OA hybrid, Green Submitted
DA 2024-07-18
ER

PT J
AU Maglione-Mathey, G
   Escudero-Sahuquillo, J
   Garcia, PJ
   Quiles, FJ
   Duato, J
AF Maglione-Mathey, German
   Escudero-Sahuquillo, Jesus
   Javier Garcia, Pedro
   Quiles, Francisco J.
   Duato, Jose
TI Path2SL: Leveraging InfiniBand Resources to Reduce Head-of-Line Blocking
   in Fat Trees
SO IEEE MICRO
LA English
DT Article
AB The number of endnodes in high-performance computing and datacenter systems is constantly increasing. Hence, it is crucial to minimize the impact of network congestion to guarantee a suitable network performance. InfiniBand is a prominent interconnect technology that allows implementing efficient topologies and routing algorithms, as well as queuing schemes that reduce the head-of-line (HoL) blocking effect derived from congestion situations. Here, we explain and evaluate thoroughly a queuing scheme called Path2SL that optimizes the use of the InfiniBand Virtual Lanes to reduce the HoL blocking in fat-tree network topologies.
C1 [Maglione-Mathey, German; Escudero-Sahuquillo, Jesus] Univ Castilla La Mancha, Ciudad Real, Spain.
   [Javier Garcia, Pedro; Quiles, Francisco J.] Univ Castilla La Mancha, Comp Architecture & Technol, Ciudad Real, Spain.
   [Quiles, Francisco J.] Univ Castilla La Mancha, Comp Syst Dept, Ciudad Real, Spain.
   [Duato, Jose] Univ Politecn Valencia, Valencia, Spain.
C3 Universidad de Castilla-La Mancha; Universidad de Castilla-La Mancha;
   Universidad de Castilla-La Mancha; Universitat Politecnica de Valencia
RP Maglione-Mathey, G (corresponding author), Univ Castilla La Mancha, Ciudad Real, Spain.
EM german.maglione@dsi.uclm.es; jesus.escudero@uclm.es;
   pedrojavier.garcia@uclm.es; francisco.quiles@uclm.es;
   jduato@disca.upv.es
RI Escudero-Sahuquillo, Jesus/I-6313-2017; García, Pedro Javier
   García/R-6688-2017; Quiles, Francisco J./ABE-3887-2021; Maglione-Mathey,
   German/AAZ-6817-2021
OI Escudero-Sahuquillo, Jesus/0000-0003-0835-8624; García, Pedro Javier
   García/0000-0002-7350-6067; Quiles, Francisco J./0000-0002-8966-6225;
   Maglione-Mathey, German/0000-0002-4967-2268; Duato,
   Jose/0000-0002-7785-0607
FU Spanish MCIU [RTI2018-098156-B-C52]; European Commission (EC)
   [RTI2018-098156-B-C52]; Spanish MINECO [UNCM13-1E-2456]; JCCM
   [POII10-0289-3724, PEII-2014-028-P, SBPLY/17/180501/000498]; University
   of Castilla-La Mancha (UCLM) [PREDUCLM16/29]; EC; UCLM
FX This work was supported by the Spanish MCIU and European Commission (EC)
   under Project RTI2018-098156-B-C52 (MCIU/FEDER); Spanish MINECO under
   Project UNCM13-1E-2456; and JCCM under Projects POII10-0289-3724,
   PEII-2014-028-P, and SBPLY/17/180501/000498. The work of G.
   Maglione-Mathey was supported by the University of Castilla-La Mancha
   (UCLM) with a predoctoral contract PREDUCLM16/29. The work of J.
   Escudero-Sahuquillo was supported by EC and UCLM with a postdoctoral
   position (resolution 31/07/2014).
CR [Anonymous], 2019, HPCC BENCHMARK
   [Anonymous], 2019, TOP 500 LIST
   [Anonymous], 2019, OPENSM
   [Anonymous], 2019, GRAPH500 BENCHMARK
   Escudero-Sahuquillo J, 2014, J PARALLEL DISTR COM, V74, P1802, DOI 10.1016/j.jpdc.2013.09.002
   Hoefler T, 2007, LECT NOTES COMPUT SC, V4782, P659
   KAROL MJ, 1987, IEEE T COMMUN, V35, P1347, DOI 10.1109/TCOM.1987.1096719
   LEISERSON CE, 1985, IEEE T COMPUT, V34, P892, DOI 10.1109/TC.1985.6312192
   Maglione-Mathey G., 2019, PATH2SL OPTIMIZING H
   Wei Lin Guay, 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P197, DOI 10.1109/IPDPS.2011.28
   Zahavi E, 2010, CONCURR COMP-PRACT E, V22, P217, DOI 10.1002/cpe.1527
NR 11
TC 1
Z9 1
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 8
EP 14
DI 10.1109/MM.2019.2949280
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000003
DA 2024-07-18
ER

PT J
AU Chang, N
   Pan, S
   Srinivasan, K
   Feng, ZG
   Xia, WB
   Pawlak, T
   Geb, D
AF Chang, Norman
   Pan, Stephen
   Srinivasan, Karthik
   Feng, Zhigang
   Xia, Wenbo
   Pawlak, Tim
   Geb, David
TI Emerging ADAS Thermal Reliability Needs and Solutions
SO IEEE MICRO
LA English
DT Article
AB Advanced driver assistance systems (ADASs) used for pedestrian detection, parking assist, night vision, blind-spot monitoring, collision avoidance, and other such capabilities have significantly enhanced car safety and reduced the risk of dangerous accidents. Their further evolution into a network of intelligent systems using vehicle-to-infrastructure (V2I) and vehicle-to-vehicle (V2V) communications is paving the way for autonomous driving. To support these advanced technologies, automotive electronics must be overhauled to enable machine learning capabilities, particularly deep learning, to transform the typical car into a smart system on wheels. Thermal reliability is critical because these high-power, intelligent electronics systems must last more than 10 years under often hostile thermal environments. This article presents an innovative multiphysics solution for thermal, thermal-aware electromigration, and thermal-induced stress analysis of a chip-package-system realized in 3DIC, an example of which is an AI system used in ADAS.
C1 [Chang, Norman] ANSYS, Semicond BU, Canonsburg, PA USA.
   [Pan, Stephen; Feng, Zhigang; Xia, Wenbo; Pawlak, Tim; Geb, David] ANSYS, Canonsburg, PA USA.
   [Srinivasan, Karthik] ANSYS, Semicond BU, Analog & Mixed Signal Prod, Canonsburg, PA USA.
C3 Ansys, Inc.; Ansys, Inc.; Ansys, Inc.
RP Chang, N (corresponding author), ANSYS, Semicond BU, Canonsburg, PA USA.
EM nchang@ansys.com; stephen.pan@ansys.com; karthik.srinivasan@ansys.com;
   zhigang.feng@an-sys.com; wenbo.xia@ansys.com; tim.pawlak@ansys.com;
   david.geb@ansys.com
RI feng, zhigang/F-2144-2011
CR [Anonymous], GETT START SIWAVE CP
   [Anonymous], REDHAWK V18 0 1 UPD
   [Anonymous], Engineering Stack Exchange
   [Anonymous], 2018, NVIDIA BLOG
   [Anonymous], DRIV DAT PLATF
   [Anonymous], ANSYS MECH US GUID R
   [Anonymous], 2017, ANSYS IC US GUID R18
   Deshpande A., 2014, P IEEE INT C THERM T
   Dogruoz MB, 2017, NUMER HEAT TR A-APPL, V71, P488, DOI 10.1080/10407782.2016.1277930
   Dogruoz MB, 2012, IEEE T COMP PACK MAN, V2, P1649, DOI 10.1109/TCPMT.2012.2205251
   Intel, GO AUT SOL
   Liu S., 2014, P IEEE INT REL PHYS
   Mutschler A. Steffora, 2017, ADV PACKAGING MOVES
   Nvidia, AUT COP SYST
   Pan S., 2016, P INT WAF LEV PACK C
   Pan S., 2015, P IEEE 65 EL COMP TE
   Pan SH, 2013, IEEE INT 3D SYST
   Sovani S., 2017, CISC VIS NETW IND GL
   Srinivasan K., 2017, P 33 THERM MEAS MOD
   Sun YS, 2015, INT RELIAB PHY SYM
NR 20
TC 6
Z9 6
U1 0
U2 19
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2018
VL 38
IS 1
BP 66
EP 81
DI 10.1109/MM.2018.112130058
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FX8KL
UT WOS:000426342200008
DA 2024-07-18
ER

PT J
AU Caulfield, AM
   Chung, ES
   Putnam, A
   Angepat, H
   Firestone, D
   Fowers, J
   Haselman, M
   Heil, S
   Humphrey, M
   Kaur, P
   Kim, JY
   Lo, D
   Massengill, T
   Ovtcharov, K
   Papamichael, M
   Woods, L
   Lanka, S
   Chiou, D
   Burger, D
AF Caulfield, Adrian M.
   Chung, Eric S.
   Putnam, Andrew
   Angepat, Hari
   Firestone, Daniel
   Fowers, Jeremy
   Haselman, Michael
   Heil, Stephen
   Humphrey, Matt
   Kaur, Puneet
   Kim, Joo-Young
   Lo, Daniel
   Massengill, Todd
   Ovtcharov, Kalin
   Papamichael, Michael
   Woods, Lisa
   Lanka, Sitaram
   Chiou, Derek
   Burger, Doug
TI CONFIGURABLE CLOUDS
SO IEEE MICRO
LA English
DT Article
AB The Configurable Cloud datacenter architecture introduces a layer of reconfigurable logic between the network switches and servers. The authors deploy the architecture over a production server bed and show how it can accelerate applications that were explicitly ported to field-programmable gate arrays, support hardware-first services, and accelerate applications without any application-specific FPGA code being written.
C1 [Caulfield, Adrian M.; Chung, Eric S.; Putnam, Andrew; Angepat, Hari; Fowers, Jeremy; Haselman, Michael; Heil, Stephen; Humphrey, Matt; Kaur, Puneet; Kim, Joo-Young; Lo, Daniel; Massengill, Todd; Ovtcharov, Kalin; Papamichael, Michael; Woods, Lisa; Lanka, Sitaram; Chiou, Derek; Burger, Doug] Microsoft, Redmond, WA 98052 USA.
   [Firestone, Daniel] Microsoft, Azure Networking Host SDN Team, Redmond, WA 98052 USA.
C3 Microsoft; Microsoft
RP Caulfield, AM (corresponding author), Microsoft, Redmond, WA 98052 USA.
EM acaulfie@microsoft.com; erchung@microsoft.com; anputnam@microsoft.com;
   haangepa@microsoft.com; fstone@microsoft.com; jfowers@microsoft.com;
   mikehase@microsoft.com; stephen.heil@microsoft.com;
   mhumphr@microsoft.com; punekaur@microsoft.com; jooyoung@microsoft.com;
   dlo@microsoft.com; toddma@microsoft.com; kaovt@microsoft.com;
   papamix@microsoft.com; lisa.woods@microsoft.com; slanka@microsoft.com;
   dechiou@microsoft.com; dburger@microsoft.com
RI Kim, Joo-Young/Y-3583-2019; Putnam, Andrew/AAJ-1507-2020
OI Putnam, Andrew/0000-0001-5241-5695
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture, DOI [DOI 10.1109/MICRO.2016.7783710, 10.1109/MICRO.2016.7783710]
   [Anonymous], 2014, CISC VIS NETW IND GL
   [Anonymous], 2017, Amazon EC2 F1 Instances
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Khalidi Y., 2016, MICROSOFT IGNITE
   Lawande AG, 2016, CONCURR COMP-PRACT E, V28, P2374, DOI 10.1002/cpe.3565
   Nadella S., 2016, MICROSOFT IGNITE
   Ouyang J., 2014, IEEE Hot Chips Symposium (HCS), P1, DOI DOI 10.1109/HOTCHIPS.2014.7478821
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Vavilapalli V.K., P 4 ANN S CLOUD COMP
   Weerasinghe J., 2015, P IEEE 12 INT C UB I, P199, DOI [10.1109/UIC-ATC-ScalCom-CBDCom-IoP, DOI 10.1109/UIC-ATC-SCALCOM-CBDCOM-IOP]
NR 12
TC 25
Z9 28
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 52
EP 61
DI 10.1109/MM.2017.51
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400007
DA 2024-07-18
ER

PT J
AU Krishnan, G
   Bouvier, D
   Naffziger, S
AF Krishnan, Guhan
   Bouvier, Dan
   Naffziger, Samuel
TI ENERGY-EFFICIENT GRAPHICS AND MULTIMEDIA IN 28-NM CARRIZO ACCELERATED
   PROCESSING UNIT
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE DESCRIBES THE NEW FEATURES, LOW-POWER ARCHITECTURE, AND POWER MANAGEMENT ALGORITHMS IN CARRIZO, AMD'S SIXTH-GENERATION ACCELERATED PROCESSING UNIT (APU) FOR NOTEBOOK COMPUTERS. CARRIZO DELIVERS UP TO 15% CPU IPC UPLIFT, A 63 PERCENT INCREASE IN THE 3DMARK11 BENCHMARK SCORE, A 60 PERCENT REDUCTION IN FULL-SCREEN HD VIDEO PLAYBACK POWER, AND A 50 PERCENT REDUCTION IN WINDOWS IDLE POWER COMPARED TO ITS PREDECESSOR, THE KAVERI APU.
C1 [Krishnan, Guhan] Adv Micro Devices Inc, APU Client Prod, Sunnyvale, CA USA.
   [Bouvier, Dan] Adv Micro Devices Inc, Client Prod, Sunnyvale, CA USA.
   [Naffziger, Samuel] Adv Micro Devices Inc, Sunnyvale, CA USA.
C3 Advanced Micro Devices; Advanced Micro Devices; Advanced Micro Devices
RP Krishnan, G (corresponding author), Adv Micro Devices Inc, APU Client Prod, Sunnyvale, CA USA.; Bouvier, D (corresponding author), Adv Micro Devices Inc, Client Prod, Sunnyvale, CA USA.; Naffziger, S (corresponding author), Adv Micro Devices Inc, Sunnyvale, CA USA.
EM guhan.krishnan@amd.com; dan.bouvier@amd.com; samuel.naffziger@amd.com
CR AMD, 2012, WHIT PAP
   Gillespie K, 2014, ISSCC DIG TECH PAP I, V57, P104, DOI 10.1109/ISSCC.2014.6757357
   Krishnan G., 2015, ENERGY EFFICIENT GRA
   Wilcox K., 2015, P IEEE INT SOL STAT, DOI [10.1109/ISSCC.2015.7062937, DOI 10.1109/ISSCC.2015.7062937]
NR 4
TC 5
Z9 6
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2016
VL 36
IS 2
BP 22
EP 33
DI 10.1109/MM.2016.24
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK7PJ
UT WOS:000375117900004
DA 2024-07-18
ER

PT J
AU Yao, J
   Nakashima, Y
   Saito, M
   Hazama, Y
   Yamanaka, R
AF Yao, Jun
   Nakashima, Yasuhiko
   Saito, Mitsutoshi
   Hazama, Yohei
   Yamanaka, Ryosuke
TI A FLEXIBLE, SELF-TUNING, FAULT-TOLERANT FUNCTIONAL UNIT ARRAY PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB This article proposes the explicit redundancy linear array (erela) architecture to provide highly flexible fault tolerance. Erela follows the baseline reconfigurable architecture, which works best with failure-unit isolation and hot-swap techniques. The authors propose a low-cost self-tuning scheme to quickly locate the defective processing element or network connection. Erela can achieve fault tolerance similar to a traditional triple modular redundancy processor, with one-third less power consumption.
C1 [Yao, Jun; Nakashima, Yasuhiko; Saito, Mitsutoshi; Hazama, Yohei; Yamanaka, Ryosuke] Nara Inst Sci & Technol, Ikoma 6300192, Japan.
   [Yao, Jun; Nakashima, Yasuhiko] Nara Inst Sci & Technol, Grad Sch Informat Sci, Ikoma 6300192, Japan.
C3 Nara Institute of Science & Technology; Nara Institute of Science &
   Technology
RP Yao, J (corresponding author), Nara Inst Sci & Technol, Grad Sch Informat Sci, 8916-5 Takayama Cho, Ikoma 6300192, Japan.
EM yaojun@is.naist.jp
FU VLSI Design; Education Center (VDEC); University of Tokyo; Synopsys
   Corporation; Cadence Design Systems; Mentor Graphics; KAKENHI; STARC IS
   program
FX This work is supported by the VLSI Design and Education Center (VDEC)
   and the University of Tokyo with the collaboration of Synopsys
   Corporation, Cadence Design Systems, and Mentor Graphics. The standard
   cell was developed by Kyoto University's Tamaru/Onodera Lab and released
   by Kobayashi of the Kyoto Institute of Technology. This work is
   supported by KAKENHI and STARC IS program.
CR Aggarwal N, 2007, CONF PROC INT SYMP C, P470, DOI 10.1145/1273440.1250720
   Alnajjar D, 2013, IEEE T VLSI SYST, V21, P2165, DOI 10.1109/TVLSI.2012.2228015
   [Anonymous], 2002, FR550 SERIES INSTRUC
   Kim Y, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P310, DOI 10.1109/LPE.2006.4271855
   Park SB, 2008, DES AUT CON, P373
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Yao J, 2012, IEEE T NUCL SCI, V59, P2852, DOI 10.1109/TNS.2012.2223715
   Yoshimura K, 2011, IEICE T INF SYST, VE94D, P286, DOI 10.1587/transinf.E94.D.286
NR 8
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 53
EP 62
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000007
DA 2024-07-18
ER

PT J
AU Bui, V
   Kim, MA
AF Bui, Van
   Kim, Martha A.
TI THE CACHE AND CODEC MODEL FOR STORING AND MANIPULATING DATA
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE DESCRIBES AN ANALYTICAL MODEL OF SYSTEMS THAT STORE AND MANIPULATE DATA. THE CACHE AND CODEC MODEL CAPTURES THE INTERPLAY BETWEEN TWO CENTRAL ASPECTS OF SUCH SYSTEMS: INFORMATION REPRESENTATION AND DATA-PROCESSING EFFICIENCY. THIS ARTICLE DESCRIBES THE MODEL AND EXPLORES DESIGN OPTIONS FOR SYSTEMS THAT INCORPORATE DATA ENCRYPTION AND COMPRESSION. IN EACH CASE STUDY, THE AUTHORS RAISE SEVERAL RESEARCH IMPLICATIONS AND DIRECTIONS FOR FUTURE RESEARCH.
C1 [Bui, Van; Kim, Martha A.] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
C3 Columbia University
RP Kim, MA (corresponding author), 450 Comp Sci Bldg,1214 Amsterdam Ave, New York, NY 10027 USA.
EM martha@cs.columbia.edu
CR [Anonymous], 2009, HP LAB
   [Anonymous], THESIS MIT
   [Anonymous], P 20 INT S HIGH PERF
   Chang MT, 2013, INT S HIGH PERF COMP, P143, DOI 10.1109/HPCA.2013.6522314
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Liu B, 2013, IEEE T COMPUT, V62, P536, DOI 10.1109/TC.2011.251
   Markoff J., 2011, NY TIMES
   Narayanan D, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P145
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ramos L., 2012, 2012 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2012), P227, DOI 10.1109/SBAC-PAD.2012.11
   Sardashti Somayeh, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P62, DOI 10.1145/2540708.2540715
   Yuanrui Zhang, 2011, Performance Evaluation Review, V39, P25, DOI 10.1145/2007116.2007120
NR 12
TC 1
Z9 4
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2014
VL 34
IS 4
BP 28
EP 35
DI 10.1109/MM.2014.40
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO7XH
UT WOS:000341565500005
DA 2024-07-18
ER

PT J
AU Rogers, TG
   O'Connor, M
   Aamodt, TM
AF Rogers, Timothy G.
   O'Connor, Mike
   Aamodt, Tor M.
TI CACHE-CONSCIOUS THREAD SCHEDULING FOR MASSIVELY MULTITHREADED PROCESSORS
SO IEEE MICRO
LA English
DT Article
AB Highly multithreaded architectures introduce another dimension to fine-grained hardware cache management. The order in which the system's threads issue instructions can significantly impact the access stream seen by the caching system. This article presents a cache-conscious wavefront scheduling (CCWS) hardware mechanism that uses memory system feedback to guide the issue-level thread scheduler and shape the access pattern seen by the first-level cache.
C1 [Rogers, Timothy G.; Aamodt, Tor M.] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V5Z 1M9, Canada.
C3 University of British Columbia
RP Rogers, TG (corresponding author), 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM tgrogers@ece.ubc.ca
OI O'Connor, Mike/0000-0003-0944-2393; Rogers, Timothy/0009-0002-0736-3149
FU Advanced Micro Devices
FX We thank Yale N. Patt, Aamer Jaleel, Wilson Fung, Hadi Jooybar,
   Inderpreet Singh, Tayler Hetherington, Ali Bakhoda, and our anonymous
   reviewers for their insightful feedback. We also thank Rimon Tadros for
   his work on the garbage collector benchmark. This research was funded in
   part by a grant from Advanced Micro Devices. The simulation
   infrastructure used in this project is available at
   https://www.ece.ubc.ca/-tgrogers/ccws.html.
CR [Anonymous], 2012, INT XEON PHI COPR, pbrief
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Barabash Katherine, 2010, P 9 INT S MEMORY MAN, P1, DOI [10.1145/1806651.1806653, DOI 10.1145/1806651.1806653]
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Guz Z, 2009, IEEE COMPUT ARCHIT L, V8, P25, DOI 10.1109/L-CA.2009.4
   Haring RA, 2012, IEEE MICRO, V32, P48, DOI 10.1109/MM.2011.108
   Hetherington T. H., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P88, DOI 10.1109/ISPASS.2012.6189209
   Jaleel Aamer., 2010, ACM SIGARCH computer architecture news, V38, P60
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   Narasiman V, 2011, INT SYMP MICROARCH, P308, DOI 10.1145/2155620.2155656
   Rogers TG, 2012, INT SYMP MICROARCH, P72, DOI 10.1109/MICRO.2012.16
   Shah M, 2012, IEEE MICRO, V32, P8, DOI 10.1109/MM.2012.1
   WOLF ME, 1991, SIGPLAN NOTICES, V26, P30
NR 14
TC 2
Z9 3
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 78
EP 85
DI 10.1109/MM.2013.24
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900010
DA 2024-07-18
ER

PT J
AU Ruhl, G
   Dighe, S
   Jain, S
   Khare, S
   Vangal, SR
AF Ruhl, Gregory
   Dighe, Saurabh
   Jain, Shailendra
   Khare, Surhud
   Vangal, Sriram R.
TI IA-32 PROCESSOR WITH A WIDE-VOLTAGE-OPERATING RANGE IN 32-NM CMOS
SO IEEE MICRO
LA English
DT Article
AB Designing a microprocessor that's efficient across a wide-voltage-operating range requires overcoming a variety of microarchitecture and circuit design challenges. In this article, the authors demonstrate their IA-32 processor, which is built in 32-nm cmos technology, which can operate efficiently between 280 mV and 1.2 V. they also discuss some of the circuit and methodology challenges that they overcame.
RP Ruhl, G (corresponding author), JF4-451,2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM gregory.e.ruhl@intel.com
RI Jain, Shailendra Kumar/A-7499-2017
OI Jain, Shailendra Kumar/0000-0002-3391-1711
CR [Anonymous], P IEEE INT SOL STAT
   [Anonymous], 2009, 2009 IEEE INT EL DEV
   Jain S., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P66, DOI 10.1109/ISSCC.2012.6176932
   Li J, 2006, INT S HIGH PERF COMP, P77
NR 4
TC 8
Z9 8
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2013
VL 33
IS 2
BP 28
EP 36
DI 10.1109/MM.2013.8
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 117UF
UT WOS:000316977900005
DA 2024-07-18
ER

PT J
AU Zortman, WA
   Lentine, AL
   Trotter, DC
   Watts, MR
AF Zortman, William A.
   Lentine, Anthony L.
   Trotter, Douglas C.
   Watts, Michael R.
TI BIT-ERROR-RATE MONITORING FOR ACTIVE WAVELENGTH CONTROL OF RESONANT
   MODULATORS
SO IEEE MICRO
LA English
DT Article
AB A new method uses bit-error-rate measurements to acquire and stabilize the wavelength of an optical resonant modulator to an optical carrier wave. This is attractive because it uses the pertinent metric, bit error rate, to optimize the modulator resonance independent of other system variations, meaning it can compensate for system aging and drift even in the heater element itself.
C1 [Zortman, William A.] Sandia Natl Labs, Appl Photon Microsyst Grp, Albuquerque, NM 87123 USA.
   [Lentine, Anthony L.] Sandia Natl Labs, Tech Staff, Albuquerque, NM 87123 USA.
   [Trotter, Douglas C.] Sandia Natl Labs, Albuquerque, NM 87123 USA.
   [Watts, Michael R.] MIT, Elect Engn & Comp Sci Dept, Cambridge, MA 02139 USA.
C3 United States Department of Energy (DOE); Sandia National Laboratories;
   United States Department of Energy (DOE); Sandia National Laboratories;
   United States Department of Energy (DOE); Sandia National Laboratories;
   Massachusetts Institute of Technology (MIT)
RP Zortman, WA (corresponding author), Sandia Natl Labs, Appl Photon Microsyst Grp, 1515 Eubank Blvd,MS 1082, Albuquerque, NM 87123 USA.
EM wzortm@sandia.gov
FU US Department of Energy's National Nuclear Security Administration
   [DE-AC04-94AL85000]
FX Sandia National Laboratories is a multiprogram laboratory managed and
   operated by Sandia, a wholly owned subsidiary of Lockheed Martin, for
   the US Department of Energy's National Nuclear Security Administration
   under contract DE-AC04-94AL85000.
CR Beausoleil RG, 2011, ACM J EMERG TECH COM, V7, DOI 10.1145/1970406.1970408
   De Rose C.T., 2010, P C LAS EL OPT
   Dong P, 2009, OPT EXPRESS, V17, P22484, DOI 10.1364/OE.17.022484
   Krishnamoorthy AV, 2011, IEEE PHOTONICS J, V3, P567, DOI 10.1109/JPHOT.2011.2140367
   Li GL, 2011, OPT EXPRESS, V19, P20435, DOI 10.1364/OE.19.020435
   Orcutt JS, 2012, OPT EXPRESS, V20, P12222, DOI 10.1364/OE.20.012222
   Padmaraju K., 2012, P OPT FIB COMM C
   Qi Li, 2012, 2012 IEEE Optical Interconnects Conference, P38, DOI 10.1109/OIC.2012.6224458
   Qiu CY, 2011, OPT EXPRESS, V19, P5143, DOI 10.1364/OE.19.005143
   Timurdogan Erman., 2012, CLEO: Science and Innovations, pCM2M
   Watts M. R., 2009, P C LAS EL
   Watts M.R., 2009, P 13 ANN WORKSH HIGH
   Watts MR, 2011, OPT EXPRESS, V19, P21989, DOI 10.1364/OE.19.021989
   Xu QF, 2005, NATURE, V435, P325, DOI 10.1038/nature03569
   Zortman W., 2012, P OPT FIB COMM C
   Zortman WA, 2012, IEEE PHOTONICS J, V4, P242, DOI 10.1109/JPHOT.2011.2180372
   Zortman WA, 2011, OPT EXPRESS, V19, P26017, DOI 10.1364/OE.19.026017
   Zortman WA, 2010, OPT EXPRESS, V18, P23598, DOI 10.1364/OE.18.023598
NR 18
TC 41
Z9 55
U1 1
U2 14
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2013
VL 33
IS 1
BP 42
EP 52
DI 10.1109/MM.2012.73
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 090VF
UT WOS:000315007400007
DA 2024-07-18
ER

PT J
AU Fung, WWL
   Singh, I
   Brownsword, A
   Aamodt, TM
AF Fung, Wilson W. L.
   Singh, Inderpreet
   Brownsword, Andrew
   Aamodt, Tor M.
TI KILO TM: HARDWARE TRANSACTIONAL MEMORY FOR GPU ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
AB PROGRAMMING GPUS IS CHALLENGING FOR APPLICATIONS WITH IRREGULAR FINE-GRAINED COMMUNICATION BETWEEN THREADS. TO IMPROVE GPUS' PROGRAMMABILITY AND THUS EXTEND THEIR USAGE TO A WIDER RANGE OF APPLICATIONS, THE AUTHORS PROPOSE TO ENABLE TRANSACTIONAL MEMORY (TM) ON GPUS VIA KILO TM, A NOVEL HARDWARE TM SYSTEM THAT SCALES TO THOUSANDS OF CONCURRENT TRANSACTIONS.
C1 [Fung, Wilson W. L.; Singh, Inderpreet; Aamodt, Tor M.] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V5Z 1M9, Canada.
C3 University of British Columbia
RP Fung, WWL (corresponding author), 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM wwlfung@ece.ubc.ca
FU Natural Sciences and Engineering Research Council of Canada
FX We thank Doug Carmean and Mark Hill for their enthusiastic support of
   our work. Specifically, we are very grateful for Doug Carmean's
   insightful feedback on the final version of our article, and Mark Hill's
   effort in overseeing our discussion to address the correctness concerns
   with Kilo TM. We also thank Jaewoong Chung, Mike O'Connor, Arrvindh
   Shriraman, Andrew Boktor, Ali Bakhoda, Henry Wong, and the anonymous
   reviewers for their valuable comments. This work was partially supported
   by the Natural Sciences and Engineering Research Council of Canada.
CR [Anonymous], 2011, GPU Computing Gems
   [Anonymous], 2007, PROC 21 IEEE INT PAR
   [Anonymous], 2009, NVIDIAS NEXT GEN CUD
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Chafi H, 2007, INT S HIGH PERF COMP, P97
   Daily W. J., 2004, PRINCIPLES PRACTICES
   Dalessandro L, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P67, DOI 10.1145/1693453.1693464
   Fung WWL, 2007, INT SYMP MICROARCH, P407, DOI 10.1109/MICRO.2007.30
   Fung WWL, 2011, INT SYMP MICROARCH, P296
   Fung WilsonWL., 2012, Kilo TM Correctness: ABA Tolerance and Validation-Commit Indivisibility
   Guerraoui R, 2008, PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P175, DOI 10.1145/1345206.1345233
   Harris Tim, 2010, Transactional Memory, V2nd
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Michael MM, 2004, LECT NOTES COMPUT SC, V3274, P144
   Spear MF, 2008, SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P275
   Weikum G., 2001, T INFORM SYSTEMS THE
   Yen L, 2007, INT S HIGH PERF COMP, P261
NR 17
TC 4
Z9 5
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 7
EP 16
DI 10.1109/MM.2012.16
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200003
DA 2024-07-18
ER

PT J
AU Xie, M
   Lu, YT
   Wang, KF
   Liu, L
   Cao, HJ
   Yang, XJ
AF Xie, Min
   Lu, Yutong
   Wang, Kefei
   Liu, Lu
   Cao, Hongjia
   Yang, Xuejun
TI TIANHE-1A INTERCONNECT AND MESSAGE-PASSING SERVICES
SO IEEE MICRO
LA English
DT Article
ID NETWORK; PROTOCOLS
AB The petascale supercomputer Tianhe-1a, which features hybrid multicore CPU and GPU computing, achieves an optimized balance of computation and communication capabilities through a proprietary high-bandwidth, low-latency interconnect fabric. The authors' message-passing service, based on scalable user-level communication and offloaded operations for large-scale, low-latency collective communication, has achieved a unidirectional bandwidth of 6,340 mbytes/s.
C1 [Xie, Min] Natl Univ Def Technol, Comp Inst, Sch Comp, Changsha 410073, Hunan, Peoples R China.
C3 National University of Defense Technology - China
RP Xie, M (corresponding author), Natl Univ Def Technol, Comp Inst, Sch Comp, Changsha 410073, Hunan, Peoples R China.
EM xiemin@nudt.edu.cn
RI YANG, Xue/HPI-0953-2023
FU National High Technology Research and Development 863 Program of China
   [2009AA01A128]; National Natural Science Foundation of China
   [61120106005, 61025009]
FX This work is supported in part by the National High Technology Research
   and Development 863 Program of China under grant 2009AA01A128, and the
   National Natural Science Foundation of China under grants 61120106005
   and 61025009. We thank Lei Zhang, Enqiang Zhou, and Qing Xie for their
   contributions to this article.
CR [Anonymous], 2014, MVAPICH: MPI over InfiniBand, 10GigE/iWARP and RoCE
   Beecroft J, 2005, IEEE MICRO, V25, P34, DOI 10.1109/MM.2005.75
   Bhoedjang RAF, 1998, COMPUTER, V31, P53, DOI 10.1109/2.730737
   Chun BN, 1998, IEEE MICRO, V18, P53, DOI 10.1109/40.653035
   HENSGEN D, 1988, INT J PARALLEL PROG, V17, P1, DOI 10.1007/BF01379320
   Hoefler T., 2010, P ACM IEEE INT C HIG, DOI [10.1109/SC.2010.12, DOI 10.1109/SC.2010.12]
   Lauria M, 1998, SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING - PROCEEDINGS, P10, DOI 10.1109/HPDC.1998.709943
   Liu J., 2004, P 18 INT PAR DISTR P, DOI [10.1109/IPDPS.2004.1303193, DOI 10.1109/IPDPS.2004.1303193]
   Liu JX, 2004, INT J PARALLEL PROG, V32, P167, DOI 10.1023/B:IJPP.0000029272.69895.c1
   Schoinas I, 1998, 1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P219, DOI 10.1109/HPCA.1998.650561
   Scott S, 2006, CONF PROC INT SYMP C, P16, DOI 10.1145/1150019.1136488
   Tezuka H, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P308, DOI 10.1109/IPPS.1998.669932
   Underwood K. D., 2011, Proceedings of the 2011 IEEE 19th Annual Symposium on High-Performance Interconnects (HOTI 2011), P35, DOI 10.1109/HOTI.2011.15
   Vetter JS, 2003, J PARALLEL DISTR COM, V63, P853, DOI 10.1016/S0743-7315(03)00104-7
   Yang XJ, 2011, J COMPUT SCI TECH-CH, V26, P344, DOI 10.1007/s02011-011-1137-8
NR 15
TC 32
Z9 37
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2012
VL 32
IS 1
BP 8
EP 20
DI 10.1109/MM.2011.97
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 885LY
UT WOS:000299781700003
DA 2024-07-18
ER

PT J
AU Court, CA
   Kelly, PHJ
AF Court, Craig A.
   Kelly, Paul H. J.
TI LOOP-DIRECTED MOTHBALLING: POWER GATING EXECUTION UNITS USING RUNTIME
   LOOP ANALYSIS
SO IEEE MICRO
LA English
DT Article
AB Power gating reduces static power by either disabling whole units or dynamically resizing units to meet application demands. The loop-directed mothballing technique lets users power gate execution units by recording utilization of individual units in loops, and by power gating units according to two utilization thresholds. LDM offers on average 10.3 percent total power savings with low performance loss.
C1 [Court, Craig A.; Kelly, Paul H. J.] Univ London Imperial Coll Sci Technol & Med, Dept Comp, Software Performance Optimizat Res Grp, London SW7 2AZ, England.
C3 Imperial College London
RP Court, CA (corresponding author), Univ London Imperial Coll Sci Technol & Med, Dept Comp, Software Performance Optimizat Res Grp, 180 Queens Gate, London SW7 2AZ, England.
EM ccourt@ic.ac.uk
FU An Engineering and Physical Sciences Research Council (EPSRC)
FX An Engineering and Physical Sciences Research Council (EPSRC) Doctoral
   Training Accounts studentship funded this work. We thank Jeremy Cohen
   for his assistance in compiling the benchmarks on DEC Alpha machines,
   and Konstantinos Glaros for his advice on CMOS and power gating.
CR Agarwal K, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P633
   [Anonymous], P WORKSH COMPL EFF D
   [Anonymous], 2001, 21264 EV68CB 21264 E
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Butts J. A., 2002, P 33 ANN IEEE ACM IN, P191
   Gonzalez R, 1996, IEEE J SOLID-ST CIRC, V31, P1277, DOI 10.1109/4.535411
   Ikebuchi D, 2009, IEEE ASIAN SOLID STA, P281, DOI 10.1109/ASSCC.2009.5357257
   Iyer A., 2000, KOOL CHIPS WORKSH, P82
   Jones TM, 2005, PACT 2005: 14th International Conference on Parallel Architectures and Compilation Techniques, P110
   Maro R., 2001, Power-Aware Computer Systems. First International Workshop, PACS 2000. Revised Papers (Lecture Notes in Computer Science Vol.2008), P97
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Rawson A. R., 1995, POWERPC REFERENCE PL
   Rosner R, 2004, CONF PROC INT SYMP C, P162
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
NR 14
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2011
VL 31
IS 6
BP 29
EP 38
DI 10.1109/MM.2011.92
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 861XP
UT WOS:000298054200005
DA 2024-07-18
ER

PT J
AU Caulfield, AM
   Grupp, LM
   Swanson, S
AF Caulfield, Adrian M.
   Grupp, Laura M.
   Swanson, Steven
TI GORDON:. AN IMPROVED ARCHITECTURE FOR DATA-INTENSIVE APPLICATIONS
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB Gordon is a system architecture for data-centric applications combining low-power processors, flash memory, and data-centric programming systems to improve performance and efficiency for data-centric applications. The article explores the gordon design space and the design of a specialized flash translation layer gordon systems can outperform disk-based clusters by 1.5x and deliver 2.5x more performance per watt.
C1 [Grupp, Laura M.; Swanson, Steven] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Caulfield, Adrian M.] Univ Calif San Diego, Nonvolatile Syst Lab, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California San Diego
RP Swanson, S (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr 0404, La Jolla, CA 92093 USA.
EM swanson@cs.ucsd.edu
OI Swanson, Steven/0000-0002-5896-1037; Caulfield,
   Adrian/0000-0002-1707-4693
CR AGRAWAL N, 2008, P US 2008 ANN TECH C
   AGRAWAL N, 2008, P USEN 2008 ANN TECH
   [Anonymous], 2007, QUAD COR INT XEON PR
   [Anonymous], 2003, PROC 19 ACM S OPERAT
   [Anonymous], P IEEE 6 C S OP SYST
   [Anonymous], 2007, ACM SIGOPS OPERATING, DOI DOI 10.1145/1272996.1273005
   BIRRELL A, 2005, MSRTR2005176
   BRRELL A, 2005, MSRTR2005176
   Chung TS, 2009, J SYST ARCHITECT, V55, P332, DOI 10.1016/j.sysarc.2009.03.005
   DEWITT D, 1992, COMMUN ACM, V35, P85, DOI 10.1145/129888.129894
   DeWitt D. J., 1990, IEEE Transactions on Knowledge and Data Engineering, V2, P44, DOI 10.1109/69.50905
   Economou D., 2006, FULL SYSTEM POWER AN
   Fan Xiaobo., 2007, P ACM INT S COMPUTER, P13
   GANGER G, 2009, DISKSIM
   GRAEFE G, 1990, P SIGMOD, V19, P102
   HALFHILL TR, 2008, INTELS TINY ATOM
   Kwak D, 2007, 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P12, DOI 10.1109/VLSIT.2007.4339707
   *MICR, 2008, MICR DDR3 SDRAM M 41
   *OP NAND FLASH INT, 2008, OP NAND FLASH INT SP
   Park Y, 2006, P 2006 ODS C MONTR Q, P1
   *SAMS, 2007, SAMS K9F8G08UXM FLAS
   Schuetz R, 2007, 2007 22ND IEEE NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP, P3, DOI 10.1109/NVSMW.2007.4290560
NR 22
TC 5
Z9 5
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 121
EP 130
DI 10.1109/MM.2010.18
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900014
DA 2024-07-18
ER

PT J
AU Martínez, JF
   Ipek, E
AF Martinez, Jose F.
   Ipek, Engin
TI DYNAMIC MULTICORE RESOURCE MANAGEMENT: A MACHINE LEARNING APPROACH
SO IEEE MICRO
LA English
DT Article
AB A MACHINE LEARNING APPROACH TO MULTICORE RESOURCE MANAGEMENT PRODUCES SELF-OPTIMIZING ON-CHIP HARDWARE AGENTS CAPABLE OF LEARNING, PLANNING, AND CONTINUOUSLY ADAPTING TO CHANGING WORK LOAD DEMANDS. THIS RESULTS IN MORE EFFICIENT AND FLEXIBLE MANAGEMENT OF CRITICAL HARDWARE RESOURCES AT RUNTIME.
C1 [Martinez, Jose F.] Cornell Univ, Ithaca, NY 14850 USA.
   [Ipek, Engin] Univ Rochester, Rochester, NY 14627 USA.
C3 Cornell University; University of Rochester
RP Martínez, JF (corresponding author), Cornell Univ, 336 Rhodes Hall, Ithaca, NY 14850 USA.
EM martinez@cornell.edu
RI Martinez, Jose/P-3650-2017
OI Martinez, Jose/0000-0001-5451-5681
CR Bailey D., 1994, RNR94007 NASA AM RES
   Bertsekas D. P., 1996, NEURODYNAMIC PROGRAM
   Bitirgen R, 2008, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2008.4771801
   Calder B, 1997, ACM T PROGR LANG SYS, V19, P188, DOI 10.1145/239912.239923
   Choi SG, 2006, CONF PROC INT SYMP C, P239, DOI 10.1145/1150019.1136507
   Coons KE, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P32, DOI 10.1145/1454115.1454122
   Dunigan TH., 2003, P 2003 ACMIEEE C SUP, P18
   Emer J, 1997, ACM COMP AR, P304, DOI 10.1145/384286.264212
   Fedorova Alexandra, 2007, P OP SYST SUPP HET M
   Ganapathi A, 2009, PROC INT CONF DATA, P592, DOI 10.1109/ICDE.2009.130
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Ipek E., 2006, ASPLOS, P195, DOI [DOI 10.1145/1168918.1168882, 10.1145/1168857.1168882]
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Isci C, 2006, INT SYMP MICROARCH, P347
   Joshi MV, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P573, DOI 10.1109/IPPS.1998.669983
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   McCalpin J.D., SUSTAINABLE MEMORY B
   McGovern A, 1999, ADV NEUR IN, V11, P903
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   PLATT J, 2007, P ADV NEUR INF PROC
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Rixner S, 2004, INT SYMP MICROARCH, P355
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Sutton R., 1998, Reinforcement Learning: An Introduction
   TESAURO G, 2005, P NATL C ART INT AAA, P287
   Vengerov D, 2005, LECT NOTES ARTIF INT, V3809, P477
   Vengerov D, 2002, PROCEEDINGS OF THE 2002 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOL 1 & 2, P179, DOI 10.1109/FUZZ.2002.1004983
   Whiteson S, 2004, ENG APPL ARTIF INTEL, V17, P855, DOI [10.1016/S0952-1976(04)00109-5, 10.1016/j.engappai.2004.08.027]
   [No title captured]
NR 29
TC 41
Z9 57
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2009
VL 29
IS 5
BP 8
EP 17
DI 10.1109/MM.2009.77
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 515XN
UT WOS:000271506300003
DA 2024-07-18
ER

PT J
AU Chaudhry, S
   Cypher, R
   Ekman, M
   Karlsson, M
   Landin, A
   Yip, S
   Zeffer, H
   Tremblay, M
AF Chaudhry, Shailender
   Cypher, Robert
   Ekman, Magnus
   Karlsson, Martin
   Landin, Anders
   Yip, Sherman
   Zeffer, Hakan
   Tremblay, Marc
TI ROCK: A HIGH-PERFORMANCE SPARC CMT PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB Rock, sun's third-generation chip-multithreading processor, contains 16 high-performance cores, each of which can support two software threads. Rock uses a novel checkpoint-based architecture to support automatic hardware scouting under a load miss, speculative out-of-order retirement of instructions, and aggressive dynamic hardware parallelization of a sequential instruction stream. It is also the first processor to support transactional memory in hardware.
C1 [Chaudhry, Shailender; Cypher, Robert; Ekman, Magnus; Karlsson, Martin; Landin, Anders; Yip, Sherman; Zeffer, Hakan; Tremblay, Marc] Sun Microsyst, Santa Clara, CA 95054 USA.
C3 Sun Microsystems, Inc.
RP Karlsson, M (corresponding author), Sun Microsyst, 4180 Network Circle,Mailstop SCA18-211, Santa Clara, CA 95054 USA.
EM martin.karlsson@sun.com
CR Akkary H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P423
   Amdahl G., 1967, Proceedings of AFIPS Spring Join Computer Conference, P483, DOI DOI 10.1145/1465482.1465560
   [Anonymous], P INT SOL STAT CIRC
   Chaudhry S, 2005, IEEE MICRO, V25, P32, DOI 10.1109/MM.2005.49
   Cristal A, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P48, DOI 10.1109/HPCA.2004.10008
   DUNDAS J, 1997, P 11 INT C SUP, P68
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Hwu W.W., 1987, Proceedings of the 14th Annual International Symposium on Computer Architecture, ISCA'87, P18
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Mutlu O, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P129, DOI 10.1109/HPCA.2003.1183532
   SPARC International Inc, 1994, SPARC ARCHITECTURE M
   Srinivasan ST, 2004, IEEE MICRO, V24, P62, DOI 10.1109/MM.2004.71
   Tremblay M., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P191, DOI 10.1109/HICSS.1995.375394
NR 14
TC 47
Z9 69
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2009
VL 29
IS 2
BP 6
EP 16
DI 10.1109/MM.2009.34
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 427UH
UT WOS:000264804100003
DA 2024-07-18
ER

PT J
AU Watts, L
   Massie, D
   Sansano, A
   Huey, J
AF Watts, Lloyd
   Massie, Dana
   Sansano, Allen
   Huey, Jim
TI VOICE PROCESSORS BASED ON THE HUMAN HEARING SYSTEM
SO IEEE MICRO
LA English
DT Article
AB A voice processor is a dedicated audio signal-processing chip for mobile phones and personal computers that enables high-performance noise reduction and acoustic echo cancellation for highly noisy environments. The algorithms and hardware underlying these chips' performance are based on the sophisticated operation of the human hearing system.
C1 [Watts, Lloyd; Massie, Dana; Sansano, Allen; Huey, Jim] Audience Inc, Mountain View, CA 94043 USA.
RP Watts, L (corresponding author), Audience Inc, 440 Clyde Ave, Mountain View, CA 94043 USA.
EM lwatts@audience.com
CR BELL AJ, 1995, NEURAL COMPUT, V7, P1129, DOI 10.1162/neco.1995.7.6.1129
   *INT TEL UN TEL, P835 ITUT
   *INT TEL UN TEL, G160 ITUT
   Kellermann W., 2008, Handbook of signal processing in acoustics, P691
   LEE TW, 1997, P IEEE INT C NEUR NE, P2129
   LYON RF, 1978, SIGNAL PROCESSING MO
   SLANEY M, 1988, 13 ADV TECHN GROUP
   WATTS L, 2003, COMPUTATIONAL INTELL, P45
NR 8
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2009
VL 29
IS 2
BP 54
EP 61
DI 10.1109/MM.2009.35
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 427UH
UT WOS:000264804100007
DA 2024-07-18
ER

PT J
AU Owen, J
   Steinman, M
AF Owen, Jonathan
   Steinman, Maurice
TI Northbridge architecture of AMD's Griffin microprocessor family
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 19 Conference
CY AUG 19-21, 2007
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB DEMANDS FOR MOBILITY AND PORTABILITY HAVE DRIVEN MICROPROCESSOR AND SYSTEM MANUFACTURERS TO INNOVATE IN THE AREAS OF POWER AND THERMAL MANAGEMENT AND EFFICIENCY. COST AND SPACE, MEANWHILE, HAVE DRIVEN MANUFACTURERS TOWARD UNIFIED MEMORY ARCHITECTURES FOR CPU AND GRAPHICS, FURTHER COMPLICATING POWER MANAGEMENT. AMD'S GRIFFIN MICROPROCESSOR, OPTIMIZED FOR MOBILE COMPUTING PLATFORMS, INTRODUCES SEVERAL NORTHBRIDGE INNOVATIONS TO MANAGE POWER WITHOUT DIMINISHING PERFORMANCE.
CR *BUS APPL PERF COR, 2005, MOBILEMARK 2005
   *HYPERTRANSPORT CO, 2007, HYPERTRANSPORT I O L
   *SYST MAN INT FOR, 2003, SYST MAN BUS SMBUS S
   2006, ADV CONFIGURATION PO
NR 4
TC 6
Z9 7
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2008
VL 28
IS 2
BP 10
EP 18
DI 10.1109/MM.2008.29
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 298LZ
UT WOS:000255690500003
DA 2024-07-18
ER

PT J
AU Qureshi, MK
   Jaleel, A
   Patt, YN
   Steely, SC
   Emer, J
AF Qureshi, Moinuddin K.
   Jaleel, Aamer
   Patt, Yale N.
   Steely, Simon C., Jr.
   Emer, Joel
TI Set-dueling-controlled adaptive insertion for high-performance caching
SO IEEE MICRO
LA English
DT Article
AB The commonly used LRU replacement policy causes thrashing for memory-intensive workloads. A simple mechanism that dynamically changes the insertion policy used by LRU replacement reduces cache misses by 21 percent and requires a total storage overhead of less than 2 bytes.
C1 [Qureshi, Moinuddin K.] IBM Res, Yorktown Hts, NY 10598 USA.
   [Jaleel, Aamer; Steely, Simon C., Jr.; Emer, Joel] Intel, VSSAD Grp, Santa Clara, CA 95052 USA.
   [Patt, Yale N.] Univ Texas Austin, Austin, TX 78712 USA.
C3 International Business Machines (IBM); Intel Corporation; University of
   Texas System; University of Texas Austin
RP Qureshi, MK (corresponding author), IBM Res, PO Box 218, Yorktown Hts, NY 10598 USA.
EM mkquresh@us.ibm.com
OI /0000-0002-3459-5466
CR BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Fei Guo, 2006, Performance Evaluation Review, V34, P228, DOI 10.1145/1140103.1140304
   QURESHI MK, 2007, P INT S COMP ARCH IS, P167
   Qureshi MK, 2006, CONF PROC INT SYMP C, P167, DOI 10.1145/1150019.1136501
   SMITH JE, 1983, P 10 ANN INT S COMP, P132
   Subramanian R, 2006, INT SYMP MICROARCH, P385
NR 6
TC 13
Z9 19
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 91
EP 98
DI 10.1109/MM.2008.14
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200011
DA 2024-07-18
ER

PT J
AU Gratz, P
   Kim, CK
   Sankaralingam, K
   Hanson, H
   Shivakumar, P
   Keckler, SW
   Burger, D
AF Gratz, Paul
   Kim, Changkyu
   Sankaralingam, Karthikeyan
   Hanson, Heather
   Shivakumar, Premkishore
   Keckler, Stephen W.
   Burger, Doug
TI On-chip interconnection networks of the trips chip
SO IEEE MICRO
LA English
DT Article
AB The trips chip prototypes two networks on chip to demonstrate the viability of a routed interconnection fabric for memory and operand traffic. In a 170million-transistor custom asic chip, these nocs provide system performance within 28 percent of ideal noncontended networks at a cost of 20 percent of the die area. Our experience shows that nocs are area-and complexity-efficient means of providing high-bandwidth, low-latency on-chip communication.
C1 Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   Univ Wisconsin, Madison, WI USA.
C3 University of Texas System; University of Texas Austin; University of
   Wisconsin System; University of Wisconsin Madison
RP Gratz, P (corresponding author), Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA.
OI Gratz, Paul/0000-0001-7120-7189
CR ABBO A, 2007, P IEEE INT SOL STAT, P270
   Ainsworth TW, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P18
   Burger D, 2004, COMPUTER, V37, P44, DOI 10.1109/MC.2004.65
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dorsey J., 2007, IEEE INT SOL STAT CI, P102
   GRATZ P., 2006, P IEEE INT C COMP DE
   Gratz P, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P7
   KHAILANY B, 2007, P IEEE INT SOL STAT, P272
   KleinOsowski D Lilja A., 2002, IEEE Computer Architecture Letters (CAL), V1, P7
   NAWATHE UM, 2007, P INT SOL STAT CIRC, P108
   Pham DC, 2006, IEEE J SOLID-ST CIRC, V41, P179, DOI 10.1109/JSSC.2005.859896
   Sankaralingam K, 2006, INT SYMP MICROARCH, P480
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Taylor MB, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P341, DOI 10.1109/HPCA.2003.1183551
   VANGAL S, 2007, P IEEE INT SOL STAT, P98
NR 16
TC 65
Z9 88
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 41
EP 50
DI 10.1109/MM.2007.4378782
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100005
DA 2024-07-18
ER

PT J
AU Ilitzky, DA
   Hoffman, JD
   Chun, A
   Esparza, BP
AF Ilitzky, David Arditti
   Hoffman, Jeffrey D.
   Chun, Anthony
   Esparza, Brando Perez
TI Architecture of the scalable communications core's network on chip
SO IEEE MICRO
LA English
DT Article
ID TURN MODEL
AB The SCC is a flexible and energy- and area-efficient baseband processor for concurrent multiple wireless protocols. Its architecture consists of coarse-grained, heterogeneous, programmable accelerators connected via a packetbased, 3-ary 2-cube network on chip. the noc supports goals of flexibility, scalability, and extensibility, and it meets stringent latency and throughput requirements.
C1 Intel Commun Res Ctr, Guadalajara, Jalisco, Mexico.
   Intels Wireless Commun Lab, Hillsboro, OR USA.
   Intels Wireless Commun Lab, Santa Clara, CA USA.
C3 Intel Corporation
RP Ilitzky, DA (corresponding author), Intel Commun Res Ctr, Guadalajara, Jalisco, Mexico.
CR [Anonymous], 2001, 80211B1999 IEEE
   [Anonymous], 1999, 80211 IEEE
   [Anonymous], 2005, P80216ED12 IEEE
   *ARC INT, 2005, DAT SHEET ARC 605 CO
   BJERREGAARD T, 2006, ACM COMP SURV, V38
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Chun A, 2004, PROCEEDINGS OF THE IEEE 6TH CIRCUITS AND SYSTEMS SYMPOSIUM ON EMERGING TECHNOLOGIES: FRONTIERS OF MOBILE AND WIRELESS COMMUNICATION, VOLS 1 AND 2, P659
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   *ETSI EN, 2004, 302304 ETSI EN
   FUJISAWA H, 2006, P AS SOL STAT CIRC C, P67
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   Hoffman J, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P40
   *IEEE, 2005, 8021104889R6 IEEE
   Mohapatra P, 1998, ACM COMPUT SURV, V30, P374, DOI 10.1145/292469.292472
   Pirvu M, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P228, DOI 10.1109/HPCA.1999.744368
   TSUI E, 2002, NEW DISTRIBUTER DSP
   VANGAL S, 2007, P IEEE INT SOL STAT, P98
   VIVET P, FAUST ASYNCHRONOUS N
NR 18
TC 22
Z9 29
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 62
EP 74
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100007
DA 2024-07-18
ER

PT J
AU Lu, S
   Tucek, J
   Qin, F
   Zhou, YY
AF Lu, Shan
   Tucek, Joseph
   Qin, Feng
   Zhou, Yuanyuan
TI AVIO: Detecting atomicity violations via access-interleaving invariants
SO IEEE MICRO
LA English
DT Article
AB This article proposes an innovative concurrent-program invariant that captures programmers' atomicity assumptions. It describes a tool with two implementations, one in software and the other using hardware support, that can automatically extract such invariants and detect atomicity violation bugs.
C1 Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Lu, S (corresponding author), Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
EM shanlu@uiuc.edu
RI Qin, Feng/JWP-5386-2024
OI Lu, Shan/0000-0002-0757-4600
CR Ernst M. D., 2000, Proceedings of the 2000 International Conference on Software Engineering. ICSE 2000 the New Millennium, P449, DOI 10.1109/ICSE.2000.870435
   Flanagan Cormac., 2004, POPL 04, P256
   Hangal S, 2002, ICSE 2002: PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P291, DOI 10.1109/ICSE.2002.1007976
   HARRIS T, 2003, P 18 ANN ACM SIGPLAN, P388, DOI DOI 10.1145/949305.949340
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   LU S, 2006, P 12 INT C ARCH SUPP, P37, DOI DOI 10.1145/1168857.1168864
   NETZER RHB, 1991, P 3 ACM SIGPLAN S PR, P133
   OCALLAHAN R, 2003, P 9 ACM SIGPLAN S PR, P167
   Prvulovic M, 2003, CONF PROC INT SYMP C, P110, DOI 10.1109/ISCA.2003.1206993
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Xu M, 2005, ACM SIGPLAN NOTICES, V40, P1, DOI 10.1145/1064978.1065013
   Zhou P, 2004, INT SYMP MICROARCH, P269
NR 12
TC 12
Z9 17
U1 0
U2 18
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 26
EP 35
DI 10.1109/MM.2007.5
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000005
DA 2024-07-18
ER

PT J
AU Balasubramonian, R
   Muralimanohar, N
   Ramani, K
   Cheng, LQ
   Carter, JB
AF Balasubramonian, Rajeev
   Muralimanohar, Naveen
   Ramani, Karthik
   Cheng, Liqun
   Carter, John B.
TI Leveraging wire properties at the microarchitecture level
SO IEEE MICRO
LA English
DT Article
AB In future microprocessors, communication will emerge as a major bottleneck. The authors advocate composing future interconnects of some wires that minimize latency, some that maximize bandwidth, and some that minimize power. A microarchitecture aware of these wire characteristics can steer on-chip data transfers to the most appropriate wires, thus improving performance and saving energy.
C1 Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
C3 Utah System of Higher Education; University of Utah
RP Balasubramonian, R (corresponding author), 50 S Cent Campus Dr,Rm 3190, Salt Lake City, UT 84112 USA.
EM rajeev@cs.utah.edu
CR Balasubramonian R, 2005, INT S HIGH PERF COMP, P28, DOI 10.1109/HPCA.2005.21
   Banerjee K, 2002, IEEE T ELECTRON DEV, V49, P2001, DOI 10.1109/TED.2002.804706
   Beckmann BM, 2004, INT SYMP MICROARCH, P319
   Chang RT, 2003, IEEE J SOLID-ST CIRC, V38, P834, DOI 10.1109/JSSC.2003.810060
   Cheng LQ, 2006, CONF PROC INT SYMP C, P339, DOI 10.1145/1150019.1136515
   Haurylau M, 2005, 2005 2ND IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P17
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   NELSON N, 2005, P WORKSH UN CHIPS SY, V1, P45
   Wang PH, 2003, LETT APPL MICROBIOL, V36, P116, DOI 10.1046/j.1472-765X.2003.01272.x
   Weiser U., 2004, Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'04), P7, DOI [10.1145/966747.966750, DOI 10.1145/966747.966750]
   Xu QF, 2005, NATURE, V435, P325, DOI 10.1038/nature03569
NR 12
TC 4
Z9 5
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2006
VL 26
IS 6
BP 40
EP 52
DI 10.1109/MM.2006.123
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 119IG
UT WOS:000243005400005
DA 2024-07-18
ER

PT J
AU Emma, PG
AF Emma, Philip G.
TI Five strategies for overcoming obviousness
SO IEEE MICRO
LA English
DT Article
EM pemma@us.ibm.com
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2006
VL 26
IS 6
BP 72
EP +
DI 10.1109/MM.2006.110
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 119IG
UT WOS:000243005400006
DA 2024-07-18
ER

PT J
AU Alameldeen, AR
   Wood, DA
AF Alameldeen, AR
   Wood, DA
TI Addressing workload variability in architectural simulations
SO IEEE MICRO
LA English
DT Article
AB THE INHERENT VARIABILITY OF MULTITHREADED COMMERCIAL WORKLOADS CAN LEAD TO INCORRECT RESULTS IN ARCHITECTURAL SIMULATION STUDIES. RANDOM PERTURBATIONS AND STATISTICAL METHODS HELP COMPUTER ARCHITECTS DRAW VALID CONCLUSIONS.
C1 Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP 1210 W Dayton St, Madison, WI 53706 USA.
EM alaa@cs.wisc.edu
CR Alameldeen AR, 2003, COMPUTER, V36, P50, DOI 10.1109/MC.2003.1178046
   ALAMELDEEN AR, P 9 INT S HIGH PERF, P7
   BARROSO LA, P 25 INT S COMP ARCH, P3
   FRANK H, 1994, STAT CONCEPT APPL, P274
   MAUER CJ, 2002, P 2002 ACM SIGM C ME, P108
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
NR 6
TC 6
Z9 9
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2003
VL 23
IS 6
BP 94
EP 98
DI 10.1109/MM.2003.1261392
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765GA
UT WOS:000188257700014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Murari, B
AF Murari, B
TI Integrating nonelectronic components into electronic microsystems
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Workshop on Electronics in the 21st Century: Trends and Challenges
CY 2001
CL ROME, ITALY
AB Microelectromechanical systems will soon usher in a new technological renaissance. Just as ICs brought the pocket calculator, PC, and video games, MEMS will provide a new set of products and markets. Learn about the state of the art, from inertial sensors to microfluidic devices.
C1 ST Microelect, I-20100 Cornaredo, Italy.
C3 STMicroelectronics
RP ST Microelect, Via Tolomeo 1, I-20100 Cornaredo, Italy.
EM bruno.murari@st.com
CR Fuchs A, 2002, ENG MED BIOL SOC ANN, P227, DOI 10.1109/MMB.2002.1002319
   GALAYKO D, 2002, P 32 EUR SOL STAT DE, P447
   GOLA A, 2001, P EUR SOL STAT CIRC, P336
   GOLA A, 2002, P ESSCIRC 2002 FLOR, P631
   MURARI B, 2001, P 11 EUR HET TECHN W, P31
   SASSOLINI S, 2002, P DIG AS PAC MAGN RE
NR 6
TC 9
Z9 9
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2003
VL 23
IS 3
BP 36
EP 44
DI 10.1109/MM.2003.1209465
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 693NW
UT WOS:000183724500006
DA 2024-07-18
ER

PT J
AU Yi, JJ
AF Yi, Joshua J.
TI Analysis of Historical Patenting Behavior and Patent Characteristics of
   Computer Architecture Companies-Part VII: Relationship Between
   Prosecution Time and Claims
SO IEEE MICRO
LA English
DT Article
C1 [Yi, Joshua J.] Law Off Joshua J Yi PLLC, Austin, TX 78750 USA.
RP Yi, JJ (corresponding author), Law Off Joshua J Yi PLLC, Austin, TX 78750 USA.
EM josh@joshuayipatentlaw.com
NR 0
TC 0
Z9 0
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 103
EP 108
DI 10.1109/MM.2023.3320318
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400016
OA Bronze
DA 2024-07-18
ER

PT J
AU You, HR
   Zhao, Y
   Wan, C
   Yu, ZZ
   Fu, YG
   Yuan, JY
   Wu, S
   Zhang, SY
   Zhang, YA
   Li, CJ
   Boominathan, V
   Veeraraghavan, A
   Li, ZY
   Lin, YY
AF You, Haoran
   Zhao, Yang
   Wan, Cheng
   Yu, Zhongzhi
   Fu, Yonggan
   Yuan, Jiayi
   Wu, Shang
   Zhang, Shunyao
   Zhang, Yongan
   Li, Chaojian
   Boominathan, Vivek
   Veeraraghavan, Ashok
   Li, Ziyun
   Lin, Yingyan (Celine)
TI EyeCoD: Eye Tracking System Acceleration via FlatCam-Based Algorithm and
   Hardware Co-Design
SO IEEE MICRO
LA English
DT Article
DE Gaze tracking; Cameras; Estimation; Predictive models; Prediction
   algorithms; Pipelines; Computational modeling
AB Eye tracking has become an essential human-machine interaction modality in virtual reality (VR) and augmented reality (AR) applications requiring high throughput (e.g., more than 240 frames per second), small form factor, and enhanced visual privacy. Existing eye tracking systems have adopted bulky, lens-based cameras, and thus suffer from both a large form factor and high communication cost between the camera and back-end processor. This work presents a camera, algorithm, and accelerator co-designed lensless eye tracking system dubbed EyeCoD, which, to the best of our knowledge, is the first to provide a general, front-end eye tracking solution for AR/VR while satisfying the requirements for both high throughput and smaller form factor. Specifically, EyeCoD integrates system-, algorithm-, and accelerator-level techniques to boost system efficiency without sacrificing eye tracking accuracy. We believe that our EyeCoD system will pave the way for next-generation eye tracking solutions in VR/AR and shed light on future innovations for intelligent imaging systems.
C1 [You, Haoran; Zhao, Yang; Wan, Cheng; Yu, Zhongzhi; Fu, Yonggan] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Yuan, Jiayi; Wu, Shang; Zhang, Shunyao; Zhang, Yongan; Boominathan, Vivek] Rice Univ, Houston, TX 77005 USA.
   [Li, Chaojian; Lin, Yingyan (Celine)] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Li, Ziyun] Meta Real Labs, Redmond, WA 98052 USA.
C3 University System of Georgia; Georgia Institute of Technology; Rice
   University; University System of Georgia; Georgia Institute of
   Technology
RP You, HR (corresponding author), Georgia Inst Technol, Atlanta, GA 30332 USA.
EM haoran.you@gatech.edu; yangkatie.zhao@gmail.com; chwan@gatech.edu;
   zyu401@gatech.edu; yfu314@gatech.edu; jy101@rice.edu; sw99@rice.edu;
   sz74@rice.edu; yz87@rice.edu; cli851@gatech.edu; vivekb@rice.edu;
   vashok@rice.edu; liziyun@fb.com; celine.lin@gatech.edu
OI Yuan, Jiayi/0009-0005-9208-6677; You, Haoran/0000-0002-2873-2153; Li,
   Chaojian/0000-0003-4030-9777; Wan, Cheng/0000-0002-2295-3481; Zhao, Yang
   (Katie)/0000-0001-8023-1551; Fu, Yonggan/0000-0002-7483-2921; Zhang,
   Shunyao/0000-0002-6227-6905
FU Meta Faculty Research Award: the National Science Foundation's Real-Time
   Machine Learning program [1937592]; CoCoSys, one of the seven centers in
   JUMP 2.0; DARPA
FX We acknowledge funding support from a Meta Faculty Research Award: the
   National Science Foundation's Real-Time Machine Learning program (Award
   1937592). This work was also supported in part by CoCoSys, one of the
   seven centers in JUMP 2.0, a Semiconductor Research Corporation program
   sponsored by DARPA. Haoran You, Yang Zhao, Cheng Wan, and Zhongzhi Yu
   contributed equally to this work.
CR Abrash M, 2021, INT EL DEVICES MEET, DOI 10.1109/IEDM19574.2021.9720526
   Asif MS, 2017, IEEE T COMPUT IMAG, V3, P384, DOI 10.1109/TCI.2016.2593662
   Bong K, 2016, IEEE J SOLID-ST CIRC, V51, P1032, DOI 10.1109/JSSC.2015.2504466
   Chaudhary AK, 2019, IEEE INT CONF COMP V, P3698, DOI 10.1109/ICCVW.2019.00568
   Fu YG, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P5148, DOI 10.1109/ICCV48922.2021.00512
   Garbin SJ, 2019, Arxiv, DOI arXiv:1905.03702
   Liu C, 2019, INT EL DEVICES MEET
   Palmero C, 2020, Arxiv, DOI [arXiv:2005.03876, DOI 10.48550/ARXIV.2005.03876]
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   You H, 2022, CONF PROC INT SYMP C, P610, DOI 10.1145/3470496.3527443
   Zhao Yang, 2022, 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), P108, DOI 10.1109/VLSITechnologyandCir46769.2022.9830458
   Zhao Y., 2022, PROC IEEE S VLSI TEC, P252
NR 12
TC 1
Z9 1
U1 4
U2 12
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 88
EP 97
DI 10.1109/MM.2023.3274736
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L3CV2
UT WOS:001022080900001
DA 2024-07-18
ER

PT J
AU Kim, JK
   Ahn, BH
   Kinzer, S
   Ghodrati, S
   Mahapatra, R
   Yatham, B
   Wang, ST
   Kim, D
   Sarikhani, P
   Mahmoudi, B
   Mahajan, D
   Park, J
   Esmaeilzadeh, H
AF Kim, Joon Kyung
   Ahn, Byung Hoon
   Kinzer, Sean
   Ghodrati, Soroush
   Mahapatra, Rohan
   Yatham, Brahmendra
   Wang, Shu-Ting
   Kim, Dohee
   Sarikhani, Parisa
   Mahmoudi, Babak
   Mahajan, Divya
   Park, Jongse
   Esmaeilzadeh, Hadi
TI Yin-Yang: Programming Abstractions for Cross-Domain Multi-Acceleration
SO IEEE MICRO
LA English
DT Article
AB Field-programmable gate array (FPGA) accelerators offer performance and efficiency gains by narrowing the scope of acceleration to one algorithmic domain. However, real-life applications are often not limited to a single domain, which naturallymakes Cross-Domain Multi-Acceleration a crucial next step. The challenge is, existing FPGA accelerators are built upon their specific vertically specialized stacks, which prevents utilizing multiple accelerators from different domains. To that end, we propose a pair of dual abstractions, called Yin-Yang, which work in tandem and enable programmers to develop cross-domain applications using multiple accelerators on a FPGA. The Yin abstraction enables cross-domain algorithmic specification, while the Yang abstraction captures the accelerator capabilities. We also developed a dataflow virtual machine, dubbed Accelerator-Level Virtual Machine (XLVM), which transparently maps domain functions (Yin) to best-fit accelerator capabilities (Yang). With six real-world cross-domain applications, our evaluations showthat Yin-Yang unlocks 29.4x speedup, while the best single-domain acceleration achieves 12.0x.
C1 [Kim, Joon Kyung; Ahn, Byung Hoon; Kinzer, Sean; Ghodrati, Soroush; Mahapatra, Rohan; Wang, Shu-Ting; Esmaeilzadeh, Hadi] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Yatham, Brahmendra] Nvidia, Santa Clara, CA 95050 USA.
   [Kim, Dohee; Park, Jongse] Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
   [Sarikhani, Parisa; Mahmoudi, Babak] Emory Univ, Atlanta, GA 30322 USA.
   [Mahajan, Divya] Microsoft, Redmond, WA 98052 USA.
C3 University of California System; University of California San Diego;
   Nvidia Corporation; Korea Advanced Institute of Science & Technology
   (KAIST); Emory University; Microsoft
RP Kim, JK (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.
EM jkkim@ucsd.edu; bhahn@ucsd.edu; skinzer@ucsd.edu; soghodra@ucsd.edu;
   rohan@ucsd.edu; byatham@nvidia.com; shutingwang@ucsd.edu;
   dohee.kim@toss.im; psarikh@emory.edu; b.mahmoudi@emory.edu;
   divya.mahajan@microsoft.com; jspark@casys.kaist.ac.kr; hadi@ucsd.edu
RI Sarikhani, Parisa/HTN-7598-2023; Wang, Shu-Ting/HNP-2911-2023; Mahmoudi,
   Babak/HHY-7302-2022
OI Mahajan, Divya/0009-0007-8184-0528; Ahn, Byung Hoon/0000-0003-2648-8748;
   Esmaeilzadeh, Hadi/0000-0002-8548-1039
FU National Science Foundation (NSF) [2107598, 1822273]; National Institute
   of Health (NIH) [R01EB028350]; Defense Advanced Research Project Agency
   (DARPA) [HR0011-18-C-0020]; Semiconductor Research Corporation (SRC)
   Award [2021-AH-3039]; Institute of Information and communications
   Technology Planning & Evaluation (IITP) - Korean Government (MSIT)
   [2018-0-00503, 2022-0-01037]; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [2107598] Funding
   Source: National Science Foundation; National Institute of Biomedical
   Imaging and Bioengineering [R01EB028350] Funding Source: NIH RePORTER
FX This work was in part supported by generous gifts from Google, Samsung,
   Qualcomm, Microsoft, Xilinx, as well as the National Science Foundation
   (NSF) Awards CCF#2107598, CNS#1822273, National Institute of Health
   (NIH) Award #R01EB028350, Defense Advanced Research Project Agency
   (DARPA) under agreement number #HR0011-18-C-0020, and Semiconductor
   Research Corporation (SRC) Award #2021-AH-3039. This work was also
   supported in part by the Institute of Information and communications
   Technology Planning & Evaluation (IITP) Grant funded by the Korean
   Government (MSIT) (No. 2018-0-00503, Research works on next generation
   memory-centric computing systemarchitecture; and No. 2022-0-01037,
   Development of high performance processing-in-memory technology based on
   DRAM). TheU.S. Government is authorized to reproduce and distribute
   reprints for Governmental purposes notwithstanding any copyright
   notation thereon. The views and conclusions contained herein are those
   of the authors and should not be interpreted as necessarily representing
   the official policies or endorsements, either expressed or implied of
   Google, Qualcomm, Microsoft, Xilinx, Samsung, NSF, SRC, NIH, DARPA, the
   U.S. Government, and the Korean Government.
CR Amazon, 2017, CONF PROC INT SYMP C
   Chang SE, 2021, INT S HIGH PERF COMP, P208, DOI [10.1109/HPCA51647.2021.00027, 10.1109/WRCSARA53879.2021.9612678]
   Friedenthal S., 2014, A Practical Guide to SysML: the Systems Modeling Language, DOI DOI 10.1016/C2013-0-14457-1
   Intel, 2019, INT ONEAPI
   Jain AK, 2016, ANN IEEE SYM FIELD P, P1, DOI 10.1109/FCCM.2016.10
   K'uhne F., 2005, 7 S BRASILEIRO AUTOM, P1
   Liniger A, 2015, OPTIM CONTR APPL MET, V36, P628, DOI 10.1002/oca.2123
   Mahajan D, 2016, INT S HIGH PERF COMP, P14, DOI 10.1109/HPCA.2016.7446050
   Nardi L, 2015, IEEE INT CONF ROBOT, P5783, DOI 10.1109/ICRA.2015.7140009
   Sacks J, 2018, CONF PROC INT SYMP C, P479, DOI 10.1109/ISCA.2018.00047
   Sarikhani P, 2019, IEEE ENG MED BIO, P6159, DOI [10.1109/embc.2019.8857736, 10.1109/EMBC.2019.8857736]
NR 11
TC 1
Z9 2
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 89
EP 98
DI 10.1109/MM.2022.3189416
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200009
PM 37008678
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Humble, TS
   McCaskey, A
   Lyakh, DI
   Gowrishankar, M
   Frisch, A
   Monz, T
AF Humble, Travis S.
   McCaskey, Alexander
   Lyakh, Dmitry, I
   Gowrishankar, Meenambika
   Frisch, Albert
   Monz, Thomas
TI Quantum Computers for High-Performance Computing
SO IEEE MICRO
LA English
DT Article
AB Quantum computing systems are developing rapidly as powerful solvers for a variety of real-world calculations. Traditionally, many of these same applications are solved using conventional high-performance computing (HPC) systems, which have progressed sharply through decades of hardware and software improvements. Here, we present a perspective on the motivations and challenges of pairing quantum computing systems with modern HPC infrastructure. We outline considerations and requirements for the use cases, macroarchitecture, microarchitecture, and programming models needed to integrate near-term quantum computers with HPC system, and we conclude with the expectation that such efforts are well within reach of current technology.
C1 [Humble, Travis S.; McCaskey, Alexander; Lyakh, Dmitry, I; Gowrishankar, Meenambika] Oak Ridge Natl Lab, Quantum Comp Inst, Oak Ridge, TN 37830 USA.
   [Frisch, Albert; Monz, Thomas] Alpine Quantum Technol, A-6020 Innsbruck, Austria.
   [Monz, Thomas] Univ Innsbruck, Inst Experimentalphys, A-6020 Innsbruck, Austria.
C3 United States Department of Energy (DOE); Oak Ridge National Laboratory;
   University of Innsbruck
RP Humble, TS (corresponding author), Oak Ridge Natl Lab, Quantum Comp Inst, Oak Ridge, TN 37830 USA.
EM humblets@ornl.gov; mccaskeyaj@ornl.gov; liakhdi@ornl.gov;
   gowrishankam@ornl.gov; albert.frisch@aqt.eu; thomas.monz@uibk.ac.at
RI Monz, Thomas/E-1285-2017; Humble, Travis/AAC-6694-2019
OI Monz, Thomas/0000-0001-7410-4804; Lyakh, Dmitry/0000-0002-1851-2974;
   Frisch, Albert/0000-0002-4876-6852
FU U.S. Department of Energy (DOE) [DE-AC05-00OR22725]; Department of
   Energy, Office of Science, Early Career Research Program; DOE Office of
   Science User Facility [DE-AC05-00OR22725]
FX This article has been authored by UT-Battelle, LLC, under Contract
   DE-AC05-00OR22725 with the U.S. Department of Energy (DOE). The U.S.
   government retains and the publisher, by accepting the article for
   publication, acknowledges that the U.S. government retains a
   nonexclusive, paid-up, irrevocable, worldwide license to publish or
   reproduce the published form of this article, or allow others to do so,
   for U.S. government purposes. DOE will provide public access to these
   results of federally sponsored research in accordance with the DOE
   Public Access Plan (http://energy.gov/downloads/doepublic-access-plan).;
   This work was supported in part by the Department of Energy, Office of
   Science, Early Career Research Program. This research used resources of
   the Oak Ridge Leadership Computing Facility, which is a DOE Office of
   Science User Facility supported under Contract DE-AC05-00OR22725.
CR [Anonymous], 2015, ASCR WORKSH QUANT CO
   Arute F, 2019, NATURE, V574, P505, DOI 10.1038/s41586-019-1666-5
   Britt K. A., 2017, 2017 IEEE INT C REB, V13, P1
   Cruise J. R., 2020, ARXIV200908513
   Humble TS, 2019, IEEE DES TEST, V36, P69, DOI 10.1109/MDAT.2019.2907130
   McCaskey A., 2018, P IEEE INT C REB COM, P1
   McCaskey AJ, 2018, SOFTWAREX, V7, P245, DOI 10.1016/j.softx.2018.07.007
   Mccaskey A, 2021, ACM T QUANTUM COMPUT, V2, DOI 10.1145/3462670
   McCaskey AJ, 2020, QUANTUM SCI TECHNOL, V5, DOI 10.1088/2058-9565/ab6bf6
   Vetter J. S., 2022, REPORT DOE ASCR WORK
   Wu Y., 2021, ARXIV210614734
   Zhong HS, 2020, SCIENCE, V370, P1460, DOI 10.1126/science.abe8770
NR 12
TC 10
Z9 10
U1 2
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 15
EP 23
DI 10.1109/MM.2021.3099140
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800011
OA hybrid
DA 2024-07-18
ER

PT J
AU Wang, JB
   Fang, SX
   Wang, X
   Ma, JS
   Wang, TB
   Shan, Y
AF Wang, Junbin
   Fang, Shaoxia
   Wang, Xi
   Ma, Jiangsha
   Wang, Taobo
   Shan, Yi
TI High-Performance Mixed-Low-Precision CNN Inference Accelerator on FPGA
SO IEEE MICRO
LA English
DT Article
AB Low-precision techniques can effectively reduce the computational complexity and bandwidth requirements of a convolutional neural network (CNN) inference, but may lead to significant accuracy degradation. Mixed-low-precision techniques provide a superior approach for CNN inference since it can take the advantages of low precision while maintaining accuracy. In this article, we propose a high-performance, highly flexible W(8)A(8) (INT8 weight and INT8 activation) and W(T)A(2) (TERNARY weight and INT2 activation) mixed-precision CNN inference hardware architecture, DPUmxp, designed and implemented on Xilinx Virtex UltraScale+13P FPGA with peak performance up to 58.9 TOPS.
C1 [Wang, Junbin; Fang, Shaoxia; Wang, Xi; Ma, Jiangsha; Wang, Taobo; Shan, Yi] Xilinx Inc, Beijing 100029, Peoples R China.
C3 Xilinx
RP Wang, JB (corresponding author), Xilinx Inc, Beijing 100029, Peoples R China.
EM junbin@xilinx.com; shaoxia@xilinx.com; johnnyw@xilinx.com;
   jiangsha@xilinx.com; taobo@xilinx.com; yishan@xilinx.com
OI , Junbin/0000-0001-5553-9626
CR Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Nguyen DT, 2021, IEEE T CIRC SYST VID, V31, P2450, DOI 10.1109/TCSVT.2020.3020569
   Esser S. K., 2019, P INT C LEARN REPR
   Gao HX, 2018, IEEE COMPUT SOC CONF, P720, DOI 10.1109/CVPRW.2018.00103
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Nakahara H, 2020, ANN IEEE SYM FIELD P, P1, DOI 10.1109/FCCM48280.2020.00010
   Umuroglu Y., 2017, CoRR
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Zhou S., 2016, CORR
NR 9
TC 3
Z9 4
U1 5
U2 16
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2021
VL 41
IS 4
BP 31
EP 38
DI 10.1109/MM.2021.3081735
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TF2LI
UT WOS:000670543100006
DA 2024-07-18
ER

PT J
AU Joseph, V
   Gopalakrishnan, GL
   Muralidharan, S
   Garland, M
   Garg, A
AF Joseph, Vinu
   Gopalakrishnan, Ganesh L.
   Muralidharan, Saurav
   Garland, Michael
   Garg, Animesh
TI A Programmable Approach to Neural Network Compression
SO IEEE MICRO
LA English
DT Article
DE Bayes methods; Hardware; Optimization; Libraries; Neural networks; Task
   analysis; Quantization (signal)
ID OPTIMIZATION
AB Deep neural networks (DNNs) frequently contain far more weights, represented at a higher precision, than are required for the specific task, which they are trained to perform. Consequently, they can often be compressed using techniques such as weight pruning and quantization that reduce both the model size and inference time without appreciable loss in accuracy. However, finding the best compression strategy and corresponding target sparsity for a given DNN, hardware platform, and optimization objective currently requires expensive, frequently manual, trial-and-error experimentation. In this article, we introduce a programmable system for model compression called CONDENSA. Users programmatically compose simple operators, in Python, to build more complex and practically interesting compression strategies. Given a strategy and user-provided objective (such as minimization of running time), CONDENSA uses a novel Bayesian optimization-based algorithm to automatically infer desirable sparsities. Our experiments on four real-world DNNs demonstrate memory footprint and hardware runtime throughput improvements of 188x and 2.59x, respectively, using at most ten samples per search.
C1 [Joseph, Vinu] Univ Utah, Comp Sci, Salt Lake City, UT 84112 USA.
   [Gopalakrishnan, Ganesh L.] Univ Utah, Comp Sci, Sch Comp, Salt Lake City, UT 84112 USA.
   [Muralidharan, Saurav; Garland, Michael] NVIDIA, Programming Syst & Applicat Res, Santa Clara, CA USA.
   [Garg, Animesh] Univ Toronto, Comp Sci, Toronto, ON, Canada.
   [Garg, Animesh] Vector Inst, Toronto, ON, Canada.
C3 Utah System of Higher Education; University of Utah; Utah System of
   Higher Education; University of Utah; Nvidia Corporation; University of
   Toronto; Vector Institute for Artificial Intelligence
RP Joseph, V (corresponding author), Univ Utah, Comp Sci, Salt Lake City, UT 84112 USA.
EM vinu@cs.utah.edu; ganesh@cs.utah.edu; sauravm@nvidia.com;
   mgarland@nvidia.com; garg@cs.toronto.edu
RI Garg, Animesh/AGK-2223-2022
OI Garg, Animesh/0000-0003-0482-4296
FU DARPA [HR0011-18-3-0007]; National Science Foundation (NSF)
   [CCF-1704715]; CIFAR AI Chair award
FX This work was supported in part by DARPA under Contract
   HR0011-18-3-0007; in part by National Science Foundation (NSF) under
   Award CCF-1704715; and in part by a CIFAR AI Chair award. Any opinions,
   findings, and conclusions or recommendations expressed in this material
   are those of the author(s) and do not necessarily reflect the views of
   the U.S. Government. Distribution Statement "A" (Approved for Public
   Release, Distribution Unlimited).
CR [Anonymous], 2015, 3 INT C LEARN REPR
   [Anonymous], 2013, P NEURIPS DEEP LEARN
   [Anonymous], 2016, POINTER SENTINEL MIX
   Carreira-Perpiñán MA, 2018, PROC CVPR IEEE, P8532, DOI 10.1109/CVPR.2018.00890
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Garg Animesh, 2016, 2016 IEEE International Conference on Automation Science and Engineering (CASE), P194, DOI 10.1109/COASE.2016.7743380
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Jones DR, 1998, J GLOBAL OPTIM, V13, P455, DOI 10.1023/A:1008306431147
   Krizhevsky A., 2014, THE CIFAR 10 DATASET, V55
   Liu N, 2020, AAAI CONF ARTIF INTE, V34, P4876
   Srinivas N, 2012, IEEE T INFORM THEORY, V58, P3250, DOI 10.1109/TIT.2011.2182033
   Yu Haonan, 2019, ARXIV190602768
NR 14
TC 7
Z9 9
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2020
VL 40
IS 5
BP 17
EP 25
DI 10.1109/MM.2020.3012391
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NM0IW
UT WOS:000567789900004
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Mattson, P
   Tang, HL
   Wei, GY
   Wu, CJ
   Reddi, VJ
   Cheng, CT
   Coleman, C
   Diamos, G
   Kanter, D
   Micikevicius, P
   Patterson, D
   Schmuelling, G
AF Mattson, Peter
   Tang, Hanlin
   Wei, Gu-Yeon
   Wu, Carole-Jean
   Reddi, Vijay Janapa
   Cheng, Christine
   Coleman, Cody
   Diamos, Greg
   Kanter, David
   Micikevicius, Paulius
   Patterson, David
   Schmuelling, Guenther
TI MLPerf: An Industry Standard Benchmark Suite for Machine Learning
   Performance
SO IEEE MICRO
LA English
DT Article
DE Benchmark testing; Training; Machine learning; Measurement; Industries;
   Computational modeling; Numerical models
AB In this article, we describe the design choices behind MLPerf, a machine learning performance benchmark that has become an industry standard. The first two rounds of the MLPerf Training benchmark helped drive improvements to software-stack performance and scalability, showing a 1.3x speedup in the top 16-chip results despite higher quality targets and a 5.5x increase in system scale. The first round of MLPerf Inference received over 500 benchmark results from 14 different organizations, showing growing adoption.
C1 [Mattson, Peter] Google Brain, ML Performance Metr Team, Mountain View, CA 94043 USA.
   [Tang, Hanlin] Intel, AI Lab, Santa Clara, CA USA.
   [Wei, Gu-Yeon] Harvard Univ, Elect Engn & Comp Sci, Cambridge, MA 02138 USA.
   [Wu, Carole-Jean] Facebook, Menlo Pk, CA USA.
   [Wu, Carole-Jean] Arizona State Univ, Tempe, AZ 85287 USA.
   [Reddi, Vijay Janapa] Harvard Univ, Cambridge, MA 02138 USA.
   [Cheng, Christine] Intel, Santa Clara, CA USA.
   [Coleman, Cody] Stanford Univ, Comp Sci, Stanford, CA 94305 USA.
   [Diamos, Greg] Landing AI, AI Transformat Team, Palo Alto, CA USA.
   [Kanter, David] Real World Technol, Kingston, Jamaica.
   [Micikevicius, Paulius] NVIDIA, Santa Clara, CA USA.
   [Patterson, David] Google Brain, Mountain View, CA USA.
   [Patterson, David] Univ Calif Berkeley, Berkeley, CA 94720 USA.
   [Schmuelling, Guenther] Microsoft Azure AI Infrastruct, Redmond, WA USA.
C3 Google Incorporated; Intel Corporation; Harvard University; Facebook
   Inc; Arizona State University; Arizona State University-Tempe; Harvard
   University; Intel Corporation; Stanford University; Nvidia Corporation;
   Google Incorporated; University of California System; University of
   California Berkeley
RP Mattson, P (corresponding author), Google Brain, ML Performance Metr Team, Mountain View, CA 94043 USA.
EM petermattson@google.com; hanlin.tang@intel.com; gywei@g.harvard.edu;
   carolejeanwu@fb.com; vj@ece.utexas.edu; christine.cheng@intel.com;
   cody@cs.stanford.edu; gregory.diamos@gmail.com; dkanter@gmail.com;
   pauliusm@nvidia.com; pattrsn@cs.berkeley.edu; guschmue@microsoft.com
RI Cheng, Chris/HHC-0232-2022
OI Mattson, Peter/0000-0002-5984-238X
CR Adolf R, 2016, I S WORKL CHAR PROC, P148
   [Anonymous], [No title captured]
   DIXIT KM, 1991, PARALLEL COMPUT, V17, P1195, DOI 10.1016/S0167-8191(05)80033-X
   Mattson Peter, 2019, ABS191001500 CORR
   Reddi Vijay Janapa, 2019, ARXIV191102549
   Rush S, 2017, FREE JAZZ, HARMOLODICS, AND ORNETTE COLEMAN, P31
NR 6
TC 74
Z9 91
U1 3
U2 11
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2020
VL 40
IS 2
SI SI
BP 8
EP 16
DI 10.1109/MM.2020.2974843
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KX9IU
UT WOS:000522189700003
DA 2024-07-18
ER

PT J
AU Fowers, J
   Ovtcharov, K
   Papamichael, MK
   Massengill, T
   Liu, M
   Lo, D
   Alkalay, S
   Haselman, M
   Adams, L
   Ghandi, M
   Heil, S
   Patel, P
   Sapek, A
   Weisz, G
   Woods, L
   Lanka, S
   Reinhardt, SK
   Caulfield, AM
   Chung, ES
   Burger, D
AF Fowers, Jeremy
   Ovtcharov, Kalin
   Papamichael, Michael K.
   Massengill, Todd
   Liu, Ming
   Lo, Daniel
   Alkalay, Shlomi
   Haselman, Michael
   Adams, Logan
   Ghandi, Mahdi
   Heil, Stephen
   Patel, Prerak
   Sapek, Adam
   Weisz, Gabriel
   Woods, Lisa
   Lanka, Sitaram
   Reinhardt, Steven K.
   Caulfield, Adrian M.
   Chung, Eric S.
   Burger, Doug
TI Inside Project Brainwave's Cloud-Scale, Real-Time AI Processor
SO IEEE MICRO
LA English
DT Article
AB Growing computational demands from deep neural networks (DNNs), coupled with diminishing returns from general-purpose architectures, have led to a proliferation of Neural Processing Units (NPUs). This paper describes the Project Brainwave NPU (BW-NPU), a parameterized microarchitecture specialized at synthesis time for convolutional and recurrent DNN workloads. The BW-NPU deployed on an Intel Stratix 10 280 FPGA achieves sustained performance of 35 teraflops at a batch size of 1 on a large recurrent neural network (RNN).
C1 [Fowers, Jeremy; Ovtcharov, Kalin; Lo, Daniel; Alkalay, Shlomi; Haselman, Michael; Adams, Logan; Ghandi, Mahdi; Heil, Stephen; Patel, Prerak; Sapek, Adam; Weisz, Gabriel; Lanka, Sitaram; Caulfield, Adrian M.; Chung, Eric S.] Microsoft, Redmond, WA 98052 USA.
   [Papamichael, Michael K.] Microsoft, Al & Adv Architectures Grp, Redmond, WA USA.
   [Massengill, Todd] Microsoft, Al & Adv Architectures Grp, Project Brainwave, Redmond, WA USA.
   [Liu, Ming] Microsoft, Al & Adv Architectures Grp, Project Brainwave Catapult, Redmond, WA USA.
   [Woods, Lisa] Microsoft, Al & Adv Architectures Grp, Project Catapult, Redmond, WA USA.
   [Reinhardt, Steven K.] Microsoft, Bing Engn Team, Redmond, WA USA.
   [Burger, Doug] Microsoft, Hardware & Comp Architecture, Azure Div, Redmond, WA USA.
C3 Microsoft; Microsoft; Microsoft; Microsoft; Microsoft; Microsoft;
   Microsoft
RP Fowers, J (corresponding author), Microsoft, Redmond, WA 98052 USA.
EM jfo-wers@microsoft.com; kaovt@microsoft.com; papamix@microsoft.com;
   toddma@microsoft.com; mliu@microsoft.com; dlo@microsoft.com;
   salkalay@microsoft.com; mikehase@microsoft.com; loadams@microsoft.com;
   maghandi@microsoft.com; Stephen.Heil@microsoft.com;
   prepatel@microsoft.com; adamsap@microsoft.com;
   gabriel.weisz@microsoft.com; Lisa.Woods@microsoft.com;
   slanka@microsoft.com; stever@gmail.com; acaulfie@microsoft.com;
   erchung@microsoft.com; dburger@microsoft.com
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2016, 2016 IEEE HOT CHIPS
   [Anonymous], 1964, Rounding Errors in Algebraic Processes
   Azure ML, 2018, MICR AZ MACH LEARN H
   Gwennap Linley, 2018, Microprocessor Rep.
   Hannun A, 2014, ARXIV14125567V2CSCL
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Moloney David, 2016, 2016 IEEE Hot Chips 28 Symposium (HCS), DOI 10.1109/HOTCHIPS.2016.7936219
   Narang S., 2017, GitHub Repository
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   2017, 44 ANN INT S COMP, P1, DOI DOI 10.1145/3079856.3080246
NR 11
TC 8
Z9 8
U1 1
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 20
EP 28
DI 10.1109/MM.2019.2910506
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700004
DA 2024-07-18
ER

PT J
AU Reddi, VJ
   Yoon, H
   Knies, A
AF Reddi, Vijay Janapa
   Yoon, Hongil
   Knies, Allan
TI Two Billion Devices and Counting An Industry Perspective on the State of
   Mobile Computer Architecture
SO IEEE MICRO
LA English
DT Article
AB Mobile computing has grown drastically over the past decade. Despite the rapid pace of advancements, mobile device understanding, benchmarking, and evaluation are still in their infancies, both in industry and academia. This article presents an industry perspective on the challenges facing mobile computer architecture, specifically involving mobile workloads, benchmarking, and experimental methodology, with the hope of fostering new research within the community to address pending problems. These challenges pose a threat to the systematic development of future mobile systems, which, if addressed, can elevate the entire mobile ecosystem to the next level.
C1 [Reddi, Vijay Janapa] Google, Mobile SoC Architecture Team, Mountain View, CA 94043 USA.
   [Yoon, Hongil] Google, Mountain View, CA USA.
   [Knies, Allan] Google, Hardware Div, Mountain View, CA USA.
C3 Google Incorporated; Google Incorporated; Google Incorporated
RP Reddi, VJ (corresponding author), Google, Mobile SoC Architecture Team, Mountain View, CA 94043 USA.
EM vj@ece.utexas.edu; hongilyoon@google.com; aknies@google.com
CR [Anonymous], 2015, Android Fragmentation visualized
   [Anonymous], 2017, Ericsson Mobility Report
   [Anonymous], 2017, PERCENTAGE MOBILE DE
   [Anonymous], 2017, IDC WORLDWIDE Q SERV
   [Anonymous], 2014, CISC VIS NETW IND GL
   [Anonymous], 2015, ARM HOLD 2015 ANN RE
   Cascaval C, 2015, IEEE PERVAS COMPUT, V14, P14, DOI 10.1109/MPRV.2015.58
   Ceze L., 2016, Arch2030: A Vision of Computer Architecture Research over the Next 15 Years
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   GREENE LC, 1962, J APPL PHYSIOL, V17, P693, DOI 10.1152/jappl.1962.17.4.693
   Halpern M, 2016, INT S HIGH PERF COMP, P64, DOI 10.1109/HPCA.2016.7446054
   Janzen BenjaminF., 2014, CHI 14 EXTENDED ABST, P1477
   Kim H, 2015, IEEE MICRO, V35, P15, DOI 10.1109/MM.2015.9
   MACKENZIE IS, 1993, HUMAN FACTORS IN COMPUTING SYSTEMS, P488
   Schlachter F, 2013, P NATL ACAD SCI USA, V110, P5273, DOI 10.1073/pnas.1302988110
   Shao YS, 2015, IEEE MICRO, V35, P58, DOI 10.1109/MM.2015.50
   Sundararajan P., 2017, GOOGLE I O 17 KEYNOT
   Winnick M., 2016, DSCOUT BLOG
   Zhu YH, 2015, INT S HIGH PERF COMP, P137, DOI 10.1109/HPCA.2015.7056028
   Zhu YH, 2015, IEEE MICRO, V35, P26, DOI 10.1109/MM.2015.8
   Zhu YH, 2013, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2013.6522303
NR 21
TC 19
Z9 24
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2018
VL 38
IS 1
BP 6
EP 21
DI 10.1109/MM.2018.011441560
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FX8KL
UT WOS:000426342200002
DA 2024-07-18
ER

PT J
AU Arap, O
   Brasilino, LRB
   Kissel, E
   Shroyer, A
   Swany, M
AF Arap, Omer
   Brasilino, Lucas R. B.
   Kissel, Ezra
   Shroyer, Alexander
   Swany, Martin
TI Offloading Collective Operations to Programmable Logic
SO IEEE MICRO
LA English
DT Article
ID NETFPGA
AB In this article, the authors present a framework for offloading collective operations to programmable logic for use in applications using the Message Passing Interface (MPI). They evaluate their approach on the Xilinx Zynq system on a chip and the NetFPGA, a network interface card based on a field-programmable gate array. Results are presented from microbenchmarks and a benchmark scientific application.
C1 [Arap, Omer] Indiana Univ, Bloomington, IN 47405 USA.
   [Brasilino, Lucas R. B.; Kissel, Ezra] Indiana Univ, Intelligent Syst Engn Dept, Bloomington, IN 47405 USA.
   [Shroyer, Alexander] Indiana Univ, Experience Microcontroller Data Acquisit Devices, Bloomington, IN 47405 USA.
   [Swany, Martin] Indiana Univ, Intelligent Syst Engn Dept, Sch Informat & Comp, Bloomington, IN 47405 USA.
C3 Indiana University System; Indiana University Bloomington; Indiana
   University System; Indiana University Bloomington; Indiana University
   System; Indiana University Bloomington; Indiana University System;
   Indiana University Bloomington
RP Arap, O (corresponding author), Indiana Univ, Bloomington, IN 47405 USA.
EM omerarap@indiana.edu; lbrasili@indiana.edu; ezkissel@indiana.edu;
   ashroyer@indiana.edu; swany@indiana.edu
OI Swany, Martin/0000-0001-8028-1161
FU National Science Foundation [CNS-1446950]
FX The authors thank the National Science Foundation for award CNS-1446950,
   which partially supported this effort.
CR [Anonymous], 2010, Proc. IEEE Intl. Parallel Distributed Processing Symp
   Arap O, 2015, 2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, P121, DOI 10.1109/IPDPSW.2015.82
   Arap O, 2014, LECT NOTES COMPUT SC, V8632, P632, DOI 10.1007/978-3-319-09873-9_53
   Barrett B. W., 2010, USING TRIGGERED OPER
   Graham Richard, 2011, 2011 Proceedings of 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2011), P73, DOI 10.1109/CCGrid.2011.42
   Graham Richard L., 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P53, DOI 10.1109/CCGRID.2010.9
   Kandalla K, 2012, INT PARALL DISTRIB P, P1156, DOI 10.1109/IPDPS.2012.106
   Kumar S, 2012, INT PARALL DISTRIB P, P763, DOI 10.1109/IPDPS.2012.73
   Lockwood JW, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P68, DOI 10.1109/HOTI.2015.20
   Moody A., 2003, P 2003 ACM IEEE C SU, P59
   Zilberman N, 2014, IEEE MICRO, V34, P32, DOI 10.1109/MM.2014.61
NR 11
TC 5
Z9 7
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2017
VL 37
IS 5
BP 52
EP 60
DI 10.1109/MM.2017.3711654
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FJ8NM
UT WOS:000413024800007
DA 2024-07-18
ER

PT J
AU Falsafi, B
   Dally, B
   Singh, D
   Chiou, D
   Yi, JSJ
   Sendag, R
AF Falsafi, Babak
   Dally, Bill
   Singh, Desh
   Chiou, Derek
   Yi, Joshua J.
   Sendag, Resit
TI FPGAS VERSUS GPUS IN DATACENTERS
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PRESENTS POSITION STATEMENTS AND A QUESTION-AND-ANSWER SESSION BY PANELISTS AT THE FOURTH WORKSHOP ON COMPUTER ARCHITECTURE RESEARCH DIRECTIONS. THE SUBJECT OF THE DEBATE WAS THE USE OF FIELD-PROGRAMMABLE GATE ARRAYS VERSUS GPUS IN DATACENTERS.
C1 [Falsafi, Babak] Ecole Polytech Fed Lausanne, Dept Comp & Commun Sci, Lausanne, Switzerland.
   [Dally, Bill] Stanford Univ, Comp Sci & Elect Engn, Stanford, CA 94305 USA.
   [Singh, Desh] Amazon, Software Dev, Toronto, ON, Canada.
   [Chiou, Derek] Microsoft, Redmond, WA USA.
   [Yi, Joshua J.] Dechert, Philadelphia, PA USA.
   [Sendag, Resit] Univ Rhode Isl, Elect & Comp Engn, Kingston, RI 02881 USA.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Stanford University; Microsoft; Dechert LLP;
   University of Rhode Island
RP Falsafi, B (corresponding author), Ecole Polytech Fed Lausanne, Dept Comp & Commun Sci, Lausanne, Switzerland.
EM babak.falsafi@epfl.ch; dally@stanford.edu; derek@ece.utexas.edu;
   joshua.yi@dechert.com; sendag@ele.uri.edu
CR [Anonymous], P 15 INT S IEEE FIEL
   Hardavellas N., 2009, THESIS
NR 2
TC 18
Z9 19
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2017
VL 37
IS 1
BP 60
EP 72
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP1CT
UT WOS:000397123700009
DA 2024-07-18
ER

PT J
AU Asghari-Moghaddam, H
   Farmahini-Farahani, A
   Morrow, K
   Ahn, JH
   Kim, NS
AF Asghari-Moghaddam, Hadi
   Farmahini-Farahani, Amin
   Morrow, Katherine
   Ahn, Jung Ho
   Kim, Nam Sung
TI NEAR-DRAM ACCELERATION WITH SINGLE-ISA HETEROGENEOUS PROCESSING IN
   STANDARD MEMORY MODULES
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE PRESENTS A NEAR-DRAM ACCELERATION (NDA) ARCHITECTURE IN WHICH LIGHTWEIGHT PROCESSORS (LWPS) WITH THE SAME ISA AS THEIR HOST PROCESSOR ARE 3D-STACKED ATOP COMMODITY DRAM DEVICES IN A STANDARD MEMORY MODULE TO EFFICIENTLY PROCESS DATA. EXPERIMENTS DEMONSTRATE THAT, ON AVERAGE, THE AUTHORS' NDA-BASED SYSTEM CONSUMES ALMOST 65 PERCENT LESS ENERGY AT NEARLY TWO TIMES HIGHER PERFORMANCE THAN THE BASELINE SYSTEM.
C1 [Asghari-Moghaddam, Hadi; Kim, Nam Sung] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL USA.
   [Farmahini-Farahani, Amin] Univ Wisconsin Madison, Milwaukee, WI USA.
   [Morrow, Katherine] Univ Wisconsin Madison, Dept Elect & Comp Engn, Milwaukee, WI USA.
   [Ahn, Jung Ho] Seoul Natl Univ, Grad Sch Convergence Sci & Technol, Seoul 151, South Korea.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison; Seoul
   National University (SNU)
RP Asghari-Moghaddam, H; Kim, NS (corresponding author), Univ Illinois, Dept Elect & Comp Engn, Urbana, IL USA.; Farmahini-Farahani, A (corresponding author), Univ Wisconsin Madison, Milwaukee, WI USA.; Morrow, K (corresponding author), Univ Wisconsin Madison, Dept Elect & Comp Engn, Milwaukee, WI USA.; Ahn, JH (corresponding author), Seoul Natl Univ, Grad Sch Convergence Sci & Technol, Seoul 151, South Korea.
EM asghari2@illinois.edu; afarmahi@amd.com; klmorrow@wisc.edu;
   gajh@snu.ac.kr; nskim@illinois.edu
RI Ahn, Jung Ho/D-1298-2013
OI Ahn, Jung Ho/0000-0003-1733-1394; Asghari-Moghaddam,
   Hadi/0000-0003-2867-419X
FU US National Science Foundation [CNS-1600669, CNS-1557244]; Samsung
   Semiconductor; National Research Foundation of Korea - Korean government
   [NRF-2015M3C4A7065647]
FX This work was supported in part by grants from the US National Science
   Foundation (CNS-1600669 and CNS-1557244), Samsung Semiconductor, and the
   National Research Foundation of Korea funded by the Korean government
   (NRF-2015M3C4A7065647). Nam Sung Kim and Jung Ho Ahn are the
   corresponding authors. Nam Sung Kim has a financial interest in Samsung
   Semiconductor.
CR [Anonymous], IMPACT PARB BENCHM
   [Anonymous], 3D SYST INT C 3DIC 2
   Azizi O, 2010, CONF PROC INT SYMP C, P26, DOI 10.1145/1816038.1815967
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Farmahini-Farahani A, 2015, INT S HIGH PERF COMP, P283, DOI 10.1109/HPCA.2015.7056040
   Kang U., 2009, P IEEE INT SOL STAT, P130
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Kim JS, 2012, IEEE J SOLID-ST CIRC, V47, P107, DOI 10.1109/JSSC.2011.2164731
   Kumar R, 2004, CONF PROC INT SYMP C, P64
   Kyomin Sohn, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P38, DOI 10.1109/ISSCC.2012.6176868
   Patterson D, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.592312
   Venkata SK, 2009, I S WORKL CHAR PROC, P55, DOI 10.1109/IISWC.2009.5306794
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zhang D., 2014, P 23 INT S HIGH PERF
NR 14
TC 11
Z9 11
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2016
VL 36
IS 1
BP 24
EP 34
DI 10.1109/MM.2016.8
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DG8US
UT WOS:000372359700011
DA 2024-07-18
ER

PT J
AU Ma, KS
   Li, XQ
   Li, SC
   Liu, YP
   Sampson, J
   Xie, Y
   Narayanan, V
AF Ma, Kaisheng
   Li, Xueqing
   Li, Shuangchen
   Liu, Yongpan
   Sampson, John (Jack)
   Xie, Yuan
   Narayanan, Vijaykrishnan
TI NONVOLATILE PROCESSOR ARCHITECTURE EXPLORATION FOR ENERGY-HARVESTING
   APPLICATIONS
SO IEEE MICRO
LA English
DT Article
AB THIS ARTICLE DISCUSSES THE DESIGN OF NONVOLATILE PROCESSORS (NVPS) FOR BATTERYLESS APPLICATIONS IN THE INTERNET OF THINGS (IOT), IN WHICH AMBIENT ENERGY-HARVESTING TECHNIQUES PROVIDE THE POWER. ACHIEVING RELIABLE, CONTINUOUS, FORWARD COMPUTATION WITH AN UNSTABLE, INTERMITTENT POWER SUPPLY MOTIVATES THE TRANSITION FROM CONVENTIONAL VOLATILE PROCESSORS TO EMERGING NVPS. THIS ARTICLE PROVIDES A GUIDELINE FOR FUTURE IOT APPLICATIONS, REVEALING INHERENT FEATURES OF THE ENERGY-HARVESTING NVP DESIGN.
C1 [Ma, Kaisheng; Li, Xueqing; Sampson, John (Jack)] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
   [Li, Shuangchen; Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Liu, Yongpan] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China.
   [Narayanan, Vijaykrishnan] Penn State Univ, Comp Sci & Engn & Elect Engn, University Pk, PA 16802 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; University of California System; University of
   California Santa Barbara; Tsinghua University; Pennsylvania Commonwealth
   System of Higher Education (PCSHE); Pennsylvania State University;
   Pennsylvania State University - University Park
RP Ma, KS (corresponding author), Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
EM kxm505@cse.psu.edu; lixueq@cse.psu.edu; shuangchenli@ece.ucsb.edu;
   ypliu@tsinghua.edu.cn; sampson@cse.psu.edu; yuanxie@ece.ucsb.edu;
   vijay@cse.psu.edu
RI liu, yongpan/J-4493-2012
OI Ma, Kaisheng/0000-0001-9226-3366
FU Center for Low Energy Systems Technology (LEAST) - MARCO; DARPA; Shannon
   Lab Huawei Technologies; High-Tech Research and Development (863)
   Program [2013AA01320]; Importation and Development of High-Caliber
   Talents Project of Beijing Municipal Institutions [YETP0102]; NSF awards
   [1160483, 1205618, 1213052, 1461698, 1500848]
FX This work was supported in part by the Center for Low Energy Systems
   Technology (LEAST), sponsored by MARCO and DARPA, Shannon Lab Huawei
   Technologies, High-Tech Research and Development (863) Program under
   contract 2013AA01320, the Importation and Development of High-Caliber
   Talents Project of Beijing Municipal Institutions under contract
   YETP0102, and by the NSF awards 1160483 (ASSIST), 1205618, 1213052,
   1461698, and 1500848.
CR [Anonymous], 2015, P HPCA FEB
   Chang MF, 2014, ISSCC DIG TECH PAP I, V57, P332, DOI 10.1109/ISSCC.2014.6757457
   De Sandre Guido, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P268, DOI 10.1109/ISSCC.2010.5433911
   Kim S, 2014, P IEEE, V102, P1649, DOI 10.1109/JPROC.2014.2357031
   Li XQ, 2014, IEEE INT NEW CIRC, P73, DOI 10.1109/NEWCAS.2014.6933988
   Miwa T, 2001, IEEE J SOLID-ST CIRC, V36, P522, DOI 10.1109/4.910492
   Noguchi H., 2015, PROC IEEE INT SOLIDS, P1
   Yiqun Wang, 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P149, DOI 10.1109/ESSCIRC.2012.6341281
NR 8
TC 52
Z9 53
U1 0
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2015
VL 35
IS 5
BP 32
EP 40
DI 10.1109/MM.2015.88
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV7MZ
UT WOS:000364459300005
DA 2024-07-18
ER

PT J
AU Papazian, IE
   Kottapalli, S
   Baxter, J
   Chamberlain, J
   Vedaraman, G
   Morris, B
AF Papazian, Irma Esmer
   Kottapalli, Sailesh
   Baxter, Jeff
   Chamberlain, Jeff
   Vedaraman, Geetha
   Morris, Brian
TI IVY BRIDGE SERVER: A CONVERGED DESIGN
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 26 Conference
CY AUG 10-12, 2014
CL Cupertino, CA
AB Ivy Bridge (IVB) is Intel's first processor (CPU) design that services product markets from high-end desktops to mission-critical computing. With one converged design, IVB enables a portfolio of products and meets power, performance, and cost targets. Using Intel's 22-nm process technology, IVB achieves scalability in die size, core count, cache size, socket count, and memory size while improving power efficiency and decreasing idle power.
C1 [Papazian, Irma Esmer; Kottapalli, Sailesh; Baxter, Jeff; Chamberlain, Jeff; Vedaraman, Geetha; Morris, Brian] Intel, Santa Clara, CA 95054 USA.
C3 Intel Corporation
RP Papazian, IE (corresponding author), Intel, Santa Clara, CA 95054 USA.
EM irma.esmer@intel.com; sailesh.kottapalli@intel.com;
   jeff.baxter@intel.com; jeffrey.d.chamberlain@intel.com;
   geetha.vedaraman@intel.com; brian.s.morris@intel.com
CR [Anonymous], 2014, WORLD REC 2 SOCK BEN
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Esmer I., 2014, HOT CHIPS 26, P26
   George V., 2011, INTEL NEXT GENERATIO
   Intel, 2014, PERF BENCHM SUMM INT
   Nagaraj D., 2012, HOT CHIPS 22, V22
   Rotem E., 2011, HOT CHIPS 23, P23
NR 7
TC 5
Z9 5
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2015
VL 35
IS 2
BP 16
EP 25
DI 10.1109/MM.2015.33
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA CG8NQ
UT WOS:000353565400004
DA 2024-07-18
ER

PT J
AU Bouvier, D
   Cohen, B
   Fry, W
   Godey, S
   Mantor, M
AF Bouvier, Dan
   Cohen, Brad
   Fry, Walter
   Godey, Sreekanth
   Mantor, Michael
TI KABINI: AN AMD ACCELERATED PROCESSING UNIT SYSTEM ON A CHIP
SO IEEE MICRO
LA English
DT Article
AB AMD'S KABINI ACCELERATED PROCESSING UNIT (APU) INTEGRATES A QUAD-CORE X86 CPU AND A FULLY FEATURED GPU. IT IS THE FIRST GENERATION TO INCORPORATE A COMPLETE SYSTEM-ON-A-CHIP (SOC) IP TO PROVIDE A SMALL NOTEBOOK OR DESKTOP PC FOOTPRINT. WITH IMPROVEMENTS IN AMD'S TURBO CORE TECHNOLOGY, THE POWER-OPTIMIZED "TEMASH" VARIANT IS TARGETED FOR TABLET AND TWO-IN-ONE DETACHABLE PC USE.
C1 [Bouvier, Dan; Cohen, Brad; Fry, Walter; Godey, Sreekanth; Mantor, Michael] Adv Micro Devices Inc, Sunnyvale, CA USA.
C3 Advanced Micro Devices
RP Bouvier, D (corresponding author), 7171 Southwest Pkwy, Austin, TX 78735 USA.
EM dan.bouvier@amd.com
CR [Anonymous], 2013, SOFTW OPT GUID AMD F
   [Anonymous], 2012, AMD GRAPH COR NEXT G
   [Anonymous], 2011, APU 101 ALL AMD FUS
   Bouvier Dan, 2013, Hot Chips
   Branover A, 2012, IEEE MICRO, V32, P28, DOI 10.1109/MM.2012.2
   Rupley J., 2012, HOT CHIPS
NR 6
TC 9
Z9 9
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2014
VL 34
IS 2
BP 22
EP 33
DI 10.1109/MM.2014.3
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RL
UT WOS:000337894500004
DA 2024-07-18
ER

PT J
AU Nagarakatte, S
   Martin, MMK
   Zdancewic, S
AF Nagarakatte, Santosh
   Martin, Milo M. K.
   Zdancewic, Steve
TI HARDWARE-ENFORCED COMPREHENSIVE MEMORY SAFETY
SO IEEE MICRO
LA English
DT Article
AB The watchdog approach efficiently eliminates an entire class of security vulnerabilities by enforcing memory safety in hardware. Watchdog maintains per-pointer bounds and identifier metadata in a disjoint shadow space to ensure compatibility with existing code. Checking this metadata on each pointer dereference provides comprehensive protection from buffer-overflow and use-after-free errors. The watchdog design aims to reduce overhead without invasive hardware changes.
C1 [Nagarakatte, Santosh] Rutgers State Univ, Dept Comp Sci, Piscataway, NJ 08854 USA.
   [Martin, Milo M. K.; Zdancewic, Steve] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
C3 Rutgers University System; Rutgers University New Brunswick; University
   of Pennsylvania
RP Nagarakatte, S (corresponding author), Rutgers State Univ, Dept Comp Sci, SAS Comp Sci, 110 Frelinghuysen Rd, Piscataway, NJ 08854 USA.
EM santosh.nagarakatte@cs.rutgers.edu
RI Zdancewic, Steve/JXL-6845-2024
OI Nagarakatte, Santosh/0000-0002-5048-8548
FU US Government; DARPA [HR0011-10-9-0008]; ONR [N000141110596]; NSF
   [CNS-1116682, CCF-1065166, CCF-0810947]; Direct For Computer & Info Scie
   & Enginr; Division Of Computer and Network Systems [1116682] Funding
   Source: National Science Foundation
FX This research was funded in part by the US Government. The views and
   conclusions contained in this document are those of the authors and
   should not be interpreted as representing the official policies, either
   expressed or implied, of the US Government. This research was funded in
   part by DARPA contract HR0011-10-9-0008, ONR award N000141110596, NSF
   grants CNS-1116682, CCF-1065166, and CCF-0810947, and donations from
   Intel Corporation.
CR Austin ToddM., 1994, P ACM SIGPLAN 1994 C, P290
   Chuang W., 2007, J INSTRUCTION LE JUN, P1
   Corliss ML, 2003, CONF PROC INT SYMP C, P362, DOI 10.1109/ISCA.2003.1207014
   Devietti J, 2008, ACM SIGPLAN NOTICES, V43, P103, DOI 10.1145/1353536.1346295
   Ganesh K., 2012, Pointer Checker: Easily Catch Out-of-Bounds Memory Accesses
   Jim T, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P275
   Nagarakatte S., 2012, THESIS U PENNSYLVANI
   Nagarakatte S, 2012, CONF PROC INT SYMP C, P189, DOI 10.1109/ISCA.2012.6237017
   Nagarakatte S, 2010, ACM SIGPLAN NOTICES, V45, P31
   Nagarakatte S, 2009, ACM SIGPLAN NOTICES, V44, P245, DOI 10.1145/1543135.1542504
   Necula GC, 2005, ACM T PROGR LANG SYS, V27, P477, DOI 10.1145/1065887.1065892
   Patil H, 1997, SOFTWARE PRACT EXPER, V27, P87, DOI 10.1002/(SICI)1097-024X(199701)27:1<87::AID-SPE78>3.0.CO;2-P
   Petric V., 2005, P 32 ANN INT S COMP, P216
   Pincus J, 2004, IEEE SECUR PRIV, V2, P20, DOI 10.1109/MSP.2004.36
   Porras P., 2009, An Analysis of Conficker's Logic and Rendezvous Points
   XU W, 2004, P 12 ACM SIGSOFT INT, P117
NR 16
TC 7
Z9 9
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2013
VL 33
IS 3
BP 38
EP 47
DI 10.1109/MM.2013.26
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 158ZX
UT WOS:000320014900006
DA 2024-07-18
ER

PT J
AU Chen, D
   Eisley, NA
   Heidelberger, P
   Senger, RM
   Sugawara, Y
   Kumar, S
   Salapura, V
   Satterfield, DL
   Steinmacher-Burow, B
   Parker, JJ
AF Chen, Dong
   Eisley, Noel A.
   Heidelberger, Philip
   Senger, Robert M.
   Sugawara, Yutaka
   Kumar, Sameer
   Salapura, Valentina
   Satterfield, David L.
   Steinmacher-Burow, Burkhard
   Parker, Jeffrey J.
TI THE IBM BLUE GENE/Q INTERCONNECTION FABRIC
SO IEEE MICRO
LA English
DT Article
AB This article describes the ibm blue gene/q interconnection network and message unit. Blue gene/q is the third generation in the ibm blue gene line of massively parallel supercomputers and can be scaled to 20 petaflops and beyond. For better application scalability and performance, blue gene/q has new routing algorithms and techniques to parallelize the injection and reception of packets in the network interface.
C1 [Heidelberger, Philip; Senger, Robert M.] IBM TJ Watson Res Ctr, Blue Gene Supercomp Project, Hardware Team, Yorktown Hts, NY 10598 USA.
   [Parker, Jeffrey J.] IBM Syst & Technol Grp, Rochester, MN USA.
   [Salapura, Valentina] IBM TJ Watson Res Ctr, Serv Innovat Lab, Yorktown Hts, NY 10598 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM)
RP Senger, RM (corresponding author), IBM TJ Watson Res Ctr, Blue Gene Supercomp Project, Hardware Team, 1101 Kitchawan Rd,Rt 134, Yorktown Hts, NY 10598 USA.
EM rmsenger@us.ibm.com
FU Argonne National Laboratory; Lawrence Livermore National Laboratory on
   behalf of the US Department of Energy, under Lawrence Livermore National
   Laboratory [B554331]; Columbia University; University of Edinburgh
FX The Blue Gene/Q project has been supported and partially funded by
   Argonne National Laboratory and the Lawrence Livermore National
   Laboratory on behalf of the US Department of Energy, under Lawrence
   Livermore National Laboratory subcontract no. B554331. We acknowledge
   the collaboration and support of Columbia University and the University
   of Edinburgh. Blue Gene is a team effort. We especially thank the
   following for their contributions: Ralph Bellofatto, Peter Boyle, Arthur
   Bright, George Chiu, Paul Coteus, Mark Giampapa, Tom Gooding, Ruud
   Haring, Michael Kaufmann, Kyu-Hyoun Kim, Gerry Kopcsay, Luis Lastras,
   Jim Marcella, Moyra McManus, Tom Musta, Ben Nathanson, Martin Ohmacht,
   Bryan Rosenburg, Krishnan Sugavanam, Todd Takken, Jim Van Oosten, Amith
   Mamidala, Jose Brunheroto, Gabor Dozsa, Doug Miller, Michael Blocksome,
   and Brian Smith.
CR Adiga NR, 2005, IBM J RES DEV, V49, P265, DOI 10.1147/rd.492.0265
   Ajima Y., 2011, Proceedings of the 2011 IEEE 19th Annual Symposium on High-Performance Interconnects (HOTI 2011), P87, DOI 10.1109/HOTI.2011.21
   Almasi G, 2008, IBM J RES DEV, V52, P199
   Alverson Robert, 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P83, DOI 10.1109/HOTI.2010.23
   Chen DY, 2011, P AM MATH SOC, V139, P2891, DOI 10.1090/S0002-9939-2011-10720-2
   Gara A, 2005, IBM J RES DEV, V49, P195, DOI 10.1147/rd.492.0195
   Haring R.A., 2012, IEEE MI IN PRESS MAR
   IBM Blue Gene Team, 2011, HOT CHIPS C HOT CHIP
   Kumar Sameer, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P320, DOI 10.1109/ICPP.2008.83
   Puente V., 1999, Proceedings of the 1999 International Conference on Parallel Processing, P58, DOI 10.1109/ICPP.1999.797388
   Rajamony R, 2011, IBM J RES DEV, V55, DOI 10.1147/JRD.2011.2109230
   Scott S.L., 1996, HOT INTERCONNECTS 4, P147
   Widmer A., 1997, US patent, Patent No. [5,699,062, 5699062]
NR 13
TC 70
Z9 83
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2012
VL 32
IS 1
BP 32
EP 43
DI 10.1109/MM.2011.96
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 885LY
UT WOS:000299781700005
DA 2024-07-18
ER

PT J
AU Brown, JD
   Woodward, S
   Bass, BM
   Johnson, CL
AF Brown, Jeffrey D.
   Woodward, Sandra
   Bass, Brian M.
   Johnson, Charles L.
TI IBM POWER EDGE OF NETWORK PROCESSOR: A WIRE-SPEED SYSTEM ON A CHIP
SO IEEE MICRO
LA English
DT Article
AB THE IBM POWER EDGE OF NETWORK PROCESSOR COMBINES THE ATTRIBUTES OF A GENERAL-PURPOSE PROCESSING SUBSYSTEM WITH FUNCTION ACCELERATORS AND NETWORKING INTERFACES TO CREATE A SYSTEM ON A CHIP THAT'S TARGETED FOR APPLICATIONS AT THE EDGE OF NETWORK. THIS ARTICLE DISCUSSES IN DETAIL THE PROCESSING, ACCELERATOR, AND NETWORK INTERFACE SUBSYSTEMS AND EXPLORES APPLICATIONS WELL SUITED TO THE POWEREN PROCESSOR.
C1 [Brown, Jeffrey D.] IBM Corp, Emerging Prod Dev, Rochester, MN 55901 USA.
   [Bass, Brian M.] IBM Corp, PowerPC Processor Dev Dept, Rochester, MN 55901 USA.
   [Johnson, Charles L.] IBM Corp, Next Generat Comp Syst Dept, Rochester, MN 55901 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM)
RP Brown, JD (corresponding author), IBM Corp, Emerging Prod Dev, 3605 Hwy,52 North, Rochester, MN 55901 USA.
EM jeffdb@us.ibm.com
CR LaPotin DP, 2010, IBM J RES DEV, V54, DOI 10.1147/JRD.2009.2036972
   LE HO, 2007, IBM J RES DEV, V51, P669
   SALZ R, 2009, P INT S PROC XML EFF, V4, DOI DOI 10.4242/BALISAGEV0L4.SALZ01
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   VANLUNTEREN J, 2006, P 25 IEEE INT C COMP, DOI DOI 10.1109/INFOCOM.2006.204
NR 5
TC 21
Z9 28
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2011
VL 31
IS 2
BP 76
EP 85
DI 10.1109/MM.2011.3
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 750EK
UT WOS:000289527500009
DA 2024-07-18
ER

PT J
AU Stuecheli, J
   Kaseridis, D
   John, LK
   Daly, D
   Hunter, HC
AF Stuecheli, Jeffrey
   Kaseridis, Dimitris
   John, Lizy K.
   Daly, David
   Hunter, Hillery C.
TI COORDINATING DRAM AND LAST-LEVEL-CACHE POLICIES WITH THE VIRTUAL WRITE
   QUEUE
SO IEEE MICRO
LA English
DT Article
AB To alleviate bottlenecks in this era of many-core architectures, the authors propose a virtual write queue to expand the memory controller's scheduling window through visibility of cache behavior. Awareness of the physical main memory layout and a focus on writes can shorten both read and write average latency, reduce memory power consumption, and improve overall system performance.
C1 [Kaseridis, Dimitris; John, Lizy K.] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Hunter, Hillery C.] IBM Thomas J Watson Res Ctr, Exploratory Syst Architecture Dept, Armonk, NY 10504 USA.
C3 University of Texas System; University of Texas Austin; International
   Business Machines (IBM)
RP Kaseridis, D (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, 201 E 24th St, Austin, TX 78712 USA.
EM kaseridis@mail.utexas.edu
FU National Science Foundation [0702694]; CRI collaborative awards
   [0751112, 0750847, 0750851, 0750852, 0750860, 0750868, 0750884,
   0751091]; IBM; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [0751091, 0750847, 0750860, 0751112,
   0750884] Funding Source: National Science Foundation; Direct For
   Computer & Info Scie & Enginr; Division of Computing and Communication
   Foundations [0702694] Funding Source: National Science Foundation
FX We acknowledge the use of the Archer infrastructure for our simulations
   and thank Kyu-Hyoun Kim for assistance in DRAM bus utilization
   calculations. This work is sponsored in part by the National Science
   Foundation under award 0702694 and CRI collaborative awards 0751112,
   0750847, 0750851, 0750852, 0750860, 0750868, 0750884, and 0751091, and
   also by IBM.
CR Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   LEE H, 2000, P INT S MICR MICRO
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   *MICR TECHN, 2007, DDR3 SDRAM SYST POW
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Stuecheli J, 2010, CONF PROC INT SYMP C, P72, DOI 10.1145/1816038.1815972
   VALERO M, 1992, P INT C SUP, P149
NR 7
TC 3
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 90
EP 98
DI 10.1109/MM.2010.102
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200010
DA 2024-07-18
ER

PT J
AU Arvind
   August, D
   Pingali, K
   Chiou, D
   Sendag, R
   Yi, JJ
AF Arvind
   August, David
   Pingali, Keshav
   Chiou, Derek
   Sendag, Resit
   Yi, Joshua J.
TI PROGRAMMING MULTICORES: DO APPLICATIONS PROGRAMMERS NEED TO WRITE
   EXPLICITLY PARALLEL PROGRAMS?
SO IEEE MICRO
LA English
DT Article
AB IN THIS PANEL DISCUSSION FROM THE 2009 WORKSHOP ON COMPUTER ARCHITECTURE RESEARCH DIRECTIONS, DAVID AUGUST AND KESHAV PINGALI DEBATE WHETHER EXPLICITLY PARALLEL PROGRAMMING IS A NECESSARY EVIL FOR APPLICATIONS PROGRAMMERS, ASSESS THE CURRENT STATE OF PARALLEL PROGRAMMING MODELS, AND DISCUSS POSSIBLE ROUTES TOWARD FINDING THE PROGRAMMING MODEL FOR THE MULTICORE ERA.
C1 [Arvind] MIT, Stata Ctr, Cambridge, MA 02139 USA.
   [August, David] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
   [Pingali, Keshav] Univ Texas Austin, Dept Comp Sci, Austin, TX 78712 USA.
   [Chiou, Derek] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Sendag, Resit] Univ Rhode Isl, Dept Elect Comp & Biomed Engn, Kingston, RI 02881 USA.
C3 Massachusetts Institute of Technology (MIT); Princeton University;
   University of Texas System; University of Texas Austin; University of
   Texas System; University of Texas Austin; University of Rhode Island
RP Arvind (corresponding author), MIT, Stata Ctr, Vassar St,32-G866, Cambridge, MA 02139 USA.
EM arvind@csail.mit.edu
CR BRIDGES MJ, 2007, P 40 IEEE ACM INT S, P69
   Chew L.P., 1993, P 9 ANN S COMP GEOM, P274
   Hendren L. J., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P35, DOI 10.1109/71.80123
   KULKARNI M, 2008, P S PAR ALG ARCH SPA, P217
   Kulkarni M, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P211, DOI 10.1145/1250734.1250759
   Kulkarni M, 2008, ACM SIGPLAN NOTICES, V43, P233, DOI 10.1145/1353536.1346311
   Mehta D., 2004, Handbook of Data Structures and Applications
   Sagiv M, 1998, ACM T PROGR LANG SYS, V20, P1, DOI 10.1145/271510.271517
NR 8
TC 7
Z9 9
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2010
VL 30
IS 3
BP 19
EP 32
DI 10.1109/MM.2010.54
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 622ON
UT WOS:000279673200004
OA Green Published
DA 2024-07-18
ER

PT J
AU Chen, SM
   Kozuch, M
   Gibbons, PB
   Ryan, M
   Strigkos, T
   Mowry, TC
   Ruwase, O
   Vlachos, E
   Falsafi, B
   Ramachandran, V
AF Chen, Shimin
   Kozuch, Michael
   Gibbons, Phillip B.
   Ryan, Michael
   Strigkos, Theodoros
   Mowry, Todd C.
   Ruwase, Olatunji
   Vlachos, Evangelos
   Falsafi, Babak
   Ramachandran, Vijaya
TI FLEXIBLE HARDWARE ACCELERATION FOR INSTRUCTION-GRAIN LIFEGUARDS
SO IEEE MICRO
LA English
DT Article
AB INSTRUCTION-GRAIN LIFEGUARDS MONITOR EXECUTING PROGRAMS AT THE GRANULARITY OF INDIVIDUAL INSTRUCTIONS TO QUICKLY DETECT BUGS AND SECURITY ATTACKS, BUT THEIR FINE-GRAIN NATURE INCURS HIGH MONITORING OVERHEADS. THIS ARTICLE IDENTIFIES THREE COMMON SOURCES OF THESE OVERHEADS AND PROPOSES THREE TECHNIQUES THAT TOGETHER CONSTITUTE A GENERAL-PURPOSE HARDWARE ACCELERATION FRAMEWORK FOR LIFEGUARDS.
C1 [Chen, Shimin; Gibbons, Phillip B.; Ryan, Michael] Intel Res Pittsburgh, Pittsburgh, PA 15213 USA.
   [Mowry, Todd C.] Carnegie Mellon Univ, Dept Comp Sci, Pittsburgh, PA 15213 USA.
   [Falsafi, Babak] Ecole Polytech Fed Lausanne, Sch Comp & Commun Sci, CH-1015 Lausanne, Switzerland.
   [Falsafi, Babak] Ecole Polytech Fed Lausanne, Parallel Syst Architecture Lab, CH-1015 Lausanne, Switzerland.
   [Ramachandran, Vijaya] Univ Texas Austin, Austin, TX 78712 USA.
C3 Intel Corporation; Carnegie Mellon University; Swiss Federal Institutes
   of Technology Domain; Ecole Polytechnique Federale de Lausanne; Swiss
   Federal Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne; University of Texas System; University of Texas Austin
RP Chen, SM (corresponding author), Intel Res Pittsburgh, 4720 Forbes Ave,Ste 410, Pittsburgh, PA 15213 USA.
EM shimin.chen@intel.com
OI Kozuch, Michael/0009-0009-0939-3297
FU US National Science Foundation [CCF-0514876]; Intel
FX Grants from the US National Science Foundation and from Intel supported
   this work. Ramachandran is supported in part by NSF grant CCF-0514876.
   We thank Anastassia Ailamaki, Limor Fix, Greg Ganger, Michelle
   Goodstein, Bin Lin, and Radu Teodorescu for their contributions to the
   LBA project.
CR [Anonymous], 2005, NDSS
   [Anonymous], P 3 INT C VIRT EX EN
   [Anonymous], 2004, DYNAMIC BINARY ANAL
   Chen Shimin., 2006, Proceedings of the 1st Workshop on Architectural and System Support for Improving Software Dependability, ASID '06, P63
   Chou Andy., 2001, P 18 ACM S OPERATING, P73
   Corliss ML, 2003, CONF PROC INT SYMP C, P362, DOI 10.1109/ISCA.2003.1207014
   Dalton M, 2007, CONF PROC INT SYMP C, P482, DOI 10.1145/1273440.1250722
   Edward Suh G., 2004, P 11 INT C ARCHITECT, P85
   Feng Qin, 2007, ACM Transactions on Computer Systems, V25, P7, DOI 10.1145/1275517.1275519
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C, P190, DOI [DOI 10.1145/1064978.1065034, 10.1145]
   Nethercote N, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P89, DOI 10.1145/1250734.1250746
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Tucek Joseph, 2007, Operating Systems Review, V41, P131, DOI 10.1145/1323293.1294275
   VENKATARAMANI G, 2008, P INT S HIGH PERF CO, P173
   Venkataramani G, 2007, INT S HIGH PERF COMP, P273
   WILANDER J, 2003, P NETW DISTR SYST SE
   Zhou P, 2007, INT S HIGH PERF COMP, P121
   ZHOU Y., 2005, ACM T ARCHIT CODE OP, V2, P3
NR 18
TC 4
Z9 4
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 62
EP 72
DI 10.1109/MM.2009.6
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bobba, J
   Moore, KE
   Volos, H
   Yen, L
   Hill, MD
   Swift, MM
   Wood, DA
AF Bobba, Jayaram
   Moore, Kevin E.
   Volos, Haris
   Yen, Luke
   Hill, Mark D.
   Swift, Michael M.
   Wood, David A.
TI Performance pathologies in hardware transactional memory
SO IEEE MICRO
LA English
DT Article
AB Transactional memory is a promising approach to ease parallel programming. Hardware transactional memory system designs reflect choices along three key design dimensions: conflict detection, version management, and conflict resolution. The authors identify a set of performance pathologies that could degrade performance in proposed htm designs. improving conflict resolution could eliminate these pathologies so designers can build robust htm systems.
C1 [Bobba, Jayaram; Moore, Kevin E.; Volos, Haris; Yen, Luke] Univ Wisconsin, Madison, WI 53706 USA.
   [Hill, Mark D.; Wood, David A.] Univ Wisconsin, Dept Comp Sci, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   [Swift, Michael M.] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Bobba, J (corresponding author), 1210 W Dayton St, Madison, WI 53706 USA.
EM bobba@cs.wisc.edu
CR Ananian CS, 2005, INT S HIGH PERF COMP, P316, DOI 10.1109/HPCA.2005.41
   Bobba J, 2007, CONF PROC INT SYMP C, P81, DOI 10.1145/1273440.1250674
   Ceze L, 2006, CONF PROC INT SYMP C, P227, DOI 10.1145/1150019.1136506
   Hammond L, 2004, CONF PROC INT SYMP C, P102
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Larus JamesR., 2007, T MEMORY
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin-Rosset W, 2005, LIVEST PROD SCI, V92, P99, DOI 10.1016/j.livprodsci.2004.11.012
   Moore KE, 2006, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2006.1598134
   MORAVAN MJ, 2006, P 12 INT C ARCH SUPP, P359
   Scherer William N., 2005, PODC 05, P240
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Yen L, 2007, INT S HIGH PERF COMP, P261
NR 13
TC 6
Z9 6
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2008
VL 28
IS 1
BP 32
EP 41
DI 10.1109/MM.2008.11
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 266EL
UT WOS:000253417200005
DA 2024-07-18
ER

PT J
AU Brooks, D
   Dick, RP
   Joseph, R
   Shang, L
AF Brooks, David
   Dick, Robert P.
   Joseph, Russ
   Shang, Li
TI Power, thermal, and reliability modeling in nanometer-scale
   microprocessors
SO IEEE MICRO
LA English
DT Article
AB Power is the source of the greatest problems facing microprocessor designers. rapid power variation brings transient errors. high power densities bring high temperatures, harming reliability and increasing leakage power. the wages of power are bulky, short-lived batteries, huge heat sinks, large on-die capacitors, high server electric bills, and unreliable microprocessors. optimizing power depends on accurate and efficient modeling that spans different disciplines and levels, from device physics, to numerical methods,, to microarchitectural design.
C1 Harvard Univ, Cambridge, MA 02138 USA.
   Northwestern Univ, Evanston, IL 60208 USA.
   Queens Univ, Kingston, ON K7L 3N6, Canada.
C3 Harvard University; Northwestern University; Queens University - Canada
RP Dick, RP (corresponding author), Harvard Univ, Cambridge, MA 02138 USA.
EM dickrp@northwestern.edu
RI Joseph, Russell/B-7230-2009; Dick, Robert P/B-7137-2009
FU Direct For Computer & Info Scie & Enginr [0964764] Funding Source:
   National Science Foundation; Division Of Computer and Network Systems
   [0964764] Funding Source: National Science Foundation
CR Agarwal A., 2002, P ACMIEEE WORKSHOP T, P16
   Borkar S, 2003, DES AUT CON, P338
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Brooks D, 2003, IBM J RES DEV, V47, P653, DOI 10.1147/rd.475.0653
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   El-Essawy W, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P332
   Friedberg P, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P516, DOI 10.1109/ISQED.2005.82
   Herrell DJ, 1999, IEEE T ADV PACKAGING, V22, P240, DOI 10.1109/6040.784471
   HUMENAY E, 2006, P WORKSH ARCH SUPP G
   Joseph R, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P79, DOI 10.1109/HPCA.2003.1183526
   Kantorovich I, 2004, IEEE T ADV PACKAGING, V27, P10, DOI 10.1109/TADVP.2004.825458
   Kim NS, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P212
   Li P, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P319, DOI 10.1109/ICCAD.2004.1382594
   Liu YP, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P204
   Meng K, 2007, INT SYM PERFORM ANAL, P146
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Nassif SR, 2000, 2000 5TH INTERNATIONAL WORKSHOP ON STATISTICAL METROLOGY, P2, DOI 10.1109/IWSTM.2000.869299
   Powell MD, 2004, CONF PROC INT SYMP C, P288
   Powell MD, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P223
   ROMANESCU BF, 2006, P WORKSH ARCH REL WA
   SHIVAKUMAR P, 2001, INTEGRATED CACHE TIM
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Srinivasan J, 2005, CONF PROC INT SYMP C, P520, DOI 10.1109/ISCA.2005.28
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Yang Y., 2006, PROC INT C COMPUT AI, P575
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   2003, JEP B, V122
NR 28
TC 82
Z9 98
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2007
VL 27
IS 3
BP 49
EP 62
DI 10.1109/MM.2007.58
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 199UF
UT WOS:000248720000005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU García, PJ
   Quiles, FJ
   Flich, J
   Duato, J
   Johnson, I
   Naven, F
AF Garcia, Pedro J.
   Quiles, Francisco J.
   Flich, Jose
   Duato, Jose
   Johnson, Ian
   Naven, Finbar
TI Efficient, scalable congestion management for interconnection networks
SO IEEE MICRO
LA English
DT Article
AB Compared to the overdimensioned designs of the past, current interconnection networks operate closer to the point of saturation and run a higher risk of congestion. Among proposed strategies for congestion management, only the regional explicit congestion notification (RECN) mechanism achieves both the required efficiency and the scalability that emerging systems demand.
C1 Univ Castilla La Mancha, Comp Syst Dept, E-13071 Ciudad Real, Spain.
   Univ Politecn Valencia, Dept Comp Engn, Valencia, Spain.
C3 Universidad de Castilla-La Mancha; Universitat Politecnica de Valencia
RP Flich, J (corresponding author), Univ Politecn Valencia, DISCA, Escuela Tecn Informat Aplicada, Camino Vera S-N, Valencia 46022, Spain.
EM jflich@disca.upv.es
RI García, Pedro Javier García/R-6688-2017; Quiles, Francisco
   J./ABE-3887-2021
OI García, Pedro Javier García/0000-0002-7350-6067; Quiles, Francisco
   J./0000-0002-8966-6225; Flich, Jose/0000-0001-8581-6284; Duato,
   Jose/0000-0002-7785-0607
CR Baydal E, 2003, LECT NOTES COMPUT SC, V2790, P958
   BIANCHINI R, 1993, 449 ROCH U DEP COMP
   DALLY W, 1998, P 6 S HOT INT, P41
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   DALLY WJ, 1993, IEEE T PARALL DISTR, V4, P466, DOI 10.1109/71.219761
   Dandamudi S, 1999, IEEE CONCURR, V7, P48, DOI 10.1109/4434.749135
   DUATO J, P INT S HIGH PERF CO, P108
   García PJ, 2005, LECT NOTES COMPUT SC, V3793, P266, DOI 10.1007/11587514_18
   Ho W. S., 1989, Proceedings of the 1989 International Conference on Parallel Processing (Cat. No.89CH2701-1), P14
   Katevenis M, 1998, 1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P47, DOI 10.1109/HPCA.1998.650545
   Kim JH, 1997, IEEE T PARALL DISTR, V8, P229, DOI 10.1109/71.584089
   Krishnan V, 2004, IEEE T SPEECH AUDI P, V12, P1, DOI 10.1109/TSA.2003.819945
   Scott S. L., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P385, DOI 10.1109/71.80178
   Shang L, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P91, DOI 10.1109/HPCA.2003.1183527
   SMAI A, 1996, P INT C HIGH PERF CO, P179
   TAMIR Y, 1992, IEEE T COMPUT, V41, P725, DOI 10.1109/12.144624
   Thottethodi M, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P107, DOI 10.1109/HPCA.2001.903256
   VOGELS W, P IEEE S HIGH PERF I
   YANG CQ, 1995, IEEE NETWORK, V9, P34, DOI 10.1109/65.397042
   YEW PC, 1987, IEEE T COMPUT, V36, P388, DOI 10.1109/TC.1987.1676921
NR 20
TC 29
Z9 31
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2006
VL 26
IS 5
BP 52
EP 66
DI 10.1109/MM.2006.88
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 096AS
UT WOS:000241350000008
DA 2024-07-18
ER

PT J
AU Suh, T
   Lee, HHS
   Blough, DM
AF Suh, T
   Lee, HHS
   Blough, DM
TI Integrating cache coherence protocols for heterogeneous multiprocessor
   systems, part 1
SO IEEE MICRO
LA English
DT Article
AB THIS SYSTEMATIC METHODOLOGY MAINTAINS CACHE COHERENCY IN A HETEROGENEOUS SHARED-MEMORY MULTIPROCESSOR SYSTEM ON A CHIP. IT WORKS WITH ANY COMBINATION OF PROCESSORS THAT SUPPORT ANY INVALIDATION-BASED PROTOCOL, AND EXPERIMENTS HAVE DEMONSTRATED UP TO A 51 PERCENT PERFORMANCE IMPROVEMENT, COMPARED TO A PURE SOFTWARE SOLUTION.
C1 Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
EM suhtw@ece.gatech.edu; leehs@ece.gatech.edu; doug.blough@ece.gatech.edu
RI Lee, Hsien-Hsin S./AAI-4932-2020
CR AKGUL BES, 2002, INT J DESIGN AUTOMAT, V7, P139
   BECHINI A, 2003, ACM SIGARCH COMPUTER, V31, P85
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   Leijten JAJ, 1997, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.1997.628864
   Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
   Sciuto D, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P55, DOI 10.1109/CODES.2002.1003601
   Suh T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1150, DOI 10.1109/DATE.2004.1269047
   SUN DS, 2004, GITCERCS0408
   SUN DS, 2002, GITCC0219 CERS
   Tang C.K., 1976, Proceedings of the June 7-10, 1976, national computer conference and exposition, AFIPS '76, P749
   TOMASEVIC M, 1993, TUTORIAL CACHE COHER, P435
   VERCAUTEREN S, 1996, P DES AUT C LAS VEG, P521
   Yoo S, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P195, DOI 10.1109/HSC.2001.924675
NR 13
TC 6
Z9 6
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2004
VL 24
IS 4
BP 33
EP 41
DI 10.1109/MM.2004.33
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 848QA
UT WOS:000223481000006
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, S
TI Imitation happens
SO IEEE MICRO
LA English
DT Article
EM greenstein@kellogg.northwestern.edu
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2004
VL 24
IS 3
BP 67
EP 69
DI 10.1109/MM.2004.12
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 834VV
UT WOS:000222439900009
DA 2024-07-18
ER

PT J
AU Lines, A
AF Lines, A
TI Asynchronous interconnect for synchronous SoC design
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Interconnects 11 Conference
CY AUG 20-22, 2003
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB ASYNCHRONOUS CIRCUITS CAN EFFICIENTLY INTERCONNECT SYSTEM-ON-CHIP MODULES WITH DIFFERENT CLOCK DOMAINS. FULCRUM'S NEXUS INTERCONNECT FEATURES A 16-PORT, 36-BIT ASYNCHRONOUS CROSSBAR THAT CONNECTS THROUGH ASYNCHRONOUS CHANNELS TO CLOCK-DOMAIN CONVERTERS FOR EACH SYNCHRONOUS MODULE. IN TSMC'S 130-NM PROCESS, NEXUS ACHIEVES 1.35 GHZ AND TRANSFERS 780 GBPS.
C1 Fulcrum Microsyst, Calabasas, CA 91301 USA.
RP Fulcrum Microsyst, 26775 Malibu Hills Rd, Calabasas, CA 91301 USA.
EM lines@fulcrummicro.com
CR Bainbridge WJ, 2001, INT SYMP ASYNCHRON C, P118, DOI 10.1109/ASYNC.2001.914075
   Chakraborty A, 2003, INT SYMP ASYNCHRON C, P78, DOI 10.1109/ASYNC.2003.1199168
   LINES A, 1995, CSTR9521 CALTECH
   Martin AJ, 1997, SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, P164, DOI 10.1109/ARVLSI.1997.634853
   MARTIN AJ, 1990, ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE SIXTH MIT CONFERENCE, P263
   Moore S, 2002, INT SYMP ASYNCHRON C, P69
   Stevens KS, 2003, INT SYMP ASYNCHRON C, P56, DOI 10.1109/ASYNC.2003.1199166
NR 7
TC 80
Z9 90
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 32
EP 41
DI 10.1109/MM.2004.1268991
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 777EN
UT WOS:000189162900007
DA 2024-07-18
ER

PT J
AU Abel, F
   Minkenberg, C
   Luijten, RP
   Gusat, M
   Iliadis, I
AF Abel, F
   Minkenberg, C
   Luijten, RP
   Gusat, M
   Iliadis, I
TI A four-Terabit packet switch supporting long round-trip times
SO IEEE MICRO
LA English
DT Article
ID COMBINED INPUT
AB THIS 4-TBPS PACKET SWITCH USES A COMBINED INPUT- AND CROSSPOINT-QUEUED (C\CQ) STRUCTURE WITH VIRTUAL OUTPUT QUEUING AT THE INGRESS TO ACHIEVE THE SCALABILITY OF INPUT-BUFFERED SWITCHES, THE PERFORMANCE OF OUTPUT-BUFFERED SWITCHES, AND LOW LATENCY.
EM fab@zurich.ibm.com
OI Iliadis, Ilias/0000-0002-3860-5828
CR CHIUSSI FM, 1997, IEEE COMMUN MAG  DEC, P44
   Chuang ST, 1999, IEEE J SEL AREA COMM, V17, P1030, DOI 10.1109/49.772430
   DOI Y, 1993, IEICE T COMMUN, VE76B, P310
   DUATO J, 2003, INTERCONNECTION NEWT
   GUPTA AK, 1991, P IEEE GLOBECOM 91, P939
   GUSAT M, 2003, IN PRESS MICROPROCES
   Javidi T, 2001, 2001 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-10, CONFERENCE RECORD, P1586, DOI 10.1109/ICC.2001.937187
   Katevenis M, 1997, GLOB TELECOMM CONF, P242, DOI 10.1109/GLOCOM.1997.632547
   Krishna P, 1999, IEEE J SEL AREA COMM, V17, P1057, DOI 10.1109/49.772435
   Luijten RP, 2001, IEEE IC COMP COM NET, P448, DOI 10.1109/ICCCN.2001.956303
   McKeown N, 1999, IEEE ACM T NETWORK, V7, P188, DOI 10.1109/90.769767
   Minkenberg C, 2000, IEEE COMMUN MAG, V38, P70, DOI 10.1109/35.888260
   MINKENBERG C, 2003, IN PRESS ACM SIGCOMM, V33
   Nabeshima M, 2000, IEICE T COMMUN, VE83B, P737
   Rojas-Cessa R, 2001, GLOB TELECOMM CONF, P2654, DOI 10.1109/GLOCOM.2001.966256
   Stephens DC, 1998, IEEE INFOCOM SER, P282, DOI 10.1109/INFCOM.1998.659664
NR 16
TC 42
Z9 45
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2003
VL 23
IS 1
BP 10
EP 24
DI 10.1109/MM.2003.1179894
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 644QM
UT WOS:000180930100004
DA 2024-07-18
ER

PT J
AU Wu, GM
   He, QW
   Jiang, JL
   Zhang, ZX
   Shi, YF
   Long, X
   Jiang, LQ
   Li, SC
   Xie, Y
   Wei, CZ
   Zhao, Y
   Yan, Y
   Zhang, H
   Zou, YC
AF Wu, Guiming
   He, Qianwen
   Jiang, Jiali
   Zhang, Zhenxiang
   Shi, Yunfeng
   Long, Xin
   Jiang, Linquan
   Li, Shuangchen
   Xie, Yuan
   Wei, Changzheng
   Zhao, Yuan
   Yan, Ying
   Zhang, Hui
   Zou, Yinchao
TI E-Booster: A Field-Programmable Gate Array-Based Accelerator for Secure
   Tree Boosting Using Additively Homomorphic Encryption
SO IEEE MICRO
LA English
DT Article
DE Cryptography; Boosting; Histograms; Homomorphic encryption; Training;
   Federated learning; Computational modeling; Machine learning; Field
   programmable gate arrays; Financial management
AB Tree boosting is a widely used machine learning model in many financial fields. Additively homomorphic encryption is an important cryptographic tool used for secure tree boosting in the setting of federated learning. However, homomorphic encryption includes computationally expensive operations. Current frameworks for secure tree boosting are extremely slow. In this article, we propose E-Booster, a novel accelerator for the training of secure tree boosting. E-Booster can fully exploit algorithmic superiority and architectural optimization to achieve unprecedented performance, and to address the obstacle in deploying additively homomorphic encryption in industrial applications. E-Booster has been implemented on an Intel Agilex field-programmable gate array and evaluated on four public datasets. It achieves a 5.1-7.8-times speedup over a CPU with 32 threads for secure tree boosting. To the best of our knowledge, E-Booster is the first additively homomorphic encryption accelerator that can be applied to industrial secure tree boosting.
C1 [Wu, Guiming; He, Qianwen; Jiang, Jiali; Wei, Changzheng; Zhao, Yuan; Yan, Ying; Zhang, Hui; Zou, Yinchao] Ant Grp, Hangzhou 310063, Peoples R China.
   [Zhang, Zhenxiang; Shi, Yunfeng; Long, Xin; Jiang, Linquan] Alibaba Grp, Hangzhou 310030, Peoples R China.
   [Li, Shuangchen; Xie, Yuan] Alibabas DAMO Acad, Sunnyvale, CA 94085 USA.
C3 Alibaba Group
RP Wu, GM (corresponding author), Ant Grp, Hangzhou 310063, Peoples R China.
EM guiming.wgm@antgroup.com; qianwen.hqw@alibaba-inc.com;
   jialijiang.jjl@alibaba-inc.com; zhenxiang.zzx@alibaba-inc.com;
   shiyunfeng.syf@alibaba-inc.com; longxin.xl@alibaba-inc.com;
   linquan.jlq@alibaba-inc.com; shuangchen.li@alibaba-inc.com;
   y.xie@alibaba-inc.com; changzheng.wcz@antgroup.com;
   caesar.zy@antgroup.com; fuying.yy@antgroup.com;
   shengchu.zh@antgroup.com; yinchao.zych@antgroup.com
RI Jiang, Jiali/GVT-0846-2022
OI Jiang, Jiali/0000-0001-5757-5575; Wu, Guiming/0000-0002-6703-3195
NR 0
TC 0
Z9 0
U1 2
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 88
EP 96
DI 10.1109/MM.2023.3293845
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500013
DA 2024-07-18
ER

PT J
AU Das Sharma, D
AF Das Sharma, Debendra
TI System on a Package Innovations With Universal Chiplet Interconnect
   Express (UCIe) Interconnect
SO IEEE MICRO
LA English
DT Article
DE Protocols; Standards; Wires; Bandwidth; Layout; Clocks; Logic gates;
   Chiplet; Packaging; Compute Express Link; Rack Scale Architecture;
   Accelerator; Memory expansion; Co-packaged optics; Pooling; PCI Express;
   Reliability; Availability; Power-Efficiency
ID INTEGRATION
AB Universal Chiplet Interconnect Express (UCIe) is an open industry standard interconnect for developing an open chiplet ecosystem, where chiplets from any supplier can be packaged anywhere in an interoperable manner. This article delves into the architectural and protocol aspects that we developed and have been adopted in the UCIe 1.0 specification. We present our results on these aspects based on our implementation studies.
C1 [Das Sharma, Debendra] Intel Corp, Data Ctr & AI Grp, Santa Clara, CA 95054 USA.
C3 Intel Corporation
RP Das Sharma, D (corresponding author), Intel Corp, Data Ctr & AI Grp, Santa Clara, CA 95054 USA.
EM debendra.das.sharma@intel.com
OI Das Sharma, Debendra/0000-0003-1530-7788
CR CXL Consortium, 2022, COMP EXPRESS LINK 30
   CXL Consortium, 2020, COMP EXPR LINK 20 SP
   Das Sharma D, 2022, SYMP HI PER INT, P5, DOI 10.1109/HOTI55740.2022.00017
   Das Sharma D, 2022, IEEE T COMP PACK MAN, V12, P1423, DOI 10.1109/TCPMT.2022.3207195
   Das Sharma D, 2020, SYMP HI PER INT, P1, DOI 10.1109/HOTI51249.2020.00016
   Das Sharma D, 2021, IEEE MICRO, V41, P23, DOI 10.1109/MM.2020.3039925
   Hou SY, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993498
   Huang PK, 2021, ELEC COMP C, P101, DOI 10.1109/ECTC32696.2021.00028
   IEEE Electronics Packaging Society, 2021, Heterogeneous Integration Roadmap 2021 Edition
   Lee LCT, 2021, ELEC COMP C, P8, DOI 10.1109/ECTC32696.2021.00013
   Mahajan R, 2019, IEEE T COMP PACK MAN, V9, P1952, DOI 10.1109/TCPMT.2019.2942708
   Moore G.E., 1965, Electronics, V38, P114
   Nassif Nevine, 2022, 2022 IEEE International Solid- State Circuits Conference (ISSCC), P44, DOI 10.1109/ISSCC42614.2022.9731107
   PCI-SIG, 2019, PCI EXPRESS BASE SPE
   PCI-SIG, 2022, PCI EXPRESS BASE SPE
   Sharma D. D., 2022, CISC VIS NETW IND GL
   Sharma D. D., 2022, IEEE ELECT PACKAG SO
   uciexpress, 2022, UNIVERSAL CHIPLET IN
NR 18
TC 5
Z9 6
U1 15
U2 35
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 76
EP 85
DI 10.1109/MM.2023.3235770
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9RK9
UT WOS:000965205400001
DA 2024-07-18
ER

PT J
AU Kim, K
   Kim, H
   So, JN
   Lee, WJ
   Im, J
   Park, S
   Cho, JHY
   Song, HY
AF Kim, Kyungsan
   Kim, Hyunseok
   So, Jinin
   Lee, Wonjae
   Im, Junhyuk
   Park, Sungjoo
   Cho, Jeonghyeon
   Song, Hoyoung
TI SMT: Software-Defined Memory Tiering for Heterogeneous Computing Systems
   With CXL Memory Expander
SO IEEE MICRO
LA English
DT Article
DE Memory management; Bandwidth; Protocols; Random access memory; Software;
   Performance evaluation; Hardware
AB The rapid development of data-intensive technologies has driven an increasing demand for new architectural solutions with scalable, composable, and coherent computing environments. Compute Express Link (CXL), an open-standard interconnect protocol, overcomes architectural limitations by efficiently expanding memory capacity and bandwidth. In this work, we propose a power-efficient and cost-effective solution consisting of CXL-attached memory hardware and a software suite. The memory module hardware integrated with double-data-rate (DDR) dynamic random access memory and a CXL controller expands bandwidth by dozens of gigabytes per second and increases memory capacity by a few terabytes. Our software suite, scalable memory development kit, inherits and expands the traditional memory management architecture of existing Linux systems. We proved the functionality of the proposed solution by integrating renowned data centers and computing-intensive applications. The proposed CXL solution improved throughput for in-memory database and artificial intelligence applications by 1.5-fold and 1.99-fold, respectively, compared with the conventional DDR-only memory system.
C1 [Kim, Kyungsan; Kim, Hyunseok; So, Jinin; Lee, Wonjae; Im, Junhyuk; Park, Sungjoo; Cho, Jeonghyeon; Song, Hoyoung] Samsung Elect, Hwaseong 16677, South Korea.
C3 Samsung Electronics; Samsung
RP Kim, K (corresponding author), Samsung Elect, Hwaseong 16677, South Korea.
EM ks0204.kim@samsung.com; hs11.kim@samsung.com; jinin.so@samsung.com;
   wj28.lee@samsung.com; junhyeok.im@samsung.com; sjoo@samsung.com;
   caleb1@samsung.com; shy.song@samsung.com
RI lee, wj/JNR-4926-2023
OI So, Jinin/0000-0002-7569-3505
CR Al Maruf H, 2023, Arxiv, DOI arXiv:2206.02878
   [Anonymous], about us
   CCIX, ABOUT US
   Compute Express Link, ABOUT US
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Dormando, DISTR MEM OBJ CACH S
   Hammond J., STREAM BENCHMARK
   intel, Intel Memory Latency Checker v3.9a
   Khizeran N., HEWLETT PACKARD ENTE
   Lagar-Cavilla A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P317, DOI 10.1145/3297858.3304053
   Li HC, 2023, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 2, ASPLOS 2023, P574, DOI 10.1145/3575693.3578835
   NVIDIA, NVLINK NVSWITCH ADV
   OpenCAPI consortium, ABOUT US
   Redis, INTR RED
   Weiner J, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P609, DOI 10.1145/3503222.3507731
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 16
TC 3
Z9 4
U1 2
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 20
EP 29
DI 10.1109/MM.2023.3240774
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9UI1
UT WOS:000965280600001
DA 2024-07-18
ER

PT J
AU Sharma, DD
AF Sharma, Debendra Das
TI Compute Express Link (CXL): Enabling Heterogeneous Data-Centric
   Computing With Heterogeneous Memory Hierarchy
SO IEEE MICRO
LA English
DT Article
DE Protocols; Clocks; Low latency communication; Standards; Semantics;
   Payloads; Silicon; CXL; Accelerator; Memory expansion; Memory hierarchy;
   Pooling; Cache Coherency; PCI Express
AB Compute Express Link is an open industry standard interconnect offering caching and memory semantics on top of peripheral component interconnect-Express, with resource pooling and fabric capabilities. In addition to providing high-bandwidth and low-latency connectivity between host processor and accelerators, smart network interface cards, and memory expansion devices, it also enables resource pooling across multiple systems for scalable, power-efficient, and cost-effective computing. This article delves into the microarchitectural design to deliver power-efficient performance based on our experience designing a Xeon central processing unit and field-programmable gate array with this technology with demonstrated silicon interoperability.
C1 [Sharma, Debendra Das] Intel Corp, Santa Clara, CA 95052 USA.
C3 Intel Corporation
RP Sharma, DD (corresponding author), Intel Corp, Santa Clara, CA 95052 USA.
EM debendra.das.sharma@intel.com
OI Das Sharma, Debendra/0000-0003-1530-7788
CR CXL Consortium, 2019, Compute Express Link 1.1 Specification
   CXL Consortium, 2022, Compute Express Link 3.0 Specification
   CXL Consortium, 2020, Compute Express Link 2.0 Specification
   Das Sharma D, 2022, SYMP HI PER INT, P5, DOI 10.1109/HOTI55740.2022.00017
   Das Sharma D, 2021, IEEE MICRO, V41, P23, DOI 10.1109/MM.2020.3039925
   Intel Corporation, 2019, LOG PHY INT LPIF SPE
   Intel Corporation, 2020, CXL CACH MEM PROT IN
   Intel Corporation, 2018, PHY INT PCI EXPR SAT
   Mobiveil, 2020, ABOUT US
   Papazian I., 2020, HOT CHIPS JUL
   PCI-SIG, 2019, PCI EXPRESS BASE SPE
   PCI-SIG, 2022, PCI EXPRESS BASE SPE
   PLDA, 2020, ABOUT US
   Sharma D. D., 2022, CISC VIS NETW IND GL
   Sharma D. D., 2020, CISC VIS NETW IND GL
   Sharma D. D., 2019, CISC VIS NETW IND GL
   Sharma DD, 2022, IEEE MICRO, V42, P37, DOI 10.1109/MM.2021.3137807
   Synopsys Inc, 2020, ABOUT US
   Synopsys Inc, COMP EXPR LINK CXL
NR 19
TC 2
Z9 2
U1 4
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 99
EP 109
DI 10.1109/MM.2022.3228561
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9UU9
UT WOS:000965293400001
DA 2024-07-18
ER

PT J
AU Baker, JM
   Chong, FT
AF Baker, Jonathan M.
   Chong, Frederic T.
TI Emerging Technologies for Quantum Computing
SO IEEE MICRO
LA English
DT Article
ID ATOM
AB Despite promising proof of concept demonstrations, currently available quantum hardware suffers from fundamental scalability limitations. The field is relatively new and it is imperative to consider emerging technologies in the space and evaluate their unique tradeoff spaces to determine how to best close the gap between current devices and target applications. Here, we explore three recent developments on this front. First, we consider extensions to currently available hardware, which allow the use of higher level states, beyond the usual binary, which when used temporarily can confer circuit-level advantage. Second, we consider the use of superconducting resonant cavities to reduce hardware requirements to implement quantum error correction protocols. Finally, we consider the use of neutral atoms, which offer unique strengths and weaknesses. It is valuable to evaluate new technology early and often to determine the best path toward scalability.
C1 [Baker, Jonathan M.] Univ Chicago, Comp Sci, Chicago, IL 60637 USA.
   [Chong, Frederic T.] Univ Chicago, Dept Comp Sci, Chicago, IL 60637 USA.
   [Chong, Frederic T.] Super Tech, Chicago, IL 60615 USA.
C3 University of Chicago; University of Chicago
RP Baker, JM (corresponding author), Univ Chicago, Comp Sci, Chicago, IL 60637 USA.
EM jmbaker@uchicago.edu; chong@cs.uchicago.edu
OI CHONG, FREDERIC/0000-0001-9282-4645
FU EPiQC, an NSF Expedition in Computing [CCF-1730449]; STAQ [NSF
   Phy-1818914]; DOE [DE-SC0020289, DESC0020331]; NSF [OMA-2016136]; Q-NEXT
   DOE NQI Center; U.S. Department of Energy (DOE) [DE-SC0020289] Funding
   Source: U.S. Department of Energy (DOE)
FX This work was supported in part by EPiQC, an NSF Expedition in
   Computing, under Grant CCF-1730449; in part by STAQ under Grant NSF
   Phy-1818914; in part by DOE Grants DE-SC0020289 and DESC0020331; and in
   part by NSF OMA-2016136 and the Q-NEXT DOE NQI Center. Disclosure: F.
   Chong is Chief Scientist at Super.tech and an advisor to Quantum
   Circuits, Inc.
CR Baker Jonathan M., 2020, 2020 IEEE 50th International Symposium on Multiple-Valued Logic (ISMVL). Proceedings, P303, DOI 10.1109/ISMVL49045.2020.9345604
   Baker J. M., 2021, P ACM IEEE ANN INT S
   Baker JM, 2021, IEEE MICRO, V41, P95, DOI 10.1109/MM.2021.3072789
   Barredo D, 2018, NATURE, V561, P79, DOI 10.1038/s41586-018-0450-2
   Barredo D, 2016, SCIENCE, V354, P1021, DOI 10.1126/science.aah3778
   Endres M, 2016, SCIENCE, V354, P1024, DOI 10.1126/science.aah3752
   Gokhale P, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P554, DOI 10.1145/3307650.3322253
   Grover L. K., 1996, Proceedings of the Twenty-Eighth Annual ACM Symposium on the Theory of Computing, P212, DOI 10.1145/237814.237866
   Hann CT, 2019, PHYS REV LETT, V123, DOI 10.1103/PhysRevLett.123.250501
   Horsman C, 2012, NEW J PHYS, V14, DOI 10.1088/1367-2630/14/12/123011
   Kim H, 2016, NAT COMMUN, V7, DOI 10.1038/ncomms13317
   Levine H, 2019, PHYS REV LETT, V123, DOI 10.1103/PhysRevLett.123.170503
   Litinski D, 2019, QUANTUM-AUSTRIA, V3, DOI 10.22331/q-2019-03-05-128
   Naik RK, 2017, NAT COMMUN, V8, DOI 10.1038/s41467-017-02046-6
   Pavlidis A., 2017, ARXIV170708834
   Saffman M, 2016, J PHYS B-AT MOL OPT, V49, DOI 10.1088/0953-4075/49/20/202001
   Shor PW, 1997, SIAM J COMPUT, V26, P1484, DOI 10.1137/S0036144598347011
NR 17
TC 5
Z9 5
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 41
EP 47
DI 10.1109/MM.2021.3099139
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800015
OA Bronze
DA 2024-07-18
ER

PT J
AU Alachiotis, N
   Brokalakis, A
   Amourgianos, V
   Ioannidis, S
   Malakonakis, P
   Bokalidis, T
AF Alachiotis, Nikolaos
   Brokalakis, Andreas
   Amourgianos, Vasilis
   Ioannidis, Sotiris
   Malakonakis, Pavlos
   Bokalidis, Tasos
TI Accelerating Phylogenetics Using FPGAs in the Cloud
SO IEEE MICRO
LA English
DT Article
ID TOOL
AB Phylogenetics study the evolutionary history of organisms using an iterative process of creating and evaluating phylogenetic trees. This process is very computationally intensive; constructing a large phylogenetic tree requires hundreds to thousands of CPU hours. In this article, we describe an FPGA-based system that can be deployed on AWS EC2 F1 cloud instances to accelerate phylogenetic analyses by boosting performance of the phylogenetic likelihood function, i.e., a widely employed tree-evaluation function that accounts for up to 95% of the overall analysis time. We exploit domain-specific knowledge to reduce the amount of transferred data that limits overall system performance. Our proof-of-concept implementation reveals that the effective accelerator throughput nearly quadruples with optimized data movement, reaching up to 75% of its theoretical peak and nearly 10x faster processing than a CPU using AVX2 extensions.
C1 [Alachiotis, Nikolaos] Univ Twente, NL-7522 NB Enschede, Netherlands.
   [Brokalakis, Andreas; Amourgianos, Vasilis; Ioannidis, Sotiris; Malakonakis, Pavlos; Bokalidis, Tasos] Tech Univ Crete, Khania 73100, Greece.
C3 University of Twente; Technical University of Crete
RP Alachiotis, N (corresponding author), Univ Twente, NL-7522 NB Enschede, Netherlands.
EM n.alachiotis@utwente.nl; abrokalakis@mhl.tuc.gr;
   vamourgianos@isc.tuc.gr; sotiris@ece.tuc.gr; pmalakonakis@mhl.tuc.gr;
   abokalidis@isc.tuc.gr
OI Bokalidis, Anastasios/0000-0002-3499-8089; Brokalakis,
   Andreas/0000-0001-7479-5190
CR Abecasis AB, 2018, AIDS, V32, P543, DOI 10.1097/QAD.0000000000001728
   FELSENSTEIN J, 1981, J MOL EVOL, V17, P368, DOI 10.1007/BF01734359
   Izquierdo-Carrasco Fernando, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P530, DOI 10.1109/IPDPSW.2013.103
   Lam TTY, 2010, CRIT REV CL LAB SCI, V47, P5, DOI 10.3109/10408361003633318
   Malakonakis P, 2020, IEEE INT C BIOINF BI, P97, DOI 10.1109/BIBE50027.2020.00024
   Morel B, MOL BIOL EVOL, V38, P2021
   Ronquist F, 2012, SYST BIOL, V61, P539, DOI 10.1093/sysbio/sys029
   Stamatakis A, 2014, BIOINFORMATICS, V30, P1312, DOI 10.1093/bioinformatics/btu033
   Volkmann L, 2014, PLOS ONE, V9, DOI 10.1371/journal.pone.0088945
   Yermanos AD, 2018, FRONT IMMUNOL, V9, DOI 10.3389/fimmu.2018.02149
   Zierke S, 2010, BMC BIOINFORMATICS, V11, DOI 10.1186/1471-2105-11-184
   Zvelebil M.J., 2007, Understanding Bioinformatics, DOI 10.1201/9780203852507
NR 12
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2021
VL 41
IS 4
BP 24
EP 30
DI 10.1109/MM.2021.3075848
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA TF2LI
UT WOS:000670543100005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Tsiokanos, I
   Karakonstantis, G
AF Tsiokanos, Ioannis
   Karakonstantis, Georgios
TI ExHero: Execution History-Aware Error-Rate Estimation in Pipelined
   Designs
SO IEEE MICRO
LA English
DT Article
AB The increased variability renders nanometer devices prone to timing errors. Recent work focused on the development of error prediction models for either evaluating the effects of timing errors on applications or guiding the voltage/frequency settings. Such models may have considered the data-dependent excitation of paths, but they have neglected the impact of all the concurrently executed instructions on error occurrence; which may lead to inaccurate error estimation in pipelined designs. To investigate such a limitation, we develop ExHero, a fully automated framework that performs dynamic timing analysis considering the execution history of a number of in-flight instructions. Using ExHero, we first demonstrate that the order and type of instructions within sequences that have length equal to the pipeline depth significantly affect the error rate. When applied to a pipelined floating-point unit, ExHero reveals that existing approaches estimate on average 46.5% and 32.1% lower error rate and absolute error, respectively, than the actual ones.
C1 [Tsiokanos, Ioannis; Karakonstantis, Georgios] Queens Univ Belfast, Inst Elect Commun & Informat Technol, Belfast BT7 1NN, Antrim, North Ireland.
C3 Queens University Belfast
RP Tsiokanos, I (corresponding author), Queens Univ Belfast, Inst Elect Commun & Informat Technol, Belfast BT7 1NN, Antrim, North Ireland.
EM itsiokanos01@qub.ac.uk; g.karakonstantis@qub.ac.uk
FU European Community [688540, 732631]
FX This work was supported by the European Community Horizon 2020 programme
   under Grant 688540 (UniServer) and Grant 732631 (OPRECOMP).
CR [Anonymous], 2015, P 52 ACM EDAC IEEE D
   [Anonymous], 1991, NAS PARALLEL BENCHMA, DOI [DOI 10.1145/125826.125925, 10.1145/125826.125925]
   Bowman K, 2009, DES AUT CON, P4
   Constantin J., 2016, P DAC, P1
   Gupta P, 2013, IEEE T COMPUT AID D, V32, P8, DOI 10.1109/TCAD.2012.2223467
   Hoang G, 2011, P 16 INT C ARCH SUPP
   IEEE Standard for Floating-Point Arithmetic, 2019, IEEE Standard for Floating-Point Arithmetic, DOI [DOI 10.1109/IEEESTD.2019.8766229, 10.1109/IEEESTD.2019.8766229]
   Jiao X, 2018, IEEE T COMPUT, V67, P771, DOI 10.1109/TC.2017.2783333
   Mukhanov L, 2015, INT CONFER PARA, P87, DOI 10.1109/PACT.2015.16
   O. Community, OPENRISC
   Parasyris K, 2014, I C DEPEND SYS NETWO, P622, DOI 10.1109/DSN.2014.96
   Tsiokanos I, 2019, IEEE T DEVICE MAT RE, V19, P25, DOI 10.1109/TDMR.2019.2898949
NR 12
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2021
VL 41
IS 1
BP 61
EP 68
DI 10.1109/MM.2020.3012045
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QA3KA
UT WOS:000613345000010
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Amid, A
   Biancolin, D
   Gonzalez, A
   Grubb, D
   Karandikar, S
   Liew, H
   Magyar, A
   Mao, H
   Ou, A
   Pemberton, N
   Rigge, P
   Schmidt, C
   Wright, J
   Zhao, J
   Shao, YS
   Asanovic, K
   Nikolic, B
AF Amid, Alon
   Biancolin, David
   Gonzalez, Abraham
   Grubb, Daniel
   Karandikar, Sagar
   Liew, Harrison
   Magyar, Albert
   Mao, Howard
   Ou, Albert
   Pemberton, Nathan
   Rigge, Paul
   Schmidt, Colin
   Wright, John
   Zhao, Jerry
   Shao, Yakun Sophia
   Asanovic, Krste
   Nikolic, Borivoje
TI Chipyard: Integrated Design, Simulation, and Implementation Framework
   for Custom SoCs
SO IEEE MICRO
LA English
DT Article
DE Generators; Open source software; Rockets; IP networks; Hardware;
   Physical design; Tools
AB Continued improvement in computing efficiency requires functional specialization of hardware designs. Agile hardware design methodologies have been proposed to alleviate the increased design costs of custom silicon architectures, but their practice thus far has been accompanied with challenges in integration and validation of complex systems-on-a-chip (SoCs). We present the Chipyard framework, an integrated SoC design, simulation, and implementation environment for specialized compute systems. Chipyard includes configurable, composable, open-source, generator-based IP blocks that can be used across multiple stages of the hardware development flow while maintaining design intent and integration consistency. Through cloud-hosted FPGA accelerated simulation and rapid ASIC implementation, Chipyard enables continuous validation of physically realizable customized systems.
C1 [Amid, Alon; Biancolin, David; Gonzalez, Abraham; Grubb, Daniel; Karandikar, Sagar; Liew, Harrison; Pemberton, Nathan; Wright, John] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   [Magyar, Albert; Mao, Howard; Ou, Albert; Rigge, Paul; Schmidt, Colin; Zhao, Jerry; Shao, Yakun Sophia; Asanovic, Krste; Nikolic, Borivoje] Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley;
   University of California System; University of California Berkeley
RP Amid, A (corresponding author), Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
EM alonamid@berkeley.edu; biancolin@berkeley.edu;
   abe.gonzalez@berkeley.edu; dpgrubb@eecs.berkeley.edu;
   sagark@eecs.berkeley.edu; harrisonliew@berkeley.edu;
   albert.magyar@berkeley.edu; zhemao@eecs.berkeley.edu;
   aou@eecs.berkeley.edu; nathanp@berkeley.edu; rigge@berkeley.edu;
   colins@berkeley.edu; johnwright@berkeley.edu
RI Nikolic, Borivoje/C-3701-2009
OI Nikolic, Borivoje/0000-0003-2324-1715; Amid, Alon/0000-0003-0309-130X;
   Shao, Yakun Sophia/0000-0003-1811-5407; Liew,
   Harrison/0000-0003-3600-3951
FU Defense Advanced Research Projects Agency through the Circuit
   Realization at Faster Timescales Program [HR0011-16-C0052]; Advanced
   Research Projects Agency-Energy, U.S. Department of Energy
   [DEAR0000849]; ADEPT Lab industrial sponsors and affiliates
FX This work was supported in part by the Defense Advanced Research
   Projects Agency through the Circuit Realization at Faster Timescales
   Program under Grant HR0011-16-C0052; in part by the Advanced Research
   Projects Agency-Energy, U.S. Department of Energy, under Award
   DEAR0000849; and in part by ADEPT Lab industrial sponsors and
   affiliates. The authors would like to thank Intel, STMicroelectronics,
   and TSMC for donating prototypes fabrication. The views and opinions of
   authors expressed herein do not necessarily state or reflect those of
   the U.S. Government or any agency thereof.
CR Ajayi T., 2019, PROC 56 ACMIEEE AUTO
   Asanovic K., 2016, The Rocket Chip Generator
   Asanovic Krste., 2015, BERKELEY OUT OF ORDE
   Balkind J, 2016, ACM SIGPLAN NOTICES, V51, P217, DOI 10.1145/2954679.2872414
   Carloni LP, 2016, DES AUT CON, DOI 10.1145/2897937.2905018
   Chang E, 2018, IEEE CUST INTEGR CIR
   Clark LT, 2016, MICROELECTRON J, V53, P105, DOI 10.1016/j.mejo.2016.04.006
   Cook H., 2017, P 1 WORKSHOP COMP AR
   Das Sarma D., 2019, HOT CHIPS 31 STANFOR
   Farshchi F., 2019, INTEGRATING NVIDIA D
   Gupta G, 2017, COMPUTER, V50, P50, DOI 10.1109/MC.2017.162
   Haj-Ali A., 2019, ARXIV191109925
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Izraelevitz A, 2017, ICCAD-IEEE ACM INT, P209, DOI 10.1109/ICCAD.2017.8203780
   Karandikar S, 2018, CONF PROC INT SYMP C, P29, DOI 10.1109/ISCA.2018.00014
   Kindgren O., 2019, PROC WORKSHOP OPEN S, P1
   Lee Y., 2015, UCBEECS2015262
   Lee Y, 2016, IEEE MICRO, V36, P8, DOI 10.1109/MM.2016.11
   Magyar A., 2019, ICCAD, P1
   Taylor MB, 2018, DES AUT CON, DOI 10.1145/3195970.3199848
   Wang L, 2020, LASER PHOTONICS REV, V14, DOI 10.1002/lpor.202000021
   Whatmough PN, 2020, IEEE MICRO, V40, P32, DOI 10.1109/MM.2020.2995809
   Wolf Clifford., 2018, Yosys Open SYnthesis Suite
   Zaruba F, 2019, IEEE T VLSI SYST, V27, P2629, DOI 10.1109/TVLSI.2019.2926114
NR 24
TC 113
Z9 134
U1 1
U2 13
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 10
EP 20
DI 10.1109/MM.2020.2996616
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800003
OA hybrid
DA 2024-07-18
ER

PT J
AU Tang, XF
   Giacomin, E
   Chauviere, B
   Alacchi, A
   Gaillardon, PE
AF Tang, Xifan
   Giacomin, Edouard
   Chauviere, Baudouin
   Alacchi, Aurelien
   Gaillardon, Pierre-Emmanuel
TI OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable
   FPGAs
SO IEEE MICRO
LA English
DT Article
DE Field programmable gate arrays; Computer architecture; Fabrics; Hardware
   design languages; Layout; Generators; Microprocessors
AB Demanded by ever-evolving data processing algorithms, field-programmable gate arrays (FPGAs) have become essential components of modern computing systems, thanks to their reconfigurable and distributed computing capabilities. However, FPGAs are among the very few integrated chips that still require long development cycles and high human efforts, even for industrial vendors. In this article, we introduce OpenFPGA, an open-source framework that can automate and significantly accelerate the development cycle of customizable FPGA architectures. OpenFPGA allows users to customize their FPGA architectures down to circuit-level details using a high-level architecture description language and autogenerate associated Verilog netlists which can be used in a backend flow to generate production-ready layouts. A generic Verilog-to-Bitstream generator is also provided, allowing end-users to implement practical applications on any FPGAs that OpenFPGA can support. Using OpenFPGA, we demonstrate less than 24-h layout generation of two FPGA fabrics, which are based on a Stratix-like architecture built with a commercial 12-nm standard cell library and 40-nm custom cells, respectively.
C1 [Tang, Xifan; Chauviere, Baudouin] Univ Utah, Salt Lake City, UT 84112 USA.
   [Giacomin, Edouard; Alacchi, Aurelien] Univ Utah, Comp Engn, Salt Lake City, UT 84112 USA.
   [Gaillardon, Pierre-Emmanuel] Univ Utah, Elect & Comp Engn Dept, Acad & Strateg Initiat, Salt Lake City, UT 84112 USA.
C3 Utah System of Higher Education; University of Utah; Utah System of
   Higher Education; University of Utah; Utah System of Higher Education;
   University of Utah
RP Tang, XF (corresponding author), Univ Utah, Salt Lake City, UT 84112 USA.
EM xifan.tang@utah.edu; edouard.giacomin@utah.edu;
   baudouin.chauviere@utah.edu; aurelien.alacchi@utah.edu;
   pierre-emmanuel.gaillardon@utah.edu
RI Tang, Xifan/A-7443-2019; Giacomin, Edouard/ABA-8897-2021
FU Air Force Research Laboratory (AFRL); Defense Advanced Research Projects
   Agency (DARPA) [FA8650-18-27855]
FX This material is based on research sponsored by the Air Force Research
   Laboratory (AFRL) and the Defense Advanced Research Projects Agency
   (DARPA) under agreement number FA8650-18-27855. The U.S. Government is
   authorized to reproduce and distribute reprints for governmental
   purposes notwithstanding any copyright notation thereon. The views and
   conclusions contained herein are those of the authors and should not be
   interpreted as necessarily representing the official policies or
   endorsements, either expressed or implied, of AFRL and DARPA or the U.S.
   Government.
CR Aken'Ova V, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P103
   Brant A, 2012, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2012.25
   Cong JS, 2018, IEEE DES TEST, V35, P16, DOI 10.1109/MDAT.2017.2741459
   Eshelman Ralph E., 2018, Smithsonian Contributions to Paleobiology, P1
   KIM JH, 2017, J IND INTEGR MANAG, V2, DOI DOI 10.1142/S2424862217500117
   Kuon I., 2005, Proceedings of the International Symposium on Field-programmable Gate Arrays, P215, DOI 10.1145/1046192.1046220
   Li A., 2019, P WORKSH OP SOURC DE
   Liu H, 2014, THESIS
   Luu J, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2617593
   Tang XF, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P247, DOI 10.1109/ICFPT47387.2019.00039
   Tang XF, 2019, I C FIELD PROG LOGIC, P367, DOI 10.1109/FPL.2019.00065
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 12
TC 14
Z9 17
U1 1
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 41
EP 48
DI 10.1109/MM.2020.2995854
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800006
OA hybrid
DA 2024-07-18
ER

PT J
AU Mirhosseini, A
   Wenisch, TF
AF Mirhosseini, Amirhossein
   Wenisch, Thomas F.
TI The Queuing-First Approach for Tail Management of Interactive Services
SO IEEE MICRO
LA English
DT Article
ID LATENCY
AB Managing high-percentile tail latencies is key to designing user-facing cloud services. Rare system hiccups or unusual code paths make some requests take 10 x -100 x longer than the average. Prior work seeks to reduce tail latency by trying to address primarily root causes of slow requests. However, often the bulk of requests comprising the tail are not these rare slow-to-execute requests. Rather, due to head-of-line blocking, most of the tail comprises requests enqueued behind slow-to-execute requests. Under high disparity service distributions, queuing effects drastically magnify the impact of rare system hiccups and can result in high tail latencies even under modest load. We demonstrate that improving the queuing behavior of a system often yields greater benefit than mitigating the individual system hiccups that increase service time tails. We suggest two general directions to improve system queuing behavior-server pooling and common-case service acceleration-and discuss circumstances where each is most beneficial.
C1 [Mirhosseini, Amirhossein] Univ Michigan, PhD Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Wenisch, Thomas F.] Univ Michigan, Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Wenisch, Thomas F.] Univ Michigan, External Affairs, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan; University of Michigan System;
   University of Michigan
RP Mirhosseini, A (corresponding author), Univ Michigan, PhD Comp Sci & Engn, Ann Arbor, MI 48109 USA.
EM miramir@umich.edu; twenisch@umich.edu
FU Center for Applications Driving Architectures, one of six centers of
   JUMP, a Semiconductor Research Corporation program - DARPA
FX This work was supported by the Center for Applications Driving
   Architectures, one of six centers of JUMP, a Semiconductor Research
   Corporation program co-sponsored by DARPA.
CR Barroso LA, 2003, IEEE MICRO, V23, P22, DOI 10.1109/MM.2003.1196112
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   Delimitrou C, 2018, COMMUN ACM, V61, P65, DOI 10.1145/3232559
   Gupta V, 2010, QUEUEING SYST, V64, P5, DOI 10.1007/s11134-009-9133-x
   Haque ME, 2015, ACM SIGPLAN NOTICES, V50, P161, DOI [10.1145/2775054.2694384, 10.1145/2694344.2694384]
   Harchol-Balter Mor, 2013, Performance modeling and design of computer systems: queueing theory in action
   Hsu CH, 2015, INT S HIGH PERF COMP, P271, DOI 10.1109/HPCA.2015.7056039
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   Kapoor R, 2012, P ACM SOCC SAN JOS C, DOI [10.1145/2391229.2391238, DOI 10.1145/2391229.2391238]
   Kasture H, 2016, I S WORKL CHAR PROC, P3
   Li J, 2015, CHEM ECOL, V31, P235, DOI 10.1080/02757540.2014.961439
   Li J, 2016, ACM SIGPLAN NOTICES, V51, P161, DOI 10.1145/2851141.2851151
   Lo D, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P450, DOI 10.1145/2749469.2749475
   Meisner D., 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P35, DOI 10.1109/ISPASS.2012.6189204
   Meisner D, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P319, DOI 10.1145/2024723.2000103
   Meisner D, 2009, ACM SIGPLAN NOTICES, V44, P205, DOI 10.1145/1508284.1508269
   Mirhosseini A, 2019, INT S HIGH PERF COMP, P185, DOI 10.1109/HPCA.2019.00037
   Wang QY, 2013, INT CON DISTR COMP S, P31, DOI 10.1109/ICDCS.2013.17
   Wierman A, 2012, OPER RES, V60, P1249, DOI 10.1287/opre.1120.1086
   Yang X, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P170, DOI 10.1145/2749469.2750401
NR 20
TC 9
Z9 12
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2019
VL 39
IS 4
SI SI
BP 55
EP 64
DI 10.1109/MM.2019.2897671
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IM0XV
UT WOS:000477713900008
DA 2024-07-18
ER

PT J
AU Trippel, C
   Lustig, D
   Martonosi, M
AF Trippel, Caroline
   Lustig, Daniel
   Martonosi, Margaret
TI Security Verification via Automatic Hardware-Aware Exploit Synthesis:
   The CheckMate Approach
SO IEEE MICRO
LA English
DT Article
AB Many hardware security exploits result from the combination of well-known attack classes with newly exploited hardware features. CheckMate is an approach and automated tool for evaluating microarchitectural susceptibility to specified attack classes, and for synthesizing proof-of-concept exploit code for susceptible designs.
C1 [Trippel, Caroline] Princeton Univ, Comp Sci Dept, Princeton, NJ 08544 USA.
   [Lustig, Daniel] NVIDIA, Santa Clara, CA USA.
   [Martonosi, Margaret] Princeton Univ, Comp Sci, Princeton, NJ 08544 USA.
C3 Princeton University; Nvidia Corporation; Princeton University
RP Trippel, C (corresponding author), Princeton Univ, Comp Sci Dept, Princeton, NJ 08544 USA.
EM ctrippel@princeton.edu; dlustig@nvidia.com; mrm@princeton.edu
OI Martonosi, Margaret/0000-0001-9683-8032; Trippel,
   Caroline/0000-0002-5776-1121
CR Alglave  J., 2011, P 17 INT C TOOLS ALG
   Ge Q, 2018, J CRYPTOGR ENG, V8, P1, DOI 10.1007/s13389-016-0141-6
   Hangal S., 2004, P 31 ANN INT S COMP
   Kocher P., 2018, P IEEE S SEC PRIV SP
   Lipp M., 2018, arXiv
   Lustig  D., 2017, P 22 INT C ARCH SUPP
   Mador-Haim  S., 2010, P 22 INT C COMP AID
   Martonosi Margaret., 2017, Check: Research tools and papers
   Tortak E, 2007, LECT NOTES COMPUT SC, V4424, P632
   Trippel C., 2018, ARXIV180203802
   Trippel Caroline, 2018, MICRO
NR 11
TC 11
Z9 12
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 84
EP 93
DI 10.1109/MM.2019.2910010
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700011
DA 2024-07-18
ER

PT J
AU Gandhi, J
   Hill, MD
   Swift, MM
AF Gandhi, Jayneel
   Hill, Mark D.
   Swift, Michael M.
TI AGILE PAGING FOR EFFICIENT MEMORY VIRTUALIZATION
SO IEEE MICRO
LA English
DT Article
AB Virtualization provides benefits for many workloads, but the associated overhead is still high. The cost comes from managing two levels of address translation with either nested or shadow paging. This article introduces agile paging, which combines the best of both nested and shadow paging within a page walk to exceed the performance of both techniques.
C1 [Gandhi, Jayneel; Hill, Mark D.] Univ Wisconsin Madison, Comp Sci, Madison, WI 53706 USA.
   [Hill, Mark D.] Univ Wisconsin Madison, Comp Sci Dept Chair, Madison, WI USA.
   [Swift, Michael M.] Univ Wisconsin Madison, Dept Comp Sci, Madison, WI USA.
C3 University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison;
   University of Wisconsin System; University of Wisconsin Madison
RP Gandhi, J (corresponding author), Univ Wisconsin Madison, Comp Sci, Madison, WI 53706 USA.
EM gandhij@vmware.com; markhill@cs.wisc.edu; swift@cs.wisc.edu
OI Gandhi, Jayneel/0000-0003-1696-400X
FU US National Science Foundation [CCF-1218323, CNS-1302260, CCF-1438992,
   CCF-1533885]; Google; University of Wisconsin
FX This work is supported in part by the US National Science Foundation
   (CCF-1218323, CNS-1302260, CCF-1438992, and CCF-1533885), Google, and
   the University of Wisconsin (John Morgridge chair and named
   professorship to Hill). Hill and Swift have significant financial
   interests in AMD and Microsoft, respectively.
CR Adams K, 2006, ACM SIGPLAN NOTICES, V41, P2, DOI 10.1145/1168918.1168860
   Albayraktaroglu K, 2005, INT SYM PERFORM ANAL, P2, DOI 10.1109/ISPASS.2005.1430554
   Basu A., 2013, P 40 ANN INT S COMPU, P237, DOI 10.1145/2508148.2485943
   Bhargava R, 2008, ACM SIGPLAN NOTICES, V43, P26, DOI 10.1145/1353536.1346286
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Buell J., 2013, VMWARE TECHNICAL J, V2, P19
   Gandhi J, 2016, CONF PROC INT SYMP C, P707, DOI 10.1109/ISCA.2016.67
   Gandhi Jayneel, 2014, ACM SIGARCH Computer Architecture News, V42, P20, DOI [10.1145/2669594.2669599, DOI 10.1145/2669594.2669599]
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Holden J., 2016, ELEVATE FAST FORWARD
   Kivity A., 2007, P LIN S DTTAW DNTOR, V1, P225
NR 11
TC 4
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 80
EP 86
DI 10.1109/MM.2017.67
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400010
DA 2024-07-18
ER

PT J
AU Gao, MY
   Delimitrou, C
   Niu, DM
   Malladi, KT
   Zheng, HZ
   Brennan, B
   Kozyrakis, C
AF Gao, Mingyu
   Delimitrou, Christina
   Niu, Dimin
   Malladi, Krishna T.
   Zheng, Hongzhong
   Brennan, Bob
   Kozyrakis, Christos
TI DRAF: A LOW-POWER DRAM-BASED RECONFIGURABLE ACCELERATION FABRIC
SO IEEE MICRO
LA English
DT Article
AB The DRAM-Based Reconfigurable Acceleration Fabric (DRAF) uses commodity DRAM technology to implement a bit-level, reconfigurable fabric that improves area density by 10 times and power consumption by more than 3 times over conventional field-programmable gate arrays. Latency overlapping and multicontext support allow DRAF to meet the performance and density requirements of demanding applications in datacenter and mobile environments.
C1 [Gao, Mingyu; Kozyrakis, Christos] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
   [Delimitrou, Christina] Cornell Univ, Dept Elect & Comp Engn, Ithaca, NY 14853 USA.
   [Delimitrou, Christina] Cornell Univ, Dept Comp Sci, Ithaca, NY 14853 USA.
   [Niu, Dimin; Malladi, Krishna T.; Zheng, Hongzhong; Brennan, Bob] Samsung Semicond, US R&D Ctr, Memory Solut Lab, San Jose, CA USA.
   [Kozyrakis, Christos] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
C3 Stanford University; Cornell University; Cornell University; Samsung
   Electronics; Samsung Semiconductor (SSI); Stanford University
RP Gao, MY (corresponding author), Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
EM mgao12@stanford.edu; delimitrou@cornell.edu; dimin.niu@ssi.samsung.com;
   k.tej@ssi.samsung.com; hz.zheng@ssi.samsung.com;
   bob.brennan@ssi.samsung.com; kozyraki@stanford.edu
RI Niu, Dimin/HGC-8290-2022; Gao, Mingyu/ABE-7536-2020
OI Gao, Mingyu/0000-0001-8433-7281
CR Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Gao MY, 2016, CONF PROC INT SYMP C, P506, DOI 10.1109/ISCA.2016.51
   Halfhill TomR., 2010, Microprocessor Report, V131
   Hauswald J, 2015, ACM SIGPLAN NOTICES, V50, P223, DOI [10.1145/2694344.2694347, 10.1145/2775054.2694347]
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Polig R, 2014, IEEE MICRO, V34, P6, DOI 10.1109/MM.2014.69
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Son Y.H., 2013, INT S COMPUTER ARCHI, V41, P380
   Tau Edward., 1995, 3rd Canadian Workshop on Field-Programmable Devices, P138
   Tessier R, 2015, P IEEE, V103, P332, DOI 10.1109/JPROC.2014.2386883
   Trimberger S, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P22, DOI 10.1109/FPGA.1997.624601
   Udipi AN, 2010, CONF PROC INT SYMP C, P175, DOI 10.1145/1816038.1815983
   Van Essen B, 2009, I C FIELD PROG LOGIC, P268, DOI 10.1109/FPL.2009.5272293
NR 13
TC 3
Z9 4
U1 1
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2017
VL 37
IS 3
BP 70
EP 78
DI 10.1109/MM.2017.50
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY2RP
UT WOS:000403817400009
DA 2024-07-18
ER

PT J
AU Lockwood, JW
   Monga, M
AF Lockwood, John W.
   Monga, Madhu
TI IMPLEMENTING ULTRA-LOW-LATENCY DATACENTER SERVICES WITH PROGRAMMABLE
   LOGIC
SO IEEE MICRO
LA English
DT Article
AB A key-value store implemented in field-programmable gate array logic runs 14 times faster while using 13 times less power than the best software implementation using kernel bypass. A record-breaking round-trip network latency below a half-microsecond (0.5 mu S) and throughput of 150 million searches per second were achieved for the KVS using a single stratix V FPGA.
C1 [Lockwood, John W.; Monga, Madhu] Algo Log Syst, Santa Clara, CA 95050 USA.
RP Lockwood, JW (corresponding author), Algo Log Syst, Santa Clara, CA 95050 USA.
EM jwlockwd@algo-logic.com; madhu@algo-logic.com
CR Atikoglu Berk, 2012, P 12 ACM SIGMETRICS, P53, DOI DOI 10.1145/2254756.2254766
   Blott M., 2013, WORKSH HOT TOP CLOUD
   Lockwood JW, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P68, DOI 10.1109/HOTI.2015.20
   Nishtala R., 2013, Proceedings of the 10th USENIX Conference on Networked Systems Design and Implementation. nsdi'13, P385
NR 4
TC 3
Z9 3
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2016
VL 36
IS 4
BP 18
EP 26
DI 10.1109/MM.2016.55
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FS
UT WOS:000384909100004
DA 2024-07-18
ER

PT J
AU Wang, D
   Rajendiran, A
   Ananthanarayanan, S
   Patel, H
   Tripunitara, MV
   Garg, S
AF Wang, Dan
   Rajendiran, Aravindkumar
   Ananthanarayanan, Sundaram
   Patel, Hiren
   Tripunitara, Mahesh V.
   Garg, Siddharth
TI RELIABLE COMPUTING WITH ULTRA-REDUCED INSTRUCTION SET COPROCESSORS
SO IEEE MICRO
LA English
DT Article
ID SOFTWARE
AB This work presents a method to reliably perform computations in the presence of hard faults and design defects, based on the observation that a single turing-complete instruction can mirror any other instruction's semantics. The authors extend a mips processor with the ultra-reduced instruction set coprocessor (URISC). They evaluate the impact of single-upset faults on the instructions that are rendered faulty and the area and performance overhead of using a URISC.
C1 [Wang, Dan; Rajendiran, Aravindkumar; Tripunitara, Mahesh V.] Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
   [Ananthanarayanan, Sundaram] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
   [Garg, Siddharth] NYU, Dept Elect & Comp Engn, New York, NY 10003 USA.
   [Wang, Dan; Patel, Hiren; Tripunitara, Mahesh V.] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo; Stanford University; New York University; New
   York University Tandon School of Engineering; University of Waterloo
RP Patel, H (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave W, Waterloo, ON N2L 3G1, Canada.
EM h.patel@ece.uwaterloo.ca
RI Rajendiran, A/HTM-8262-2023
OI Rajendiran, A/0009-0005-3256-6935
CR A. Team, ABC SYST SEQ SYNTH V
   Aggarwal N, 2007, CONF PROC INT SYMP C, P470, DOI 10.1145/1273440.1250720
   Ananthanarayan S, 2013, DES AUT TEST EUROPE, P933
   [Anonymous], P INT S COMP ARCH SA
   Ansari A, 2010, CONF PROC INT SYMP C, P473, DOI 10.1145/1816038.1816024
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
   Foutris N, 2011, INT SYMP MICROARCH, P386
   Gizopoulos D, 2011, DES AUT TEST EUROPE, P533
   MAVADDAT F, 1988, INT J ELEC ENG EDUC, V25, P327, DOI 10.1177/002072098802500408
   Meixner A, 2008, I C DEPEND SYS NETWO, P80, DOI 10.1109/DSN.2008.4630073
   MIPS Technologies, 1995, MIPS R4400PC SC ERR
   Moore S., TIGER MIPS PROCESSOR
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Subramanyan P, 2010, DES AUT TEST EUROPE, P1572
NR 15
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 85
EP 93
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000010
DA 2024-07-18
ER

PT J
AU Singh, I
   Shriraman, A
   Fung, WWL
   O'Connor, M
   Aamodt, TM
AF Singh, Inderpreet
   Shriraman, Arrvindh
   Fung, Wilson W. L.
   O'Connor, Mike
   Aamodt, Tor M.
TI CACHE COHERENCE FOR GPU ARCHITECTURES
SO IEEE MICRO
LA English
DT Article
AB GPUS HAVE BECOME AN ATTRACTIVE TARGET FOR ACCELERATING PARALLEL APPLICATIONS AND DELIVERING SIGNIFICANT SPEEDUPS AND ENERGY-EFFICIENCY GAINS OVER MULTICORE CPUS. PROGRAMMING GPUS, HOWEVER, REMAINS CHALLENGING BECAUSE EXISTING GPUS LACK THE WELL-DEFINED MEMORY MODEL REQUIRED TO SUPPORT HIGH-LEVEL LANGUAGES SUCH AS C++ AND JAVA. TEMPORAL COHERENCE, A SIMPLE AND INTUITIVE TIMER-BASED COHERENCE FRAMEWORK OPTIMIZED FOR GPU, TACKLES THIS CHALLENGE.
C1 [Singh, Inderpreet] Qualcomm, San Diego, CA USA.
   [Shriraman, Arrvindh] Simon Fraser Univ, Sch Comp Sci, Syst Networking & Architecture Res SYNAR Grp, Burnaby, BC V5A 1S6, Canada.
   [Fung, Wilson W. L.; Aamodt, Tor M.] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V5Z 1M9, Canada.
   [O'Connor, Mike] AMD Res, Atlanta, GA USA.
C3 Qualcomm; Simon Fraser University; University of British Columbia
RP Singh, I (corresponding author), 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM isingh@ece.ubc.ca
OI O'Connor, Mike/0000-0003-0944-2393
FU Natural Sciences and Engineering Research Council of Canada; Advanced
   Micro Devices
FX We thank Mark Hill, Hadi Jooybar, Timothy Rogers, and the anonymous
   reviewers for their invaluable comments. This work was partly supported
   by funding from the Natural Sciences and Engineering Research Council of
   Canada and Advanced Micro Devices.
CR [Anonymous], 2011, A Primer on Memory Consistency and Cache Coherence, Morgan \\
   [Anonymous], 2009, NVIDIAS NEXT GEN CUD
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Feehrer J, 2009, IEEE MICRO, V29, P36, DOI 10.1109/MM.2009.62
   Gharachorloo K., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P15, DOI 10.1109/ISCA.1990.134503
   Giacomoni J, 2008, PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P43, DOI 10.1145/1345206.1345215
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Rogers P., 2013, HOT CHIPS 2013
   Shim K. S., 2011, MITCSAILTR2011027
   Singh I., 2013, TEMPORAL COHERENCE H
   Singh I, 2013, INT S HIGH PERF COMP, P578, DOI 10.1109/HPCA.2013.6522351
NR 13
TC 1
Z9 2
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2014
VL 34
IS 3
BP 69
EP 79
DI 10.1109/MM.2014.4
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RR
UT WOS:000337895100008
DA 2024-07-18
ER

PT J
AU Agne, A
   Happe, M
   Keller, A
   Lübbers, E
   Plattner, B
   Platzner, M
   Plessl, C
AF Agne, Andreas
   Happe, Markus
   Keller, Ariane
   Luebbers, Enno
   Plattner, Bernhard
   Platzner, Marco
   Plessl, Christian
TI RECONOS: AN OPERATING SYSTEM APPROACH FOR RECONFIGURABLE COMPUTING
SO IEEE MICRO
LA English
DT Article
AB THE RECONOS OPERATING SYSTEM FOR RECONFIGURABLE COMPUTING OFFERS A UNIFIED MULTITHREADED PROGRAMMING MODEL AND OS SERVICES FOR THREADS EXECUTING IN SOFTWARE AND THREADS MAPPED TO RECONFIGURABLE HARDWARE. BY SEMANTICALLY INTEGRATING HARDWARE ACCELERATORS INTO A STANDARD OS ENVIRONMENT, RECONOS ALLOWS FOR RAPID DESIGN-SPACE EXPLORATION, SUPPORTS A STRUCTURED APPLICATION DEVELOPMENT PROCESS, AND IMPROVES THE PORTABILITY OF APPLICATIONS BETWEEN DIFFERENT RECONFIGURABLE COMPUTING SYSTEMS.
C1 [Agne, Andreas] Univ Paderborn, Comp Engn Grp, D-33098 Paderborn, Germany.
   [Happe, Markus; Keller, Ariane] Swiss Fed Inst Technol, Commun Syst Grp, Zurich, Switzerland.
   [Luebbers, Enno] Intel Labs Europe, Intel Open Lab Munich, Munich, Germany.
   [Plattner, Bernhard] Swiss Fed Inst Technol, Dept Informat Technol & Elect Engn, Zurich, Switzerland.
   [Platzner, Marco; Plessl, Christian] Univ Paderborn, Dept Comp Sci, D-33098 Paderborn, Germany.
C3 University of Paderborn; Swiss Federal Institutes of Technology Domain;
   ETH Zurich; Intel Corporation; Swiss Federal Institutes of Technology
   Domain; ETH Zurich; University of Paderborn
RP Plessl, C (corresponding author), Univ Paderborn, Dept Comp Sci, Warburger Str 100, D-33098 Paderborn, Germany.
EM christian.plessl@uni-paderborn.de
RI Plessl, Christian/AAE-7156-2020
OI Plessl, Christian/0000-0001-5728-9982; Platzner,
   Marco/0000-0002-6893-063X; Happe, Markus/0000-0002-2455-0870
FU German Research Foundation (DFG) within the Collaborative Research
   Centre "On-The-Fly Computing" [SFB 901]; International Graduate School
   of Dynamic Intelligent Systems; European Union [257906]
FX This work was partially supported by the German Research Foundation
   (DFG) within the Collaborative Research Centre "On-The-Fly Computing"
   (SFB 901), the International Graduate School of Dynamic Intelligent
   Systems, and the European Union Seventh Framework Programme under grant
   agreement 257906 (EPiCS).
CR Agne A., 2011, 2011 International Conference on Field Programmable Logic and Applications, P185, DOI 10.1109/FPL.2011.42
   Andrews D, 2004, IEEE MICRO, V24, P42, DOI 10.1109/MM.2004.36
   Andrews D, 2008, IEEE T VLSI SYST, V16, P34, DOI 10.1109/TVLSI.2007.912106
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   Bergmann N.W., 2006, ARCS Workshops, P205
   Brebner G., 1996, Field-Programmable Logic. Smart Applications, New Paradigms and Compilers. 6th International Workshop on Field-Programmable Logic and Applications, FPL '96 Proceedings, P327
   Compton K, 2000, ANN IEEE SYM FIELD P, P279, DOI 10.1109/FPGA.2000.903415
   Garcia P, 2007, ANN IEEE SYM FIELD P, P73, DOI 10.1109/FCCM.2007.13
   Happe M, 2013, J REAL-TIME IMAGE PR, V8, P95, DOI 10.1007/s11554-011-0212-y
   Hess R., 2013, PARTICLE FILTER OBJE
   Ismail A, 2011, ANN IEEE SYM FIELD P, P170, DOI 10.1109/FCCM.2011.48
   Keller A., 2010, P WORKSH NETW FUT, P372
   Lübbers E, 2009, I C FIELD PROG LOGIC, P551, DOI 10.1109/FPL.2009.5272418
   Nollet V., 2003, P 17 INT S PAR DISTR, DOI [10.1109/IPDPS.2003.1213320, DOI 10.1109/IPDPS.2003.1213320]
   So HKH, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331338
   Steiger C, 2004, IEEE T COMPUT, V53, P1393, DOI 10.1109/TC.2004.99
   Vuletic M, 2005, IEEE DES TEST COMPUT, V22, P102, DOI 10.1109/MDT.2005.44
   Wang Y, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P269, DOI 10.1109/FPT.2012.6412147
NR 18
TC 77
Z9 85
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2014
VL 34
IS 1
BP 60
EP 71
DI 10.1109/MM.2013.110
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RI
UT WOS:000337894100008
DA 2024-07-18
ER

PT J
AU Fu, HH
   Gan, L
   Clapp, RG
   Ruan, H
   Pell, O
   Mencer, O
   Flynn, M
   Huang, XM
   Yang, GW
AF Fu, Haohuan
   Gan, Lin
   Clapp, Robert G.
   Ruan, Huabin
   Pell, Oliver
   Mencer, Oskar
   Flynn, Michael
   Huang, Xiaomeng
   Yang, Guangwen
TI SCALING REVERSE TIME MIGRATION PERFORMANCE THROUGH RECONFIGURABLE
   DATAFLOW ENGINES
SO IEEE MICRO
LA English
DT Article
AB THE AUTHORS PRESENT A REVERSE-TIME MIGRATION DESIGN BASED ON RECONFIGURABLE DATAFLOW ENGINES. COMBINING ALGORITHMIC AND ARCHITECTURAL OPTIMIZATIONS, THEY ACHIEVE A BALANCED UTILIZATION OF VARIOUS SYSTEM RESOURCES ( COMPUTATIONAL LOGIC, LOCAL BUFFERS, AND MEMORY BANDWIDTH), WITH NONE BECOMING PERFORMANCE BOTTLENECKS. THE DATAFLOW DESIGN PROVIDES PERFORMANCE EQUIVALENT TO 72 INTEL CPU CORES AND ACHIEVES 10 x HIGHER POWER EFFICIENCY THAN THE MULTICORE CPU ARCHITECTURE.
C1 [Fu, Haohuan] Tsinghua Univ, Key Lab Earth Syst Modeling, Minist Educ, Beijing 100084, Peoples R China.
   [Fu, Haohuan] Tsinghua Univ, Ctr Earth Syst Sci, Beijing 100084, Peoples R China.
   [Gan, Lin; Ruan, Huabin] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
   [Clapp, Robert G.; Huang, Xiaomeng] Stanford Univ, Ctr Earth & Environm Sci, Stanford, CA 94305 USA.
   [Pell, Oliver] Maxeler Technol, Palo Alto, CA USA.
   [Mencer, Oskar] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England.
   [Flynn, Michael] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA.
   [Yang, Guangwen] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
   [Yang, Guangwen] Tsinghua Univ, Inst High Performance Comp, Beijing 100084, Peoples R China.
C3 Tsinghua University; Tsinghua University; Tsinghua University; Stanford
   University; Imperial College London; Stanford University; Tsinghua
   University; Tsinghua University
RP Gan, L (corresponding author), Tsinghua Univ, Room S814,Meng Minwei Sci Bldg, Beijing 100084, Peoples R China.
EM l-gan11@mails.tsinghua.edu.cn
RI Gan, Lin/Y-9867-2019
OI Gan, Lin/0000-0001-7518-2759
FU National Natural Science Foundation of China [61303003, 41374113];
   National High-Tech R& D(863) Program of China [2013AA01A208]
FX This work was supported in part by the National Natural Science
   Foundation of China (grant nos. 61303003 and 41374113), and the National
   High-Tech R& D(863) Program of China (grant no. 2013AA01A208). We also
   thankMaxeler Technologies for providing theMAX devices.
CR Araya-Polo M, 2011, IEEE T PARALL DISTR, V22, P147, DOI 10.1109/TPDS.2010.144
   Clapp R G, 2009, SEG TECHN PROGR EXP, P2809, DOI 10.1190/1.3255432
   Datta Kaushik, 2008, 2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis, DOI 10.1109/SC.2008.5222004
   Etgen J, 2009, GEOPHYSICS, V74, pWCA5, DOI 10.1190/1.3223188
   Fu H., 2009, SEG TECHNICAL PROGRA, P3035
   Fu HH, 2009, EURASIP J EMBED SYST, DOI 10.1155/2009/382983
   Fu HH, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P65
   He C, 2005, ANN IEEE SYM FIELD P, P127
   Liu W., 2009, SEG HOUSTON INT EXPO, V28, P3040, DOI [10.1190/1.3255485, DOI 10.1190/1.3255485]
   Pell O, 2012, COMPUT SCI ENG, V14, P98, DOI 10.1109/MCSE.2012.78
   Symes WW, 2007, GEOPHYSICS, V72, pSM213, DOI 10.1190/1.2742686
   Yoon K., 2003, LEADING EDGE, V22, P38
NR 12
TC 23
Z9 26
U1 1
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2014
VL 34
IS 1
BP 30
EP 40
DI 10.1109/MM.2013.111
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7RI
UT WOS:000337894100005
DA 2024-07-18
ER

PT J
AU Burgess, D
   Gieske, E
   Holt, J
   Hoy, T
   Whisenhunt, G
AF Burgess, David
   Gieske, Edmund
   Holt, James
   Hoy, Thomas
   Whisenhunt, Gary
TI E6500: FREESCALE'S LOW-POWER, HIGH-PERFORMANCE MULTITHREADED EMBEDDED
   PROCESSOR
SO IEEE MICRO
LA English
DT Article
AB Freescale's e6500 targets highly efficient scalable embedded processing. It incorporates many architectural and microarchitectural performance innovations, from advanced virtualization technologies and judicious hardware thread resource allocation to coherency and interconnect transaction avoidance techniques, including decorated storage operations, lightweight ordering barriers, and cache stashing. Power-efficiency techniques, including cascading system power management and automatic execution unit powering, are coupled with a power-optimized physical design.
C1 [Burgess, David; Gieske, Edmund; Holt, James; Hoy, Thomas; Whisenhunt, Gary] Freescale Semiconductor, Austin, TX 78729 USA.
   [Holt, James] MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA.
C3 NXP Semiconductors; Freescale Semiconductor; Massachusetts Institute of
   Technology (MIT)
RP Gieske, E (corresponding author), Freescale Semiconductor, PL51,7700 W Parmer Ln, Austin, TX 78729 USA.
EM egieske@freescale.com
CR Guo Y, 2011, IEEE T VLSI SYST, V19, P250, DOI 10.1109/TVLSI.2009.2032916
   Lee WY, 2012, IEEE T PARALL DISTR, V23, P530, DOI 10.1109/TPDS.2011.87
   Li YM, 2005, INT S HIGH PERF COMP, P71
   Lu ZJ, 2003, INT J PARALLEL PROG, V31, P137, DOI 10.1023/A:1022669325321
   O'Driscoll D., 2012, P 15 IEEE ACM C COOL, P8
   Qureshi MK, 2007, CONF PROC INT SYMP C, P381, DOI 10.1145/1273440.1250709
   Ramírez MA, 2005, PR IEEE COMP DESIGN, P647, DOI 10.1109/ICCD.2005.12
NR 7
TC 2
Z9 3
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2012
VL 32
IS 5
BP 26
EP 36
DI 10.1109/MM.2012.55
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 020DX
UT WOS:000309790100004
DA 2024-07-18
ER

PT J
AU Esmaeilzadeh, H
   Cao, T
   Yang, X
   Blackburn, SM
   McKinley, KS
AF Esmaeilzadeh, Hadi
   Cao, Ting
   Yang, Xi
   Blackburn, Stephen M.
   McKinley, Kathryn S.
TI WHAT Is HAPPENING TO POWER, PERFORMANCE, AND SOFTWARE?
SO IEEE MICRO
LA English
DT Article
AB SYSTEMATICALLY EXPLORING POWER, PERFORMANCE, AND ENERGY SHEDS NEW LIGHT ON THE CLASH OF TWO TRENDS THAT UNFOLDED OVER THE PAST DECADE: THE RISE OF PARALLEL PROCESSORS IN RESPONSE TO TECHNOLOGY CONSTRAINTS ON POWER, CLOCK SPEED, AND WIRE DELAY; AND THE RISE OF MANAGED HIGH-LEVEL, PORTABLE PROGRAMMING LANGUAGES.
C1 [Blackburn, Stephen M.] Australian Natl Univ, Sch Comp Sci, Dept Comp Sci, Acton, ACT 0200, Australia.
   [Esmaeilzadeh, Hadi] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
C3 Australian National University; University of Washington; University of
   Washington Seattle
RP Blackburn, SM (corresponding author), Australian Natl Univ, Sch Comp Sci, Dept Comp Sci, Bldg 108, Acton, ACT 0200, Australia.
EM Steve.Blackburn@anu.edu.au
OI Blackburn, Stephen/0000-0001-6632-6001
FU Australian Research Council [DP0666059]; National Science Foundation
   [CSR-0917191]; Australian Research Council [DP0666059] Funding Source:
   Australian Research Council
FX We thank Bob Edwards, Daniel Frampton, Katherine Coons, Pradeep Dubey,
   Jungwoo Ha, Laurence Hellyer, Daniel Jimenez, Bert Maher, Norm Jouppi,
   David Patterson, and John Hennessy. This work is supported by Australian
   Research Council grant DP0666059 and National Science Foundation grant
   CSR-0917191.
CR [Anonymous], 2007, Solid-State Circuits Society Newsletter, IEEE, DOI [DOI 10.1109/N-SSC.2007.4785534, 10.1109/N-SSC.2007.4785534]
   Azizi O, 2010, CONF PROC INT SYMP C, P26, DOI 10.1145/1816038.1815967
   Bircher WL, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P327
   Blackburn SM, 2008, COMMUN ACM, V51, P83, DOI 10.1145/1378704.1378723
   David Howard, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P189, DOI 10.1145/1840845.1840883
   Emer J. S., 1984, 11th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No. 84CH2051-1), P301, DOI 10.1145/800015.808199
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Esmaeilzadeh H, 2011, ACM SIGPLAN NOTICES, V46, P319, DOI 10.1145/1961296.1950402
   Fan XB, 2007, CONF PROC INT SYMP C, P13, DOI 10.1145/1273440.1250665
   Isci C, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P93
   Le Sueur Etienne, 2010, Proceedings of the 2010 international conference on Power aware computing and systems, HotPower'10, P1, DOI DOI 10.5555/1924920.1924921
   Li YM, 2006, INT S HIGH PERF COMP, P15
   Sasanka Ruchira., 2004, ICS, P196
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Singhal R., 2008, INT DEV FOR IDF PRES
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
NR 16
TC 10
Z9 12
U1 2
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 110
EP 121
DI 10.1109/MM.2012.20
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200013
DA 2024-07-18
ER

PT J
AU Benkner, S
   Pllana, S
   Träff, JL
   Tsigas, P
   Dolinsky, U
   Augonnet, C
   Bachmayer, B
   Kessler, C
   Moloney, D
   Osipov, V
AF Benkner, Siegfried
   Pllana, Sabri
   Traeff, Jesper Larsson
   Tsigas, Philippas
   Dolinsky, Uwe
   Augonnet, Cedric
   Bachmayer, Beverly
   Kessler, Christoph
   Moloney, David
   Osipov, Vitaly
TI PEPPHER: EFFICIENT AND PRODUCTIVE USAGE OF HYBRID COMPUTING SYSTEMS
SO IEEE MICRO
LA English
DT Article
C1 [Benkner, Siegfried; Traeff, Jesper Larsson] Univ Vienna, Fac Comp Sci, Res Grp Sci Comp, A-1090 Vienna, Austria.
   [Tsigas, Philippas] Chalmers Univ Technol, Dept Comp Sci, Gothenburg, Sweden.
   [Augonnet, Cedric] INRIA Bordeaux, Runtime Team, Bordeaux, France.
   [Kessler, Christoph] Linkoping Univ, Dept Comp & Informat Sci, Programming Environm Lab, Res Grp Compiler Technol & Parallel Comp, S-58183 Linkoping, Sweden.
   [Osipov, Vitaly] Karlsruhe Inst Technol, Karlsruhe, Germany.
C3 University of Vienna; Chalmers University of Technology; Linkoping
   University; Helmholtz Association; Karlsruhe Institute of Technology
RP Träff, JL (corresponding author), Univ Vienna, Fac Comp Sci, Res Grp Sci Comp, Nordbergstr 15-3C, A-1090 Vienna, Austria.
EM traff@par.univie.ac.at
RI Benkner, Siegfried/B-5484-2016
OI Benkner, Siegfried/0000-0002-6520-2047; Tsigas,
   Philippas/0000-0001-9635-9154; Augonnet, Cedric/0009-0006-3337-5863
FU EU [248481]
FX The EU supported this work as part of the FP7 Project PEPPHER under
   grant 248481. We gratefully acknowledge the contributions of all those
   involved in the PEPPHER project. We also thank the anonymous reviewers
   for constructive feedback.
CR AGULLO E, 2011, P 25 IEEE INT PAR DI, P32
   [Anonymous], 2005, P 10 ACM SIGPLAN S P, DOI DOI 10.1145/1065944.1065981
   Ansel J, 2009, PLDI'09 PROCEEDINGS OF THE 2009 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P38, DOI 10.1145/1542476.1542481
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Buttari A, 2009, PARALLEL COMPUT, V35, P38, DOI 10.1016/j.parco.2008.10.002
   CHAFI H, 2011, P 16 ACM S PRINC PRA, P35, DOI 10.1145/1941553.1941561
   Cooper P, 2010, LECT NOTES COMPUT SC, V5952, P337, DOI 10.1007/978-3-642-11515-8_25
   DASTGEER U, 2011, P 4 INT WORKSH MULT, P25
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Fatahalian K., 2006, SC 06, P83
   Gidenstam A, 2010, LECT NOTES COMPUT SC, V6490, P302, DOI 10.1007/978-3-642-17653-1_23
   Ha PH, 2009, LECT NOTES COMPUT SC, V5923, P189
   Hall MW, 2008, P IEEE, V96, P849, DOI 10.1109/JPROC.2008.917733
   KESSLER CW, 2007, PARALLEL COMPUTING A, P227
   LEISCHNER N, 2010, P 24 IEEE INT PAR DI, DOI DOI 10.1109/IPDPS.2010.5470444
   Linderman MD, 2008, ACM SIGPLAN NOTICES, V43, P287, DOI 10.1145/1353536.1346318
   SANDRIESER M, 2011, P 16 INT WORKSH HIGH, P42
   Singler J, 2007, LECT NOTES COMPUT SC, V4641, P682
   Tomov S., 2010, PAR DISTR PROC WORKS, P1, DOI [10.1109/IPDPSW.2010.5470941, DOI 10.1109/IPDPSW.2010.5470941]
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Wernsing J.R., 2010, Proc. ACM SIGPLAN/SIGBED Conf. Languages, Compilers, P115, DOI DOI 10.1145/1755888.1755906
   WIMMER M, 2011, P 23 ACM S PAR ALG A, P105
NR 22
TC 54
Z9 56
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2011
VL 31
IS 5
BP 28
EP 41
DI 10.1109/MM.2011.67
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 833KJ
UT WOS:000295883700005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ansari, A
   Feng, SG
   Gupta, S
   Mahlke, S
AF Ansari, Amin
   Feng, Shuguang
   Gupta, Shantanu
   Mahlke, Scott
TI PUTTING FAULTY CORES TO WORK
SO IEEE MICRO
LA English
DT Article
ID SYSTEMS
AB NECROMANCER, A ROBUST AND HETEROGENEOUS CORE COUPLING EXECUTION SCHEME, EXPLOITS A FUNCTIONALLY DEAD CORE TO IMPROVE SYSTEM THROUGHPUT BY SUPPLYING HINTS REGARDING HIGH-LEVEL PROGRAM BEHAVIOR. NECROMANCER PARTITIONS A CMP SYSTEM'S CORES INTO MULTIPLE GROUPS, EACH OF WHICH SHARES A LIGHTWEIGHT CORE THAT CAN BE SUBSTANTIALLY ACCELERATED USING EXECUTION HINTS FROM THE FAULTY CORE.
C1 [Ansari, Amin; Feng, Shuguang; Gupta, Shantanu; Mahlke, Scott] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Ansari, A (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, 4861 CSE Bldg,2260 Hayward St, Ann Arbor, MI 48109 USA.
EM ansary@umich.edu
FU Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [0916689] Funding Source: National Science
   Foundation
CR Aggarwal N, 2007, CONF PROC INT SYMP C, P470, DOI 10.1145/1273440.1250720
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Barnes RD, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P387
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Greskamp B., 2007, PROC INT C PARALLEL, P213, DOI DOI 10.1109/PACT.2007.52
   Gupta S, 2008, INT SYMP MICROARCH, P141, DOI 10.1109/MICRO.2008.4771786
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Powell MD, 2009, CONF PROC INT SYMP C, P93, DOI 10.1145/1555815.1555769
   Purser Z, 2000, INT SYMP MICROARCH, P269, DOI 10.1109/MICRO.2000.898077
   Srinivasan J, 2005, CONF PROC INT SYMP C, P520, DOI 10.1109/ISCA.2005.28
   Zhang Y., 2003, Hotleakage: A temperature-aware model of sub- threshold and gate leakage for architects
NR 13
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2010
VL 30
IS 6
BP 36
EP 45
DI 10.1109/MM.2010.96
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 698RA
UT WOS:000285609700005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Katevenis, MGH
   Papaefstathiou, V
   Kavadias, S
   Pnevmatikatos, D
   Nikolopoulos, DS
   Silla, F
AF Katevenis, Manolis G. H.
   Papaefstathiou, Vassilis
   Kavadias, Stamatis
   Pnevmatikatos, Dionisios
   Nikolopoulos, Dimitrios S.
   Silla, Federico
TI EXPLICIT COMMUNICATION AND SYNCHRONIZATION IN SARC
SO IEEE MICRO
LA English
DT Article
ID MODEL
AB A new network interface optimized for SARC supports synchronization and explicit communication and provides a Robust mechanism for event responses. Full-system simulation of the authors' design achieved a 10- to 40-percent speed increase over traditional cache architectures on 64 cores, a two- to four-fold decrease in on-chip network traffic, and a three- to five-fold decrease in lock and barrier latency.
C1 [Katevenis, Manolis G. H.; Papaefstathiou, Vassilis; Kavadias, Stamatis; Pnevmatikatos, Dionisios; Nikolopoulos, Dimitrios S.] Fdn Res & Technol Hellas, Inst Comp Sci, ICS, GR-70013 Iraklion, Crete, Greece.
   [Silla, Federico] Univ Politecn Valencia, Valencia, Spain.
C3 Foundation for Research & Technology - Hellas (FORTH); Universitat
   Politecnica de Valencia
RP Papaefstathiou, V (corresponding author), Fdn Res & Technol Hellas, Inst Comp Sci, ICS, 100 N Plastira St,Vassilika Vouton, GR-70013 Iraklion, Crete, Greece.
EM papaef@ics.forth.gr
RI Pnevmatikatos, Dionisios/AAI-2673-2020; Nikolopoulos,
   Dimitrios/W-3979-2019; Silla, Federico/L-5469-2014
OI Pnevmatikatos, Dionisios/0000-0003-3533-2761; Silla,
   Federico/0000-0002-6435-1200; Nikolopoulos,
   Dimitrios/0000-0003-0217-8307
FU European Commission [27648, 509595]; HiPEAC Network of Excellence (NoE)
   [004408]
FX This work is supported by the European Commission in the context of the
   projects SARC (FP6 IP #27648), Unisix (Marie-Curie #509595), and the
   HiPEAC Network of Excellence (NoE 004408). We also thank, for their
   assistance in designing the architecture and their collaboration in the
   SARC project, Alex Ramirez, Georgi Gaydadjiev, Angelos Bilas, George
   Kalokerinos, George Nikiforos, Dimitris Tsaliagos, Xiaojun Yang, Spyros
   Lyberis, Christos Sotiriou, and Michael Ligerakis.
CR Abts D, 2009, CONF PROC INT SYMP C, P451, DOI 10.1145/1555815.1555810
   Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Dahlgren F, 1996, IEEE T PARALL DISTR, V7, P385, DOI 10.1109/71.494633
   Flich J., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P87, DOI 10.1109/NOCS.2008.4492728
   Gilabert F., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P107, DOI 10.1109/NOCS.2008.4492730
   GOMEZ C, 2008, COMPUTER ARCHITECTUR, P49
   Hernandez C., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P35, DOI 10.1109/NOCS.2010.13
   HERNANDEZ C, 2010, P DES AUT TEST EUR C, P685
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kalokerinos G, 2009, 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P149, DOI 10.1109/ICSAMOS.2009.5289226
   Katevenis M., 2007, FUTURE COMPUTING ESS, P55
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   MELLORCRUMMEY JM, 1991, ACM T COMPUT SYST, V9, P21, DOI 10.1145/103727.103729
   Ramirez A, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.79
   Rodrigo S, 2008, INT SYMP MICROARCH, P364, DOI 10.1109/MICRO.2008.4771805
NR 16
TC 6
Z9 6
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2010
VL 30
IS 5
BP 30
EP 41
DI 10.1109/MM.2010.77
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 682AD
UT WOS:000284366400004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kimura, M
   Iwata, K
   Mochizuki, S
   Ueda, H
   Ehama, M
   Watanabe, H
AF Kimura, Motoki
   Iwata, Kenichi
   Mochizuki, Seiji
   Ueda, Hiroshi
   Ehama, Masakazu
   Watanabe, Hiromi
TI A FULL HD MULTISTANDARD VIDEO CODEC FOR MOBILE APPLICATIONS
SO IEEE MICRO
LA English
DT Article
AB A FULL HIGH-DEFINITION (FULL HD) VIDEO CODEC INCLUDES A HIGH-PERFORMANCE STREAM PROCESSING UNIT TO SUPPORT MULTIPLE STANDARDS IN MOBILE APPLICATION PROCESSORS. THE UNIT PERFORMS AT 40 MBPS WHEN OPERATED AT A 162-MHZ CLOCK RATE. IMPLEMENTED IN 65-NM CMOS TECHNOLOGY, THE PROPOSED VIDEO CODEC CONSUMES 176 MW IN REAL-TIME DECODING OF H.264 FULL HD VIDEO.
C1 [Kimura, Motoki] Renesas Technol Corp, Syst Design Dept 3, Kodaira, Tokyo 1878588, Japan.
   [Mochizuki, Seiji; Watanabe, Hiromi] Renesas Technol Corp, Syst Design Dept, Kodaira, Tokyo 1878588, Japan.
C3 Renesas Electronics Corporation; Renesas Electronics Corporation
RP Kimura, M (corresponding author), Renesas Technol Corp, Syst Design Dept 3, 5-20-1 Jousuihon Cho, Kodaira, Tokyo 1878588, Japan.
EM motoki@renesas.com
CR [Anonymous], IEEE INT SOL STAT CI
   Chang H.C., 2007, IEEE INT SOLID STATE, P280
   Chen TC, 2007, 2007 Symposium on VLSI Circuits, Digest of Technical Papers, P222, DOI 10.1109/VLSIC.2007.4342727
   Chen YH, 2008, SYMP VLSI CIRCUITS, P104, DOI 10.1109/VLSIC.2008.4585969
   HUANG YW, 2005, IEEE INT SOL STAT CI, P128, DOI DOI 10.1109/ISSCC.2005.1493902
   *INT TEL UN, 2005, H2641 ITUT
   KIMURA M, 2009, P IEEE S LOW POW HIG, P189
   LIN YK, 2008, IEEE ISSCC, P314
   Liu Z, 2007, 2007 Symposium on VLSI Circuits, Digest of Technical Papers, P12, DOI 10.1109/VLSIC.2007.4342716
   Matsumura H., 2009, P IEEE S LOW POW HIG, P175
   NARUSE M, 2008, ISSCC, P260
   Nomura S, 2008, ISSCC, P262
NR 12
TC 6
Z9 8
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2009
VL 29
IS 6
BP 18
EP 27
DI 10.1109/MM.2009.87
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ER
UT WOS:000273096300005
DA 2024-07-18
ER

PT J
AU Knauerhase, R
   Brett, P
   Hohlt, B
   Li, T
   Hahn, S
AF Knauerhase, Rob
   Brett, Paul
   Hohlt, Barbara
   Li, Tong
   Hahn, Scott
TI Using OS observations to improve performance in multicore systems
SO IEEE MICRO
LA English
DT Article
AB Today's operating systems don't adequately handle the complexities of multicore processors. Architectural features confound existing OS techniques for task scheduling, load balancing, and power management. This article shows that the OS can use data obtained from dynamic runtime observation of task behavior to ameliorate performance variability and more effectively exploit multicore processor resources. The authors' research prototypes demonstrate the utility of observation-based policy.
C1 [Knauerhase, Rob] Intel Corp, Intel Labs, Hillsboro, OR 97124 USA.
C3 Intel Corporation
RP Knauerhase, R (corresponding author), Intel Corp, Intel Labs, 2111 NE 25th Ave,Mailstop JF2-55, Hillsboro, OR 97124 USA.
EM knauer@ichips.intel.com
OI Knauerhase, Robin/0000-0003-1525-820X
CR [Anonymous], 1997, COMPUTER
   Cho SY, 2006, INT SYMP MICROARCH, P455
   Hankins RA, 2006, CONF PROC INT SYMP C, P114, DOI 10.1145/1150019.1136495
   *INT, 2007, 64 IA 32 ARCH SOFTW
   JAMES R.BULPIN., 2005, 2005 USENIX Annual Technical Conference, P103
   Kim SB, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P111
   Koh Y, 2007, INT SYM PERFORM ANAL, P200, DOI 10.1109/ISPASS.2007.363750
   Lin J., 2008, P 14 INT S HIGH PERF
   MARR DT, 2002, INTEL TECHNOLOGY, V6
   MATTSON RL, 1970, IBM SYST J, V9, P78, DOI 10.1147/sj.92.0078
   NAKAJIMA J, 2002, P 2 USENIX WORKSH IN, P35
   RATTNER J, 2005, INTEL SOFTWARE NETWO
   Smith M. D., 2007, PACT
   Suh GE, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P117
   Tam D., 2007, P 2 ACM SIGOPS EUROS, P47
   Wang PH, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P156, DOI 10.1145/1250734.1250753
   ZHANG X, 2005, P 11 WORKSH HOT TOP
   ZHAO L, 2007, P 16 INT C PAR ARCH, P339
   2005, TECHNOLOGY INTEL MAY
NR 19
TC 91
Z9 122
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2008
VL 28
IS 3
BP 54
EP 66
DI 10.1109/MM.2008.48
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 314JS
UT WOS:000256806300006
DA 2024-07-18
ER

PT J
AU Yeh, TY
AF Yeh, Tse-Yu
TI Low-power, high-performance architecture of the PWRficient processor
   family
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 18 Conference
CY AUG 20-22, 2006
CL Stanford Univ, Palo Alto, CA
HO Stanford Univ
AB The dual-core PA6T-1682M system on chip (SOC) is the first design in the PWRficient family of high-performance, low-power processor designs that target server-class performance with low power consumption. The heart of the PA6T-1682M is the PA6T core, which implements the 64-bit IBM power architecture. The SOC implements extensive features that support embedded and mobile low-power applications.
C1 PA Semi Inc, Santa Clara, CA 95054 USA.
RP Yeh, TY (corresponding author), PA Semi Inc, 3965 Freedom Circle,8th Floor, Santa Clara, CA 95054 USA.
EM tyyeh@pasemi.com
CR CHANG PY, 1997, P 24 ANN INT S COMP, P274
   CHEN Z, 2007, P INTL SOL STAT CIRC, P104
   *IBM, 2005, IBM POWERPC 970FX RI
   *IBM, 2005, 970FX PPC
   *IBM, 2004, IBM ESE BLADECENTER
   LEE CC, 1997, P 30 ANN INT S MICR, P4
   YEH TY, HOT CHIPS 18 PRESENT
NR 7
TC 1
Z9 1
U1 0
U2 14
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2007
VL 27
IS 2
BP 69
EP 78
DI 10.1109/MM.2007.37
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 188II
UT WOS:000247913200009
DA 2024-07-18
ER

PT J
AU Reis, GA
   Chang, J
   August, DI
AF Reis, George A.
   Chang, Jonathan
   August, David I.
TI Automatic instruction-level software-only recovery
SO IEEE MICRO
LA English
DT Article
AB Software-only reliability techniques protect against transient faults without the overhead of hardware techniques. Although existing low-level software- only fault-tolerance techniques detect faults, they offer no recovery assistance. This article describes three automatic, instruction-level, software- only recovery techniques representing different trade-offs between reliability and performance.
C1 Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA.
C3 Princeton University; Princeton University
RP August, DI (corresponding author), Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
EM august@princeton.edu
CR [Anonymous], 2005, ACM Trans. Archit. Code Optim
   Baumann R. C., 2001, IEEE Transactions on Device and Materials Reliability, V1, P17, DOI 10.1109/7298.946456
   BAUMANN RC, 2002, IEEE 2002 REL PHYS T
   Horst R. W., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P216, DOI 10.1109/ISCA.1990.134528
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Michalak SE, 2005, IEEE T DEVICE MAT RE, V5, P329, DOI 10.1109/TDMR.2005.855685
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   OGROMAN TJ, 1996, IBM J RES DEV    JAN, P41
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   PETERSON WW, 1959, IBM J RES DEV, V3, P163, DOI 10.1147/rd.32.0163
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Venkatasubramanian R, 2003, 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P137
   Wang NJ, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P61
   Yeh YC, 1996, 1996 IEEE AEROSPACE APPLICATIONS CONFERENCE, PROCEEDINGS, VOL 1, P293, DOI 10.1109/AERO.1996.495891
   Ziegler James F, 2004, SER HIST TRENDS CHAL
NR 18
TC 74
Z9 81
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 36
EP 47
DI 10.1109/MM.2007.4
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000006
DA 2024-07-18
ER

PT J
AU Gurumurthi, S
   Kim, Y
   Sivasubramaniam, A
AF Gurumurthi, Sudhanva
   Kim, Youngjae
   Sivasubramaniam, Anand
TI Using STEAM for thermal simulation of storage systems
SO IEEE MICRO
LA English
DT Article
AB As demands for higher data transfer rates mount, temperature is joining bandwidth and latency as a key consideration in storage system design. The steam simulator lets users abstract the details of low-level recording physics and heat transfer phenomena and facilitates exploration of a large design space of storage configurations under realistic workloads.
C1 Univ Virginia, Dept Comp Sci, Charlottesville, VA 22904 USA.
   Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
C3 University of Virginia; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); Pennsylvania State University; Pennsylvania State
   University - University Park
RP Gurumurthi, S (corresponding author), Univ Virginia, Dept Comp Sci, Charlottesville, VA 22904 USA.
EM gurumurthi@cs.virginia.edu
CR Anderson D, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P245
   Aruga K, 2001, FUJITSU SCI TECH J, V37, P126
   Cho SO, 2005, MICROSYST TECHNOL, V11, P741, DOI 10.1007/s00542-005-0575-8
   EIBECK PA, 1988, IEEE T COMPON HYBR, V11, P566, DOI 10.1109/33.16698
   Gunther S., 2001, INTEL TECHNOLOGY J, V5
   Gurumurthi S, 2005, CONF PROC INT SYMP C, P38, DOI 10.1109/ISCA.2005.24
   Gurumurthi S, 2003, CONF PROC INT SYMP C, P169, DOI 10.1109/ISCA.2003.1206998
   *HIT GLOB STOR TEC, HDD TECHN OV CHARTS
   Kim YJ, 2006, INT S HIGH PERF COMP, P179
   RIEDEL E, 2005, P HEC IWG FIL SYST I
   SRIJAYANTHA M, 1995, P INT S LOW POW EL, P54
NR 11
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2006
VL 26
IS 4
BP 43
EP 51
DI 10.1109/MM.2006.84
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 074DC
UT WOS:000239791900007
DA 2024-07-18
ER

PT J
AU Gschwind, M
   Hofstee, HP
   Flachs, B
   Watanabe, Y
   Yamazaki, T
AF Gschwind, M
   Hofstee, HP
   Flachs, B
   Watanabe, Y
   Yamazaki, T
TI Synergistic processing in Cell's multicore architecture
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 17 Conference
CY AUG, 2005
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB Eight synergistic processor units enable the cell broadband engine's breakthrough performance. The SPU architecture implements a novel, pervasively data-parallel architecture combining scalar and simd processing on a wide data path. A large number of spus per chip provide high thread-level parallelism.
C1 IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   IBM Austin, Cell BE, Synergist Processor Element Architecture, Austin, TX USA.
   Toshiba Co Ltd, Kawasaki, Kanagawa 210, Japan.
   Sony Comp Entertainment, Microprocessor Dev Div, Leeds, W Yorkshire, England.
C3 International Business Machines (IBM); International Business Machines
   (IBM); Toshiba Corporation; Sony Corporation
RP IBM Corp, Thomas J Watson Res Ctr, POB 218, Yorktown Hts, NY 10598 USA.
EM mkg@us.ibm.com
CR Diefendorff K, 2000, IEEE MICRO, V20, P85, DOI 10.1109/40.848475
   Eichenberger AE, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P161
   GSCHWIND M, 2006, IN PRESS P ACM INT C
   Hofstee HP, 2005, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2005.26
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Larsen S., 2000, SIGPLAN Notices, V35, P145, DOI 10.1145/358438.349320
   Mahlke S. A., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P217
   PHAM D, 2005, P IEEE INT SOL STAT, P184, DOI DOI 10.1109/ISSCC.2005.1493930
   SALAPURA V, 2005, P 2 C COMP FRONT CF, P125
   Srinivasan V, 2002, INT SYMP MICROARCH, P333, DOI 10.1109/MICRO.2002.1176261
NR 10
TC 199
Z9 257
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2006
VL 26
IS 2
BP 10
EP 24
DI 10.1109/MM.2006.41
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 032SY
UT WOS:000236796200004
DA 2024-07-18
ER

PT J
AU Lindenstruth, V
AF Lindenstruth, V
CA ALICE TRD Collaboration
TI An extreme processor for an extreme experiment
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 17 Conference
CY AUG, 2005
CL Stanford Univ, Stanford, CA
HO Stanford Univ
AB Particle physics experiments stretch processing requirements to the limit, requiring the selection of extremely rare events at tens of terabytes per second. A network of 283,392 mixed-signal MIMD processors operating in parallel at 17 TBYTES/S will help physicists interpret data from the world's largest particle accelerator.
C1 Heidelberg Univ, Kirchhoff Inst Phys, D-69120 Heidelberg, Germany.
C3 Ruprecht Karls University Heidelberg
RP Heidelberg Univ, Kirchhoff Inst Phys, Neuenheimer Feld 227, D-69120 Heidelberg, Germany.
EM ti@kip.uni-heidelberg.de
CR Adler C, 2005, NUCL INSTRUM METH A, V540, P140, DOI 10.1016/j.nima.2004.11.016
   *CERN, 2001, 200121 CERNLHCC, P39
   *CERN, 1995, CERNLHCC9571
   Lindenstruth V, 2004, NUCL INSTRUM METH A, V535, P48, DOI 10.1016/j.nima.2004.07.267
   Lindenstruth V, 2004, NUCL INSTRUM METH A, V522, P33, DOI 10.1016/j.nima.2004.01.014
   LINDENSTRUTH V, 2000, Patent No. 6067595
   Muthers D, 2004, ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, P251, DOI 10.1109/ESSCIR.2004.1356665
NR 7
TC 2
Z9 2
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2006
VL 26
IS 2
BP 48
EP 57
DI 10.1109/MM.2006.29
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 032SY
UT WOS:000236796200007
DA 2024-07-18
ER

PT J
AU Ernst, D
   Das, S
   Lee, S
   Blaauw, D
   Austin, T
   Mudge, T
   Kim, NS
   Flautner, K
AF Ernst, D
   Das, S
   Lee, S
   Blaauw, D
   Austin, T
   Mudge, T
   Kim, NS
   Flautner, K
TI Razor: Circuit-level correction of timing errors for low-power operation
SO IEEE MICRO
LA English
DT Article
AB DYNAMIC VOLTAGE SCALING IS ONE OF THE MORE EFFECTIVE AND WIDELY USED METHODS FOR POWER-AWARE COMPUTING. HERE IS A DVS APPROACH THAT USES DYNAMIC DETECTION AND CORRECTION OF CIRCUIT TIMING ERRORS TO TUNE PROCESSOR SUPPLY VOLTAGE AND ELIMINATE THE NEED FOR VOLTAGE MARGINS.
C1 Univ Michigan, Adv Comp Architecture Lab, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Univ Michigan, Adv Comp Architecture Lab, 1301 Beal Ave, Ann Arbor, MI 48109 USA.
EM razor@eecs.umich.edu
CR Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   DHAR S, 2002, P INT S LOW POW EL D, P103
   Gonzalez R, 1997, IEEE J SOLID-ST CIRC, V32, P1210, DOI 10.1109/4.604077
   Lee SW, 2004, DES AUT CON, P305, DOI 10.1145/996566.996656
   Lee SW, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P319
   Mudge T, 2001, COMPUTER, V34, P52, DOI 10.1109/2.917539
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   SPROULL R, 1994, SMLITR9425
   TAMIR Y, 1988, DIG PAP 18 INT S FAU, P234
NR 10
TC 267
Z9 335
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 10
EP 20
DI 10.1109/MM.2004.85
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900004
DA 2024-07-18
ER

PT J
AU Huh, J
   Burger, D
   Chang, JC
   Sohi, GS
AF Huh, J
   Burger, D
   Chang, JC
   Sohi, GS
TI Speculative incoherent cache protocols
SO IEEE MICRO
LA English
DT Article
AB COHERENCE DECOUPLING IS A MICROARCHITECTURAL MECHANISM THAT IMPLEMENTS SEPARATE PROTOCOLS FOR SPECULATIVE USE AND FOR THE EVENTUAL VERIFICATION OF VALUES. THE TECHNIQUE REDUCES THE EFFECT OF LONG COMMUNICATION LATENCIES WHILE MITIGATING THE BURDENS ON THE COHERENCE PROTOCOL DESIGNER AND THE PARALLEL PROGRAMMER.
C1 Univ Texas, Dept Comp Sci, Austin, TX 78712 USA.
   Univ Wisconsin, Madison, WI USA.
C3 University of Texas System; University of Texas Austin; University of
   Wisconsin System; University of Wisconsin Madison
RP Univ Texas, Dept Comp Sci, 1 Univ Stn C0500, Austin, TX 78712 USA.
EM dburger@cs.utexas.edu
RI Huh, Jaehyuk/C-1716-2011
CR Gharachorloo K., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P15, DOI 10.1109/ISCA.1990.134503
   Huh J, 2004, ACM SIGPLAN NOTICES, V39, P97, DOI 10.1145/1037187.1024406
   LEBECK AR, 1995, ACM COMP AR, P48, DOI 10.1109/ISCA.1995.524548
   LENOSKI D, 1992, COMPUTER, V25, P63, DOI 10.1109/2.121510
   LEPAK KM, 2002, P 10 INT C ARCH SUPP, P30
   Lipasti MikkoH., 1996, ACM SIGPLAN NOTICES, P138, DOI DOI 10.1145/248209.237173
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   Martin MMK, 2001, INT SYMP MICROARCH, P328, DOI 10.1109/MICRO.2001.991130
   Rajwar R, 2001, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2001.991127
NR 9
TC 4
Z9 4
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2004
VL 24
IS 6
BP 104
EP 109
DI 10.1109/MM.2004.88
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 888HX
UT WOS:000226365900014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Stern, RH
AF Stern, RH
TI Vicarious liability for infringement
SO IEEE MICRO
LA English
DT Article
EM r.stern@computer.org
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2004
VL 24
IS 5
BP 6
EP +
DI 10.1109/MM.2004.6
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 866QX
UT WOS:000224789100002
DA 2024-07-18
ER

PT J
AU Wawrzynek, J
   Diefendorff, K
AF Wawrzynek, J
   Diefendorff, K
TI Hot chips 14 - Innovation in the face of uncertain economics
SO IEEE MICRO
LA English
DT Article
C1 Univ Calif Berkeley, Berkeley, CA 94720 USA.
C3 University of California System; University of California Berkeley
RP Wawrzynek, J (corresponding author), Univ Calif Berkeley, Berkeley, CA 94720 USA.
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2003
VL 23
IS 2
BP 8
EP 11
DI 10.1109/MM.2003.1196110
PG 4
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 670VE
UT WOS:000182429200005
DA 2024-07-18
ER

PT J
AU Brehler, M
   Camphausen, L
   Heidebroek, B
   Krön, D
   Gründer, H
   Camphausen, S
AF Brehler, Marius
   Camphausen, Lucas
   Heidebroek, Benjamin
   Kroen, Dennis
   Gruender, Henri
   Camphausen, Simon
TI Making Machine Learning More Energy Efficient by Bringing It Closer to
   the Sensor
SO IEEE MICRO
LA English
DT Article
AB Processing data close to the sensor on a low-cost, low-power embedded device has the potential to unlock new areas for machine learning (ML). Whether it is possible to deploy such ML applications or not depends on the energy efficiency of the solution. One way to realize lower energy consumption is to bring the application as close as possible to the sensor. We demonstrate the concept of transforming an ML application running near the sensor into a hybrid near-sensor in-sensor application. This approach aims to reduce overall energy consumption and we showcase it using a motion classification example, which can be considered a simpler subproblem of activity recognition. The reduction of energy consumption is achieved by combining a convolutional neural network with a decision tree. Both applications are compared in terms of accuracy and energy consumption, illustrating the benefits of the hybrid approach.
C1 [Brehler, Marius; Camphausen, Lucas; Heidebroek, Benjamin; Kroen, Dennis; Gruender, Henri; Camphausen, Simon] Fraunhofer IML, D-44227 Dortmund, Germany.
RP Brehler, M (corresponding author), Fraunhofer IML, D-44227 Dortmund, Germany.
EM marius.brehler@iml.fraunhofer.de; lucas.camphausen@iml.fraunhofer.de;
   benjamin.heidebroek@ruhr-uni-bochum.de; dennis.kroen@tu-dortmund.de;
   henri.gruender@iml.fraunhofer.de; simon.camphausen@iml.fraunhofer.de
OI Grunder, Henri/0009-0008-3402-2159; Brehler, Marius/0000-0002-5903-8084
FU German Federal Ministry of Education and Research; state of North
   Rhine-Westphalia as part of the Lamarr Institute for Machine Learning
   and Artificial Intelligence
FX This work was supported by the German Federal Ministry of Education and
   Research and the state of North Rhine-Westphalia as part of the Lamarr
   Institute for Machine Learning and Artificial Intelligence.
CR [Anonymous], 2022, Appl. Note AN5392 (Rev 5)
   [Anonymous], 2022, Appl. Note AN5850 (Rev 1)
   Daghero F, 2022, PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, P173, DOI 10.1109/PRIME55000.2022.9816745
   García-Martín E, 2019, J PARALLEL DISTR COM, V134, P75, DOI 10.1016/j.jpdc.2019.07.007
   Gazivoda M, 2022, IEEE SENS J, V22, P8313, DOI 10.1109/JSEN.2022.3162319
   Li P, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P2032, DOI 10.1145/3292500.3330676
   Liu HIC, 2022, IEEE MICRO, V42, P9, DOI 10.1109/MM.2022.3178068
   Loh WY, 2011, WIRES DATA MIN KNOWL, V1, P14, DOI 10.1002/widm.8
   Prakash S, 2023, Arxiv, DOI arXiv:2301.11899
   Warden Pete, 2022, arXiv, DOI 10.48550/ARXIV.2206.03266
   Yang JB, 2015, PROCEEDINGS OF THE TWENTY-FOURTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI), P3995
   Zhou FC, 2020, NAT ELECTRON, V3, P664, DOI 10.1038/s41928-020-00501-9
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2023
VL 43
IS 6
BP 11
EP 18
DI 10.1109/MM.2023.3316348
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DD0Q5
UT WOS:001129980400003
OA hybrid
DA 2024-07-18
ER

PT J
AU Greenstein, S
   Bahar, RI
AF Greenstein, Shane
   Bahar, R. Iris
TI Interview With Ronnie Chatterji, Coordinator for the Creating Helpful
   Incentives to Produce Semiconductors and Science Act
SO IEEE MICRO
LA English
DT Article
DE Interviews
AB This short article prints an interview with Ronnie Chatterji, the CHIPS and Science Act coordinator. It reviews the Act's main provisions, which will shape the work experience of many IEEE members. The interview concentrates on its anticipated impact on the semiconductor industry and the principal economic policy challenges.
C1 [Greenstein, Shane] Harvard Sch Business, Boston, MA 02163 USA.
C3 Harvard University
RP Greenstein, S (corresponding author), Harvard Sch Business, Boston, MA 02163 USA.
EM sgreenstein@hbs.edu; ribahar@mines.edu
RI Bahar, Ruth Iris/JCO-5572-2023
OI Bahar, Ruth Iris/0000-0001-6927-8527; Greenstein,
   Shane/0000-0001-7015-9568
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 98
EP 100
DI 10.1109/MM.2023.3297868
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500014
OA Bronze
DA 2024-07-18
ER

PT J
AU [Anonymous]
AF [Anonymous]
TI Masthead
SO IEEE MICRO
LA English
DT Article
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 1
EP 1
DI 10.1109/MM.2023.3303793
PG 1
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500001
OA Bronze
DA 2024-07-18
ER

PT J
AU Heo, T
   Schatzberg, D
   Newell, A
   Liu, S
   Dhakshinamurthy, S
   Narayanan, I
   Bacik, J
   Mason, C
   Tang, CQ
   Skarlatos, D
AF Heo, Tejun
   Schatzberg, Dan
   Newell, Andrew
   Liu, Song
   Dhakshinamurthy, Saravanan
   Narayanan, Iyswarya
   Bacik, Josef
   Mason, Chris
   Tang, Chunqiang
   Skarlatos, Dimitrios
TI IOCost: Block Input-Output Control for Containers in Datacenters
SO IEEE MICRO
LA English
DT Article
DE Costs; Containers; Quality of service; Performance evaluation;
   Biological system modeling; Planning; Hardware
AB Resource isolation is a requirement in datacenter environments. However, our production experience in Meta's large-scale datacenters shows that existing input-output (IO) control mechanisms for block storage are inadequate in containerized environments. This article presents IOCost, an IO control solution designed for containerized environments that provides scalable, work-conserving, and low-overhead IO control for heterogeneous storage devices and diverse workloads in datacenters. IOCost performs offline profiling to build a device model and uses it to estimate device occupancy of each IO request. To minimize runtime overhead, it separates IO control into a fast per-IO issue path and a slower periodic planning path. A novel work-conserving budget donation algorithm enables containers to dynamically share unused budget. We have deployed IOCost across Meta's datacenters comprising millions of machines, upstreamed IOCost to the Linux kernel, and open sourced our device-profiling tools.
C1 [Heo, Tejun; Schatzberg, Dan; Newell, Andrew; Liu, Song; Dhakshinamurthy, Saravanan; Narayanan, Iyswarya; Bacik, Josef; Mason, Chris; Tang, Chunqiang] Meta Inc, Menlo Pk, CA 94025 USA.
   [Skarlatos, Dimitrios] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Heo, T (corresponding author), Meta Inc, Menlo Pk, CA 94025 USA.
EM htejun@meta.com; dschatzberg@meta.com; andyjnewell@gmail.com;
   songliubraving@meta.com; saravanand@meta.com; inarayanan@meta.com;
   jbacik@meta.com; clm@meta.com; tang@meta.com; dskarlat@cs.cmu.com
OI Narayanan, Iyswarya/0000-0002-7762-4554; D,
   Saravanan/0009-0007-7285-1946
CR [Anonymous], CONF WEIGHT BAS THRO
   [Anonymous], 2010, P 9 USENIX S OP SYST
   Chen F, 2009, PERF E R SI, V37, P181
   Gulati A., 2009, FAST '09: Proccedings of the 7th conference on File and storage technologies, P85
   He J, 2017, PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), P127, DOI 10.1145/3064176.3064187
   Lan Huang, 2004, Performance Evaluation Review, V32, P14, DOI 10.1145/1012888.1005692
   Singh Aameek., 2008, P 2008 ACMIEEE C SUP, P1
   Valente P, 2010, IEEE T COMPUT, V59, P1172, DOI 10.1109/TC.2010.105
   Weiner J, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P609, DOI 10.1145/3503222.3507731
NR 9
TC 1
Z9 1
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 80
EP 87
DI 10.1109/MM.2023.3277783
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700011
DA 2024-07-18
ER

PT J
AU Ravichandran, J
   Na, WT
   Lang, JY
   Yan, MJ
AF Ravichandran, Joseph
   Na, Weon Taek
   Lang, Jay
   Yan, Mengjia
TI PACMAN: Attacking ARM Pointer Authentication With Speculative Execution
SO IEEE MICRO
LA English
DT Article
DE Picture archiving and communication systems; Authentication; Program
   processors; Codes; Software engineering; Microarchitecture; Computer
   crashes
AB Memory corruption vulnerabilities have resulted in numerous exploits and significant damage to computer systems. ARM Pointer Authentication is a memory corruption mitigation that attempts to mitigate these issues by cryptographically signing pointers at runtime. We present PACMAN, a novel attack methodology that can forge correct pointer signatures and bypass the protection of pointer authentication without causing any crashes using microarchitectural side channels. PACMAN removes the primary barrier to conducting control-flow hijacking attacks on a platform protected with pointer authentication. We built two proof-of-concept attacks showing that PACMAN works across privilege levels on the Apple M1 CPU. We have also released a suite of open-source tools to enable the community to perform future research on Apple Silicon devices.
C1 [Ravichandran, Joseph; Na, Weon Taek; Lang, Jay; Yan, Mengjia] MIT, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT)
RP Ravichandran, J (corresponding author), MIT, Cambridge, MA 02139 USA.
EM jravi@mit.edu; weontaek@mit.edu; jaytlang@mit.edu; mengjia@csail.mit.edu
OI Ravichandran, Joseph/0000-0002-5635-8859; Na, Weon
   Taek/0000-0002-1303-2461; Yan, Mengjia/0000-0002-6206-9674
CR [Anonymous], 2017, POINT AUTH ARMV8 3 D
   Canella C, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P249
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   PACMAN Security Vulnerability, 2022, PACMAN SEC VULN
   Roemer R, 2012, ACM T INFORM SYST SE, V15, DOI 10.1145/2133375.2133377
   Szekeres L, 2013, P IEEE S SECUR PRIV, P48, DOI 10.1109/SP.2013.13
NR 7
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 11
EP 18
DI 10.1109/MM.2023.3273189
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700003
OA Green Published
DA 2024-07-18
ER

PT J
AU Im, D
   Park, G
   Li, ZY
   Ryu, J
   Kang, SH
   Han, DHY
   Lee, JS
   Park, W
   Kwon, H
   Yoo, HJ
AF Im, Dongseok
   Park, Gwangtae
   Li, Zhiyong
   Ryu, Junha
   Kang, Sanghoon
   Han, Donghyeon
   Lee, Jinsu
   Park, Wonhoon
   Kwon, Hankyul
   Yoo, Hoi-Jun
TI A Mobile 3-D Object Recognition Processor With Deep-Learning-Based
   Monocular Depth Estimation
SO IEEE MICRO
LA English
DT Article
DE Convolutional neural networks; Three-dimensional displays; Object
   recognition; Hardware; Estimation; Decoding; Data models; Deep learning
AB A 3-D object recognition system is a heavy task that consumes high sensor power and requires complex 3-D data processing. In this article, the proposed processor produces 3-D red, green, blue, and depth (RGB-D) data from an RGB image through a deep learning-based monocular depth estimation, and then its RGB-D data are sporadically calibrated with low-resolution depth data from a low-power depth sensor, lowering the sensor power by 27.3 times. Then, the proposed processor accelerates various convolution operations in the system by integrating the in-out skipping-based bit-slice-level computing processing elements and flexibly allocating workloads considering data properties. Moreover, the point feature (PF) aggregator is designed close to the global memory to support the PF reuse algorithm's data aggregation. Additionally, the window-based search algorithm and its memory management are presented for efficient point processing in the point processing unit. Consequently, the 210-mW and 34-frames-per-second end-to-end 3-D object recognition processor is successfully demonstrated.
C1 [Im, Dongseok; Park, Gwangtae; Li, Zhiyong; Ryu, Junha; Kang, Sanghoon; Han, Donghyeon; Lee, Jinsu; Park, Wonhoon; Kwon, Hankyul; Yoo, Hoi-Jun] Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Im, D (corresponding author), Korea Adv Inst Sci & Technol, Daejeon 34141, South Korea.
EM dsim@kaist.ac.kr; gwangtaepark@kaist.ac.kr; zhiyong_li@kaist.ac.kr;
   junha.ryu@kaist.ac.kr; sanghoon_kang@kaist.ac.kr; hdh4797@kaist.ac.kr;
   jinsulee@kaist.ac.kr; wonhoon.park@kaist.ac.kr; khk0297@kaist.ac.kr;
   hjyoo@kaist.ac.kr
RI Kang, Sang Hoon/M-1488-2016; li, zy/HZM-1892-2023
OI Im, Dongseok/0000-0002-5856-8921; Li, Zhiyong/0000-0002-0436-6670; Park,
   Gwangtae/0000-0002-9132-0311; Ryu, Junha/0000-0001-8147-3085; Han,
   Donghyeon/0000-0002-5212-2072
CR Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Bian JW, 2019, ADV NEUR IN, V32
   Dongseok Im, 2022, 2022 IEEE International Solid- State Circuits Conference (ISSCC), P510, DOI 10.1109/ISSCC42614.2022.9731699
   Gao HB, 2018, IEEE T IND INFORM, V14, P4224, DOI 10.1109/TII.2018.2822828
   Im D, 2020, SYMP VLSI CIRCUITS, DOI 10.1109/vlsicircuits18222.2020.9162895
   intelrealsense, INT REALS LIDAR CAM
   Kim S, 2022, PHYSIOTHER THEOR PR, V38, P2531, DOI 10.1080/09593985.2021.1946871
   Lu H, 2021, INT SYMP MICROARCH, P963, DOI 10.1145/3466752.3480123
   Nishimura Mark, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12366), P139, DOI 10.1007/978-3-030-58589-1_9
   Qi CR, 2019, IEEE I CONF COMP VIS, P9276, DOI 10.1109/ICCV.2019.00937
   Sharify S, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P304, DOI 10.1145/3307650.3322255
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Song SR, 2015, PROC CVPR IEEE, P567, DOI 10.1109/CVPR.2015.7298655
NR 13
TC 0
Z9 0
U1 2
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2023
VL 43
IS 3
BP 74
EP 82
DI 10.1109/MM.2023.3255502
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K5QD7
UT WOS:001016976600010
DA 2024-07-18
ER

PT J
AU Das Sharma, D
AF Das Sharma, Debendra
TI Novel Composable and Scaleout Architectures Using Compute Express Link
SO IEEE MICRO
LA English
DT Article
DE Protocols; Semantics; Computer architecture; Servers; Performance
   evaluation; Bandwidth; Standards
AB Compute Express Link (CXL) is an open industry standard interconnect offering caching and memory semantics on top of PCI-Express. In addition to providing high-bandwidth and low-latency connectivity between host processor and accelerators, smart network interface card, and memory expansion devices, it also enables resource pooling across multiple systems for scalable, power-efficient, and cost-effective computing. This article delves into a novel composable and scaleout architecture to enable large-scale systems at rack level and beyond with pooled and shared heterogeneous memory and heterogenous compute resources using CXL interconnect.
C1 [Das Sharma, Debendra] Intel Corp, Data Platforms & AI Grp, Santa Clara, CA 95052 USA.
C3 Intel Corporation
RP Das Sharma, D (corresponding author), Intel Corp, Data Platforms & AI Grp, Santa Clara, CA 95052 USA.
EM debendra.das.sharma@intel.com
OI Das Sharma, Debendra/0000-0003-1530-7788
CR Al Maruf H, 2023, Arxiv, DOI arXiv:2206.02878
   brighttalk, 2020, PLDA
   CHEN PM, 1994, ACM COMPUT SURV, V26, P145, DOI 10.1145/176979.176981
   CXL Consortium, 2019, Compute Express Link 1.1 Specification
   CXL Consortium, 2022, Compute Express Link 3.0 Specification
   CXL Consortium, 2020, Compute Express Link 2.0 Specification
   Das Sharma D, 2022, SYMP HI PER INT, P5, DOI 10.1109/HOTI55740.2022.00017
   Das Sharma D, 2021, IEEE MICRO, V41, P23, DOI 10.1109/MM.2020.3039925
   Li H., 2023, ASPLOS 23
   Microchip Inc, 2020, XPRESSCONNECTTM PCIE
   Papazian Irma Esmer, 2020, 2020 IEEE Hot Chips 32 Symposium (HCS), DOI 10.1109/HCS49909.2020.9220434
   Parade Inc, 2022, PS8926A PCI EXPR GEN
   PCI-SIG, 2022, PCI EXPRESS BASE SPE
   Sharma D. D., 2022, CISC VIS NETW IND GL
   Sharma D. D., 2020, CISC VIS NETW IND GL
   Sharma D. D., 2022, FLASH MEM SUMM
   Sharma D. D., 2021, OPEN FABRICS ALLIANC
   Sharma D. D., 2021, IEEE HOT INTERCONNEC
   Sharma DD, 2022, IEEE MICRO, V42, P37, DOI 10.1109/MM.2021.3137807
   Sharma DebendraDas., 2019, Compute Express Link
NR 20
TC 2
Z9 2
U1 4
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 9
EP 19
DI 10.1109/MM.2023.3235972
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9WT2
UT WOS:000965343700001
DA 2024-07-18
ER

PT J
AU Sugawara, Y
   Chen, D
   Haring, RA
   Kayi, A
   Ratzlaff, E
   Senger, RM
   Sugavanam, K
   Bellofatto, R
   Nathanson, B
   Stunkel, C
AF Sugawara, Yutaka
   Chen, Dong
   Haring, Ruud A.
   Kayi, Abdullah
   Ratzlaff, Eugene
   Senger, Robert M.
   Sugavanam, Krishnan
   Bellofatto, Ralph
   Nathanson, Ben J.
   Stunkel, Craig
TI Data Movement Accelerator Engines on a Prototype Power10 Processor
SO IEEE MICRO
LA English
DT Article
DE Accelerators; Prototypes; Engines; System-on-chip; Memory management;
   Hardware
AB This article presents the design and implementation of active messaging engines (AMEs) on an IBM Power10 prototype chip. AMEs are tiny, simple, but fully programmable 64-bit processors, for offloading operations related to data movement. AMEs can offload the execution flow of the message passing interface and other messaging stacks from the host central processing unit, enabling truly asynchronous progress to overlap computation and communication. The AMEs are implemented as onboard OpenCAPI-compliant accelerators, leveraging existing OpenCAPI infrastructure. As realized in a 7-nm technology, each AME takes 0.034 mm2 of silicon area and 4.1 mW of power. AME performance is evaluated across several contiguous and noncontiguous memory copy scenarios. AMEs can perform up to the bandwidth limit of their access path to the main memory (32 GB/s) and incur a per-request overhead of about 600 ns. These results indicate that AMEs will confer advantages to general messaging libraries for processing, sending, and receiving on-node and off-node messages.
C1 [Sugawara, Yutaka; Haring, Ruud A.; Ratzlaff, Eugene; Senger, Robert M.; Sugavanam, Krishnan; Nathanson, Ben J.] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   [Chen, Dong] IBM TJ Watson Res Ctr, Hybrid Cloud Syst & Modeling Dept, Yorktown Hts, NY 10598 USA.
   [Kayi, Abdullah] IBM TJ Watson Res Ctr, Cloud Infrastruct Res Grp, Yorktown Hts, NY 10598 USA.
   [Bellofatto, Ralph] Roivant Sci, Boston, MA 02210 USA.
   [Stunkel, Craig] NVIDIA, HPC Networking, St Louis, MO 63108 USA.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM)
RP Sugawara, Y (corresponding author), IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
EM ysugawa@us.ibm.com; chendong@us.ibm.com; ruud@us.ibm.com;
   kayi@us.ibm.com; ratzlaff@us.ibm.com; rmsenger@us.ibm.com;
   sugavana@us.ibm.com; ralph.bellofatto@gmail.com; ben.isca@bigriver.xyz;
   cstunkel@nvidia.com
OI Stunkel, Craig/0000-0002-8265-933X
FU Lawrence Livermore National Laboratory on behalf of the U.S. Department
   of Energy, under Lawrence Livermore National Laboratory [B621073]
FX The authors would like to thank the IBM Systems Group: John Irish, Ken
   Valk, Nick Ollerich, Elizabeth A McGlone, Laura Hengel, Dottie Thelen,
   Jim Mikos, Steve McJunkin, David Wood, Paul Schardt, Nirmal Madduluri,
   Carrie Herbst, Rachel Chadwick, Rachel Mertz, Christopher Sabotta, Aaron
   Brown, Brian Crone, Gay Eastman, Sam Thomas, Bart Blaner, Derrick
   Kirkpatrick, Shakti Kapoor, Doowon Lee, Jayaprakash Udhayakumar, Kevin
   Reick, Jenny Huyng, Joe McGill, and Joachim Fenkes. This work was
   supported in part by the Lawrence Livermore National Laboratory on
   behalf of the U.S. Department of Energy, under Lawrence Livermore
   National Laboratory Subcontract B621073.
CR Chen D, 2012, IEEE MICRO, V32, P32, DOI 10.1109/MM.2011.96
   CXLTM Consortium, COMP EXPR LINK BREAK
   Hoefler T, 2008, IEEE INT C CL COMP, P213, DOI 10.1109/CLUSTR.2008.4663774
   Intel Corporation, INT I O ACC TECHN
   Message Passing Interface Forum, 2021, MPI MESS PASS INT ST
   OpenCAPI Consortium, OPENCAPI 4 0 T LAYER
   OpenPOWER Foundation, POW ISATM VERS 3 1
   Pollack FJ, 1999, INT SYMP MICROARCH, P2
   Thompto BW, 2021, CONF PROC INT SYMP C, P29, DOI 10.1109/ISCA52012.2021.00012
   Van der Wijngaart RF, 2016, LECT NOTES COMPUT SC, V9697, P321, DOI 10.1007/978-3-319-41321-1_17
   VONEICKEN T, 1992, ACM COMP AR, V20, P256, DOI 10.1145/146628.140382
   Wagner A, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, P205, DOI 10.1109/CLUSTR.2004.1392618
NR 12
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2023
VL 43
IS 1
BP 67
EP 75
DI 10.1109/MM.2022.3193949
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8R9FX
UT WOS:000928193400012
DA 2024-07-18
ER

PT J
AU Ponzina, F
   Machetti, S
   Rios, M
   Denkinger, BW
   Levisse, A
   Ansaloni, G
   Peon-Quiros, M
   Atienza, D
AF Ponzina, Flavio
   Machetti, Simone
   Rios, Marco
   Denkinger, Benoit Walter
   Levisse, Alexandre
   Ansaloni, Giovanni
   Peon-Quiros, Miguel
   Atienza, David
TI A Hardware/Software Co-Design Vision for Deep Learning at the Edge
SO IEEE MICRO
LA English
DT Article
DE Optimization; Quantization (signal); Convolutional neural networks;
   Hardware; In-memory computing; Edge computing; Robustness; Artificial
   intelligence; Deep learning
AB The growing popularity of edgeAI requires novel solutions to support the deployment of compute-intense algorithms in embedded devices. In this article, we advocate for a holistic approach, where application-level transformations are jointly conceived with dedicated hardware platforms. We embody such a stance in a strategy that employs ensemble-based algorithmic transformations to increase robustness and accuracy in convolutional neural networks, enabling the aggressive quantization of weights and activations. Opportunities offered by algorithmic optimizations are then harnessed in domain-specific hardware solutions, such as the use of multiple ultra-low-power processing cores, the provision of shared acceleration resources, the presence of independently power-managed memory banks, and voltage scaling to ultra-low levels, greatly reducing (up to 60% in our experiments) energy requirements. Furthermore, we show that aggressive quantization schemes can be leveraged to perform efficient computations directly in memory banks, adopting in-memory computing solutions. We showcase that the combination of parallel in-memory execution and aggressive quantization leads to more than 70% energy and latency gains compared to baseline implementations.
C1 [Ponzina, Flavio; Rios, Marco; Denkinger, Benoit Walter; Ansaloni, Giovanni] Ecole Polytech Fed Lausanne EPFL, Embedded Syst Lab, CH-1015 Lausanne, Switzerland.
   [Machetti, Simone] Ecole Polytech Fed Lausanne EPFL, Embedded Syst Lab, Elect Engn, CH-1015 Lausanne, Switzerland.
   [Levisse, Alexandre] Ecole Polytech Fed Lausanne EPFL, Embedded Syst Lab, Swiss Fed Inst Technol Lausanne, CH-1015 Lausanne, Switzerland.
   [Peon-Quiros, Miguel; Atienza, David] Ecole Polytech Fed Lausanne EPFL, CH-1015 Lausanne, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Swiss Federal Institutes of Technology Domain;
   Ecole Polytechnique Federale de Lausanne; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne; Swiss
   Federal Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne
RP Ponzina, F (corresponding author), Ecole Polytech Fed Lausanne EPFL, Embedded Syst Lab, CH-1015 Lausanne, Switzerland.
EM flavio.ponzina@epfl.ch; simone.machetti@epfl.ch; marco.rios@epfl.ch;
   benoit.denkinger@epfl.ch; alexandre.levisse@epfl.ch
RI Peón Quirós, Miguel/IVV-7666-2023; Alonso, David Atienza/F-3964-2011;
   Ponzina, Flavio/KFB-3676-2024
OI Alonso, David Atienza/0000-0001-9536-4947; Rios, Marco
   Antonio/0000-0001-8251-6390; Peon-Quiros, Miguel/0000-0002-5760-090X;
   Denkinger, Benoit/0000-0002-1959-2013; Levisse,
   Alexandre/0000-0002-8984-9793; Ponzina, Flavio/0000-0002-9662-498X;
   Ansaloni, Giovanni/0000-0002-8940-3775; Machetti,
   Simone/0000-0002-2887-5031
FU ERC Consolidator Grant COMPUSAPIEN project [725657]; EC H2020 WiPLASH
   project [863337]; EC H2020 FVLLMONTI project [101016776]; Swiss NSF
   ML-Edge project [200020_182009]; Swiss National Science Foundation (SNF)
   [200020_182009] Funding Source: Swiss National Science Foundation (SNF)
FX This work was supported by the ERC Consolidator Grant COMPUSAPIEN (GA
   No. 725657), the EC H2020 WiPLASH (GA No. 863337), the EC H2020
   FVLLMONTI (GA No. 101016776), and the Swiss NSF ML-Edge (GA No.
   200020_182009) projects.
CR Bianco S, 2018, IEEE ACCESS, V6, P64270, DOI 10.1109/ACCESS.2018.2877890
   Darkside, 2021, US
   De Giovanni E, 2020, IEEE T COMPUT AID D, V39, P3821, DOI 10.1109/TCAD.2020.3012652
   Denkinger BW, 2020, IEEE DES TEST, V37, P84, DOI 10.1109/MDAT.2019.2947282
   Duch L, 2017, IEEE T CIRCUITS-I, V64, P2448, DOI 10.1109/TCSI.2017.2701499
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gautschi M, 2017, IEEE T VLSI SYST, V25, P2700, DOI 10.1109/TVLSI.2017.2654506
   Ponzina F, 2021, IEEE COMP SOC ANN, P164, DOI 10.1109/ISVLSI51109.2021.00039
   Ponzina F, 2021, IEEE T COMPUT, V70, P1199, DOI 10.1109/TC.2021.3061086
   Pullini A, 2019, IEEE J SOLID-ST CIRC, V54, P1970, DOI 10.1109/JSSC.2019.2912307
   Schiavone PD, 2017, INT WORKS POW TIM
   Simon WA, 2020, IEEE T COMPUT, V69, P1349, DOI 10.1109/TC.2020.2972528
NR 12
TC 1
Z9 1
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 48
EP 54
DI 10.1109/MM.2022.3195617
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600014
OA hybrid
DA 2024-07-18
ER

PT J
AU Shiri, A
   Navardi, M
   Manjunath, T
   Waytowich, NR
   Mohsenin, T
AF Shiri, Aidin
   Navardi, Mozhgan
   Manjunath, Tejaswini
   Waytowich, Nicholas R.
   Mohsenin, Tinoosh
TI Efficient Language-Guided Reinforcement Learning for
   Resource-Constrained Autonomous Systems
SO IEEE MICRO
LA English
DT Article
DE Autonomous systems; Drones; Energy efficiency; Navigation; Atmospheric
   modeling; Reinforcement learning; Image processing; Reinforcement
   learning; Power demand; Power measurement; Computational modeling;
   Memory management
AB In this article, we propose an energy-efficient architecture, which is designed to receive both images and text inputs as a step toward designing reinforcement learning agents that can understand human language and act in real-world environments. We evaluate our proposed method on three different software environments and a low power drone named Crazyflie to navigate toward specified goals and avoid obstacles successfully. To find the most efficient language-guided reinforcement learning model, we implemented the model with various configurations of image input sizes and text instruction sizes on the Crazyflie drone GAP8, which consists of eight reduced instruction set computer-V cores. The task completion success rate and onboard power consumption, latency, and memory usage of GAP8 are measured and compared with Jetson TX2 ARM central processing unit and Raspberry Pi 4. The results show that by decreasing 20% of input image size we achieve up to 78% energy improvement while achieving an 82% task completion success rate.
C1 [Shiri, Aidin; Navardi, Mozhgan; Manjunath, Tejaswini; Mohsenin, Tinoosh] Univ Maryland Baltimore Cty, Baltimore, MD 21250 USA.
   [Waytowich, Nicholas R.] US Army, Res Lab, Adelphi, MD 20783 USA.
C3 University System of Maryland; University of Maryland Baltimore County;
   United States Department of Defense; US Army Research, Development &
   Engineering Command (RDECOM); US Army Research Laboratory (ARL)
RP Shiri, A (corresponding author), Univ Maryland Baltimore Cty, Baltimore, MD 21250 USA.
OI Manjunath, Tejaswini/0000-0001-9690-5047
CR Blukis V, 2019, Arxiv, DOI arXiv:1910.09664
   Chevalier-Boisvert M., 2018, MINIMALISTIC GRIDWOR
   Christiano PF, 2017, ADV NEUR IN, V30
   Johannink T, 2019, IEEE INT CONF ROBOT, P6023, DOI [10.1109/icra.2019.8794127, 10.1109/ICRA.2019.8794127]
   Krishnan S, 2021, MACH LEARN, V110, P2501, DOI 10.1007/s10994-021-06006-6
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Hermann KM, 2017, Arxiv, DOI arXiv:1706.06551
   Palossi D, 2019, IEEE INTERNET THINGS, V6, P8357, DOI 10.1109/JIOT.2019.2917066
   Schulman J, 2017, Arxiv, DOI arXiv:1707.06347
   Shiri Aidin, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P131, DOI 10.1145/3386263.3407652
   Pham HX, 2018, Arxiv, DOI arXiv:1801.05086
NR 11
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 107
EP 114
DI 10.1109/MM.2022.3199686
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600024
OA Green Published
DA 2024-07-18
ER

PT J
AU Pothukuchi, RP
   Pothukuchi, SY
   Voulgaris, PG
   Schwing, A
   Torrellas, J
AF Pothukuchi, Raghavendra Pradyumna
   Pothukuchi, Sweta Yamini
   Voulgaris, Petros G.
   Schwing, Alexander
   Torrellas, Josep
TI Maya: Using Formal Control to Obfuscate Power Side Channels
SO IEEE MICRO
LA English
DT Article
DE Generators; Hardware; Power measurement; Browsers; Temperature
   measurement; Software; Pipelines
AB The security of computers is at risk because of information leaking through their power consumption. Attackers can use advanced signal measurement and analysis to recover sensitive data from this side channel. To address this problem, this article presents Maya, a simple and effective defense against power side channels. The idea is to use formal control to re-shape the power dissipated by a computer in an application-transparent manner-preventing attackers from learning any information about the applications that are running. With formal control, a controller can reliably keep power consumption close to a desired target function even when runtime conditions change unpredictably. By selecting the target function intelligently, the controller can make power to follow any desired shape, appearing to carry activity information which, in reality, is unrelated to the application. Maya can be implemented in privileged software, firmware and hardware. We implement Maya on three machines using only privileged threads against machine learning based attacks, and show its effectiveness and ease of deployment. Maya has already thwarted a newly developed remote power attack.
C1 [Pothukuchi, Raghavendra Pradyumna] Yale Univ, New Haven, CT 06511 USA.
   [Pothukuchi, Sweta Yamini; Schwing, Alexander; Torrellas, Josep] Univ Illinois, Urbana, IL 61801 USA.
   [Voulgaris, Petros G.] Univ Nevada, Reno, NV 89557 USA.
C3 Yale University; University of Illinois System; University of Illinois
   Urbana-Champaign; Nevada System of Higher Education (NSHE); University
   of Nevada Reno
RP Pothukuchi, RP (corresponding author), Yale Univ, New Haven, CT 06511 USA.
EM raghay.pothukuchi@yale.edu; sweta.yamini@gmail.com; pvoulgaris@unr.edu;
   aschwing@illinois.edu; torrella@illinois.edu
OI Pothukuchi, Raghavendra Pradyumna/0000-0003-0109-7417; voulgaris,
   petros/0000-0002-2965-3246
CR Avirneni NDP, 2014, IEEE T COMPUT, V63, P1408, DOI 10.1109/TC.2013.9
   Giechaskiel I, 2020, P IEEE S SECUR PRIV, P1728, DOI 10.1109/SP40000.2020.00070
   Gu R., 2020, ARXIV200910568
   Kocher P, 2011, J CRYPTOGR ENG, V1, P5, DOI 10.1007/s13389-011-0006-y
   Lifshits Pavel, 2018, Proceedings on Privacy Enhancing Technologies, V2018, P141, DOI 10.1515/popets-2018-0036
   Lipp Moritz, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P355, DOI 10.1109/SP40001.2021.00063
   Masti RJ, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P865
   Pothukuchi RP, 2018, CONF PROC INT SYMP C, P505, DOI 10.1109/ISCA.2018.00049
   Pothukuchi RP, 2016, CONF PROC INT SYMP C, P658, DOI 10.1109/ISCA.2016.63
   Shao ZH, 2022, POLYCYCL AROMAT COMP, V42, P475, DOI 10.1080/10406638.2020.1743329
   SKOGESTAD S., 2001, Multivariable Feedback Control-Analysis and Design
   Zhou Y, 2017, INT S HIGH PERF COMP, P337, DOI 10.1109/HPCA.2017.36
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 48
EP 58
DI 10.1109/MM.2022.3166886
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P5ZY
UT WOS:000819820000002
OA hybrid
DA 2024-07-18
ER

PT J
AU Camarero, C
   Martinez, C
   Beivide, R
AF Camarero, Cristobal
   Martinez, Carmen
   Beivide, Ramon
TI Polarized Routing for Large Interconnection Networks
SO IEEE MICRO
LA English
DT Article
DE Routing protocols; Network topology; Backtracking; Servers; Throughput;
   Supercomputers; Multiprocessor interconnection
AB Supercomputers and datacenters comprise hundreds of thousands of servers. Different network topologies have been proposed to attain such a high scalability, from flattened Butterfly and Dragonfly to the most disruptive Jellyfish, which is based on a random graph. The routing problem on such networks remains a challenge that can be tackled either as a topology-aware solution or with an agnostic approach. The case of random networks is a very special one since no a priori topological clues can be exploited. In this article, we introduce the polarized routing algorithm, an adaptive nonminimal hop-by-hop mechanism that can be used in most of topologies, including Jellyfish. Polarized routing follows two design criteria: a source-destination symmetry in the routes and avoiding backtracking. Experimental evaluation proves that polarized routing not only outperforms other routings in random graphs but also attains the best performance provided by ad hoc solutions for specific outstanding low-diameter interconnection networks.
C1 [Camarero, Cristobal; Martinez, Carmen; Beivide, Ramon] Univ Cantabria, Santander 39005, Spain.
C3 Universidad de Cantabria
RP Camarero, C (corresponding author), Univ Cantabria, Santander 39005, Spain.
EM cristobal.camarero@unican.es; carmen.martinez@unican.es;
   ramon.beivide@unican.es
FU Spanish Ministry of Science and Innovation [PID2019-105660RB-C22,
   FJCI-2017-31643]
FX This work was supported by the Spanish Ministry of Science and
   Innovation under Contracts PID2019-105660RB-C22 and FJCI-2017-31643.
   Simulations were performed in the Altamira supercomputer, a node of the
   Spanish Supercomputing Network.
CR Ahn JH, 2009, C HIGH PERFORMANCE C
   Besta M, 2014, INT CONF HIGH PERFOR, P348, DOI 10.1109/SC.2014.34
NR 2
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 61
EP 67
DI 10.1109/MM.2021.3139392
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500019
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Elthakeb, AT
   Pilligundla, P
   Mireshghallah, F
   Yazdanbakhsh, A
   Esmaeilzadeh, H
AF Elthakeb, Ahmed T.
   Pilligundla, Prannoy
   Mireshghallah, Fatemehsadat
   Yazdanbakhsh, Amir
   Esmaeilzadeh, Hadi
TI ReLeQ : A Reinforcement Learning Approach for Automatic Deep
   Quantization of Neural Networks
SO IEEE MICRO
LA English
DT Article
DE Quantization (signal); Training; Optimization; Space exploration;
   Convergence; Biological neural networks; Learning (artificial
   intelligence); Neural networks; quantization; autoML
AB Deep Quantization (below eight bits) can significantly reduce the DNN computation and storage by decreasing the bitwidth of network encodings. However, without arduous manual effort, this deep quantization can lead to significant accuracy loss, leaving it in a position of questionable utility. We propose a systematic approach to tackle this problem, by automating the process of discovering the bitwidths through an end-to-end deep reinforcement learning framework (RELEQ). This framework utilizes the sample efficiency of proximal policy optimization to explore the exponentially large space of possible assignment of the bitwidths to the layers. We show how RELEQ can balance speed and quality, and provide a heterogeneous bitwidth assignment for quantization of a large variety of deep networks with minimal accuracy loss (<= 0.3% loss) while minimizing the computation and storage costs. With these DNNs, RELEQ enables conventional hardware and custom DNN accelerator to achieve 2.2x speedup over 8-bit execution.
C1 [Elthakeb, Ahmed T.; Pilligundla, Prannoy; Mireshghallah, Fatemehsadat; Esmaeilzadeh, Hadi] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Yazdanbakhsh, Amir] Google Brain, Mountain View, CA USA.
C3 University of California System; University of California San Diego;
   Google Incorporated
RP Elthakeb, AT (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.
EM ahmed.t.althakeb@gmail.com
RI Yazdanbakhsh, Amir/AFK-5828-2022; Yazdanbakhsh, Amir/AAG-4226-2022
OI Esmaeilzadeh, Hadi/0000-0002-8548-1039; Yazdanbakhsh,
   Amir/0000-0001-8199-7671
FU National Science Foundation (NSF) [1703812, 1609823, 1553192];
   Semiconductor Research Corporation (SRC) [2019-SD-2884]; Air Force
   Office of Scientific Research (AFOSR) Young Investigator Program (YIP)
   [FA9550-17-1-0274]; National Institute of Health (NIH) [R01EB028350];
   Air Force Research Laboratory (AFRL); Defense Advanced Research Project
   Agency (DARPA) [FA8650-20-2-7009, HR0011-18-C-0020]; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1553192] Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation (NSF)
   under Awards CN#1703812, ECCS#1609823, CCF#1553192; in part by the
   Semiconductor Research Corporation (SRC) under Contract #2019-SD-2884;
   in part by the Air Force Office of Scientific Research (AFOSR) Young
   Investigator Program (YIP) under Award #FA9550-17-1-0274; in part by the
   National Institute of Health (NIH) under Award #R01EB028350; in part by
   the Air Force Research Laboratory (AFRL) and the Defense Advanced
   Research Project Agency (DARPA) under Agreement #FA8650-20-2-7009 and
   #HR0011-18-C-0020; and in part by gifts from Microsoft, Google,
   Qualcomm, Xilinx. The U.S. Government is authorized to reproduce and
   distribute reprints for Governmental purposes notwithstanding any
   copyright notation thereon. The views and conclusions contained herein
   are those of the authors and should not be interpreted as necessarily
   representing the official policies or endorsements, either expressed or
   implied, of Microsoft, Google, Qualcomm, Xilinx, SRC, NSF, AFSOR, NIH,
   AFRL, DARPA or the U.S. Government.
CR [Anonymous], 2015, NATURE, DOI [DOI 10.1038/NATURE14539, 10.1038/nature14539]
   [Anonymous], 2017, P ICLR
   [Anonymous], 2016, CORR
   Chen T., 2017, ARXIV180204799
   Judd P, 2016, INT SYMP MICROARCH
   Mishra A. K., 2018, P ICLR
   Schulman J., 2017, PREPRINT
   Ye S., 2018, CoRR
   Zoph B., 2016, INT C LEARN REPR
NR 9
TC 20
Z9 20
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2020
VL 40
IS 5
BP 37
EP 44
DI 10.1109/MM.2020.3009475
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NM0IW
UT WOS:000567789900006
PM 34413565
OA Green Accepted, hybrid
DA 2024-07-18
ER

PT J
AU Gan, Y
   Zhang, YQ
   Cheng, DL
   Shetty, A
   Rathi, P
   Katarki, N
   Bruno, A
   Hu, J
   Ritchken, B
   Jackson, B
   Hu, K
   Pancholi, M
   He, Y
   Clancy, B
   Colen, C
   Wen, FK
   Leung, C
   Wang, SY
   Zaruvinsky, L
   Espinosa, M
   Lin, R
   Liu, ZL
   Padilla, J
   Delimitrou, C
AF Gan, Yu
   Zhang, Yanqi
   Cheng, Dailun
   Shetty, Ankitha
   Rathi, Priyal
   Katarki, Nayan
   Bruno, Ariana
   Hu, Justin
   Ritchken, Brian
   Jackson, Brendon
   Hu, Kelvin
   Pancholi, Meghna
   He, Yuan
   Clancy, Brett
   Colen, Chris
   Wen, Fukang
   Leung, Catherine
   Wang, Siyuan
   Zaruvinsky, Leon
   Espinosa, Mateo
   Lin, Rick
   Liu, Zhongling
   Padilla, Jake
   Delimitrou, Christina
TI Unveiling the Hardware and Software Implications of Microservices in
   Cloud and Edge Systems
SO IEEE MICRO
LA English
DT Article
DE Cloud computing; Motion pictures; Social networking (online); Open
   source software; Media; Hardware
ID RESOURCE-EFFICIENT
AB Cloud services progressively shift from monolithic applications to complex graphs of loosely-coupled microservices. This article aims at understanding the implications microservices have across the system stack, from hardware acceleration and server design, to operating systems and networking, cluster management, and programming frameworks. Toward this effort, we have designed an open-sourced DeathstarBench, a benchmark suite for interactive microservices that is both representative and extensible.
C1 [Gan, Yu; Zhang, Yanqi] Cornell Univ, Sch Elect & Comp Engn, Cloud Comp & Root Cause Anal Interact Microserv, Ithaca, NY 14853 USA.
   [Cheng, Dailun; Katarki, Nayan; Bruno, Ariana; Ritchken, Brian; Jackson, Brendon; He, Yuan; Lin, Rick; Liu, Zhongling] Cornell Univ, Sch Elect & Comp Engn, Ithaca, NY 14853 USA.
   [Shetty, Ankitha; Rathi, Priyal; Hu, Justin; Hu, Kelvin; Pancholi, Meghna; Clancy, Brett; Colen, Chris; Wen, Fukang; Leung, Catherine; Wang, Siyuan; Zaruvinsky, Leon; Espinosa, Mateo; Padilla, Jake] Cornell Univ, Sch Comp Sci, Ithaca, NY 14853 USA.
   [Delimitrou, Christina] Cornell Univ, Sch Elect & Comp Engn, Comp Architecture & Distributed Syst, Ithaca, NY 14853 USA.
C3 Cornell University; Cornell University; Cornell University; Cornell
   University
RP Gan, Y (corresponding author), Cornell Univ, Sch Elect & Comp Engn, Cloud Comp & Root Cause Anal Interact Microserv, Ithaca, NY 14853 USA.; Gan, Y (corresponding author), Cornell Univ, Sch Elect & Comp Engn, Ithaca, NY 14853 USA.
EM yg397@cornell.edu; yz2297@cornell.edu; dc924@cornell.edu;
   aas394@cornell.edu; pr348@cornell.edu; nk646@cornell.edu;
   amb633@cornell.edu; jh2625@cornell.edu; bjr96@cornell.edu;
   btj28@cornell.edu; sh2442@cornell.edu; mp832@cornell.edu;
   yh772@cornell.edu; bjc265@cornell.edu; cdc99@cornell.edu;
   fw224@cornell.edu; chl66@cornell.edu; sw884@cornell.edu;
   laz37@cornell.edu; me326@cornell.edu; cl2545@cornell.edu;
   zl682@cornell.edu; jsp264@cornell.edu; delimitrou@cornell.edu
RI Gan, Yu/ADM-3649-2022
OI Gan, Yu/0000-0003-2697-9950; Espinosa Zarlenga,
   Mateo/0009-0006-7333-5727
FU NSF CAREER award; NSF [CNS-1422088]; Google Faculty Research Award;
   Alfred P. Sloan Foundation Fellowship; Facebook Faculty Research Award;
   John and Norma Balen Sesquicentennial Faculty Fellowship
FX We sincerely thank C. Kozyrakis, D. Sanchez, D. Lo, as well as the
   academic and industrial users of the benchmark suite, and the anonymous
   reviewers for their feedback on earlier versions of this article. This
   work was supported in part by an NSF CAREER award, in part by NSF grant
   CNS-1422088, in part by a Google Faculty Research Award, in part by a
   Alfred P. Sloan Foundation Fellowship, in part by a Facebook Faculty
   Research Award, in part by a John and Norma Balen Sesquicentennial
   Faculty Fellowship, and in part by generous donations from Google
   Compute Engine, Windows Azure, and Amazon EC2.
CR [Anonymous], 2016, EVOLUTION MICROSERVI
   Barroso L. A., 2018, SYNTHESIS LECT COMPU, V3rd
   Chen S, 2017, I S WORKL CHAR PROC, P125, DOI 10.1109/IISWC.2017.8167770
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   Delimitrou C, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P599, DOI 10.1145/3037697.3037703
   Delimitrou C, 2016, ACM SIGPLAN NOTICES, V51, P473, DOI 10.1145/2954679.2872365
   Delimitrou C, 2014, ACM SIGPLAN NOTICES, V49, P127, DOI 10.1145/2541940.2541941
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Firestone D, 2018, PROCEEDINGS OF THE 15TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI'18), P51
   Gan Y, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P3, DOI 10.1145/3297858.3304013
   Lo D, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P450, DOI 10.1145/2749469.2749475
NR 11
TC 5
Z9 8
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 10
EP 19
DI 10.1109/MM.2020.2985960
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100003
DA 2024-07-18
ER

PT J
AU Yu, JY
   Hsiung, L
   El Hajj, M
   Fletcher, CW
AF Yu, Jiyong
   Hsiung, Lucas
   El Hajj, Mohamad
   Fletcher, Christopher W.
TI Creating Foundations for Secure Microarchitectures With Data-Oblivious
   ISA Extensions
SO IEEE MICRO
LA English
DT Article
DE Microarchitecture; Security; Latches; Hardware; Optimization; Timing;
   Privacy
AB It is not possible to write microarchitectural side channel-free code on commercial processors today. Even when we try, the resulting code is low performance. This article's goal is to lay an ISA-level foundation, called a Data-Oblivious ISA (OISA) extension, to address these problems. The key idea with an OISA is to explicitly but abstractly specify security policy, so that the policy can be decoupled from the microarchitecture and even the threat model. Analogous to a traditional ISA, this enables an OISA to serve as a portable security-centric abstraction for software while enabling security-aware implementation and optimization flexibility for hardware. The article starts by giving a deep-dive in OISA principles and formal definitions underpinning OISA security. We also provide a concrete OISA built on top of RISC-V, an implementation prototype on the RISC-V BOOM microarchitecture, a formal analysis and security argument, and finally extensive performance evaluation on a range of data-oblivious benchmarks.
C1 [Yu, Jiyong; El Hajj, Mohamad; Fletcher, Christopher W.] Univ Illinois, Urbana, IL 61801 USA.
   [Hsiung, Lucas] SciFive, San Francisco, CA USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Yu, JY (corresponding author), Univ Illinois, Urbana, IL 61801 USA.
EM jiyongy2@illinois.edu; lucas.hsiung@sifive.com; melhajj2@illinois.edu;
   cwfletch@illinois.edu
OI Yu, Jiyong/0000-0002-9150-0662
CR Andrysco M, 2015, P IEEE S SECUR PRIV, P623, DOI 10.1109/SP.2015.44
   Aldaya AC, 2019, P IEEE S SECUR PRIV, P870, DOI 10.1109/SP.2019.00066
   Celio C., 2017, Technical ReBOOM v2: an opensource outoforder RISCV port UCB/EECS-2017-157
   DENNING DE, 1976, COMMUN ACM, V19, P236, DOI 10.1145/360051.360056
   Evtyushkin D, 2018, ACM SIGPLAN NOTICES, V53, P693, DOI [10.1145/3173162.3173204, 10.1145/3296957.3173204]
   Ferraiuolo A, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1583, DOI 10.1145/3243734.3243743
   Goldreich O, 1996, J ACM, V43, P431, DOI 10.1145/233551.233553
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Sasy S, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23239
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Wang ZH, 2007, CONF PROC INT SYMP C, P494, DOI 10.1145/1273440.1250723
   Yu JY, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P954, DOI 10.1145/3352460.3358274
NR 12
TC 0
Z9 2
U1 2
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 99
EP 107
DI 10.1109/MM.2020.2985366
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100013
OA hybrid
DA 2024-07-18
ER

PT J
AU Stanley-Marbell, P
   Rinard, M
AF Stanley-Marbell, Phillip
   Rinard, Martin
TI Warp: A Hardware Platform for Efficient Multimodal Sensing With Adaptive
   Approximation
SO IEEE MICRO
LA English
DT Article
ID LOW-POWER
AB In this article, we present Warp, the first open hardware platform designed explicitly to support research in approximate computing. Warp incorporates 21 sensors, computation, and circuit-level facilities designed explicitly to enable approximate computing research, in a 3.6 cm x 3.3 cm x 0.5 cm device. Warp supports a wide range of precision and accuracy versus power and performance tradeoffs.
C1 [Stanley-Marbell, Phillip] Univ Cambridge, Dept Engn, Cambridge, England.
   [Rinard, Martin] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
C3 University of Cambridge; Massachusetts Institute of Technology (MIT)
RP Stanley-Marbell, P (corresponding author), Univ Cambridge, Dept Engn, Cambridge, England.
EM phillip.stanley-marbell@eng.cam.ac.uk; rinard@csail.mit.edu
RI Stanley-Marbell, Phillip/AAH-9261-2020
OI Stanley-Marbell, Phillip/0000-0001-7752-2083
FU Alan Turing Institute Award under EPSRC Grant [TU/B/000096,
   EP/N510129/1]; Royal Society [RG170136]; EPSRC [EP/P001246/1,
   EP/R022534/1]; EPSRC [EP/P001246/1, EP/R022534/1] Funding Source: UKRI
FX This work was supported in part by an Alan Turing Institute Award
   TU/B/000096 under EPSRC Grant EP/N510129/1, in part by the Royal Society
   Grant RG170136, and in part by the EPSRC Grant EP/P001246/1 and Grant
   EP/R022534/1. The authors would like to thank the anonymous reviewers
   for encouraging them to make the links with intermittent computing
   clearer.
CR [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2012, P 9 C COMP FRONT CAG, DOI DOI 10.1145/2212908.2212912
   [Anonymous], 2015, P WORKSH APPR COMP S
   Bornholt J, 2014, ACM SIGPLAN NOTICES, V49, P51, DOI 10.1145/2541940.2541958
   Buettner M, 2008, SENSYS'08: PROCEEDINGS OF THE 6TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P393
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131674
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Kim YH, 2018, DEFENCE PEACE ECON, V29, P666, DOI 10.1080/10242694.2016.1270736
   Lee S, 2017, DES AUT TEST EUROPE, P187, DOI 10.23919/DATE.2017.7926980
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Smith JR, 2006, LECT NOTES COMPUT SC, V4206, P495
   Stanley-Marbell P, 2007, DES AUT TEST EUROPE, P15
   Stanley-Marbell P, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901347
   Stanley-Marbell P, 2016, DES AUT CON, DOI 10.1145/2897937.2898079
   Stanley-Marbell P, 2015, IEEE EMBED SYST LETT, V7, P109, DOI 10.1109/LES.2015.2475216
NR 20
TC 11
Z9 12
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2020
VL 40
IS 1
SI SI
BP 57
EP 66
DI 10.1109/MM.2019.2951004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KE5CJ
UT WOS:000508573000009
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Zhang, ZX
   Si, X
   Srinivasa, S
   Ramanathan, AK
   Chang, MF
AF Zhang, Zhixiao
   Si, Xin
   Srinivasa, Srivatsa
   Ramanathan, Akshay Krishna
   Chang, Meng-Fan
TI Recent Advances in Compute-in-Memory Support for SRAM Using Monolithic
   3-D Integration
SO IEEE MICRO
LA English
DT Article
ID CELL STABILITY; READ SPEED; 6T SRAM
AB Computing-in-memory (CiM) is a popular design alternative to overcome the von Neumann bottleneck and improve the performance of artificial intelligence computing applications. Monolithic three-dimensional (M3D) technology is a promising solution to extend Moore's law through the development of CiM for data-intensive applications. In this article, we first discuss the motivation and challenges associated with two-dimensional CiM designs, and then examine the possibilities presented by emerging M3D technologies. Finally, we review recent advances and trends in the implementation of CiM using M3D technology.
C1 [Zhang, Zhixiao] Natl Tsing Hua Univ, Elect Engn, Hsinchu, Taiwan.
   [Zhang, Zhixiao] Fuzhou Univ, Fuzhou, Fujian, Peoples R China.
   [Si, Xin; Chang, Meng-Fan] Natl Tsing Hua Univ, Hsinchu, Taiwan.
   [Srinivasa, Srivatsa] Penn State Univ, State Coll, PA USA.
   [Ramanathan, Akshay Krishna] Penn State Univ, Elect Engn, State Coll, PA USA.
C3 National Tsing Hua University; Fuzhou University; National Tsing Hua
   University; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); Pennsylvania State University; Pennsylvania Commonwealth System
   of Higher Education (PCSHE); Pennsylvania State University
RP Zhang, ZX (corresponding author), Natl Tsing Hua Univ, Elect Engn, Hsinchu, Taiwan.; Zhang, ZX (corresponding author), Fuzhou Univ, Fuzhou, Fujian, Peoples R China.
OI SI, XIN/0000-0002-4993-0087
FU TSRI; MOST-Taiwan; SRC JUMP Center for Research on Intelligent Storage
   and Processing-in-memory (CRISP); National Science Foundation
   Expeditions in Computing Program: Visual Cortex on Silicon [CCF 1317560]
FX The authors gratefully acknowledge support from TSRI, MOST-Taiwan, and
   the SRC JUMP Center for Research on Intelligent Storage and
   Processing-in-memory (CRISP). This work was supported in part by the
   National Science Foundation Expeditions in Computing Program: Visual
   Cortex on Silicon CCF 1317560.
CR Andrieu F, 2017, INT EL DEVICES MEET
   Batude P., 2015, 2015 Symposium on VLSI Technology, pT48, DOI 10.1109/VLSIT.2015.7223698
   Bhattacharyya P, 2015, IEEE T VLSI SYST, V23, P2001, DOI 10.1109/TVLSI.2014.2357057
   Biswas A, 2018, ISSCC DIG TECH PAP I, P488, DOI 10.1109/ISSCC.2018.8310397
   Chang MF, 2017, IEEE J SOLID-ST CIRC, V52, P2498, DOI 10.1109/JSSC.2017.2701547
   Chang MF, 2013, IEEE J SOLID-ST CIRC, V48, P1521, DOI 10.1109/JSSC.2013.2253413
   Chen WH, 2019, NAT ELECTRON, V2, P420, DOI 10.1038/s41928-019-0288-0
   Chen WH, 2018, IEEE ELECTR DEVICE L, V39, P1167, DOI 10.1109/LED.2018.2850322
   Chen WH, 2018, ISSCC DIG TECH PAP I, P494, DOI 10.1109/ISSCC.2018.8310400
   Deshpande V, 2017, S VLSI TECH, pT74, DOI 10.23919/VLSIT.2017.7998205
   Gonugondla SK, 2018, ISSCC DIG TECH PAP I, P490, DOI 10.1109/ISSCC.2018.8310398
   Hsueh F., 2017, 2017 IEEE International Electron Devices Meeting (IEDM), p12.6.1, DOI [10.1109/IEDM.2017.8268380, DOI 10.1109/IEDM.2017.8268380]
   HSUEH FK, 2016, INT EL DEVICES MEET
   Hsueh FK, 2018, INT EL DEVICES MEET
   Khwa WS, 2018, ISSCC DIG TECH PAP I, P496, DOI 10.1109/ISSCC.2018.8310401
   Nho HH, 2008, IEEE CUST INTEGR CIR, P201, DOI 10.1109/CICC.2008.4672058
   Pasini L., 2016, P IEEE S VLSI TECHN, P1, DOI DOI 10.1109/VLSIT.2016.7573407
   Shen CH, 2013, 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), DOI 10.1109/IEDM.2013.6724593
   Si X, 2019, ISSCC DIG TECH PAP I, V62, P396, DOI 10.1109/ISSCC.2019.8662392
   Srinivasa S, 2019, S VLSI TECH, pT32, DOI 10.23919/VLSIT.2019.8776506
   Srinivasa S, 2019, IEEE T CIRCUITS-I, V66, P2533, DOI 10.1109/TCSI.2019.2897497
   Srinivasa S, 2018, IEEE T VLSI SYST, V26, P671, DOI 10.1109/TVLSI.2017.2787562
   Vandooren A, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P69, DOI 10.1109/VLSIT.2018.8510705
   Wu TT, 2015, 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), DOI 10.1109/IEDM.2015.7409765
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Xue CX, 2019, ISSCC DIG TECH PAP I, V62, P388, DOI 10.1109/ISSCC.2019.8662395
NR 26
TC 4
Z9 5
U1 1
U2 16
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2019
VL 39
IS 6
BP 28
EP 37
DI 10.1109/MM.2019.2946489
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JO8FU
UT WOS:000497811100005
DA 2024-07-18
ER

PT J
AU Stiles, D
AF Stiles, Doug
TI The Hardware Security Behind Azure Sphere
SO IEEE MICRO
LA English
DT Article
AB Traditional MCUs are price sensitive devices ill-prepared for the security challenges of internet connectivity. Azure Sphere MCUs are a new cross-over class of MCU with built-in Microsoft security technology, connectivity, and headroom to support dynamic new experiences. The MediaTek MT3620 combines ARM Cortex-A processor performance with real-time guarantees of an ARM Cortex-M class processor. It incorporates the Microsoft Pluton Security Subsystem to create a hardware root of trust, store private keys, and execute complex cryptographic operations. The MCU has built-in network connectivity to provide secure access to the cloud and the Azure Sphere Security Service. Azure Sphere OS is a secured OS that creates a trustworthy platform. It incorporates a custom Linux kernel, secured application containers, and security monitoring. The combination of the Pluton security hardware, Azure Sphere OS, and Azure Sphere Security Service provide certificate-based communications authentication, device and software authentication, device and application operation visibility, and secure updates.
C1 [Stiles, Doug] Microsoft Hardware Syst Grp, Mountain View, CA 94043 USA.
RP Stiles, D (corresponding author), Microsoft Hardware Syst Grp, Mountain View, CA 94043 USA.
EM Stiles@microsoft.com
CR [Anonymous], NY TIMES
   Cearley D.W., 2016, Top 10 strategic technology trends for 2016
   Hunt G., 2018, 7 PROPERTIES HIGHLY
   Macgillivray C., 2017, WORLDWIDE INTERNET T
   MediaTek Inc., 2018, MT3620 DAT
NR 5
TC 5
Z9 9
U1 2
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2019
VL 39
IS 2
SI SI
BP 20
EP 28
DI 10.1109/MM.2019.2898633
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP7EG
UT WOS:000461849800004
DA 2024-07-18
ER

PT J
AU Cui, WL
   Sherwood, T
AF Cui, Weilong
   Sherwood, Timothy
TI Architectural Risk
SO IEEE MICRO
LA English
DT Article
AB Designing a system involves taking on risk that a design will fail to meet its performance goals. While risk assessment and management are typically treated as independent to questions of performance, they are more tightly linked than one might expect. A "risk-minimizing" and "performance-optimizing" design might not be the same, and new techniques to help make smarter choices between the two are needed. Surprisingly, even simple performance/risk tradeoffs are nearly impossible to reason about with intuition alone.
C1 [Cui, Weilong; Sherwood, Timothy] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara
RP Cui, WL (corresponding author), Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
EM cuiwl@cs.ucsb.edu; sherwood@cs.ucsb.edu
OI Sherwood, Timothy/0000-0002-6550-6075
FU NSF [1740352, 1730309, 1717779, 1563935, 1444481, 1341058]
FX This material is based on work supported by the NSF under grants
   1740352, 1730309, 1717779, 1563935, 1444481, and 1341058, as well as a
   gift from Cisco Systems.
CR ALAMELDEEN AR, 2003, 9 INT S HIGH PERF CO
   [Anonymous], 2008, COMPUTER
   Bornholt J., 2015, IEEE MICRO
   Cui Weilong, 2017, P 50 ANN IEEE ACM IN
   Cunningham J., 1990, IEEE T SEMICONDUCTOR
   Foster H., 2015, 52 ACM EDAC IEEE DES
   Kaplan S., 1981, RISK ANAL
   Loh G. H., 2007, IEEE MICRO
   Mittal S., 2016, ACM COMPUTING SURVEY
   Rahimi A., 2016, P IEEE
   Strukov DmitriB., 2008, Nature
   Wassel H., 2012, IEEE J EMERGING SELE
NR 12
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2018
VL 38
IS 3
BP 116
EP 125
DI 10.1109/MM.2018.032271068
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GF9RP
UT WOS:000432316500014
DA 2024-07-18
ER

PT J
AU Najafi, MH
   Jamali-Zavareh, S
   Lilja, DJ
   Riedel, MD
   Bazargan, K
   Harjani, R
AF Najafi, M. Hassan
   Jamali-Zavareh, Shiva
   Lilja, David J.
   Riedel, Marc D.
   Bazargan, Kia
   Harjani, Ramesh
TI An Overview of Time-Based Computing with Stochastic Constructs
SO IEEE MICRO
LA English
DT Article
ID COMPUTATION
AB Computing on time-based data is a recent evolution of research in stochastic computing (SC). As with SC, complex functions can be computed with low area cost, but the latency and energy efficiency are favorable compared to computations on conventional binary radix. This article reviews the design and implementation of arithmetic operations on time-encoded signals and discusses the advantages, challenges, and potential applications.
C1 [Najafi, M. Hassan] Univ Minnesota, ARCTiC Labs, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
   [Jamali-Zavareh, Shiva] Univ Minnesota, Analog Design Lab, Dept Elect & Comp Engn, Minneapolis, MN USA.
   [Lilja, David J.; Riedel, Marc D.] Univ Minnesota, Elect & Comp Engn, Minneapolis, MN USA.
   [Bazargan, Kia; Harjani, Ramesh] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN USA.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   University of Minnesota System; University of Minnesota Twin Cities;
   University of Minnesota System; University of Minnesota Twin Cities;
   University of Minnesota System; University of Minnesota Twin Cities
RP Najafi, MH (corresponding author), Univ Minnesota, ARCTiC Labs, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
EM najaf011@umn.edu; jamal036@umn.edu; lilja@umn.edu; mriedel@umn.edu;
   kia@umn.edu; harjani@umn.edu
RI Bazargan, Kia/W-6305-2019; Najafi, Hassan/I-2952-2019
OI Najafi, Hassan/0000-0002-4655-6229; Riedel, Marc/0000-0002-3318-346X
FU National Science Foundation [CCF-1408123]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1408123] Funding Source: National Science Foundation
FX This work was supported in part by National Science Foundation grant no.
   CCF-1408123. Any opinions, findings and conclusions, or recommendations
   expressed in this material are those of the authors and do not
   necessarily reflect the views of the NSF.
CR Alaghi A., 2013, Proc. DAC, p136:1
   Alaghi A., 2017, J EMERGING TECHNOLOG, V13
   Alaghi A, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P39, DOI 10.1109/ICCD.2013.6657023
   Brown BD, 2001, IEEE T COMPUT, V50, P891, DOI 10.1109/12.954505
   Fick D., 2014, Proc. CICC, P1, DOI DOI 10.1109/CICC.2014.6946130
   Gaines B. R., 1969, Advances in Information Systems Science, P37, DOI 10.1007/978-1-4899-5841-9_2
   Hassan M. Najafi, 2017, P IEEE 35 I IN PRESS
   Hassan Najafi M., 2017, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, V25, P1
   Hayes JH, 2015, SECOND INTERNATIONAL WORKSHOP ON ARTIFICIAL INTELLIGENCE FOR REQUIREMENTS ENGINEERING (AIRE 2015), P1
   Jenson D., 2016, P 35 INT C COMP AID
   Najafi M.H., 2016, P 21 AS S PAC DES AU, DOI [10.1109/ASPDAC.2016.7428060., DOI 10.1109/ASPDAC.2016.7428060]
   Najafi MH, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3060537
   Najafi MH, 2017, ASIA S PACIF DES AUT, P481, DOI 10.1109/ASPDAC.2017.7858369
   Onizawa N, 2016, IEEE T NANOTECHNOL, V15, P705, DOI 10.1109/TNANO.2015.2511151
   Poppelbaum W., 1967, Proceedings of the November 14-16, 1967, fall joint computer conference, P635, DOI [10.1145/1465611.1465696, DOI 10.1145/1465611.1465696]
   Qian WK, 2008, DES AUT CON, P648
   Qian WK, 2011, IEEE T COMPUT, V60, P93, DOI 10.1109/TC.2010.202
   Roberts GW, 2010, IEEE T CIRCUITS-II, V57, P153, DOI 10.1109/TCSII.2010.2043382
NR 18
TC 8
Z9 8
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2017
VL 37
IS 6
BP 62
EP 71
DI 10.1109/MM.2017.4241345
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT0YB
UT WOS:000422855000009
DA 2024-07-18
ER

PT J
AU Doweck, J
   Kao, WF
   Lu, AKY
   Mandelblat, J
   Rahatekar, A
   Rappoport, L
   Rotem, E
   Yasin, A
   Yoaz, A
AF Doweck, Jack
   Kao, Wen-Fu
   Lu, Allen Kuan-yu
   Mandelblat, Julius
   Rahatekar, Anirudha
   Rappoport, Lihu
   Rotem, Efraim
   Yasin, Ahmad
   Yoaz, Adi
TI INSIDE 6TH-GENERATION INTEL CORE: NEW MICROARCHITECTURE CODE-NAMED
   SKYLAKE
SO IEEE MICRO
LA English
DT Article
AB SKYLAKE'S CORE, PROCESSOR GRAPHICS, AND SYSTEM ON CHIP WERE DESIGNED TO MEET A DEMANDING SET OF REQUIREMENTS FOR VARIOUS POWER-PERFORMANCE POINTS. ITS COHERENT FABRIC PROVIDES HIGH-MEMORY BANDWIDTH FROM MULTIPLE MEMORY SOURCES, AND ITS POWER MANAGEMENT PROVIDES THE LARGEST DYNAMIC POWER RANGE AMONG PRIOR INTEL PROCESSORS. THE INTEL ARCHITECTURE CORE DELIVERS HIGHER POWER EFFICIENCY, HIGHER FREQUENCY, AND A WIDER DYNAMIC POWER RANGE, SUPPORTING SMALLER FORM FACTORS.
C1 [Doweck, Jack; Lu, Allen Kuan-yu; Mandelblat, Julius; Rahatekar, Anirudha; Rappoport, Lihu; Rotem, Efraim; Yasin, Ahmad; Yoaz, Adi] Intel, Santa Clara, CA 95052 USA.
   [Kao, Wen-Fu] Intel, Visual & Parallel Comp Grp VPG, Santa Clara, CA 95052 USA.
C3 Intel Corporation; Intel Corporation
RP Doweck, J (corresponding author), Intel, Santa Clara, CA 95052 USA.
EM jack.doweck@intel.com; wen-fu.kao@intel.com; allen.kuan-yu.lu@intel.com;
   julius.mandelblat@intel.com; anirudha.rahatekar@intel.com;
   lihu.rappoport@intel.com; efraim.rotem@intel.com; ahmad.yasin@intel.com;
   adi.yoaz@intel.com
RI rotem, efraim/AAS-8742-2020
CR [Anonymous], 2016, Intel 64 and ia-32 architectures software developer's manual
   Efraim R, 2014, IEEE COMPUT ARCHIT L, V13, P25, DOI 10.1109/L-CA.2012.32
   Hammarlund P, 2014, IEEE MICRO, V34, P6, DOI 10.1109/MM.2014.10
   McKeen F, 2013, HASP ISCA, P10, DOI DOI 10.1145/2487726.2488368
   Rotem Efraim, 2015, INTEL ARCHITECTURE C
   Yasin A., 2015, SOFTWARE OPTIMIZATIO
   Yasin A., 2014, P IEEE INT S PERF AN, DOI [10.1109/ISPASS.2014.6844459, DOI 10.1109/ISPASS.2014.6844459]
   Yuffe M., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P264, DOI 10.1109/ISSCC.2011.5746311
NR 8
TC 106
Z9 120
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2017
VL 37
IS 2
BP 52
EP 62
DI 10.1109/MM.2017.38
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EV4JT
UT WOS:000401726500007
DA 2024-07-18
ER

PT J
AU Ambrosin, M
   Anzanpour, A
   Conti, M
   Dargahi, T
   Moosavi, SR
   Rahmani, AM
   Liljeberg, P
AF Ambrosin, Moreno
   Anzanpour, Arman
   Conti, Mauro
   Dargahi, Tooska
   Moosavi, Sanaz Rahimi
   Rahmani, Amir M.
   Liljeberg, Pasi
TI ON THE FEASIBILITY OF ATTRIBUTE-BASED ENCRYPTION ON INTERNET OF THINGS
   DEVICES
SO IEEE MICRO
LA English
DT Article
AB Attribute-based encryption (abe) could be an effective cryptographic tool for the secure management of internet of things (iot) devices, but its feasibility in the iot has been under-investigated thus far. This article explores such feasibility for well-known iot platforms, namely, intel galileo gen 2, intel edison, raspberry pi 1 model b, and raspberry pi zero, and concludes that adopting abe in the iot is indeed feasible.
C1 [Ambrosin, Moreno] Univ Padua, Comp Sci, I-35100 Padua, Italy.
   [Anzanpour, Arman] Univ Turku, IoT Hlth Grp, SF-20500 Turku, Finland.
   [Conti, Mauro] Univ Padua, Dept Math, I-35100 Padua, Italy.
   [Dargahi, Tooska] CNIT, Parma, Italy.
   [Moosavi, Sanaz Rahimi] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
   [Rahmani, Amir M.] Univ Turku, Embedded Parallel & Distributed Comp, SF-20500 Turku, Finland.
   [Liljeberg, Pasi] Univ Turku, Embedded Comp Architectures, SF-20500 Turku, Finland.
C3 University of Padua; University of Turku; University of Padua;
   University of Turku; University of Turku; University of Turku
RP Ambrosin, M (corresponding author), Univ Padua, Comp Sci, I-35100 Padua, Italy.
EM ambrosin@math.unipd.it; armanz@utu.fi; conti@math.unipd.it;
   tooska.dargahi@cnit.it; saramo@utu.fi; amirr1@uci.edu;
   pasi.liljeberg@utu.fi
RI Anzanpour, Arman/ITV-6480-2023; Dargahi, Tooska/T-9918-2019; Conti,
   Mauro/F-9145-2012; Rahmani, Amir/AAF-4232-2019; Rahmani, Amir
   M./AAJ-8426-2020; Conti, Mauro/K-7197-2017
OI Anzanpour, Arman/0000-0002-7614-0232; Conti, Mauro/0000-0002-3612-1934;
   Rahmani, Amir M./0000-0003-0725-1155; Dargahi,
   Tooska/0000-0002-0908-6483; Rahimi Moosavi, Sanaz/0000-0002-4194-6586;
   Ambrosin, Moreno/0000-0002-2520-9092
FU EU [PCIG11-GA-2012-321980, 653417, H2020-ICT30-2015-688061]; EU-India
   REACH [ICI+/2014/342-896]
FX This research was partially supported by the EU Marie Curie Fellowship
   PCIG11-GA-2012-321980 and EU projects ReCRED (ref. 653417), EU
   TagItSmart! (H2020-ICT30-2015-688061), and EU-India REACH
   (ICI+/2014/342-896).
CR Ambrosin M., 2015, P 2015 WORKSH IOT CH, P49, DOI [10.1145/2753476.2753482, DOI 10.1145/2753476.2753482]
   [Anonymous], 2016, P 21 ACM S ACC CONTR, DOI DOI 10.1145/2914642.2914659
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Goyal V., 2006, P 13 ACM C COMP COMM, P89, DOI DOI 10.1145/1180405.1180418
   Jiang MZ, 2016, 2016 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS 2016) PROCEEDINGS, P211
   Li M, 2010, IEEE WIREL COMMUN, V17, P51, DOI 10.1109/MWC.2010.5416350
   Li X, 2011, IEEE COMMUN MAG, V49, P68, DOI 10.1109/MCOM.2011.6069711
   Ma H, 2017, IEEE T DEPEND SECURE, V14, P679, DOI 10.1109/TDSC.2015.2499755
   Moosavi SR, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P581, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.83
   Roman R, 2013, COMPUT NETW, V57, P2266, DOI 10.1016/j.comnet.2012.12.018
   Spilker K., 2015, MVPS INTRO INTERNET
   Wang X., 2014, P IEEE INT C COMM, DOI [10.1109/ICC.2014.6883405, DOI 10.1109/ICC.2014.6883405]
   Warren D., 2014, UNDERSTANDING 5G PER
NR 13
TC 80
Z9 85
U1 0
U2 16
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2016
VL 36
IS 6
BP 25
EP 35
DI 10.1109/MM.2016.101
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF6EA
UT WOS:000390422600005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zilberman, N
   Audzevich, Y
   Covington, GA
   Moore, AW
AF Zilberman, Noa
   Audzevich, Yury
   Covington, G. Adam
   Moore, Andrew W.
TI NETFPGA SUME: TOWARD 100 GBPS AS RESEARCH COMMODITY
SO IEEE MICRO
LA English
DT Article
AB THE DEMAND-LED GROWTH OF DATACENTER NETWORKS HAS MEANT THAT MANY CONSTITUENT TECHNOLOGIES ARE BEYOND THE RESEARCH COMMUNITY'S BUDGET. NETFPGA SUME IS AN FPGA-BASED PCI EXPRESS BOARD WITH I/O CAPABILITIES FOR 100 GBPS OPERATION AS A NETWORK INTERFACE CARD, MULTIPORT SWITCH, FIREWALL, OR TEST AND MEASUREMENT ENVIRONMENT. NETFPGA SUME PROVIDES AN ACCESSIBLE DEVELOPMENT ENVIRONMENT THAT BOTH REUSES EXISTING CODEBASES AND ENABLES NEW DESIGNS.
C1 [Zilberman, Noa; Audzevich, Yury; Moore, Andrew W.] Univ Cambridge, Comp Lab, Syst Res Grp, Cambridge CB3 0FD, England.
   [Covington, G. Adam] Stanford Univ, Nick McKeowns Grp, Stanford, CA 94305 USA.
C3 University of Cambridge; Stanford University
RP Zilberman, N (corresponding author), Univ Cambridge, Comp Lab, 15 JJ Thomson Ave, Cambridge CB3 0FD, England.
EM noa.zilberman@cl.cam.ac.uk
OI Moore, Andrew William/0000-0002-5494-9305; Zilberman,
   Noa/0000-0002-3655-2873
FU NetFPGA SUME project; UK's Engineering and Physical Sciences Research
   Council (EPSRC) Internet Project [EP/H040536/1]; US National Science
   Foundation (NSF) [CNS-0855268]; DARPA; Air Force Research Laboratory
   (AFRL) [FA8750-11-C-0249]; EPSRC [EP/K034723/1, EP/H040536/1] Funding
   Source: UKRI
FX We thank the many people who have contributed to the NetFPGA SUME
   project. We thank Patrick Lysaght, Michaela Blott, and Cathal McCabe at
   Xilinx; the XUP program has been a long-standing supporter of the
   NetFPGA, and the NetFPGA SUME project is possible only with their
   generous support. We thank Clint Cole, Michael Alexander, Garrett
   Aufdemberg, Steven Wang, and Erik Cegnar at Digilent. All NetFPGA SUME
   pictures are courtesy of Digilent. We thank Micron and Cypress
   Semiconductor for their generous part donations. Finally, we thank the
   other NetFPGA project members, in particular Nick McKeown at Stanford
   University and the entire NetFPGA team in Cambridge.; This work was
   jointly supported by the UK's Engineering and Physical Sciences Research
   Council (EPSRC) Internet Project EP/H040536/1, the US National Science
   Foundation (NSF) under grant no. CNS-0855268, and DARPA and the Air
   Force Research Laboratory (AFRL) under contract FA8750-11-C-0249. The
   views, opinions, and findings contained herein are those of the authors
   and should not be interpreted as representing the official views or
   policies, either expressed or implied, of the NSF, DARPA, or the US
   Department of Defense.
CR Abu-Libdeh H, 2010, ACM SIGCOMM COMP COM, V40, P51, DOI 10.1145/1851275.1851191
   Antichi G., 2014, IEEE NETWORK
   Arista, 2012, 7124FX APPL SWITCH
   Audzevich Y., 2011, P 2 ACM SIGCOMM WORK, P13
   Blott M., 2010, Xilinx Xcell Journal, P24
   Friedl S., 2013, 72013 CESNET
   Lee KiSuh., 2013, USENIX Symposium on Networked Systems Design and Implementation (NSDI), P213
   Leslie I., 1991, Computer Communication Review, V21, P327, DOI 10.1145/115994.116022
   Lockwood JW, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, P160, DOI 10.1109/MSE.2007.69
   McKeown N, 2008, ACM SIGCOMM COMP COM, V38, P69, DOI 10.1145/1355734.1355746
   Pratt I, 2001, IEEE INFOCOM SER, P67, DOI 10.1109/INFCOM.2001.916688
   Radhakrishnan S., 2014, 11 USENIX S NETW SYS, P475
   Thacker CP, 2010, CONF PROC INT SYMP C, P348, DOI 10.1145/1816038.1816006
   Wawrzynek J, 2007, IEEE MICRO, V27, P46, DOI 10.1109/MM.2007.39
   Woodruff J, 2014, CONF PROC INT SYMP C, P457, DOI 10.1109/ISCA.2014.6853201
NR 15
TC 198
Z9 225
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2014
VL 34
IS 5
BP 32
EP 41
DI 10.1109/MM.2014.61
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR8AL
UT WOS:000343797900005
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Pugsley, SH
   Jestes, J
   Balasubramonian, R
   Srinivasan, V
   Buyuktosunoglu, A
   Davis, A
   Li, FF
AF Pugsley, Seth H.
   Jestes, Jeffrey
   Balasubramonian, Rajeev
   Srinivasan, Vijayalakshmi
   Buyuktosunoglu, Alper
   Davis, Al
   Li, Feifei
TI COMPARING IMPLEMENTATIONS OF NEAR-DATA COMPUTING WITH IN-MEMORY
   MAPREDUCE WORKLOADS
SO IEEE MICRO
LA English
DT Article
AB MOVING COMPUTATION NEAR MEMORY HAS BECOME MORE PRACTICAL BECAUSE OF 3D STACKING TECHNOLOGY. THIS ARTICLE DISCUSSES IN-MEMORY MAPREDUCE IN THE CONTEXT OF NEAR-DATA COMPUTING (NDC). THE AUTHORS CONSIDER TWO NDC ARCHITECTURES: ONE THAT EXPLOITS HYBRID MEMORY CUBE DEVICES AND ONE THAT DOES NOT. THEY EXAMINE THE BENEFITS OF DIFFERENT NDC APPROACHES AND QUANTIFY THE POTENTIAL FOR IMPROVEMENT FOR AN IMPORTANT EMERGING BIG-DATA WORKLOAD.
C1 [Pugsley, Seth H.; Balasubramonian, Rajeev; Davis, Al; Li, Feifei] Univ Utah, Salt Lake City, UT 84112 USA.
   [Jestes, Jeffrey] Cerner, Kansas City, KS USA.
   [Srinivasan, Vijayalakshmi; Buyuktosunoglu, Alper] IBM Thomas J Watson Res Ctr, New York, NY USA.
C3 Utah System of Higher Education; University of Utah; International
   Business Machines (IBM)
RP Pugsley, SH (corresponding author), Univ Utah, Salt Lake City, UT 84112 USA.
RI Li, Feifei/JTT-8011-2023
CR Ahmad F., PUMA BENCHMARKS DATA
   [Anonymous], 1998, 1998 WORLD CUP WEB S
   [Anonymous], 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, DOI [DOI 10.1145/2485922.2485939, 10.1145/2508148.2485939]
   Caulfield AM, 2009, ACM SIGPLAN NOTICES, V44, P217, DOI 10.1145/1508284.1508270
   Chatterjee N., 2012, UUCS12002 U UTAH
   Dean Jeffrey, 2004, OSDI 04, P10
   Gutierrez A, 2014, ACM SIGPLAN NOTICES, V49, P485, DOI 10.1145/2541940.2541951
   Hall M., 1999, INT S SUPERCOMPUTING, P57
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   Kgil T, 2006, ACM SIGPLAN NOTICES, V41, P117, DOI 10.1145/1168918.1168873
   Patterson D, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.592312
   Pugsley S., 2014, P IEEE INT IN PRESS
   Ranganathan P, 2011, COMPUTER, V44, P39, DOI 10.1109/MC.2011.18
   Yi Kang, 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P192, DOI 10.1109/ICCD.1999.808425
   Zaharia Matei, 2012, Proceedings of the 9th USENIX Conference on Networked Systems Design and Implementation, NSDI'12, P1, DOI DOI 10.1111/J.1095-8649.2005.00662.X
NR 15
TC 36
Z9 47
U1 0
U2 17
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2014
VL 34
IS 4
BP 44
EP 52
DI 10.1109/MM.2014.54
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO7XH
UT WOS:000341565500007
DA 2024-07-18
ER

PT J
AU Miura, N
   Koizumi, Y
   Take, Y
   Matsutani, H
   Kuroda, T
   Amano, H
   Sakamoto, R
   Namiki, M
   Usami, K
   Kondo, M
   Nakamura, H
AF Miura, Noriyuki
   Koizumi, Yusuke
   Take, Yasuhiro
   Matsutani, Hiroki
   Kuroda, Tadahiro
   Amano, Hideharu
   Sakamoto, Ryuichi
   Namiki, Mitaro
   Usami, Kimiyoshi
   Kondo, Masaaki
   Nakamura, Hiroshi
TI A SCALABLE 3D HETEROGENEOUS MULTICORE WITH AN INDUCTIVE THRUCHIP
   INTERFACE
SO IEEE MICRO
LA English
DT Article
DE heterogeneous multicore system; inductive coupling through chip
   interface; network-on-chip
C1 [Miura, Noriyuki; Koizumi, Yusuke; Take, Yasuhiro; Kuroda, Tadahiro] Keio Univ, Tokyo 108, Japan.
   [Matsutani, Hiroki; Amano, Hideharu] Keio Univ, Dept Informat & Comp Sci, Tokyo 108, Japan.
   [Sakamoto, Ryuichi] Tokyo Univ Agr & Technol, Fuchu, Tokyo 183, Japan.
   [Namiki, Mitaro] Tokyo Univ Agr & Technol, Fac Comp Sci & Engn, Fuchu, Tokyo 183, Japan.
   [Usami, Kimiyoshi] Shibaura Inst Technol, Dept Informat Sci & Engn, Tokyo, Japan.
   [Kondo, Masaaki] Univ Electrocommun, Grad Sch Informat Syst, Chofu, Tokyo 182, Japan.
   [Nakamura, Hiroshi] Univ Tokyo, Dept Informat Phys & Comput, Tokyo 1138654, Japan.
C3 Keio University; Keio University; Tokyo University of Agriculture &
   Technology; Tokyo University of Agriculture & Technology; Shibaura
   Institute of Technology; University of Electro-Communications - Japan;
   University of Tokyo
RP Miura, N (corresponding author), Keio Univ, Tokyo 108, Japan.
EM wasmii@am.ics.keio.ac.jp
RI Namiki, Mitaro/B-9923-2013; Miura, Noriyuki/E-5765-2017; Sakamoto,
   Ryuichi/E-7557-2013
OI Sakamoto, Ryuichi/0000-0002-4453-953X; Nakamura,
   Hiroshi/0009-0005-6505-1903
FU JSPS KAKENHI S grant [25220002]; VLSI Design and Education Center
FX This work is partially supported by JSPS KAKENHI S grant number 25220002
   and VLSI Design and Education Center. We appreciate the help from Mr. E.
   Sasaki with developing a network interface in Cube-1.
CR Ikebuchi D, 2009, IEEE ASIAN SOLID STA, P281, DOI 10.1109/ASSCC.2009.5357257
   Koizumi Y, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P293, DOI 10.1109/FPT.2012.6412150
   Matsutani H., 2011, Networks-on-Chip (NOCS), 2011 Fifth ACM/IEEE International Symposium on, P49
   Matsutani H, 2013, ASIA S PACIF DES AUT, P23, DOI 10.1109/ASPDAC.2013.6509553
   Miura N, 2009, IEEE J SOLID-ST CIRC, V44, P947, DOI 10.1109/JSSC.2008.2012365
   Ozaki N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.94
   Puente V., 1999, Proceedings of the 1999 International Conference on Parallel Processing, P58, DOI 10.1109/ICPP.1999.797388
   Saito S, 2009, I C FIELD PROG LOGIC, P6, DOI 10.1109/FPL.2009.5272565
NR 8
TC 25
Z9 27
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2013
VL 33
IS 6
BP 6
EP 15
DI 10.1109/MM.2013.112
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 279ER
UT WOS:000328943700003
DA 2024-07-18
ER

PT J
AU Grot, B
   Hardy, D
   Lotfi-Kamran, P
   Falsafi, B
   Nicopoulos, C
   Sazeides, Y
AF Grot, Boris
   Hardy, Damien
   Lotfi-Kamran, Pejman
   Falsafi, Babak
   Nicopoulos, Chrysostomos
   Sazeides, Yiannakis
TI OPTIMIZING DATA-CENTER TCO WITH SCALE-OUT PROCESSORS
SO IEEE MICRO
LA English
DT Article
AB Performance and total cost of ownership (TCO) are key optimization metrics in large-scale data centers. According to these metrics, data centers designed with conventional server processors are inefficient. Recently introduced processors based on low-power cores can improve both throughput and energy efficiency compared to conventional server chips. However, a specialized scale-out processor (SOP) architecture maximizes on-chip computing density to deliver the highest performance per tco and performance per watt at the data-center level.
C1 [Grot, Boris; Lotfi-Kamran, Pejman; Falsafi, Babak] Ecole Polytech Fed Lausanne, Lausanne, Switzerland.
   [Nicopoulos, Chrysostomos] Univ Cyprus, Dept Elect & Comp Engn, Nicosia, Cyprus.
   [Sazeides, Yiannakis] Univ Cyprus, Dept Comp Sci, Nicosia, Cyprus.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; University of Cyprus; University of Cyprus
RP Grot, B (corresponding author), Ecole Polytech Fed Lausanne, Lausanne, Switzerland.
RI Lotfi-Kamran, Pejman/AAB-6745-2022
OI Nicopoulos, Chrysostomos/0000-0001-6389-6068; Grot,
   Boris/0000-0001-6525-0762
FU EuroCloud of the European Commission 7th RTD Framework
   Programme-Information and Communication Technologies: Computing Systems
   [247779]
FX We thank Sachin Idgunji and Emre Ozer, both affiliated with ARM during
   the work described here, for their contributions to the article. We
   thank the EuroCloud project partners for inspiring the Scale-Out
   Processors. This work was partially supported by EuroCloud, project
   247779 of the European Commission 7th RTD Framework
   Programme-Information and Communication Technologies: Computing Systems.
CR Berezecki M., 2011, P INT GREEN COMP C W, DOI [10.1109/IGCC.2011.6008565, DOI 10.1109/IGCC.2011.6008565]
   Calxeda, 2012, CALX ENERGYCORE ECX
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Hamilton J., 2010, OVERALL DATA CTR COS
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Hardy D., 2011, P 1 WORKSH EN EFF CO
   Holzle U., 2009, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, V1st
   Karidis J, 2009, CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, P185
   Lim K, 2008, CONF PROC INT SYMP C, P315, DOI 10.1109/ISCA.2008.37
   Lotfi-Kamran P., 2012, P 39 ANN INT S COMP, P500
   Morgan T.P., 2011, REGISTER        0408
   Reddi VJ, 2010, CONF PROC INT SYMP C, P314, DOI 10.1145/1816038.1816002
   SAVVIS, 2007, SAVVIS SELLS ASS REL
   Tilera, 2011, TILE GX 3036 SPEC
   Wenisch TF, 2006, IEEE MICRO, V26, P18, DOI 10.1109/MM.2006.79
NR 15
TC 30
Z9 33
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2012
VL 32
IS 5
BP 52
EP 63
DI 10.1109/MM.2012.71
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 020DX
UT WOS:000309790100006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Polfliet, S
   Ryckbosch, F
   Eeckhout, L
AF Polfliet, Stijn
   Ryckbosch, Frederick
   Eeckhout, Lieven
TI AUTOMATED FULL-SYSTEM POWER CHARACTERIZATION
SO IEEE MICRO
LA English
DT Article
AB A new framework automatically generates full-system multicore powermarks, or synthetic programs with desired power characteristics on multicore server platforms. The framework constructs full-system power models with error bounds on the power estimates and guides the design of energy-efficient and cost-efficient server and data center infrastructures.
C1 [Polfliet, Stijn; Ryckbosch, Frederick; Eeckhout, Lieven] Univ Ghent, Elect & Informat Syst Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Eeckhout, L (corresponding author), Univ Ghent, ELIS, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM leeckhou@elis.ugent.be
FU Agency for Innovation by Science and Technology (IWT); Research
   Foundation-Flanders (FWO) [G.0232.06, G.0255.08, G.0179.10]; UGent-BOF
   projects [01J14407, 01Z04109]; European Research Council; European
   Community [259295]
FX We thank the anonymous reviewers for their thoughtful comments and
   suggestions. We thank Kristof De Spiegeleer for providing the Racktivity
   power measurement device, and we thank Lieven Lemiengre and Wouter
   Kampmann for their early work on the powermark framework. We also thank
   Pradip Bose and Jeff Stuecheli for early discussions on power virus
   generation. Stijn Polfliet is supported through a doctoral fellowship by
   the Agency for Innovation by Science and Technology (IWT). Frederick
   Ryckbosch is supported through a doctoral fellowship by the Research
   Foundation-Flanders (FWO). Additional support is provided by FWO
   projects G.0232.06, G.0255.08, and G.0179.10, the UGent-BOF projects
   01J14407 and 01Z04109, and the European Research Council under the
   European Community's Seventh Framework Program (FP7/2007-2013)/ERC Grant
   agreement no. 259295.
CR [Anonymous], 2008, P 2008 C POW AW COMP
   BELL R, 2005, P 19 ACM INT C SUP I, P111
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Eeckhout L, 2003, IEEE MICRO, V23, P26, DOI 10.1109/MM.2003.1240210
   Fan XB, 2007, CONF PROC INT SYMP C, P13, DOI 10.1145/1273440.1250665
   FELTER W, 2004, RC23276 IBM
   Ganesan K, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P19, DOI 10.1145/1854273.1854282
   Gowan MK, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P726, DOI 10.1109/DAC.1998.724567
   Isci C, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P93
   Joshi A, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1400112.1400115
   Joshi AM, 2008, INT S HIGH PERF COMP, P209
   Lange KD, 2009, COMPUTER, V42, P95, DOI 10.1109/MC.2009.84
   *RACKT, RC0816 RACKT
   Rivoire S., 2007, P 2007 ACM SIGMOD IN, P365, DOI [10.1145/1247480.1247522, DOI 10.1145/1247480.1247522]
   VISHMANATH R, 2000, INTEL TECHNOLOGY J, V4
NR 16
TC 8
Z9 8
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2011
VL 31
IS 3
BP 46
EP 59
DI 10.1109/MM.2011.36
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 775GB
UT WOS:000291445700005
OA Green Published
DA 2024-07-18
ER

PT J
AU Seong, NH
   Woo, DH
   Lee, HHS
AF Seong, Nak Hee
   Woo, Dong Hyuk
   Lee, Hsien-Hsin S.
TI SECURITY REFRESH: PROTECTING PHASE-CHANGE MEMORY AGAINST MALICIOUS WEAR
   OUT
SO IEEE MICRO
LA English
DT Article
AB As dynamic ram scaling approaches its physical limit, phase-change memory is the most mature and well-studied option for potential dram replacement. However, malicious wear-out attacks can exploit PCM'S limited write endurance. To address this, a low-cost wear-leveling scheme can dynamically randomize the data addresses across the entire address space and obfuscate their actual locations from users and system software.
C1 [Lee, Hsien-Hsin S.] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Woo, Dong Hyuk] Intel Labs, Seattle, WA USA.
C3 University System of Georgia; Georgia Institute of Technology; Intel
   Corporation
RP Seong, NH (corresponding author), 4504 Madison Dr, Atlanta, GA 30346 USA.
EM nhseong@ece.gatech.edu
RI Lee, Hsien-Hsin S./AAI-4932-2020
OI Lee, Hsien-Hsin Sean/0000-0002-8926-8243
CR [Anonymous], P INT S COMP ARCH IS
   Klamkin M., 1967, Journal of Combinatorial Theory, V3, P279
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 7
TC 10
Z9 13
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 119
EP 127
DI 10.1109/MM.2010.101
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200013
DA 2024-07-18
ER

PT J
AU Devietti, J
   Lucia, B
   Ceze, L
   Oskin, M
AF Devietti, Joseph
   Lucia, Brandon
   Ceze, Luis
   Oskin, Mark
TI DMP: DETERMINISTIC SHARED-MEMORY MULTIPROCESSING
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
AB Shared-memory multicore and multiprocessor systems are nondeterministic, which frustrates debugging and complicates testing of multithreaded code, impeding parallel programming's widespread adoption. The authors propose fully deterministic shared-memory multiprocessing that not only enhances debugging by offering repeatability by default, but also improves the quality of testing and the deployment of production code. They show that determinism can be provided with little performance cost on future hardware
C1 [Devietti, Joseph; Lucia, Brandon; Ceze, Luis; Oskin, Mark] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
C3 University of Washington; University of Washington Seattle
RP Devietti, J (corresponding author), Univ Washington, Dept Comp Sci & Engn, Box 352350, Seattle, WA 98195 USA.
EM devietti@cswashington.edu
CR [Anonymous], P ACM SIGM S PAR DIS
   BACON DF, 1991, P 1991 ACM ONR WORKS, P194
   BERGAN T, 2010, 15 INT C ARCH SUPP P
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bocchino Jr R. L., 2009, P OOPSLA, P97, DOI DOI 10.1145/1640089.1640097
   Devietti J, 2009, ACM SIGPLAN NOTICES, V44, P85, DOI 10.1145/1508284.1508255
   Gopal S, 1998, 1998 FOURTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P195, DOI 10.1109/HPCA.1998.650559
   Hammond L, 2004, CONF PROC INT SYMP C, P102
   HERLIHY M., 1993, P 20 ANN INT S COMPU, P289, DOI DOI 10.1145/165123.165164.URL
   Hower DR, 2008, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA.2008.26
   LEBLANC TJ, 1987, IEEE T COMPUT, V36, P471, DOI 10.1109/TC.1987.1676929
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C, P190, DOI [DOI 10.1145/1064978.1065034, 10.1145]
   Montesinos P, 2008, CONF PROC INT SYMP C, P289, DOI 10.1109/ISCA.2008.36
   Narayanasamy S, 2005, CONF PROC INT SYMP C, P284, DOI 10.1109/ISCA.2005.16
   NARAYANASAMY S, 2006, P 12 INT C ARCH SUPP, P229
   Olszewski M, 2009, ACM SIGPLAN NOTICES, V44, P97, DOI 10.1145/1508284.1508256
   Rinard MC, 1998, ACM T PROGR LANG SYS, V20, P483, DOI 10.1145/291889.291893
   Ronsse M, 1999, ACM T COMPUT SYST, V17, P133, DOI 10.1145/312203.312214
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xu M, 2003, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.2003.1206994
   Xu M., 2006, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, P49
NR 22
TC 13
Z9 15
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 40
EP 49
DI 10.1109/MM.2010.14
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900006
DA 2024-07-18
ER

PT J
AU Kelm, JH
   Johnson, DR
   Lumetta, SS
   Patel, SJ
   Frank, MI
AF Kelm, John H.
   Johnson, Daniel R.
   Lumetta, Steven S.
   Patel, Sanjay J.
   Frank, Matthew I.
TI A TASK-CENTRIC MEMORY MODEL FOR SCALABLE ACCELERATOR ARCHITECTURES
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT 36th Annual International Symposium on Computer Architecture
CY JUN 20-24, 2009
CL Austin, TX
SP ACM SIGARCH, IEEE Comp Soc, Assoc Comp Machinery, IBM, intel, Microsoft Res, Sun Microsyst, AMD, hp, Google Inc, VMware, NSF
ID SHARED-MEMORY
AB Tthis article presents a memory model for parallel compute accelerators with task-based programming models that uses a software protocol, Working in collaboration with hardware caches, to maintain a coherent, Single address space view of memory without requiring hardware cache coherence the memory model supports visual computing applications, which are becoming an important class of workloads capable of exploiting 1,000-core processors
C1 [Kelm, John H.; Johnson, Daniel R.; Lumetta, Steven S.; Patel, Sanjay J.] Univ Illinois, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Kelm, JH (corresponding author), Univ Illinois, 1306 W Main St, Urbana, IL 61801 USA.
EM jkelm2@illinois.edu
FU Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [0746910] Funding Source: National Science
   Foundation
CR Amza C, 1996, COMPUTER, V29, P18, DOI 10.1109/2.485843
   [Anonymous], 2006, Nvidia geforce 8800 GPU architecture overview
   Bennett J.K., 1990, PPOPP 90, P168
   BERSHAD BN, 1993, COMPCON SPRING 93, P528
   Frigo M, 1998, ACM SIGPLAN NOTICES, V33, P212, DOI 10.1145/277652.277725
   Gajski D., 1983, SIGARCH COMPUT ARCHI, V11, P7
   GOODMAN J, 1989, 61 SCI WORK GROUP
   Gschwind Michael., 2006, P 3 C COMPUTING FRON, P1
   HILL MD, 1993, ACM T COMPUT SYST, V11, P300, DOI 10.1145/161541.161544
   IFTODE L, 1996, P 8 ACM ANN S PAR AL, P277
   Kelm JH, 2009, CONF PROC INT SYMP C, P140, DOI 10.1145/1555815.1555774
   *KHR OPENCL WORK G, 2008, OPENCL SPEC
   Leverich J, 2007, CONF PROC INT SYMP C, P358, DOI 10.1145/1273440.1250707
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Mahesri A, 2008, INT SYMP MICROARCH, P164, DOI 10.1109/MICRO.2008.4771788
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   Reinders James, 2007, Intel threading building blocks-outfitting C++ for multi-core processor parallelism
   SCALES DJ, 1996, P 7 INT C ARCH SUPP, P174
   Seiler L, 2008, ACM T GRAPHIC, V27, DOI 10.1145/1360612.1360617
   VALIANT LG, 1990, COMMUN ACM, V33, P103, DOI 10.1145/79173.79181
NR 20
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2010
VL 30
IS 1
BP 29
EP 39
DI 10.1109/MM.2010.6
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 562AJ
UT WOS:000275020900005
DA 2024-07-18
ER

PT J
AU Feehrer, J
   Rotker, P
   Shih, M
   Gingras, P
   Yakutis, P
   Phillips, S
   Heath, J
AF Feehrer, John
   Rotker, Paul
   Shih, Milton
   Gingras, Paul
   Yakutis, Peter
   Phillips, Stephen
   Heath, John
TI COHERENCY HUB DESIGN FOR MULTISOCKET SUN SERVERS WITH COOLTHREADS
   TECHNOLOGY
SO IEEE MICRO
LA English
DT Article
AB COHUB, A COHERENCY HUB ASIC, PROVIDES A COST-EFFECTIVE WAY TO EXTEND A GLUELESS TWO-NODE CHIP-MULTITHREADING SYSTEM TO A FOUR-NODE SYSTEM WITHOUT CHANGES TO THE PROCESSOR. THE FOUR-NODE, 256-THREAD SYSTEM ACHIEVES NEAR-LINEAR SCALING OF PERFORMANCE WITH THREAD COUNT ON TRANSACTION-PROCESSING WORKLOADS. TIME-TO-MARKET PRESSURE, 800-MHZ OPERATION, AND A SIX-STAGE PIPELINE WERE AMONG THE CONSTRAINTS THAT SHAPED COHUB'S DESIGN.
C1 [Feehrer, John; Rotker, Paul; Shih, Milton; Gingras, Paul; Yakutis, Peter] Sun Microsyst Inc, Microelect Grp, Burlington, MA 01803 USA.
   [Phillips, Stephen] Sun Microsyst Inc, Microelect Grp, Chip Multithreading CMT Architecture Grp, Santa Clara, CA USA.
C3 Sun Microsystems, Inc.; Sun Microsystems, Inc.
RP Feehrer, J (corresponding author), Sun Microsyst Inc, Microelect Grp, MS UBUR02-105,45 Network Dr, Burlington, MA 01803 USA.
EM john.feehrer@sun.com
FU CoHub
FX We acknowledge contributions of the CoHub architecture, design,
   verification, and integration teams as well as engineers and managers at
   Texas Instruments who conducted the ASIC's physical realization. Thanks
   also go to Marco Riera, director of the Microelectronics Burlington
   group, and to the anonymous reviewers for their feedback on this
   article. CoolThreads is a registered trademark of Sun Microsystems.
   SPEC, SPECint, and SPECfp are registered trademarks of Standard
   Performance Evaluation Corporation (SPEC); T5440 results (Oct. 2008) and
   T5240 results (Apr. 2008) came from www.spec.org. SPEC-2004 is a
   registered trademark of SPEC. T5440 (Nov. 2008) and T5220 (Apr. 2008)
   results came from www.spec.org. Oracle Application Server 10g and Oracle
   Enterprise Database Edition are registered trademarks of Oracle
   Corporation.
CR [Anonymous], 2007, Computer Architecture: A Quantitative Approach
   FEEHRER J, 2008, COHERENCY HUB DESIGN
   *INT, 2002, LOW PIN COUNT INT SP
   *JEDEC SOL SAT TEC, 2005, FB DIMM DRAFT SPEC A
   PHILLIPS S, 2007, VICTORIA FALLS SCALI
   *SUN MICR, 2004, ULTRASPARC 4 PROC AR
NR 6
TC 2
Z9 5
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2009
VL 29
IS 4
BP 36
EP 47
DI 10.1109/MM.2009.62
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 483XZ
UT WOS:000269008000005
DA 2024-07-18
ER

PT J
AU Petracca, M
   Lee, BG
   Bergman, K
   Carloni, LP
AF Petracca, Michele
   Lee, Benjamin G.
   Bergman, Keren
   Carloni, Luca P.
TI PHOTONIC NOCS: SYSTEM-LEVEL DESIGN EXPLORATION
SO IEEE MICRO
LA English
DT Article
ID ON-CHIP
AB NETWORK-ON-CHIP IS A KEY ENABLING TECHNOLOGY TO ADDRESS THE CHALLENGES OF INTERCONNECTING THE INCREASING NUMBER OF CORES IN EMERGING CHIP MULTIPROCESSORS. BY LEVERAGING RECENT ADVANCES IN THE CMOS INTEGRATION OF PHOTONIC DEVICES AND THE UNIQUE PROPERTIES OF THE OPTICAL MEDIUM, PHOTONIC NOCs OFFER A PROMISING SOLUTION TO MEET THE COMMUNICATION REQUIREMENTS OF CHIP MULTIPROCESSORS WITH MINIMAL DRAW FROM THEIR POWER BUDGET.
C1 [Petracca, Michele; Carloni, Luca P.] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
   [Bergman, Keren] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA.
C3 Columbia University; Columbia University
RP Petracca, M (corresponding author), Columbia Univ, Dept Comp Sci, 1214 Amsterdam Ave, New York, NY 10027 USA.
EM petracca@cs.columbia.edu
OI Carloni, Luca/0000-0001-5600-8931
FU Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [0811012] Funding Source: National Science
   Foundation
CR Chow A., 2005, PROGRAMMING EXAMPLE
   Haensch W, 2008, DES AUT CON, P674
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Lemoff BE, 2004, J LIGHTWAVE TECHNOL, V22, P2043, DOI 10.1109/JLT.2004.833251
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   SCHOW C, 2008, P INT SOL STAT CIRC, P294
   SHACHAM A, P 15 IEEE S HIGH PER, P29
   Shacham A, 2008, IEEE T COMPUT, V57, P1246, DOI 10.1109/TC.2008.78
NR 8
TC 27
Z9 31
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2009
VL 29
IS 4
BP 74
EP 84
DI 10.1109/MM.2009.70
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 483XZ
UT WOS:000269008000008
DA 2024-07-18
ER

PT J
AU Berg, TB
AF Berg, Thomas B.
TI MAINTAINING I/O DATA COHERENCE IN EMBEDDED MULTICORE SYSTEMS
SO IEEE MICRO
LA English
DT Article
ID MULTIPROCESSORS
AB In embedded systems, multiple cores mean multiple caches and often multiple cache levels. Consequently, maintaining coherency between the cores' caches and the data generated or consumed by I/O devices is challenging, with different solutions trading off hardware versus software complexity. The optimal approach for I/O data coherence depends on application and system characteristics, and might require a combination of techniques.
C1 MIPS Technol, Beaverton, OR 97006 USA.
RP Berg, TB (corresponding author), MIPS Technol, 1260 NW Waterhouse Ave,Ste 100, Beaverton, OR 97006 USA.
EM tbb@mips.com
CR Abramson D., 2006, INTEL TECHNOLOGY J, V10
   BENYEHUDA M, 2007, P 2007 OTT LIN S
   Byrd GT, 1999, P IEEE, V87, P456, DOI 10.1109/5.747866
   DUBOIS M, 1988, COMPUTER, V21, P9, DOI 10.1109/2.15
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   KNOTH M, 2008, ACHIEVING CACHE COHE
   THRONDSON M, 2008, EETIMES         0520
   [No title captured]
NR 8
TC 12
Z9 15
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2009
VL 29
IS 3
BP 10
EP 19
DI 10.1109/MM.2009.44
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 456UP
UT WOS:000266877200003
DA 2024-07-18
ER

PT J
AU Pullini, A
   Angiolini, F
   Murali, S
   Atienza, D
   De Micheli, G
   Benini, L
AF Pullini, Antonio
   Angiolini, Federico
   Murali, Srinivasan
   Atienza, David
   De Micheli, Giovanni
   Benini, Luca
TI Bringing NoCs to 65 nm
SO IEEE MICRO
LA English
DT Article
ID NETWORKS; CHIP
AB Very deep submicron process technologies are ideal application fields for NOCs, which offer a promising solution to the scalability problem. This article sheds light on the benefits and challenges of NOC-based interconnect design in nanometer CMOS. the authors present experimental results from fully working 65-nm NOC designs and a detailed scalability analysis.
C1 Politecn Torino, Turin, Italy.
   Univ Bologna, Dept Elect & Comp Sci, I-40126 Bologna, Italy.
   Ecole Polytech Fed Lausanne, Integrated Syst Lab, Lausanne, Switzerland.
   Univ Complutense Madrid, Comp Architecture & Automat Dept, Madrid, Spain.
   Ecole Polytech Fed Lausanne, Integrated Ctr, Lausanne, Switzerland.
   Univ Bologna, Dept Elect & Comp Sci, I-40126 Bologna, Italy.
C3 Polytechnic University of Turin; University of Bologna; Swiss Federal
   Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne; Complutense University of Madrid; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne; University
   of Bologna
RP Pullini, A (corresponding author), Politecn Torino, Turin, Italy.
RI Alonso, David Atienza/F-3964-2011; Murali, Srinivasan/AAU-8883-2020; De
   Micheli, Giovanni/E-1634-2011
OI Alonso, David Atienza/0000-0001-9536-4947; De Micheli,
   Giovanni/0000-0002-7827-3215; BENINI, LUCA/0000-0001-8068-3806
CR Ahonen T., 2004, Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, P53
   Angiolini F, 2006, DES AUT TEST EUROPE, P122
   [Anonymous], 2006, NETWORKS CHIPS TECHN
   [Anonymous], 2006, P IEEE ACM INT C COM
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   Ho WH, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P377, DOI 10.1109/HPCA.2003.1183554
   Hu JC, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P688
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   KOLSON S, 2002, P IEEE COMP SOC ANN, P105
   Murali S, 2005, ASIA S PACIF DES AUT, P27, DOI 10.1145/1120725.1120737
   Pinto A, 2003, PR IEEE COMP DESIGN, P146, DOI 10.1109/ICCD.2003.1240887
   Pullini A, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P224
   Pullini A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P273
   Srinivasan K, 2005, IEEE IC CAD, P231, DOI 10.1109/ICCAD.2005.1560070
   Wang HS, 2005, DES AUT TEST EUROPE, P1238
NR 19
TC 36
Z9 41
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2007
VL 27
IS 5
BP 75
EP 85
DI 10.1109/MM.2007.4378785
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 226WV
UT WOS:000250620100008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Conway, P
   Hughes, B
AF Conway, Pat
   Hughes, Bill
TI The AMD Opteron northbridge architecture
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 18 Conference
CY AUG 20-22, 2006
CL Stanford Univ, Palo Alto, CA
HO Stanford Univ
AB To increase performance while operating within a fixed power budget, the AMD Opteron processor integrates multiplex 86-64 cores with a router and memory controller. AMD'S experience with building a wide variety of system topologies using Opteron's hypertransport-based processor interface has provided useful lessons that expose the challenges to be addressed when designing future system interconnect, memory hierarchy, and I/O to scale with both the number of cores and sockets in future X86-64 CMP architectures.
EM pat.conway@amd.com
CR Adve SV, 1996, COMPUTER, V29, P66, DOI 10.1109/2.546611
   *AMD, AMD X8664 ARCH MAN
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   *HYPERTRANSPORT, LINK SPEC
   *ISO ANSI IEEE, 1992, 15961992 ISO ANSI IE
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
NR 8
TC 67
Z9 80
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2007
VL 27
IS 2
BP 10
EP 21
DI 10.1109/MM.2007.43
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 188II
UT WOS:000247913200004
DA 2024-07-18
ER

PT J
AU Lin, Y
   Lee, H
   Woh, M
   Harel, Y
   Mahlke, S
   Mudge, T
   Chakrabarti, C
   Flautner, K
AF Lin, Yuan
   Lee, Hyunseok
   Woh, Mark
   Harel, Yoav
   Mahlke, Scott
   Mudge, Trevor
   Chakrabarti, Chaitali
   Flautner, Krisztian
TI SODA: A high-performance DSP architecture for software-defined radio
SO IEEE MICRO
LA English
DT Article
AB Software-defined radio (SDR) belongs to an emerging class of applications with the processing requirements of a supercomputer but the power constraints of a mobile terminal. The authors developed the signal-processing on-demand architecture (SODA), a fully programmable architecture that supports SDR, by examining two widely differing protocols, W-CDMA and 802.11A. It meets power-performance requirements by separating control and data processing and by employing ultrawide SIMD execution.
C1 Univ Michigan, Dept Comp Sci & Elect Engn, Ann Arbor, MI 48109 USA.
   Arizona State Univ, Tempe, AZ 85287 USA.
C3 University of Michigan System; University of Michigan; Arizona State
   University; Arizona State University-Tempe
RP Mudge, T (corresponding author), Univ Michigan, Dept Comp Sci & Elect Engn, Ann Arbor, MI 48109 USA.
EM tnm@eecs.umich.edu
CR Alm JH, 2004, CONF PROC INT SYMP C, P14
   *ANSI IEEE, 1999, 80211 ANSIIEEE 11
   Austin T, 2004, COMPUTER, V37, P81, DOI 10.1109/MC.2004.1297253
   GLOSSNER J, 2004, SOFTWARE DEFINED RAD, P129
   Holma H., 2001, WCDMA UMTS RADIO ACC, V1st
   Lin Y, 2006, CONF PROC INT SYMP C, P89, DOI 10.1145/1150019.1136494
   Peleg A, 1996, IEEE MICRO, V16, P42, DOI 10.1109/40.526924
   VANBERKEL C, 2004, P 2004 SOFTW DEF RAD, pB125
   WAKSMAN A, 1968, J ACM, V15, P159, DOI 10.1145/321439.321449
   Widodo L, 2005, 2005 IEEE International SOI Conference, Proceedings, P139, DOI 10.1109/SOI.2005.1563566
NR 10
TC 47
Z9 64
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 114
EP 123
DI 10.1109/MM.2007.22
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000014
DA 2024-07-18
ER

PT J
AU Stasiak, D
   Chaudhry, R
   Cox, D
   Posluszny, S
   Warnock, J
   Weitzel, S
   Wendel, D
   Wang, M
AF Stasiak, D
   Chaudhry, R
   Cox, D
   Posluszny, S
   Warnock, J
   Weitzel, S
   Wendel, D
   Wang, M
TI Cell processor low-power design methodology
SO IEEE MICRO
LA English
DT Article
ID MICROPROCESSORS
AB Power consumption is a major challenge in vlsi design. Power-constrained designs must attack power reduction with many techniques and require tools to accurately predict the power consumption. These tools give designers feedback on the efficiency of the power management logic. Designing the first-generation cell processor called for advanced reduction techniques and cycle-accurate power estimation. Correlations between hardware measurements and power estimates showed the effectiveness of this strategy.
C1 IBM Corp, STG, PowerPC Microprocessor Dev Team, Austin, TX 78758 USA.
   IBM Corp, STG, Rochester, MN 55901 USA.
   IBM Corp, STG, Yorktown Hts, NY USA.
   IBM Corp, STG, eServer Hardware Dev Team, Boblingen, Germany.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM); International Business
   Machines (IBM)
RP IBM Corp, STG, PowerPC Microprocessor Dev Team, 11501 Burnet Rd,Bldg 906, Austin, TX 78758 USA.
EM stasiak@us.ibm.com
RI Shchedrolosiev, Oleksandr O/U-6759-2017
OI Shchedrolosiev, Oleksandr O/0000-0001-7972-3882
CR Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Gupta S, 2000, IEEE T VLSI SYST, V8, P18, DOI 10.1109/92.820758
   Neely JS, 2000, ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, P303, DOI 10.1109/EPEP.2000.895550
   PHAM D, 2005, IEEE INT SOL STAT CI, P184
   Restle PJ, 2001, IEEE J SOLID-ST CIRC, V36, P792, DOI 10.1109/4.918917
   RESTLE PJ, 2002, IEEE INT SOL STAT CI, P144
   ZYUBAN V, 2002, P GREAT LAK S VLSI A, P24
NR 7
TC 7
Z9 7
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2005
VL 25
IS 6
BP 71
EP 78
DI 10.1109/MM.2005.107
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 995IW
UT WOS:000234095000010
DA 2024-07-18
ER

PT J
AU Flynn, MJ
   Hung, P
AF Flynn, MJ
   Hung, P
TI Microprocessor design issues: Thoughts on the road ahead
SO IEEE MICRO
LA English
DT Article
AB As power becomes increasingly important, the cubic trade-off between time and power ((TP)-P-3 = constant) forces designers to use relatively cheap area to increase performance rather than the expensive power required by higher clock rates. As designers focus on power, the question of optimal power-oriented architectures is apparent.
C1 Stanford Univ, Stanford, CA 94305 USA.
C3 Stanford University
RP Stanford Univ, Stanford, CA 94305 USA.
EM hung@arith.stanford.edu
CR Adiga N. R., 2002, SC 02 P 2002 ACMIEEE, P60
   Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   [Anonymous], 114911990 IEEE
   Athas W. C., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P398, DOI 10.1109/92.335009
   BARON M, 2004, MPU EDA FACE COMPLEX
   Chang H., 1999, SURVIVING SOC REVOLU
   *COMP COMP CORP IN, 2003, ADV CONF POW INT SPE
   Crouch A., 1999, Design-for-test for Digital IC's and Embedded Core Systems. No. v. 1 in Design-for-test for Digital IC's and Embedded Core Systems
   DUBEY PK, 1990, J PARALLEL DISTR COM, V8, P10, DOI 10.1016/0743-7315(90)90064-V
   EVERS M, HOT CHIPS 16 C REC
   Flynn M.J., 1995, COMPUTER ARCHITECTUR, V1st
   Flynn MJ, 1999, IEEE MICRO, V19, P11, DOI 10.1109/40.782563
   Furber SB, 2000, ARM SYSTEM ON CHIP A
   GLASKOWSKY P, 2003, AMD ATHLON 64 GAMES
   GLASKOWSKY P, 2004, PUTTING PRESCOTT PER
   GLASKOWSKY PN, 2004, SERVERS TAKE GIANT S
   Harris D, 1997, IEEE J SOLID-ST CIRC, V32, P1702, DOI 10.1109/4.641690
   HINES J, 2003, MIDYEAR 2003 SEMICON
   Hrishikesh MS, 2002, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2002.1003558
   KAKINO J, 2002, P 2002 ACM IEEE C SU, P1
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   KOBAYASHI F, 1991, 1991 PROCEEDINGS : 41ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, P693, DOI 10.1109/ECTC.1991.163956
   KONGETIRA P, HOT CHIPS 16 C REC
   KREWELL K, 2004, MICROPROCESSOR REPOR
   KREWELL K, 2004, AMD INTEL DUAL CORE
   KREWELL K, 2004, DOTHAN NUMBERS
   LEWIS B, 2002, MICROPROCESSOR CORES
   Liu AS, 2004, NATURE, V427, P615, DOI 10.1038/nature02310
   MCFARLAND G, 1997, THESIS STANFORD U
   MCNAIRY C, HOT CHIPS 16 C REC
   Mencer O, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P270, DOI 10.1109/FPT.2003.1275757
   Miller DAB, 1997, INT J OPTOELECTRON, V11, P155
   Mizoguchi D, 2004, ISSCC DIG TECH PAP I, V47, P142, DOI 10.1109/ISSCC.2004.1332634
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   STARNES T, 2003, PROGRAMMABLE MICROCO
   TSCHANZ J, 2002, 2002 IEEE INT SOL ST, P412
   Tummala R., 1999, Advancing Microelectronics, V26, P29
   Ullman JeffreyD., 1984, COMPUTATIONAL ASPECT
   Zyuban V, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P166, DOI 10.1109/LPE.2002.1029589
NR 39
TC 54
Z9 64
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2005
VL 25
IS 3
BP 16
EP 31
DI 10.1109/MM.2005.56
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 937NZ
UT WOS:000229934100004
DA 2024-07-18
ER

PT J
AU Liu, JX
   Chandrasekaran, B
   Yu, WK
   Wu, JS
   Buntinas, D
   Kini, S
   Panda, DK
   Wyckoff, P
AF Liu, JX
   Chandrasekaran, B
   Yu, WK
   Wu, JS
   Buntinas, D
   Kini, S
   Panda, DK
   Wyckoff, P
TI Microbenchmark performance comparison of high-speed cluster
   interconnects
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Interconnects 11 Conference
CY AUG 20-22, 2003
CL Stanford Univ, Stanford, CA
HO Stanford Univ
ID ARCHITECTURE; NETWORK
AB HIGH-SPEED CLUSTER INTERCONNECTS MYRINET, QUADRICS, AND INFINIBAND ACHIEVE LOW LATENCY AND HIGH BANDWIDTH WITH LOW HOST OVERHEAD. HOWEVER, THEY SHOW QUITE DIFFERENT. PERFORMANCE BEHAVIORS WHEN HANDLING COMMUNICATION BUFFER REUSE PATTERNS.
C1 Ohio State Univ, Dreese Lab 395, Dept Comp & Informat Sci, Columbus, OH 43210 USA.
C3 University System of Ohio; Ohio State University
RP Ohio State Univ, Dreese Lab 395, Dept Comp & Informat Sci, 2015 Neil Ave, Columbus, OH 43210 USA.
EM liuj@cis.ohio-state.edu
OI Yu, Weikuan/0000-0002-8754-0311
CR Alexandrov A, 1997, J PARALLEL DISTR COM, V44, P71, DOI 10.1006/jpdc.1997.1346
   BANIKAZEMI M, 2001, P INT PAR DISTR PROC
   BELL C, 2003, P INT PAR DISTR PROC
   BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   Carrera EV, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P275
   Chandrasekaran B, 2003, LECT NOTES COMPUT SC, V2794, P29
   Culler David., 1993, P 4 ACM SIGPLAN S PR, P1
   Dunning D, 1998, IEEE MICRO, V18, P66, DOI 10.1109/40.671404
   *INF BAND TRAD ASS, 2000, INF BAND ARCH SPEC R
   Petrini F, 2002, IEEE MICRO, V22, P46, DOI 10.1109/40.988689
NR 10
TC 40
Z9 42
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 42
EP 51
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 777EN
UT WOS:000189162900008
DA 2024-07-18
ER

PT J
AU Moore, C
AF Moore, C
TI Managing the transition from complexity to elegance: Design convergence
SO IEEE MICRO
LA English
DT Article
EM crmoore@cs.utexas.edu
NR 0
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2004
VL 24
IS 1
BP 80
EP +
DI 10.1109/MM.2004.1289295
PG 2
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 777EN
UT WOS:000189162900012
DA 2024-07-18
ER

PT J
AU Zhang, YX
   Khan, TA
   Pokam, G
   Kasikci, B
   Litz, H
   Devietti, J
AF Zhang, Yuxuan
   Khan, Tanvir Ahmed
   Pokam, Gilles
   Kasikci, Baris
   Litz, Heiner
   Devietti, Joseph
TI Online Code Layout Optimizations via OCOLOS
SO IEEE MICRO
LA English
DT Article
DE Codes; Optimization; Layout; Fasteners; Costs; Software; Behavioral
   sciences; Program processors
AB The processor front end has become an increasingly important bottleneck in recent years due to growing application code footprints, particularly in data centers. Profile-guided optimizations performed by compilers represent a promising approach, as they rearrange code to maximize instruction cache locality and branch prediction efficiency along a relatively small number of hot code paths. However, these optimizations require continuous profiling and rebuilding of applications to ensure that the code layout matches the collected profiles. In this article, we propose Online COde Layout OptimizationS (OCOLOS), the first online code layout optimization system for unmodified applications written in unmanaged languages. OCOLOS allows profile-guided optimization to be performed on a running process instead of being performed offline and requiring the application to be relaunched. Our experiments show that OCOLOS can accelerate MySQL by up to 41%.
C1 [Zhang, Yuxuan; Devietti, Joseph] Univ Penn, Comp & Informat Sci Dept, Philadelphia, PA 19104 USA.
   [Khan, Tanvir Ahmed; Kasikci, Baris] Univ Michigan, Ann Arbor, MI 48103 USA.
   [Pokam, Gilles] Intel Corp, Santa Clara, CA USA.
   [Kasikci, Baris] Univ Michigan, Comp Sci & Engn, Ann Arbor, MI USA.
   [Litz, Heiner] Univ Calif Santa Cruz, Comp Sci & Engn, Santa Cruz, CA 95064 USA.
C3 University of Pennsylvania; University of Michigan System; University of
   Michigan; Intel Corporation; University of Michigan System; University
   of Michigan; University of California System; University of California
   Santa Cruz
RP Devietti, J (corresponding author), Univ Penn, Comp & Informat Sci Dept, Philadelphia, PA 19104 USA.
EM zyuxuan@seas.upenn.edu; takh@umich.edu; gilles.a.pokam@intel.com;
   barisk@umich.edu; hlitz@ucsc.edu; devietti@cis.upenn.edu
OI Devietti, Joseph/0000-0002-9330-7233; Zhang, Yuxuan/0000-0002-3750-5809;
   Kasikci, Baris/0000-0001-6122-8998; Khan, Tanvir
   Ahmed/0000-0003-3741-1455; Pokam, Gilles/0009-0002-4363-5383
FU NSF/Intel Grants [2010810, 2011168]; NSF Grant [1942754]; Rackham
   Predoctoral Fellowship; Applications Driving Architectures Research
   Center, a Joint University Microelectronics Program Center;
   Semiconductor Research Corporation; Defense Advanced Research Projects
   Agency
FX This work was supported by gifts from Intel Labs, joint NSF/Intel Grants
   2010810 and 2011168, NSF Grant 1942754, a Rackham Predoctoral
   Fellowship, and the Applications Driving Architectures Research Center,
   a Joint University Microelectronics Program Center cosponsored by the
   Semiconductor Research Corporation and the Defense Advanced Research
   Projects Agency. We thank Maksim Panchenko and Guilherme Ottoni from
   Meta for helpful discussions about BOLT.
CR Chen DH, 2016, INT SYM CODE GENER, P12, DOI 10.1145/2854038.2854044
   He Wenlei., 2022, Proceedings of the ACM on Programming Languages, V6, P1, DOI DOI 10.1145/3498714
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   Kleen Andi, 2016, An introduction to last branch records
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Panchenko Maksim, 2021, CC 2021: Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction, P119, DOI 10.1145/3446804.3446843
   Panchenko M, 2019, INT SYM CODE GENER, P2, DOI [10.5281/zenodo.2542117, 10.1109/CGO.2019.8661201]
   Pettis K., 1990, SIGPLAN Notices, V25, P16, DOI 10.1145/93548.93550
   Shen H, 2023, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 2, ASPLOS 2023, P617, DOI 10.1145/3575693.3575727
NR 9
TC 1
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2023
VL 43
IS 4
BP 71
EP 79
DI 10.1109/MM.2023.3274758
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L2BS7
UT WOS:001021366700010
DA 2024-07-18
ER

PT J
AU Dastidar, J
   Riddoch, D
   Moore, J
   Pope, S
   Wesselkamper, J
AF Dastidar, Jaideep
   Riddoch, David
   Moore, Jason
   Pope, Steven
   Wesselkamper, Jim
TI The AMD 400-G Adaptive SmartNIC System on Chip: A Technology Preview
SO IEEE MICRO
LA English
DT Article
DE Software; Computer architecture; Servers; Multiaccess communication;
   Field programmable gate arrays; Product design; Bandwidth
AB This article presents the AMD 400-G Adaptive Smart Network Interface Card (SmartNIC) system on chip (SoC), a domain-specific architecture for offload acceleration of multitenant cloud network and storage applications. The article introduces the motivating factors behind SmartNIC and data processing unit accelerators in the datacenter. The article then describes how and why the adaptive SoC aims to strike a balance among software processing on embedded processors, fast-path application-specific integrated circuit-like processing on hardened logic, and adaptive and composable processing on an integrated field-programmable gate array. In architecting various subsystems of an SoC, the article describes how the device adapts to varying workloads over time through a dynamic function exchange of programmable logic (PL) and adapts to varying workloads over space by having different hardware execution pipelines executing alongside different PL binaries. The article also describes how security attestation and authentication, firewalls, and cryptographic acceleration permeate the device for a robust, multitenant confidential compute environment.
C1 [Dastidar, Jaideep; Moore, Jason; Wesselkamper, Jim] AMD, Adapt & Embedded Comp Grp, San Jose, CA 95124 USA.
   [Riddoch, David; Pope, Steven] AMD, Network Architecture Team, Cambridge, England.
RP Dastidar, J (corresponding author), AMD, Adapt & Embedded Comp Grp, San Jose, CA 95124 USA.
EM jaideep.dastidar@amd.com; david.riddoch@amd.com; jason.moore@amd.com;
   steven.pope@amd.com; jim.wesselkamper@amd.com
CR [Anonymous], 2019, SECURITY REQUIREMENT, DOI [10.6028/NIST.FIPS.140-3, DOI 10.6028/NIST.FIPS.140-3]
   Attig M., 2011, 2011 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS), P12, DOI 10.1109/ANCS.2011.12
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   opencompute.org, 2020, ATT SYST COMP V1 0 R
   PCI Special Interest Group, US
   Sriraman A, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P733, DOI 10.1145/3373376.3378450
NR 6
TC 2
Z9 2
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2023
VL 43
IS 3
BP 40
EP 49
DI 10.1109/MM.2023.3260186
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA K5QD7
UT WOS:001016976600006
DA 2024-07-18
ER

PT J
AU Boles, D
   Waddington, D
   Roberts, DA
AF Boles, David
   Waddington, Daniel
   Roberts, David A.
TI CXL-Enabled Enhanced Memory Functions
SO IEEE MICRO
LA English
DT Article
DE Software; Memory management; Bandwidth; Random access memory; Protocols;
   Performance evaluation; Monitoring
AB The arrival of the Compute Express Link (CXL) protocol is a significant milestone for the systems community. CXL provides a standardized, cache-coherent memory protocol that can be used to attach devices and memory to a system, while maintaining memory coherency with the host processor. CXL enables accelerators (e.g., graphics processing units and data processing units) to both have direct load/store access to the host memory and the ability to make their own on-device memory likewise accessible to the host central processing unit. Because CXL allows technology interposition on the memory data plane, it opens up the possibility of "pushing down" functions into the memory subsystem. In this article, we introduce the concept of enhanced memory functions (EMFs). We then describe two use cases, one prototyped using a field-programmable gate array-based intelligent memory controller platform. Finally, we show initial experimental results indicating that EMFs could present valuable solutions to problems that are difficult to solve within existing computer architectures.
C1 [Boles, David] Micron Technol, Austin, TX 78730 USA.
   [Waddington, Daniel] IBM Corp, San Jose, CA 95120 USA.
   [Roberts, David A.] Micron Technol, Boise, ID 83707 USA.
C3 Micron Technology; International Business Machines (IBM); Micron
   Technology
RP Boles, D (corresponding author), Micron Technol, Austin, TX 78730 USA.
EM dboles@micron.com; daniel.waddington@ibm.com; droberts@micron.com
OI Boles, David/0000-0002-9722-3053
CR Al Maruf H, 2023, Arxiv, DOI arXiv:2206.02878
   Choi J, 2021, INT PARALL DISTRIB P, P13, DOI 10.1109/IPDPS49936.2021.00011
   Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
   Das Sharma D, 2022, SYMP HI PER INT, P5, DOI 10.1109/HOTI55740.2022.00017
   Eckert JP, 1998, IEEE ANN HIST COMPUT, V20, P15, DOI 10.1109/85.728227
   Intel Corporation, 2023, PMEM IO PERS MEM PRO
   Kannan S, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901325
   Meswani MR, 2015, INT S HIGH PERF COMP, P126, DOI 10.1109/HPCA.2015.7056027
   Suzuki T, 2015, IEEE INT C MICROELEC, P9, DOI 10.1109/ICMTS.2015.7106095
   Thomas Pawlowski J., 2016, Hot Chips 28 Symposium (HCS), 2016 IEEE, P1
   Volos H, 2011, ACM SIGPLAN NOTICES, V46, P91, DOI [10.1145/1961296.1950379, 10.1145/1961295.1950379]
   Wang W, 2018, PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), P50, DOI 10.1145/3240302.3240423
NR 12
TC 2
Z9 2
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2023
VL 43
IS 2
BP 58
EP 65
DI 10.1109/MM.2022.3229627
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C9SV5
UT WOS:000965242000001
DA 2024-07-18
ER

PT J
AU De la Parra, C
   Soliman, T
   Guntoro, A
   Kumar, A
   Wehn, N
AF De la Parra, Cecilia
   Soliman, Taha
   Guntoro, Andre
   Kumar, Akash
   Wehn, Norbert
TI Increasing Throughput of In-Memory DNN Accelerators by Flexible
   Layerwise DNN Approximation
SO IEEE MICRO
LA English
DT Article
DE In-memory computing; Throughput; Quantization (signal); Hardware;
   Computational modeling; Space exploration; Optimization; Deep learning;
   Neural networks
AB Approximate computing and mixed-signal in-memory accelerators are promising paradigms to significantly reduce computational requirements of deep neural network (DNN) inference without accuracy loss. In this work, we present a novel in-memory design for layerwise approximate computation at different approximation levels. A sensitivity-based high-dimensional search is performed to explore the optimal approximation level for each DNN layer. Our new methodology offers high flexibility and optimal tradeoff between accuracy and throughput, which we demonstrate by an extensive evaluation on various DNN benchmarks for medium- and large-scale image classification with CIFAR10, CIFAR100, and ImageNet. With our novel approach, we reach an average of 5x and up to 8x speedup without accuracy loss.
C1 [De la Parra, Cecilia; Soliman, Taha; Guntoro, Andre] Robert Bosch GmbH, D-71272 Renningen, Germany.
   [Kumar, Akash] Tech Univ Dresden, D-01062 Dresden, Germany.
   [Wehn, Norbert] Tech Univ Kaiserslautern, D-67663 Kaiserslautern, Germany.
C3 Bosch; Technische Universitat Dresden; University of Kaiserslautern
RP De la Parra, C (corresponding author), Robert Bosch GmbH, D-71272 Renningen, Germany.
EM cecilia.delaparra@de.bosch.com; taha.soliman@de.bosch.com;
   andre.guntoro@de.bosch.com; akash.kumar@tu-dresden.de;
   atwehn@eit.uni-kl.de
RI Kumar, Akash/KHU-7452-2024
OI Kumar, Akash/0000-0001-7125-1737; Guntoro, Andre/0000-0003-4144-0283
FU ECSEL project TEMPO; European Union [826655]; Carl Zeiss foundation
FX This work was funded by the ECSEL project TEMPO, in part by the European
   Union's Horizon 2020 Research and Innovation Program, and National
   Authorities under Grant 826655, and in part by the Carl Zeiss foundation
   under Grant "Sustainable Embedded AI."
CR [Anonymous], 2009, CIFAR-100 (canadian institute for advanced research)
   De la Parra C, 2020, DES AUT TEST EUROPE, P1193, DOI 10.23919/DATE48585.2020.9116476
   Dong Q, 2020, ISSCC DIG TECH PAP I, P242, DOI [10.1109/isscc19947.2020.9062985, 10.1109/ISSCC19947.2020.9062985]
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Iandola F. N., 2016, PROC INT C LEARN REP, P23
   Lin M, 2014, 2014 INTERNATIONAL CONFERENCE ON MEDICAL BIOMETRICS (ICMB 2014), P1, DOI 10.1109/ICMB.2014.8
   Mrazek V, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942068
   Rekhi AS, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317770
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   SOLIMAN T, 2020, IEDM, P29, DOI DOI 10.1109/IEDM13553.2020.9372124
   Soliman Taha, 2021, PROC IEEE INT C ARTI, P1
   Vogel S, 2019, DES AUT TEST EUROPE, P1094, DOI [10.23919/date.2019.8714901, 10.23919/DATE.2019.8714901]
   Yaohui Cai, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P13166, DOI 10.1109/CVPR42600.2020.01318
   Zhang Q, 2015, DES AUT TEST EUROPE, P701
NR 15
TC 0
Z9 0
U1 1
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 17
EP 24
DI 10.1109/MM.2022.3196865
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600011
DA 2024-07-18
ER

PT J
AU Satyanarayanan, M
   Feng, ZQ
   George, S
   Harkes, J
   Iyengar, R
   Turki, H
   Pillai, P
AF Satyanarayanan, Mahadev
   Feng, Ziqiang
   George, Shilpa
   Harkes, Jan
   Iyengar, Roger
   Turki, Haithem
   Pillai, Padmanabhan
TI Accelerating Silent Witness Storage
SO IEEE MICRO
LA English
DT Article
DE Cameras; Data privacy; Iterative decoding; Image color analysis;
   Decoding; Video surveillance; Servers; Hardware acceleration; Edge
   computing; Storage management
ID CAMERAS
AB We propose hardware acceleration for a new edge computing abstraction called a Silent Witness. This abstraction embodies a severe asymmetry in the ease of write versus read operations. Surveillance data from one or more video cameras are continuously encrypted and recorded, but the decrypting, processing, or transmission of that data only occurs under stringent privacy controls. For the new search workloads of such a system, decode-enabled storage alleviates the scalability bottleneck imposed by frequent decoding of data. Our experiments show throughput improvements up to 3.5x for typical search workloads of a Silent Witness.
C1 [Satyanarayanan, Mahadev; George, Shilpa; Harkes, Jan; Iyengar, Roger; Turki, Haithem] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Feng, Ziqiang] Google, Mountain View, CA 94043 USA.
   [Pillai, Padmanabhan] Intel Labs, Santa Clara, CA 95054 USA.
C3 Carnegie Mellon University; Google Incorporated; Intel Corporation
RP Satyanarayanan, M (corresponding author), Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
EM satya@cs.cmu.edu; csfzq2009@gmail.com; shilpag@cs.cmu.edu;
   jaharkes@cs.cmu.edu; raiyenga@cs.cmu.edu; hturki@cs.cmu.edu;
   padmanabhan.s.pillai@intel.com
OI Feng, Ziqiang/0000-0002-0787-2448; Harkes, Jan/0000-0002-3387-8050;
   George, Shilpa/0000-0002-6756-9627; Satyanarayanan,
   Mahadev/0000-0002-2187-2049; Turki, Haithem/0000-0001-5634-0918;
   Iyengar, Roger/0000-0002-4002-9823
FU National Science Foundation (NSF) [CNS-2106862]; ARM; AutoDesk;
   CableLabs; Crown Castle; Deutsche Telekom; Intel; InterDigital; Meta;
   Microsoft; Seagate; VMware; Vodafone; Conklin Kistler family fund
FX This work was supported by the National Science Foundation (NSF) under
   Grant CNS-2106862. Additional support was provided by ARM, AutoDesk,
   CableLabs, Crown Castle, Deutsche Telekom, Intel, InterDigital, Meta,
   Microsoft, Seagate, VMware, Vodafone, and the Conklin Kistler family
   fund. Any opinions, findings, conclusions or recommendations expressed
   in this material are those of the authors and do not necessarily reflect
   the view(s) of their employers or the above funding sources.
CR Ahmadi-Shokouh J., 2009, P IEEE GLOBECOM, P1
   Bramberger M, 2006, COMPUTER, V39, P68, DOI 10.1109/MC.2006.55
   Feng Z., 2021, CMUCS21139
   Feng ZQ, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P145, DOI 10.1109/SEC.2018.00018
   Huston L, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 3RD USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P73
   Jones R.G., 2007, The New York Times
   Kuhns J. B., 2012, UNDERSTANDING DECISI, P1, DOI [10.13140/2.1.2664.4168, DOI 10.13140/2.1.2664.4168]
   Kyrtsakas G, 2017, CAN CON EL COMP EN
   Markman J.A., 2011, EVALUATING USE PUBLI
   McIntyre M., 2018, J MULTIMODAL RHETORI, V2
   Mesnier M, 2003, IEEE COMMUN MAG, V41, P84, DOI 10.1109/MCOM.2003.1222722
   Muhammad K, 2018, IEEE T IND INFORM, V14, P3679, DOI 10.1109/TII.2018.2791944
   Nikisch C., 2015, BOSTON POLICE USE MA
   Oh SM, 2011, PROC CVPR IEEE
   Satyanarayanan M., 2010, INT J NEXTGENER COMP, V1
   Satyanarayanan M, 2017, COMPUTER, V50, P30, DOI 10.1109/MC.2017.9
   Satyanarayanan M, 2010, J INTERNET SERV APPL, V1, P31, DOI 10.1007/s13174-010-0001-z
   Satyanarayanan M, 2009, IEEE PERVAS COMPUT, V8, P14, DOI 10.1109/MPRV.2009.82
   Satyanarayanan Mahadev., 2017, 2017 IEEE International Symposium on Local and Metropolitan Area Networks (LANMAN), P1
   Shao ZF, 2018, IEEE T BIG DATA, V4, P105, DOI 10.1109/TBDATA.2017.2715815
   Soper T., 2013, SECURITY CAMERAS HEL
   Thomee B, 2016, COMMUN ACM, V59, P64, DOI 10.1145/2812802
   Xiao JY, 2019, IEEE ACCESS, V7, P55432, DOI 10.1109/ACCESS.2019.2913648
NR 23
TC 0
Z9 0
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 39
EP 47
DI 10.1109/MM.2022.3193048
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600013
OA hybrid
DA 2024-07-18
ER

PT J
AU Yi, JJ
AF Yi, Joshua J.
TI Analysis of Historical Patenting Behavior and Patent Characteristics of
   Computer Architecture Companies-Part V: References
SO IEEE MICRO
LA English
DT Article
DE Patents; History; Behavioral sciences; Histograms; Computer
   architecture; Business; Law; Technological innovation
AB In prior parts of this series, I analyzed the 1) number of all issued patents and issued computer architecture patents; 2) the prosecution time and effective patent term; 3) the number of claims, breakdown of independent and dependent claims, and effect that excess claim fees had on the numbers of total and independent claims; and 4) the type of claims (apparatus, method, or Beauregard), and effect that the Supreme Court's decision in Alice v. CLS Bank had on the number of independent and dependent method claims, for patents that were issued to 18 leading computer architecture companies and filed between 1996 and 2020. This article examines the 1) number of "backward" citations to previously issued/published U.S. patents and U.S. patent publications, foreign patents, and Other References and 2) the number of "forward" citations to a company's patent by another U.S. patent or U.S. patent publication.
C1 [Yi, Joshua J.] Law Off Joshua J Yi PLLC, Austin, TX 78750 USA.
RP Yi, JJ (corresponding author), Law Off Joshua J Yi PLLC, Austin, TX 78750 USA.
NR 0
TC 0
Z9 0
U1 2
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2022
VL 42
IS 6
BP 135
EP 140
DI 10.1109/MM.2022.3209765
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5W8PU
UT WOS:000878171600031
OA Bronze
DA 2024-07-18
ER

PT J
AU Greenstein, S
AF Greenstein, Shane
TI Archetypes of Risky Decisions
SO IEEE MICRO
LA English
DT Article
C1 [Greenstein, Shane] Harvard Sch Business, Boston, MA 02163 USA.
C3 Harvard University
RP Greenstein, S (corresponding author), Harvard Sch Business, Boston, MA 02163 USA.
EM sgreenstein@hbs.edu
OI Greenstein, Shane/0000-0001-7015-9568
NR 0
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2022
VL 42
IS 5
BP 130
EP 132
DI 10.1109/MM.2022.3196792
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4N2HW
UT WOS:000853841200013
OA Bronze
DA 2024-07-18
ER

PT J
AU Maglione-Mathey, G
   Escudero-Sahuquillo, J
   Garcia, PJ
   Quiles, FJ
AF Maglione-Mathey, German
   Escudero-Sahuquillo, Jesus
   Javier Garcia, Pedro
   Quiles, Francisco J.
TI Reducing the Impact of Interjob Interference in Dragonfly Networks Using
   Virtual Partitions
SO IEEE MICRO
LA English
DT Article
AB In high-performance computing systems, the interference among applications that share network resources is one of the major causes of performance degradation and increase variability among different executions of the same application. In this article, we propose a virtual partitioning scheme for dragonfly networks that combines a job-allocation policy with a virtual channel (VC) assignment. Our experiments confirm that our proposal offers a better performance than the established schemes, also reducing variability.
C1 [Maglione-Mathey, German; Escudero-Sahuquillo, Jesus; Javier Garcia, Pedro; Quiles, Francisco J.] Univ Castilla La Mancha, Albacete 02071, Spain.
C3 Universidad de Castilla-La Mancha
RP Maglione-Mathey, G (corresponding author), Univ Castilla La Mancha, Albacete 02071, Spain.
EM german.maglione@dsi.uclm.es; jesus.escudero@uclm.es;
   pedrojavier.garcia@uclm.es; francisco.quiles@uclm.es
RI Escudero-Sahuquillo, Jesus/I-6313-2017; García, Pedro Javier
   García/R-6688-2017; Quiles, Francisco J./L-3013-2014
OI Escudero-Sahuquillo, Jesus/0000-0003-0835-8624; García, Pedro Javier
   García/0000-0002-7350-6067; Maglione-Mathey, German/0000-0002-4967-2268;
   Quiles, Francisco J./0000-0002-8966-6225
FU Spanish MCIU [RTI2018-098156-B-C52]; European Commission (EC)
   [RTI2018-098156-B-C52]; JCCM [SBPLY/17/180501/000498]; University of
   Castilla-La Mancha (UCLM) [PREDUCLM16/29]
FX This work was supported in part by the Spanish MCIU and European
   Commission (EC) under project RTI2018-098156-B-C52 (MCIU/FEDER) and in
   part by the JCCM under project SBPLY/17/180501/000498. The work of
   German Maglione-Mathey was supported by the University of Castilla-La
   Mancha (UCLM) under a predoctoral contract PREDUCLM16/29.
CR Bhatele A, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503247
   Chunduri S, 2019, PROCEEDINGS OF SC19: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3295500.3356215
   Chunduri S, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126926
   Jain N, 2017, INT PARALL DISTRIB P, P439, DOI 10.1109/IPDPS.2017.91
   Jokanovic A, 2015, INT PARALL DISTRIB P, P449, DOI 10.1109/IPDPS.2015.87
   Jokanovic A, 2013, IET COMPUT DIGIT TEC, V7, P81, DOI 10.1049/iet-cdt.2012.0059
   Kim J, 2008, CONF PROC INT SYMP C, P77, DOI 10.1109/ISCA.2008.19
   Li F, 2013, IEEE IPCCC
   Morgan T. P, 2018, CRAY SLINGSHOTS BACK
   Prisacari B, 2014, DES AUTOM EMBED SYST, V18, P171, DOI 10.1007/s10617-014-9133-x
   Yang X, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P750, DOI 10.1109/SC.2016.63
NR 11
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2022
VL 42
IS 3
BP 50
EP 56
DI 10.1109/MM.2022.3151258
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J8UV
UT WOS:000798189700007
DA 2024-07-18
ER

PT J
AU Sharma, DD
AF Sharma, Debendra Das
TI A Low-Latency and Low-Power Approach for Coherency and Memory Protocols
   on PCI Express 6.0 PHY at 64.0 GT/s With PAM-4 Signaling
SO IEEE MICRO
LA English
DT Article
DE Forward error correction; Semantics; Low latency communication;
   Receivers; Reliability; Memory management; Integrated circuit
   interconnections; PCI-Express; Cache Coherency; Memory Protocols;
   Reliability; Availability; FIT; SDC; DUE; Replay; BER; PowerEfficiency
AB PCI Express (PCIe) PHY is used for alternate protocols with memory and coherency semantics such as Compute Express link and Ultra-Path Interconnect due to its low latency and power efficiency. In this article, we propose mechanisms to use PCIe 6.0 PHY at 64.0 GT/s with PAM-4 signaling for coherency and memory protocols in platforms deploying heterogeneous processing elements and memory subsystems with 0 latency impact, high-bandwidth efficiency, and high reliability. We also propose a new L0p mechanism for power savings with low latency.
C1 [Sharma, Debendra Das] Intel Corp, Santa Clara, CA 95052 USA.
C3 Intel Corporation
RP Sharma, DD (corresponding author), Intel Corp, Santa Clara, CA 95052 USA.
EM debendra.das.sharma@intel.com
OI Das Sharma, Debendra/0000-0003-1530-7788
CR [Anonymous], AboutUs
   CXL Consortium, COMP EXPR LINK 11 SP
   Das Sharma D, 2021, IEEE MICRO, V41, P23, DOI 10.1109/MM.2020.3039925
   Intel Corp, 2019, PAM4 Signaling Fundamentals
   Liu C., 2019, Signal Integrity J.
   PCI-SIG, 2020, PCI EXPRESS BASE SPE
   PCI-SIG, 2019, PCI EXPRESS BASE SPE
   Pradhan DK., 1986, FAULT TOLERANT COMPU, V1
   Sharma D. D., 2020, HOT INTERCONNECTS
   Sharma D. D., 2021, HOT INTERCONNECTS
   Wang X., 8023 IEEE NG ECDC
NR 11
TC 5
Z9 5
U1 1
U2 6
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 37
EP 43
DI 10.1109/MM.2021.3137807
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500016
DA 2024-07-18
ER

PT J
AU Colwell, R
AF Colwell, Robert
TI The Origin of Intel's Micro-Ops
SO IEEE MICRO
LA English
DT Article
C1 [Colwell, Robert] R&E Colwell & Assoc Inc, Portland, OR 97229 USA.
RP Colwell, R (corresponding author), R&E Colwell & Assoc Inc, Portland, OR 97229 USA.
EM bob.colwell@gmail.com
OI Colwell, Robert/0000-0001-6250-7497
CR Colwell R., 2006, PENTIUM CHRONICLES
   COLWELL RP, 1985, COMPUTER, V18, P8, DOI 10.1109/MC.1985.1663000
   Flynn MJ, 1998, COMPUTER, V31, P27, DOI 10.1109/2.666839
   Shen J. P., 2005, Modern Processor Design
NR 4
TC 2
Z9 2
U1 4
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV 1
PY 2021
VL 41
IS 6
BP 37
EP 41
DI 10.1109/MM.2021.3112026
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XC4RP
UT WOS:000722002100008
DA 2024-07-18
ER

PT J
AU Reddi, VJ
   Cheng, C
   Kanter, D
   Mattson, P
   Schmuelling, G
   Wu, CJ
AF Reddi, Vijay Janapa
   Cheng, Christine
   Kanter, David
   Mattson, Peter
   Schmuelling, Guenther
   Wu, Carole-Jean
TI The Vision Behind MLPerf: Understanding AI Inference Performance
SO IEEE MICRO
LA English
DT Article
AB Deep learning has sparked a renaissance in computer systems and architecture. Despite the breakneck pace of innovation, there is a crucial issue concerning the research and industry communities at large: how to enable neutral and useful performance assessment for machine learning (ML) software frameworks, ML hardware accelerators, and ML systems comprising both the software stack and the hardware. The ML field needs systematic methods for evaluating performance that represents real-world use cases and useful for making comparisons across different software and hardware implementations. MLPerf answers the call. MLPerf is an ML benchmark standard driven by academia and industry (70+ organizations). Built out of the expertise of multiple organizations, MLPerf establishes a standard benchmark suite with proper metrics and benchmarking methodologies to level the playing field for ML system performance measurement of different ML inference hardware, software, and services.
C1 [Reddi, Vijay Janapa] Harvard Univ, Cambridge, MA 02138 USA.
   [Cheng, Christine] Intel, Santa Clara, CA 95054 USA.
   [Kanter, David] MLCommons, Mountain View, CA 94105 USA.
   [Mattson, Peter] Google, ML Metr, Mountain View, CA 94043 USA.
   [Schmuelling, Guenther] Microsoft Corp, Redmond, WA 98052 USA.
   [Wu, Carole-Jean] Facebook Inc, Menlo Pk, CA 94025 USA.
C3 Harvard University; Intel Corporation; Google Incorporated; Microsoft;
   Facebook Inc
RP Reddi, VJ (corresponding author), Harvard Univ, Cambridge, MA 02138 USA.
EM vj@ece.utexas.edu; christine.cheng@intel.com; dkanter@gmail.com;
   petermattson@google.com; guschmue@microsoft.com; carolejeanwu@fb.com
OI Mattson, Peter/0000-0002-5984-238X
CR [Anonymous], 2017, ARXIV161104558
   [Anonymous], 2020, NEW VERSION PTDAEMON
   [Anonymous], 2020, MLCOMMONS MACHINE LE
   Banbury C.R., 2020, MLSYS WORKSH BENCH M
   Chen L.-C., 2017, IEEE C COMP VIS PATT
   Devlin J., 2018, BERT PRE TRAINING DE
   googleblog, 2019, INTRO NEXT GENERATIO
   Gupta U, 2020, INT S HIGH PERF COMP, P488, DOI 10.1109/HPCA47549.2020.00047
   Isensee F, 2021, NAT METHODS, V18, P203, DOI 10.1038/s41592-020-01008-z
   Mattson P., 2020, P 3 C MACH LEARN SYS
   Mattson P, 2020, IEEE MICRO, V40, P8, DOI 10.1109/MM.2020.2974843
   Naumov Maxim, 2019, ARXIV190600091
   Reddi V. J., 2020, ARXIV201202328
   Reddi VJ, 2020, ANN I S COM, P446, DOI 10.1109/ISCA45697.2020.00045
   Sun Zhiqing, 2020, ARXIV200402984
   Wu Carole-Jean, 2020, ARXIV200307336
NR 16
TC 5
Z9 5
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 10
EP 18
DI 10.1109/MM.2021.3066343
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800003
DA 2024-07-18
ER

PT J
AU Wang, ZX
   Liu, X
   Yang, J
   Michailidis, T
   Swanson, S
   Zhao, JS
AF Wang, Zixuan
   Liu, Xiao
   Yang, Jian
   Michailidis, Theodore
   Swanson, Steven
   Zhao, Jishen
TI Characterizing and Modeling Nonvolatile Memory Systems
SO IEEE MICRO
LA English
DT Article
AB Scalable server-grade nonvolatile RAM (NVRAM) DIMMs are commercially available with the release of Intel's Optane DIMM. Recent studies on Optane DIMM-based systems unveil discrepant performance characteristics, compared with what many researchers thought before the product release. To thoroughly analyze the source of the discrepancy and facilitate real-NVRAM-aware system design, we develop an NVRAM microarchitecture characterization and modeling framework, consisting of a Low-level profilEr for Non-volatile memory Systems (LENS) and a Validated cycle-Accurate NVRAM Simulator (VANS). LENS allows users to comprehensively analyze NVRAM performance attributes and reverse engineer NVRAM microarchitectures. We use LENS to reverse engineer the sophisticated microarchitecture design of Optane DIMM and generate a set of architecture implications of industrial NVRAMs. VANS models Optane DIMM microarchitecture and is validated by comparing with the detailed performance characteristics of Optane DIMM-attached servers. VANS adopts a modular design that can be easily modified to extend to other NVRAM architecture designs.
C1 [Wang, Zixuan; Liu, Xiao; Michailidis, Theodore; Swanson, Steven] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Yang, Jian] Google Inc, Mountain View, CA 94043 USA.
   [Yang, Jian] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Zhao, Jishen] Univ Calif San Diego, Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego;
   Google Incorporated; University of California System; University of
   California San Diego; University of California System; University of
   California San Diego
RP Wang, ZX (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
EM zxwang@ucsd.edu; x1liu@ucsd.edu; jianyang@google.com;
   tmichail@eng.ucsd.edu; swanson@cs.ucsd.edu; jzhao@ucsd.edu
RI Wang, Zixuan/HZJ-2348-2023; Yang, Jian/ADJ-4050-2022
OI Swanson, Steven/0000-0002-5896-1037; Michailidis,
   Theodore/0000-0001-6839-3451; Wang, Zixuan/0000-0001-8677-7993
FU National Science Foundation [1829524, 1817077]; SRC/DARPA Center for
   Research on Intelligent Storage; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1829524] Funding
   Source: National Science Foundation; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1817077] Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   Grant 1829524 and Grant 1817077 and in part by SRC/DARPA Center for
   Research on Intelligent Storage and Processing-inmemory.
CR Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Pessl P, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P565
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Wang ZX, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P496, DOI 10.1109/MICRO50266.2020.00049
   Xu J, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P323
   Yang J, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P169
   Zhao J., 2013, P 46 ANN IEEEACM INT, P421, DOI DOI 10.1145/2540708.2540744
NR 8
TC 1
Z9 1
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2021
VL 41
IS 3
BP 63
EP 70
DI 10.1109/MM.2021.3065305
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SJ5CQ
UT WOS:000655552800010
OA hybrid
DA 2024-07-18
ER

PT J
AU Knechtel, J
   Patnaik, S
   Nabeel, M
   Ashraf, M
   Chauhan, YS
   Henkel, J
   Sinanoglu, O
   Amrouch, H
AF Knechtel, Johann
   Patnaik, Satwik
   Nabeel, Mohammed
   Ashraf, Mohammed
   Chauhan, Yogesh S.
   Henkel, Jorg
   Sinanoglu, Ozgur
   Amrouch, Hussam
TI Power Side-Channel Attacks in Negative Capacitance Transistor
SO IEEE MICRO
LA English
DT Article
DE Capacitance; Transistors; Ciphers; Logic gates; Solid modeling;
   Correlation; Libraries; Power side channel (PSC); Correlation power
   analysis (CPA); CAD for Security; Negative capacitance; NCFET; Emerging
   technology; Beyond CMOS; Ferroelectric
ID AES
AB Side-channel attacks have empowered bypassing of cryptographic components in circuits. Power side-channel (PSC) attacks have received particular traction, owing to their noninvasiveness and proven effectiveness. Aside from prior art focused on conventional technologies, this is the first work to investigate the emerging negative capacitance transistor (NCFET) technology in the context of PSC attacks. We implement a CAD flow for the PSC evaluation at design time. It leverages industry-standard design tools, while also employing the widely accepted correlation power analysis (CPA) attack. Using standard-cell libraries based on the 7-nm FinFET technology for NCFET and its counterpart CMOS setup, our evaluation reveals that NCFET-based circuits are more resilient to the classical CPA attack, due to the considerable effect of negative capacitance on the switching power. We also demonstrate that the thicker the ferroelectric layer, the higher the resiliency of the NCFET-based circuit, which opens new doors for optimization and tradeoffs.
C1 [Knechtel, Johann; Sinanoglu, Ozgur] New York Univ, Abu Dhabi, U Arab Emirates.
   [Patnaik, Satwik] New York Univ, Tandon Sch Engn, Dept Elect & Comp Engn, Brooklyn, NY USA.
   [Nabeel, Mohammed; Ashraf, Mohammed] New York Univ Abu Dhabi, Ctr Cyber Secur, Abu Dhabi, U Arab Emirates.
   [Chauhan, Yogesh S.] Indian Inst Technol, Kanpur, Uttar Pradesh, India.
   [Henkel, Jorg] Karlsruhe Inst Technol, Embedded Syst, Karlsruhe, Germany.
   [Amrouch, Hussam] Univ Stuttgart, Karlsruhe Inst Technol, Stuttgart, Germany.
C3 New York University; New York University Tandon School of Engineering;
   New York University Abu Dhabi; Indian Institute of Technology System
   (IIT System); Indian Institute of Technology (IIT) - Kanpur; Helmholtz
   Association; Karlsruhe Institute of Technology; Helmholtz Association;
   Karlsruhe Institute of Technology; University of Stuttgart
RP Knechtel, J (corresponding author), New York Univ, Abu Dhabi, U Arab Emirates.
EM johann@nyu.edu; sp4012@nyu.edu; mohammed.nabeel@nyu.edu;
   mohammed.ashraf@nyu.edu; chauhan@iitk.ac.in; henkel@kit.edu
RI Patnaik, Satwik/JEP-5209-2023; Amrouch, Hussam/AFH-5124-2022; Knechtel,
   Johann/AAD-5007-2021; Patnaik, Satwik/AFE-5861-2022
OI Patnaik, Satwik/0000-0002-8975-2414; Amrouch,
   Hussam/0000-0002-5649-3102; Knechtel, Johann/0000-0001-5093-2939;
   Patnaik, Satwik/0000-0002-8975-2414; Sinanoglu,
   Ozgur/0000-0003-0782-0397; Chauhan, Yogesh Singh/0000-0002-3356-8917
FU Center for Cyber Security at New York University Abu Dhabi (NYUAD);
   Global Ph.D. Fellowship at NYU/NYUAD
FX This work was supported in part by the Center for Cyber Security at New
   York University Abu Dhabi (NYUAD). The work of Satwik Patnaik was
   supported by the Global Ph.D. Fellowship at NYU/NYUAD. Besides, parts of
   this work were carried out on the HPC facility at NYUAD. J. Knechtel, S.
   Patnaik, and M. Nabeel contributed equally to this work.
CR Alasad Q, 2018, PR GR LAK SYMP VLSI, P57
   Amrouch H, 2018, IEEE ACCESS, V6, P52754, DOI 10.1109/ACCESS.2018.2870916
   Bi Y, 2017, IEEE T EMERG TOP COM, V5, P340, DOI 10.1109/TETC.2016.2559159
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Clark LT, 2016, MICROELECTRON J, V53, P105, DOI 10.1016/j.mejo.2016.04.006
   Fei YS, 2015, J CRYPTOGR ENG, V5, P227, DOI 10.1007/s13389-015-0107-0
   Knechtel J., 2019, CORRELATION POWER AT
   Krivokapic Z, 2017, INT EL DEVICES MEET, DOI 10.1109/IEDM.2017.8268393
   Müller J, 2012, NANO LETT, V12, P4318, DOI 10.1021/nl302049k
   Pahwa G, 2016, IEEE T ELECTRON DEV, V63, P4986, DOI 10.1109/TED.2016.2614436
   Salahuddin S, 2008, NANO LETT, V8, P405, DOI 10.1021/nl071804g
   Taha M, 2015, IEEE T INF FOREN SEC, V10, P519, DOI 10.1109/TIFS.2014.2383359
NR 12
TC 5
Z9 6
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV
PY 2020
VL 40
IS 6
BP 74
EP 83
DI 10.1109/MM.2020.3005883
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OH5BG
UT WOS:000582591600010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Moreau, T
   Chen, TQ
   Vega, L
   Roesch, J
   Yan, E
   Zheng, LM
   Fromm, J
   Jiang, ZH
   Ceze, L
   Guestrin, C
   Krishnamurthy, A
AF Moreau, Thierry
   Chen, Tianqi
   Vega, Luis
   Roesch, Jared
   Yan, Eddie
   Zheng, Lianmin
   Fromm, Josh
   Jiang, Ziheng
   Ceze, Luis
   Guestrin, Carlos
   Krishnamurthy, Arvind
TI A Hardware-Software Blueprint for Flexible Deep Learning Specialization
SO IEEE MICRO
LA English
DT Article
AB This article describes the Versatile Tensor Accelerator (VTA), a programmable DL architecture designed to be extensible in the face of evolving workloads. VTA achieves "flexible specialization" via a parameterizable architecture, two-level Instruction Set Architecture (ISA), and a Just in Time (JIT) compiler.
C1 [Moreau, Thierry; Roesch, Jared; Fromm, Josh; Jiang, Ziheng] Univ Washington, Seattle, WA 98195 USA.
   [Chen, Tianqi; Vega, Luis; Yan, Eddie; Ceze, Luis] Univ Washington, Paul G Allen Sch Comp Sci & Engn Dept, Seattle, WA 98195 USA.
   [Zheng, Lianmin] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Guestrin, Carlos] Univ Washington, Comp Sci & Engn Dept, Machine Learning, Seattle, WA 98195 USA.
   [Krishnamurthy, Arvind] Univ Washington, Comp Sci & Engn Dept, Seattle, WA 98195 USA.
C3 University of Washington; University of Washington Seattle; University
   of Washington; University of Washington Seattle; Shanghai Jiao Tong
   University; University of Washington; University of Washington Seattle;
   University of Washington; University of Washington Seattle
RP Moreau, T (corresponding author), Univ Washington, Seattle, WA 98195 USA.
EM moreau@cs.washington.edu; tqchen@cs.washington.edu;
   vegaluis@cs.washington.edu; jroesch@cs.washington.edu;
   eqy@cs.washington.edu; lianminz-heng@gmail.com; jwfrom-m@uw.edu;
   ziheng@cs.washington.edu; luisceze@cs.washington.edu;
   guestrin@cs.washington.edu; arvind@cs.wash-ington.edu
RI Jiang, Ziheng/GON-6875-2022
FU Google Ph.D. Fellowship; National Science Foundation [CCF-1518703,
   CNS-1614717, CCF-1723352]; Center for Resilient Infrastructures,
   Systems, and Processes, and Applications Driving Architectures (ADA),
   two of six centers in Joint UniversityMicroelectronics Program (JUMP);
   Semiconductor Research Corporation - Defense Advanced Research Projects
   Agency (DARPA)
FX The authors would like to thank members of Sampa and SAMPL groups at the
   Allen School for their feedback on the work and manuscript. This work
   was supported in part by the Google Ph.D. Fellowship for Tianqi Chen; in
   part by the National Science Foundation under Grants CCF-1518703,
   CNS-1614717, and CCF-1723352; in part by the Center for Resilient
   Infrastructures, Systems, and Processes, and Applications Driving
   Architectures (ADA), two of six centers in Joint
   UniversityMicroelectronics Program (JUMP); in part by a Semiconductor
   Research Corporation program sponsored by Defense Advanced Research
   Projects Agency (DARPA); and by the gifts from Xilinx, Intel (under the
   Computer Assisted Programming for Heterogeneous Architectures (CAPA)
   program), Oracle, Amazon, Qualcomm, NVIDIA Corporation, and other
   anonymous sources.
CR [Anonymous], 2015, P NEUR INF PROC SYST
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen W, 2018, CHIN AUTOM CONGR, P3389, DOI 10.1109/CAC.2018.8623478
   Jamieson K, 2016, JMLR WORKSH CONF PRO, V51, P240
   Jiang H, 2016, INT C PAR DISTRIB SY, P785, DOI [10.1109/ICPADS.2016.105, 10.1109/ICPADS.2016.0107]
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Roesch J, 2018, MAPL'18: PROCEEDINGS OF THE 2ND ACM SIGPLAN INTERNATIONAL WORKSHOP ON MACHINE LEARNING AND PROGRAMMING LANGUAGES, P58, DOI 10.1145/3211346.3211348
   Smith J. E., 1982, 9th Annual Symposium on Computer Architecture, P112
NR 8
TC 70
Z9 87
U1 2
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2019
VL 39
IS 5
SI SI
BP 8
EP 16
DI 10.1109/MM.2019.2928962
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IX5NT
UT WOS:000485731600003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Taram, M
   Venkat, A
   Tullsen, DM
AF Taram, Mohammadkazem
   Venkat, Ashish
   Tullsen, Dean M.
TI Context-Sensitive Decoding: On-Demand Microcode Customization for
   Security and Energy Management
SO IEEE MICRO
LA English
DT Article
AB Modern instruction set decoders feature translation of native instructions into internal micro-ops to simplify the CPU design and improve instruction-level parallelism. However, this translation is static in most known instances. This paper proposes context-sensitive decoding, a technique that enables customization of the micro-op translation based on the current execution context and/or preset hardware events. Further, it can transition between different translation modes rapidly. While there are many potential applications, this paper demonstrates its effectiveness with two use cases: 1) as a novel security defense to thwart instruction/data cache-based side-channel attacks; and 2) as a power management technique that performs selective devectorization to enable efficient unit-level power gating.
C1 [Taram, Mohammadkazem; Tullsen, Dean M.] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
   [Venkat, Ashish] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA.
C3 University of California System; University of California San Diego;
   University of Virginia
RP Taram, M (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
EM mtaram@cs.ucsd.edu; venkat@virginia.edu; tullsen@cs.ucsd.edu
OI Venkat, Ashish/0000-0003-1959-8463; Tullsen, Dean/0000-0003-3174-9316
FU NSF [CNS-1652925]; NSF/Intel Foundational Microarchitecture Research
   Grant [CCF-1823444]; DARPA [HR0011-18-C-0020]
FX This work was supported in part by NSF under Grant CNS-1652925, in part
   by NSF/Intel Foundational Microarchitecture Research Grant CCF-1823444,
   and in part by DARPA under Agreement HR0011-18-C-0020.
CR [Anonymous], 23 USENIX SEC S
   Bernstein D. J., 2005, TECH REP
   Corliss ML, 2003, CONF PROC INT SYMP C, P362, DOI 10.1109/ISCA.2003.1207014
   Intel Corporation, 2011, INT 64 IA 32 ARCH SO, V3
   Kocher P., 2018, P IEEE S SEC PRIV SP
   Kumar R., 2014, ACM T ARCHIT CODE OP
   Kumar R., 2014, ACM T ARCHIT CODE OP
   Laurenzano MA, 2016, CONF PROC INT SYMP C, P140, DOI 10.1109/ISCA.2016.22
   Taram M, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P395, DOI 10.1145/3297858.3304060
   Taram M, 2018, CONF PROC INT SYMP C, P624, DOI 10.1109/ISCA.2018.00058
   2007, CSAW07 P 2007 ACM, P11
NR 11
TC 7
Z9 8
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2019
VL 39
IS 3
SI SI
BP 75
EP 83
DI 10.1109/MM.2019.2910507
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HX6ZA
UT WOS:000467551700010
DA 2024-07-18
ER

PT J
AU Li, S
   Lim, H
   Lee, VW
   Ahn, JH
   Kalia, A
   Kaminsky, M
   Andersen, DG
   Seongil, O
   Lee, S
   Dubey, P
AF Li, Sheng
   Lim, Hyeontaek
   Lee, Victor W.
   Ahn, Jung Ho
   Kalia, Anuj
   Kaminsky, Michael
   Andersen, David G.
   Seongil, O.
   Lee, Sukhan
   Dubey, Pradeep
TI ACHIEVING ONE BILLION KEY-VALUE REQUESTS PER SECOND ON A SINGLE SERVER
SO IEEE MICRO
LA English
DT Article
AB To architect high-performance and efficient key-value store (KVS) platforms, the authors identify the critical hardware/software ingredients for high-performance KVS systems through rigorous full-stack (software through hardware) analysis, and suggest new optimizations to achieve record-setting throughput. Finally, they propose a future general-purpose many-core platform and demonstrate the capability of achieving a billion requests per second with a single server platform constructed following their principles.
C1 [Li, Sheng; Lee, Victor W.; Kaminsky, Michael; Dubey, Pradeep] Intel Labs, Santa Clara, CA 95054 USA.
   [Lim, Hyeontaek; Andersen, David G.] Carnegie Mellon Univ, Dept Comp Sci, Pittsburgh, PA 15213 USA.
   [Ahn, Jung Ho] Seoul Natl Univ, Grad Sch Convergence Sci & Technol, Seoul 151, South Korea.
   [Kalia, Anuj] Carnegie Mellon Univ, Comp Sci, Pittsburgh, PA 15213 USA.
   [Seongil, O.] Seoul Natl Univ, Seoul 151, South Korea.
   [Lee, Sukhan] Seoul Natl Univ, Dept Transdisciplinary Studies, Seoul 151, South Korea.
C3 Intel Corporation; Carnegie Mellon University; Seoul National University
   (SNU); Carnegie Mellon University; Seoul National University (SNU);
   Seoul National University (SNU)
RP Li, S (corresponding author), Intel Labs, Santa Clara, CA 95054 USA.
EM sheng.r.li@intel.com; hl@cs.cmu.edu; victor.w.lee@intel.com;
   gajh@snu.ac.kr; akalia@cs.cmu.edu; michael.e.kaminsky@intel.com;
   dga@cs.cmu.edu; swdfish@snu.ac.kr; infy1026@snu.ac.kr;
   pradeep.dubey@intel.com
RI Kalia, Anuj/AAC-4975-2021
OI Ahn, Jung Ho/0000-0003-1733-1394
CR [Anonymous], MEMCACHED DISTRIBUTE
   Atikoglu Berk, 2012, Performance Evaluation Review, V40, P53, DOI 10.1145/2318857.2254766
   Blott Michaela, 2013, 5 USENIX WORKSHOP HO
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Dragojevic Aleksandar, 2014, NSDI 14, P401
   Fan Bin, 2013, 10 USENIX S NETW SYS, P371
   Hetherington TH, 2015, ACM SOCC'15: PROCEEDINGS OF THE SIXTH ACM SYMPOSIUM ON CLOUD COMPUTING, P43, DOI 10.1145/2806777.2806836
   Huggahalli R, 2005, CONF PROC INT SYMP C, P50, DOI 10.1109/ISCA.2005.23
   Jevtic R, 2015, IEEE T VLSI SYST, V23, P723, DOI 10.1109/TVLSI.2014.2316919
   Jung Ho Ahn, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P74
   Kalia A, 2014, SIGCOMM'14: PROCEEDINGS OF THE 2014 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P295, DOI [10.1145/2619239.2626299, 10.1145/2740070.2626299]
   Li S., 2016, T COMPUTER IN PRESS
   Li S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P476, DOI 10.1145/2749469.2750416
   Lim Hyeontaek, 2014, 11 USENIX S NETW SYS, P429
   Mitchell C., 2013, P USENIX ANN TECH C
   Nishtala R., 2013, Proceedings of the 10th USENIX Conference on Networked Systems Design and Implementation, NSDI '13, Berkeley, CA, USA, P385
   Patterson DA, 2004, COMMUN ACM, V47, P71, DOI 10.1145/1022594.1022596
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   Tanaka S., 2014, P NONV MEM WORKSH
   Zhang K, 2015, PROC VLDB ENDOW, V8, P1226, DOI 10.14778/2809974.2809984
NR 20
TC 5
Z9 5
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2016
VL 36
IS 3
BP 94
EP 104
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DY2FM
UT WOS:000384908500014
DA 2024-07-18
ER

PT J
AU Pangracious, V
   Marrakchi, Z
   Mehrez, H
AF Pangracious, Vinod
   Marrakchi, Zied
   Mehrez, Habib
TI DESIGN AND OPTIMIZATION OF A HORIZONTALLY PARTITIONED, HIGH-SPEED, 3D
   TREE-BASED FPGA
SO IEEE MICRO
LA English
DT Article
AB The authors explore and design the traditional field-programmable gate array (fpga) interconnect topologies and architectures that can play an important role in improving performance and density. they address long wire length issues associated with tree-based programmable interconnects using 3d design and manufacturing technologies. using their dedicated 3d design and optimization methodology, the authors show that 3d tree-based architecture is 1.5 times faster than the mesh-based counterpart.
C1 [Pangracious, Vinod] Univ Paris 06, Elect Engn, F-75252 Paris 05, France.
   [Marrakchi, Zied] Flexras Technol, St Denis, France.
   [Mehrez, Habib] Univ Paris 06, Syst Chip Dept, F-75252 Paris 05, France.
C3 Sorbonne Universite; Sorbonne Universite
RP Pangracious, V (corresponding author), Univ Paris 06, Elect Engn, F-75252 Paris 05, France.
EM vinod.pangracious@lip6.fr; zied.marrakchi@flexras.com;
   habib.mehrez@lip6.fr
RI PANGRACIOUS, Vinod/M-9002-2018
OI PANGRACIOUS, Vinod/0000-0002-4240-6610
CR Ababei C, 2005, IEEE DES TEST COMPUT, V22, P520, DOI 10.1109/MDT.2005.150
   [Anonymous], THESIS
   Chen X, 2011, IEEE INT C BIOINFORM, P3, DOI 10.1109/BIBM.2011.12
   DeHon A, 2004, IEEE T VLSI SYST, V12, P1051, DOI 10.1109/TVLSI.2004.834237
   Gupta S., 2005, TEZZARON SEMICONDUCT
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Lin M., 2006, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, FPGA '06, P113
   Marrakchi Z, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P243
   Marrakchi Z, 2009, INT J RECONFIGURABLE, V2009, DOI 10.1155/2009/259837
   Pangracious V, 2013, LECT NOTES COMPUT SC, V7806, P197, DOI 10.1007/978-3-642-36812-7_19
   Pavlidis VF, 2009, P IEEE, V97, P123, DOI 10.1109/JPROC.2008.2007473
   Rahman A, 2000, IEEE T VLSI SYST, V8, P671, DOI 10.1109/92.902261
   Siozios K, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2133352.2133356
NR 13
TC 0
Z9 0
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2015
VL 35
IS 6
BP 48
EP 59
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA3SW
UT WOS:000367720200006
DA 2024-07-18
ER

PT J
AU Mahajan, D
   Ramkrishnan, K
   Jariwala, R
   Yazdanbakhsh, A
   Park, J
   Thwaites, B
   Nagendrakumar, A
   Rahimi, A
   Esmaeilzadeh, H
   Bazargan, K
AF Mahajan, Divya
   Ramkrishnan, Kartik
   Jariwala, Rudra
   Yazdanbakhsh, Amir
   Park, Jongse
   Thwaites, Bradley
   Nagendrakumar, Anandhavel
   Rahimi, Abbas
   Esmaeilzadeh, Hadi
   Bazargan, Kia
TI AXILOG: ABSTRACTIONS FOR APPROXIMATE HARDWARE DESIGN AND REUSE
SO IEEE MICRO
LA English
DT Article
AB RELAXING THE TRADITIONAL ABSTRACTION OF "NEAR-PERFECT" ACCURACY IN HARDWARE DESIGN CAN YIELD SIGNIFICANT GAINS IN EFFICIENCY, AREA, AND PERFORMANCE. AXILOG, A SET OF LANGUAGE EXTENSIONS FOR VERILOG, PROVIDES THE NECESSARY SYNTAX AND SEMANTICS FOR APPROXIMATE HARDWARE DESIGN AND REUSE, LETTING DESIGNERS SAFELY RELAX ACCURACY REQUIREMENTS IN THE DESIGN WHILE KEEPING THE CRITICAL PARTS STRICTLY PRECISE.
C1 [Mahajan, Divya] Georgia Inst Technol, Dept Comp Sci, Atlanta, GA 30332 USA.
   [Mahajan, Divya; Yazdanbakhsh, Amir] Georgia Inst Technol, Alternate Comp Technol Lab, Atlanta, GA 30332 USA.
   [Ramkrishnan, Kartik] Univ Minnesota, Dept Comp Sci & Engn, Minneapolis, MN 55455 USA.
   [Jariwala, Rudra] Univ Minnesota, Minneapolis, MN 55455 USA.
   [Yazdanbakhsh, Amir; Esmaeilzadeh, Hadi] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
   [Park, Jongse] Georgia Inst Technol, Coll Comp, Atlanta, GA 30332 USA.
   [Thwaites, Bradley] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA.
   [Nagendrakumar, Anandhavel] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Rahimi, Abbas] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
   [Bazargan, Kia] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University of Minnesota System; University of Minnesota Twin Cities;
   University of Minnesota System; University of Minnesota Twin Cities;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology;
   University of California System; University of California San Diego;
   University of Minnesota System; University of Minnesota Twin Cities
RP Mahajan, D (corresponding author), Georgia Inst Technol, Dept Comp Sci, Atlanta, GA 30332 USA.
EM divya_mahajan@gatech.edu; ramkr004@umn.edu; jariw004@umn.edu;
   a.yazdanbakhsh@gatech.edu; jspark@gatech.edu; bthwaites@gatech.edu;
   anandhavel@gatech.edu; abbas@cs.ucsd.edu; hadi@cc.gatech.edu;
   kia@umn.edu
RI Yazdanbakhsh, Amir/AAG-4226-2022; Bazargan, Kia/W-6305-2019;
   Yazdanbakhsh, Amir/AFK-5828-2022
OI Mahajan, Divya/0009-0007-8184-0528; Yazdanbakhsh,
   Amir/0000-0001-8199-7671; Rahimi, Abbas/0000-0003-3141-4970
FU Semiconductor Research Corporation (SRC) contract [2014-EP-2577];
   Qualcomm Innovation Fellowship
FX We thank the anonymous reviewers for their insightful comments. This
   work was supported in part by Semiconductor Research Corporation (SRC)
   contract #2014-EP-2577, Qualcomm Innovation Fellowship, and a gift from
   Google.
CR [Anonymous], 2012, P 9 C COMP FRONT CAG, DOI DOI 10.1145/2212908.2212912
   [Anonymous], P C DES AUT TEST EUR
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Chakrapani LN, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255466
   Cheemalavagu Suresh, 2005, P IFIP INT
   Cho HM, 2012, IEEE T COMPUT AID D, V31, P546, DOI 10.1109/TCAD.2011.2179038
   Gupta V., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P409, DOI 10.1109/ISLPED.2011.5993675
   Kahng AB, 2012, DES AUT CON, P820
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Lu SL, 2004, COMPUTER, V37, P67, DOI 10.1109/MC.2004.1274006
   Miao J, 2013, ICCAD-IEEE ACM INT, P779, DOI 10.1109/ICCAD.2013.6691202
   Mohapatra D., 2011, P INT C COMP AID DES, P667
   Mohyuddin N, 2011, ADVANCED TECHNIQUES IN LOGIC SYNTHESIS, OPTIMIZATIONS AND APPLICATIONS, P359, DOI 10.1007/978-1-4419-7518-8_19
   Ramasubramanian S., 2013, P INT C COMP AID DES, P779
   Sampson A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P164
   SAPATNEKAR SS, 1993, IEEE T COMPUT AID D, V12, P1621, DOI 10.1109/43.248073
   Shin D, 2010, DES AUT TEST EUROPE, P957
   Venkataramani S, 2012, DES AUT CON, P796
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Yu-Chia Liu, 2012, 2012 IEEE 25th International Conference on Micro Electro Mechanical Systems (MEMS), P591, DOI 10.1109/MEMSYS.2012.6170244
NR 20
TC 6
Z9 7
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2015
VL 35
IS 5
BP 16
EP 30
DI 10.1109/MM.2015.108
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV7MZ
UT WOS:000364459300004
DA 2024-07-18
ER

PT J
AU Tamura, H
   Kato, K
   Ishizu, T
   Uesugi, W
   Isobe, A
   Tsutsui, N
   Suzuki, Y
   Okazaki, Y
   Maehashi, Y
   Koyama, J
   Yamamoto, Y
   Yamazaki, S
   Fujita, M
   Myers, J
   Korpinen, P
AF Tamura, Hikaru
   Kato, Kiyoshi
   Ishizu, Takahiko
   Uesugi, Wataru
   Isobe, Atsuo
   Tsutsui, Naoaki
   Suzuki, Yasutaka
   Okazaki, Yutaka
   Maehashi, Yukio
   Koyama, Jun
   Yamamoto, Yoshitaka
   Yamazaki, Shunpei
   Fujita, Masahiro
   Myers, James
   Korpinen, Pekka
TI EMBEDDED SRAM AND CORTEX-M0 CORE USING A 60-NM CRYSTALLINE OXIDE
   SEMICONDUCTOR
SO IEEE MICRO
LA English
DT Article
AB A processor system can significantly reduce standby leakage current by using data retention circuits that include crystalline oxide semiconductor transistors as backup circuits for power gating. The processor system can perform temporally fine-grained power gating and achieve longer standby times. Area overheads incurred by the backup circuits are kept small because the crystalline oxide semiconductor transistors are stacked on silicon transistors.
C1 [Tamura, Hikaru; Kato, Kiyoshi; Ishizu, Takahiko; Uesugi, Wataru; Isobe, Atsuo; Tsutsui, Naoaki; Suzuki, Yasutaka; Okazaki, Yutaka; Maehashi, Yukio; Koyama, Jun; Yamamoto, Yoshitaka; Yamazaki, Shunpei] Semicond Energy Lab, Atsugi, Kanagawa 2430036, Japan.
   [Fujita, Masahiro] Univ Tokyo, VLSI Design & Educ Ctr, Tokyo 1138654, Japan.
   [Korpinen, Pekka] Nokia, Espoo, Finland.
   [Tamura, Hikaru; Kato, Kiyoshi; Ishizu, Takahiko; Uesugi, Wataru; Isobe, Atsuo; Tsutsui, Naoaki; Koyama, Jun] Semicond Energy Lab, Circuit Design Div, Atsugi, Kanagawa 2430036, Japan.
   [Suzuki, Yasutaka; Okazaki, Yutaka; Yamamoto, Yoshitaka] Semicond Energy Lab, Proc Management Div, Atsugi, Kanagawa 2430036, Japan.
C3 Semiconductor Energy Laboratory Co., Ltd.; University of Tokyo;
   Semiconductor Energy Laboratory Co., Ltd.; Semiconductor Energy
   Laboratory Co., Ltd.
RP Tamura, H (corresponding author), Semicond Energy Lab, 398 Hase, Atsugi, Kanagawa 2430036, Japan.
EM ht0898@sel.co.jp
CR Ando K., 2002, FED REV, V1, P1
   Ando K, 2012, ENERGY-AWARE SYSTEMS AND NETWORKING FOR SUSTAINABLE INITIATIVES, P83, DOI 10.4018/978-1-4666-1842-8.ch005
   [Anonymous], S VLSI CIRC
   Atsumi T., 2012, P 4 IEEE INT MEM WOR, P99
   Bartling SC, 2013, ISSCC DIG TECH PAP I, V56, P432, DOI 10.1109/ISSCC.2013.6487802
   Ishizu T., 2014, P IEEE 6 INT MEM WOR, P103
   Kato K, 2012, JPN J APPL PHYS, V51, DOI 10.1143/JJAP.51.021201
   Keating M., 2007, LOW POWER METHODOLOG, P85
   Kobayashi H., 2013, COOL CHIPS, VXVI, DOI [10.1109/CoolChips.2013.6547913, DOI 10.1109/COOLCHIPS.2013.6547913]
   Kobayashi Y., 2014, IEEE S VLSI TECHN, P170
   Noguchi H, 2013, DES AUT TEST EUROPE, P1813
   Sakimura N, 2014, ISSCC DIG TECH PAP I, V57, P184, DOI 10.1109/ISSCC.2014.6757392
   Yamazaki Shunpei, 2013, Fifth Asia Symposium on Quality Electronic Design (ASQED 2013), P1, DOI 10.1109/ASQED.2013.6643553
NR 13
TC 5
Z9 8
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD NOV-DEC
PY 2014
VL 34
IS 6
BP 41
EP 52
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AX0HQ
UT WOS:000346634000006
DA 2024-07-18
ER

PT J
AU Garcia, S
   Jeon, D
   Louie, C
   Taylor, MB
AF Garcia, Saturnino
   Jeon, Donghwan
   Louie, Christopher
   Taylor, Michael Bedford
TI THE KREMLIN ORACLE FOR SEQUENTIAL CODE PARALLELIZATION
SO IEEE MICRO
LA English
DT Article
ID MACHINE
AB THE KREMLIN OPEN-SOURCE TOOL HELPS PROGRAMMERS BY AUTOMATICALLY IDENTIFYING REGIONS IN SEQUENTIAL PROGRAMS THAT MERIT PARALLELIZATION. KREMLIN COMBINES A NOVEL DYNAMIC PROGRAM ANALYSIS, HIERARCHICAL CRITICAL-PATH ANALYSIS, WITH MULTICORE PROCESSOR MODELS TO EVALUATE THOUSANDS OF POTENTIAL PARALLELIZATION STRATEGIES AND ESTIMATE THEIR PERFORMANCE OUTCOMES.
C1 [Taylor, Michael Bedford] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA.
C3 University of California System; University of California San Diego
RP Taylor, MB (corresponding author), EBU 3B 3110,MC 0404,9500 Gliman Dr, La Jolla, CA 92093 USA.
EM mbtaylor@ucsd.edu
FU US National Science Foundation (NSF) [0846152]; NSF Awards [0846152,
   0725357, 1018850]; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [0846152, 0725357, 1018850]
   Funding Source: National Science Foundation
FX This research was funded in part by the US National Science Foundation
   (NSF) under CAREER Award 0846152; by NSF Awards 0725357, 0846152, and
   1018850; and by a gift from Advanced Micro Devices.
CR [Anonymous], 1991, 1991 ACM IEEE C SUP, DOI DOI 10.1145/125826.125925
   AUSTIN TM, 1992, ACM COMP AR, V20, P342, DOI 10.1145/146628.140395
   Blume W., 2002, COMPUTER, P78
   Campanoni S., 2012, P 10 INT S COD GEN O, P84, DOI [10.1145/2259016.2259028, DOI 10.1145/2259016.2259028]
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Frigo M, 1998, ACM SIGPLAN NOTICES, V33, P212, DOI 10.1145/277652.277725
   Garcia S, 2011, ACM SIGPLAN NOTICES, V46, P458, DOI 10.1145/1993316.1993553
   Hall M., 1996, COMPUTER         DEC, P84
   He Y, 2010, SPAA '10: PROCEEDINGS OF THE TWENTY-SECOND ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P145
   Jeon DW, 2011, ACM SIGPLAN NOTICES, V46, P519, DOI 10.1145/2076021.2048108
   Kim M., 2012, P 26 IEEE I IN PRESS
   Kim M., 2010, P USENIX WORKSH HOT
   KUMAR M, 1988, IEEE T COMPUT, V37, P1088, DOI 10.1109/12.2259
   Lanus J.R., 1993, IEEE T PARALLEL  JUL, P812
   Lee W, 1998, ACM SIGPLAN NOTICES, V33, P46, DOI 10.1145/291006.291018
   Ottoni G, 2005, INT SYMP MICROARCH, P105
   Tournavitis G, 2009, ACM SIGPLAN NOTICES, V44, P177, DOI 10.1145/1543135.1542496
NR 17
TC 8
Z9 12
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2012
VL 32
IS 4
BP 42
EP 53
DI 10.1109/MM.2012.52
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 991GZ
UT WOS:000307690800007
DA 2024-07-18
ER

PT J
AU Esmaeilzadeh, H
   Blem, E
   St Amant, R
   Sankaralingam, K
   Burger, D
AF Esmaeilzadeh, Hadi
   Blem, Emily
   St Amant, Renee
   Sankaralingam, Karthikeyan
   Burger, Doug
TI DARK SILICON AND THE END OF MULTICORE SCALING
SO IEEE MICRO
LA English
DT Article
ID PERFORMANCE; DESIGN
AB A KEY QUESTION FOR THE MICROPROCESSOR RESEARCH AND DESIGN COMMUNITY IS WHETHER SCALING MULTICORES WILL PROVIDE THE PERFORMANCE AND VALUE NEEDED TO SCALE DOWN MANY MORE TECHNOLOGY GENERATIONS. TO PROVIDE A QUANTITATIVE ANSWER TO THIS QUESTION, A COMPREHENSIVE STUDY THAT PROJECTS THE SPEEDUP POTENTIAL OF FUTURE MULTICORES AND EXAMINES THE UNDERUTILIZATION OF INTEGRATION CAPACITY-DARK-SILICON-IS TIMELY AND CRUCIAL.
C1 [Esmaeilzadeh, Hadi] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA.
   [Blem, Emily; Sankaralingam, Karthikeyan] Univ Wisconsin Madison, Dept Comp Sci, Madison, WI USA.
   [St Amant, Renee] Univ Texas Austin, Dept Comp Sci, Austin, TX 78712 USA.
C3 University of Washington; University of Washington Seattle; University
   of Wisconsin System; University of Wisconsin Madison; University of
   Texas System; University of Texas Austin
RP Esmaeilzadeh, H (corresponding author), Univ Washington, Dept Comp Sci & Engn, Box 352350,AC 101,185 Stevens Way, Seattle, WA 98195 USA.
EM hadianeh@cs.washington.edu
FU NSF [CCF-0845751, CCF-0917238, CNS-0917213]
FX We thank Shekhar Borkar for sharing his personal views on how CMOS
   devices are likely to scale. Support for this research was provided by
   the NSF under grants CCF-0845751, CCF-0917238, and CNS-0917213.
CR [Anonymous], 2010, ASPLOS, DOI DOI 10.1145/1736020.1736044
   [Anonymous], ELECTRONICS
   [Anonymous], 1967, AFIPS, DOI 10.1145/1465482.1465560
   Azizi O, 2010, CONF PROC INT SYMP C, P26, DOI 10.1145/1816038.1815967
   Bhadauria M, 2009, I S WORKL CHAR PROC, P98, DOI 10.1109/IISWC.2009.5306793
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Borkar S, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P2, DOI 10.1109/VDAT.2010.5496640
   Chakraborty K., 2008, THESIS U WISCONSIN M
   Chung E. S., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P225, DOI 10.1109/MICRO.2010.36
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Guz Z, 2009, IEEE COMPUT ARCHIT L, V8, P25, DOI 10.1109/L-CA.2009.4
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Hempstead Mark, 2009, WORKSH MOD BENCHM SI
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Pollack F., 2009, P 32 ANN ACM IEEE IN, P2
NR 15
TC 169
Z9 174
U1 3
U2 31
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2012
VL 32
IS 3
BP 122
EP 134
DI 10.1109/MM.2012.17
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 952KU
UT WOS:000304792200014
DA 2024-07-18
ER

PT J
AU Bini, E
   Buttazzo, G
   Eker, J
   Schorr, S
   Guerra, R
   Fohler, G
   Årzén, KE
   Segovia, VR
   Scordino, C
AF Bini, Enrico
   Buttazzo, Giorgio
   Eker, Johan
   Schorr, Stefan
   Guerra, Raphael
   Fohler, Gerhard
   Arzen, Karl-Erik
   Segovia, Vanessa Romero
   Scordino, Claudio
TI RESOURCE MANAGEMENT ON MULTICORE SYSTEMS: THE ACTORS APPROACH
SO IEEE MICRO
LA English
DT Article
AB High-performance embedded systems require the execution of many applications on multicore platforms and are subject to stringent restrictions and constraints. The actors project approach provides temporal isolation through resource reservation over a multicore platform, adapting the available resources on the basis of the overall quality requirements. The architecture is fully operational on both ARM MPCore and x86 multicore platforms.
C1 [Bini, Enrico] Scuola Super Sant Anna, Real Time Syst Lab, I-56127 Pisa, Italy.
   [Buttazzo, Giorgio] Scuola Super Sant Anna, Dept Comp Engn, I-56127 Pisa, Italy.
   [Eker, Johan] Ericsson Res, Shanghai, Peoples R China.
   [Schorr, Stefan; Guerra, Raphael; Fohler, Gerhard] Tech Univ Kaiserslautern, Kaiserslautern, Germany.
   [Arzen, Karl-Erik; Segovia, Vanessa Romero] Lund Univ, S-22100 Lund, Sweden.
C3 Scuola Superiore Sant'Anna; Scuola Superiore Sant'Anna; Ericsson;
   University of Kaiserslautern; Lund University
RP Bini, E (corresponding author), Scuola Super Sant Anna, Real Time Syst Lab, Via G Moruzzi 1, I-56127 Pisa, Italy.
EM e.bini@sssup.it
RI Bini, Enrico/I-8296-2016
OI Bini, Enrico/0000-0001-9205-584X; Fohler, Gerhard/0000-0001-6162-2653;
   Scordino, Claudio/0000-0003-3378-3307
FU European Commission [FP7-ICT-216586]
FX The European Commission partially supported this work under the ACTORS
   project (FP7-ICT-216586).
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   Abeni L, 2005, REAL-TIME SYST, V29, P131, DOI 10.1007/s11241-005-6882-0
   [Anonymous], 2005, J EMBEDDED COMPUT
   Bini E, 2009, IEEE INT CONF EMBED, P294, DOI 10.1109/RTCSA.2009.39
   Bruno J, 1999, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, PROCEEDINGS VOL 2, P400, DOI 10.1109/MMCS.1999.778459
   Faggioli D., 2009, proc. of the 11th Real-Time Linux Workshop RTLWS'09, P197
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   KOTRA A, 2010, P IEEE INT C MULT EX, P729
   Manica N., 2010, Proceedings of the 6th InternationalWorkshop on Operating Systems Platforms for Embedded Real-Time Applications, P53
   Mercer C. W., 1994, Proceedings of the International Conference on Multimedia Computing and Systems (Cat. No.94TH0631-2), P90, DOI 10.1109/MMCS.1994.292439
   Mok AK, 2001, SEVENTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P75, DOI 10.1109/RTTAS.2001.929867
   Molnar I., MODULAR SCHEDULER CO
   Nesbit KJ, 2008, IEEE MICRO, V28, P6, DOI 10.1109/MM.2008.43
   RIZVANOVIC L, 2007, INT C CONS EL 2007, DOI DOI 10.1109/ICCE.2007.341500
   SEGOVIA VR, 2011, P 18 WORLD IN PRESS, P123
   Stiliadis D, 1998, IEEE ACM T NETWORK, V6, P611, DOI 10.1109/90.731196
NR 16
TC 50
Z9 52
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2011
VL 31
IS 3
BP 72
EP 81
DI 10.1109/MM.2011.1
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 775GB
UT WOS:000291445700007
DA 2024-07-18
ER

PT J
AU Reddi, VJ
   Kanev, S
   Kim, W
   Campanoni, S
   Smith, MD
   Wei, GY
   Brooks, D
AF Reddi, Vijay Janapa
   Kanev, Svilen
   Kim, Wonyoung
   Campanoni, Simone
   Smith, Michael D.
   Wei, Gu-Yeon
   Brooks, David
TI VOLTAGE NOISE IN PRODUCTION PROCESSORS
SO IEEE MICRO
LA English
DT Article
AB Voltage variations are a major challenge in processor design. Here, researchers characterize the voltage noise characteristics of programs as they run to completion on a production core 2 duo processor. Furthermore, they characterize the implications of resilient architecture design for voltage variation in future systems.
C1 [Reddi, Vijay Janapa] AMD, Res & Adv Dev Labs, Boxboro, MA 01719 USA.
   [Smith, Michael D.] Harvard Univ, Fac Arts & Sci, Cambridge, MA 02138 USA.
   [Wei, Gu-Yeon] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA.
C3 Harvard University; Harvard University
RP Reddi, VJ (corresponding author), AMD, Res & Adv Dev Labs, 90 Cent St, Boxboro, MA 01719 USA.
EM vijay.reddi@amd.com
RI Campanoni, Simone/I-2259-2015
CR Barroso L. A., 2005, ACM Queue, V3, P48, DOI 10.1145/1095408.1095420
   BOWMAN KA, 2008, P 2008 IEEE INT SOL, DOI DOI 10.1109/ISSCC.2008.4523227
   HISASHIGE A, 2003, P 40 ANN DES AUT C, P702
   James N., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P298, DOI 10.1109/ISSCC.2007.373412
   Narayanasamy S, 2005, CONF PROC INT SYMP C, P284, DOI 10.1109/ISCA.2005.16
   REDDI VJ, 2010, 43 ANN IEEE ACM INT
   Slegel TJ, 1999, IEEE MICRO, V19, P12, DOI 10.1109/40.755464
   Wang NJ, 2006, IEEE T DEPEND SECURE, V3, P188, DOI 10.1109/TDSC.2006.40
NR 8
TC 17
Z9 20
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 20
EP 28
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200004
DA 2024-07-18
ER

PT J
AU Watkins, MA
   Albonesi, DH
AF Watkins, Matthew A.
   Albonesi, David H.
TI REMAP: A RECONFIGURABLE ARCHITECTURE FOR CHIP MULTIPROCESSORS
SO IEEE MICRO
LA English
DT Article
AB Remap is a reconfigurable architecture for accelerating and parallelizing applications within a heterogeneous chip multiprocessor (CMP). Clusters of cores share a common reconfigurable fabric adaptable for individual thread computation or fine-grained communication with integrated computation. Remap demonstrates significantly higher performance and energy efficiency than hard-wired communication-only mechanisms, and over allocating the fabric area to additional or more powerful cores.
C1 [Watkins, Matthew A.] Harvey Mudd Coll, Dept Engn, Claremont, CA 91711 USA.
   [Albonesi, David H.] Cornell Univ, Sch Elect & Comp Engn, Ithaca, NY 14853 USA.
   [Albonesi, David H.] Cornell Univ, Comp Syst Lab, Ithaca, NY 14853 USA.
C3 Claremont Colleges; Harvey Mudd College; Cornell University; Cornell
   University
RP Watkins, MA (corresponding author), Harvey Mudd Coll, Dept Engn, 301 Platt Blvd, Claremont, CA 91711 USA.
EM mwatkins@csl.cornell.edu
CR Beckmann C. J., 1990, Proceedings of Supercomputing '90 (Cat. No.90CH2916-5), P180, DOI 10.1109/SUPERC.1990.130019
   Caspi E., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P605
   EMER JS, 2009, P 7 ANN IEEE ACM INT, DOI DOI 10.1109/CGO.2009.38
   FELDMAN M, 2008, RECONFIGURABLE COMPU
   Rangan R, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P177, DOI 10.1109/PACT.2004.1342552
   Sampson J, 2006, INT SYMP MICROARCH, P235
   Watkins MA, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P41, DOI 10.1145/1854273.1854284
   Watkins MA, 2008, I C FIELD PROG LOGIC, P299, DOI 10.1109/FPL.2008.4629948
   Watkins MatthewA., 2010, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO'43, P497
NR 9
TC 5
Z9 6
U1 1
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2011
VL 31
IS 1
BP 65
EP 77
DI 10.1109/MM.2011.14
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 719XG
UT WOS:000287244200008
DA 2024-07-18
ER

PT J
AU Ramirez, A
   Cabarcas, F
   Juurlink, B
   Mesa, MA
   Sanchez, F
   Azevedo, A
   Meenderinck, C
   Ciobanu, C
   Isaza, S
   Gaydadjiev, G
AF Ramirez, Alex
   Cabarcas, Felipe
   Juurlink, Ben
   Alvarez Mesa, Mauricio
   Sanchez, Friman
   Azevedo, Arnaldo
   Meenderinck, Cor
   Ciobanu, Catalin
   Isaza, Sebastian
   Gaydadjiev, Georgi
TI THE SARC ARCHITECTURE
SO IEEE MICRO
LA English
DT Article
AB The sarc architecture is composed of multiple processor types and a set of user-managed Direct Memory Access (DMA) engines that let the runtime scheduler overlap data transfer and computation. The runtime system automatically allocates tasks on the heterogeneous cores and schedules the data transfers through the DMA engines. SARC's programming model supports various highly parallel applications, with matching support from specialized accelerator processors.
C1 [Ramirez, Alex] Barcelona Supercomp Ctr, Comp Architecture Grp, Barcelona, Spain.
   [Juurlink, Ben] Tech Univ Berlin, Fac Elect Engn & Comp Sci, D-1000 Berlin, Germany.
   [Alvarez Mesa, Mauricio; Sanchez, Friman] Univ Politecn Cataluna, Comp Architecture Dept, E-08028 Barcelona, Spain.
   [Azevedo, Arnaldo; Meenderinck, Cor; Ciobanu, Catalin] Delft Univ Technol, Comp Engn Lab, Fac Elect Engn Math & Comp Sci, NL-2600 AA Delft, Netherlands.
   [Gaydadjiev, Georgi] Delft Univ Technol, Comp Engn Lab, Microelectron & Comp Engn Dept, NL-2600 AA Delft, Netherlands.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Technical University of Berlin; Universitat Politecnica de
   Catalunya; Delft University of Technology; Delft University of
   Technology
RP Ramirez, A (corresponding author), Campus Nord UPC,C6-E205,Jordi Girona 1-3, Barcelona 08034, Spain.
EM alex.ramirez@bsc.es
RI Gaydadjiev, Georgi/AAY-3859-2020; Ciobanu, Catalin Bogdan/AAG-6240-2020;
   Isaza, Sebastian/AAO-2138-2020; Gaydadjiev, Georgi N/F-1488-2010
OI Gaydadjiev, Georgi/0000-0002-3678-7007; Ciobanu, Catalin
   Bogdan/0000-0002-3329-3773; Gaydadjiev, Georgi N/0000-0002-3678-7007;
   SANCHEZ, FRIMAN/0000-0002-0949-7688; CABARCAS JARAMILLO,
   FELIPE/0000-0002-8966-0405
FU SARC [FP6-FET-27648]; Ministry of Science and Innovation of Spain
   [TIN2007-60625]; Program AlBan; European Union [E05D058240CO]
FX We thank the rest of the team that developed the TaskSim simulator:
   Alejandro Rico, Carlos Villavieja, Augusto Vega, Toni Quesada, Milan
   Pavlovic, and Yoav Etsion. We also thank Pieter Bellens for his help
   obtaining the application traces. This research was supported by the
   SARC project (FP6-FET-27648), and the Consolider contract TIN2007-60625
   from the Ministry of Science and Innovation of Spain. Felipe Cabarcas
   was also supported by the Program AlBan, the European Union Program of
   High Level Scholarships for Latin America (scholarship No.
   E05D058240CO). Finally, we recognize Manolis Katevenis for his
   participation in the definition of the SARC architecture, and Stamatis
   Vassiliadis and Mateo Valero, who made the SARC project happen in the
   first place.
CR [Anonymous], 2008, Memory Systems: Cache, DRAM
   [Anonymous], P 2007 IEEE 10 INT S
   Badia RM, 2009, EUROMICRO WORKSHOP P, P437, DOI [10.1109/.55, 10.1109/PDP.2009.56]
   Blumofe R. D., 1995, SIGPLAN Notices, V30, P207, DOI 10.1145/209937.209958
   Chen T, 2007, IBM J RES DEV, V51, P559, DOI 10.1147/rd.515.0559
   Duran A, 2008, LECT NOTES COMPUT SC, V5004, P111, DOI 10.1007/978-3-540-79561-2_10
   Fatahalian K., 2006, SC 06, P83
   Katevenis MGH, 2010, IEEE MICRO, V30, P30, DOI 10.1109/MM.2010.77
   MCCOOL MD, 2006, P ACM IEEE C SUP ACM, P181
   Meenderinck C, 2009, IEEE INT CONF ASAP, P46, DOI 10.1109/ASAP.2009.10
   Quintana F., 1999, Conference Proceedings of the 1999 International Conference on Supercomputing, P1, DOI 10.1145/305138.305148
   SMITH TF, 1981, J MOL BIOL, V147, P195, DOI 10.1016/0022-2836(81)90087-5
NR 12
TC 30
Z9 37
U1 0
U2 8
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2010
VL 30
IS 5
BP 16
EP 29
DI 10.1109/MM.2010.79
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 682AD
UT WOS:000284366400003
DA 2024-07-18
ER

PT J
AU Seiler, L
   Carmean, D
   Sprangle, E
   Forsyth, T
   Dubey, P
   Junkins, S
   Lake, A
   Cavin, R
   Espasa, R
   Grochowski, E
   Juan, T
   Abrash, M
   Sugerman, J
   Hanrahan, P
AF Seiler, Larry
   Carmean, Doug
   Sprangle, Eric
   Forsyth, Tom
   Dubey, Pradeep
   Junkins, Stephen
   Lake, Adam
   Cavin, Robert
   Espasa, Roger
   Grochowski, Ed
   Juan, Toni
   Abrash, Michael
   Sugerman, Jeremy
   Hanrahan, Pat
TI LARRABEE: A MANY-CORE X86 ARCHITECTURE FOR VISUAL COMPUTING
SO IEEE MICRO
LA English
DT Article
AB THE LARRABEE MANY-CORE VISUAL COMPUTING ARCHITECTURE USES MULTIPLE IN-ORDER X86 CORES AUGMENTED BY WIDE VECTOR PROCESSOR UNITS, TOGETHER WITH SOME FIXED-FUNCTION LOGIC. THIS INCREASES THE ARCHITECTURE'S PROGRAMMABILITY AS COMPARED TO STANDARD GPUs. THE ARTICLE DESCRIBES THE LARRABEE ARCHITECTURE, A SOFTWARE RENDERER OPTIMIZED FOR IT, AND OTHER HIGHLY PARALLEL APPLICATIONS. THE ARTICLE ANALYZES PERFORMANCE THROUGH SCALABILITY STUDIES BASED ON REAL-WORLD WORKLOADS.
C1 [Dubey, Pradeep] Intel Corp, Microprocessor Technol Lab, Santa Clara, CA 95054 USA.
   [Forsyth, Tom; Cavin, Robert] Intel Corp, Larrabee Project, Santa Clara, CA 95051 USA.
   [Sugerman, Jeremy] Stanford Univ, Stanford, CA 94305 USA.
C3 Intel Corporation; Intel Corporation; Stanford University
RP Dubey, P (corresponding author), Intel Corp, Microprocessor Technol Lab, 3600 Juliette Lane, Santa Clara, CA 95054 USA.
EM Pradeep.Dubey@intel.com
OI , Jeka_L/0009-0009-6596-7822
CR BADER A, 2008, GAME PHYS PERFORMANC
   Chen YK, 2008, P IEEE, V96, P790, DOI 10.1109/JPROC.2008.917729
   ELDRIDGE M., 2001, THESIS STANFORD U
   Ghuloum Anwar, 2007, Intel Technology Journal, V11, P333, DOI 10.1535/itj.1104.07
   Greene N., 1996, Computer Graphics Proceedings. SIGGRAPH '96, P65, DOI 10.1145/237170.237207
   HUGHES CJ, 2007, P 34 ANN INT S COMP, P220
   Johnson GS, 2005, ACM T GRAPHIC, V24, P1462, DOI 10.1145/1095878.1095889
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   PHAM D, 2005, P IEEE INT SOL STAT, P184, DOI DOI 10.1109/ISSCC.2005.1493930
   Seiler L, 2008, ACM T GRAPHIC, V27, DOI 10.1145/1360612.1360617
NR 10
TC 41
Z9 60
U1 0
U2 10
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2009
VL 29
IS 1
BP 10
EP 21
DI 10.1109/MM.2009.9
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 409SS
UT WOS:000263526700003
DA 2024-07-18
ER

PT J
AU Bougard, B
   De Sutter, B
   Verkest, D
   Van der Perre, L
   Lauwereins, R
AF Bougard, Bruno
   De Sutter, Bjorn
   Verkest, Diederik
   Van der Perre, Liesbet
   Lauwereins, Rudy
TI A coarse-grained array accelerator for software-defined radio baseband
   processing
SO IEEE MICRO
LA English
DT Article
ID ARCHITECTURE
AB A shrinking energy budget for mobile devices and increasingly complex communication standards make architecture development for software-defined radio very challenging. Coarse-grained array accelerators are strong candidates for achieving both high performance and low power. The C-programmable hybrid CGA-SIMD accelerator presented here targets emerging broadband cellular and wireless LAN standards, achieving up to 100-Mbps throughput with an average power consumption of 220 mW.
C1 [Van der Perre, Liesbet] IMEC, Wireless Res Grp, B-3001 Louvain, Belgium.
   [Verkest, Diederik] Vrije Univ Brussel, Brussels, Belgium.
   [Verkest, Diederik; Lauwereins, Rudy] Katholieke Univ Leuven, B-3000 Louvain, Belgium.
   [Lauwereins, Rudy] IMEC, Nomad Embedded Syst Div, B-3001 Louvain, Belgium.
   [De Sutter, Bjorn] Univ Ghent, Ghent, Belgium.
C3 IMEC; Vrije Universiteit Brussel; KU Leuven; IMEC; Ghent University
RP Van der Perre, L (corresponding author), IMEC, Wireless Res Grp, Kapeldreef 75, B-3001 Louvain, Belgium.
EM Liesbet.VanderPerre@imec.be
OI Van der Perre, Liesbet/0000-0002-9158-9628
CR BOUGARD B, 2007, P EUR SIGN PROC C EU
   Gibert E, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P315
   GLOSSNER J, EURASIP J EMBEDDED S
   Ilitzky DA, 2007, IEEE MICRO, V27, P62
   Lin Y, 2006, CONF PROC INT SYMP C, P89, DOI 10.1145/1150019.1136494
   Lodi A, 2006, IEEE J SOLID-ST CIRC, V41, P85, DOI 10.1109/JSSC.2005.859319
   Mahlke S.A., 1992, Proceedings of the 25th Annual International Symposium on Microarchitecture, MICRO 25, P45, DOI [10.1109/MICRO.1992.696999, DOI 10.1109/MICRO.1992.696999]
   Mei B, 2003, IEE P-COMPUT DIG T, V150, P255, DOI 10.1049/ip-cdt:20030833
   Mei BF, 2005, IEEE DES TEST COMPUT, V22, P90, DOI 10.1109/MDT.2005.27
   Ramacher U, 2007, COMPUTER, V40, P62, DOI 10.1109/MC.2007.362
   Rau B.R., 1994, P 27 ANN INT S MICRO, P63
   *SILICONHIVE, HIVEFLEX CSP 2000 SE
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   van Berkel K, 2005, EURASIP J APPL SIG P, V2005, P2613, DOI 10.1155/ASP.2005.2613
   VANDERPERRE L, 2007, P IEEE INT SOL STAT, P568
NR 15
TC 36
Z9 40
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2008
VL 28
IS 4
BP 41
EP 50
DI 10.1109/MM.2008.49
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347LW
UT WOS:000259144100005
OA Green Published
DA 2024-07-18
ER

PT J
AU Mysore, S
   Agrawal, B
   Srivastava, N
   Lin, SC
   Banerjee, K
   Sherwood, T
AF Mysore, Shashidhar
   Agrawal, Banit
   Srivastava, Navin
   Lin, Sheng-Chih
   Banerjee, Kaustav
   Sherwood, Timothy
TI 3d integration for introspection
SO IEEE MICRO
LA English
DT Article
ID ICS
AB In today's complex processors, specialized profiling and introspection hardware would be incredibly beneficial to software developers, but most proposals for its addition would increase the cost of every die manufactured. Modular, "snap-on'' analysis hardware, stacked vertically with the processor die using a 3D interconnect, could be included with developer systems to assist in debugging and testing, and omitted from consumer systems to keep them economically competitive.
C1 Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara
RP Mysore, S (corresponding author), Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
EM shashimc@cs.ucsb.edu
OI Sherwood, Timothy/0000-0002-6550-6075
CR [Anonymous], 2002, ACM SIGPLAN NOTICES, DOI [DOI 10.1145/565816.503286, 10.1145/503272.503286, DOI 10.1145/503272.503286]
   Banerjee K, 2001, P IEEE, V89, P602, DOI 10.1109/5.929647
   Black B, 2006, INT SYMP MICROARCH, P469
   Crandall JR, 2004, INT SYMP MICROARCH, P221
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Edward Suh G., 2004, P 11 INT C ARCHITECT, P85
   MASSIT C, 1994, Patent No. 5373189
   Miura N., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P264
   Mysore S, 2006, ACM SIGPLAN NOTICES, V41, P264, DOI 10.1145/1168918.1168890
   Narayanasamy S, 2005, CONF PROC INT SYMP C, P284, DOI 10.1109/ISCA.2005.16
   *NIST, 2002, 023 NIST
   Witchel E., 2005, ACM SIGOPS Operating Systems Review, V39, P31, DOI [DOI 10.1145/1095810.1095814, 10.1145/1095810.1095814]
   YONG SH, ACM SIGSOFT SOFTWARE, V28, P307
   Zilles CB, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P241, DOI 10.1109/HPCA.2001.903267
NR 14
TC 2
Z9 2
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN-FEB
PY 2007
VL 27
IS 1
BP 77
EP 83
DI 10.1109/MM.2007.1
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 167ME
UT WOS:000246455000010
DA 2024-07-18
ER

PT J
AU Allameldeen, AR
   Wood, DA
AF Allameldeen, Alaa R.
   Wood, David A.
TI IPC considered harmful for multiprocessor workloads
SO IEEE MICRO
LA English
DT Article
AB Many architectural simulation studies use instructions per cycle (IPC) to analyze performance. For multithreaded programs running on multiprocessor systems, however, IPC often inaccurately reflects performance and leads to incorrect or misleading conclusions. work-related metrics, such as time per transaction, are the most accurate and reliable way to estimate, multiprocessor workload performance.
C1 Intel Corp, Oregon Microarchitecture Lab, Hillsboro, OR 97124 USA.
   Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA.
   Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 Intel Corporation; University of Wisconsin System; University of
   Wisconsin Madison; University of Wisconsin System; University of
   Wisconsin Madison
RP Allameldeen, AR (corresponding author), Intel Corp, Oregon Microarchitecture Lab, 2111 NE 25th Ave,M-S JF2-04, Hillsboro, OR 97124 USA.
EM alaa.r.alameldeen@intel.com
CR Alameldeen AR, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P7, DOI 10.1109/HPCA.2003.1183520
   Alameldeen AR, 2003, COMPUTER, V36, P50, DOI 10.1109/MC.2003.1178046
   Aslot V, 2001, LECT NOTES COMPUT SC, V2104, P1
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   BARFORD P, 1993, P JOINT INT C MEAS M, P151
   Beckmann BM, 2004, INT SYMP MICROARCH, P319
   Eden AN, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P69, DOI 10.1109/MICRO.1998.742770
   EMER JS, 1984, P 11 ANN INT S COMP, P301
   Jourdan S, 1996, PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), P58, DOI 10.1109/PACT.1996.552555
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Lepak KM, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P232
   LUO Y, 2004, IEEE COMPUTER ARCHIT
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Patterson DavidA., 2005, Computer organization and design: The hardware/software interface, Vthird, pB
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Sinharoy B, 2005, IBM J RES DEV, V49, P505, DOI 10.1147/rd.494.0505
   Yi JJ, 2005, INT S HIGH PERF COMP, P266
NR 18
TC 73
Z9 92
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2006
VL 26
IS 4
BP 8
EP 17
DI 10.1109/MM.2006.73
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 074DC
UT WOS:000239791900004
DA 2024-07-18
ER

PT J
AU Minkenberg, C
   Abel, F
   Müller, P
   Krishnamurthy, R
   Gusat, M
   Dill, P
   Iliadis, I
   Luijten, R
   Hemenway, BR
   Grzybowski, R
   Schiattarella, E
AF Minkenberg, Cyriel
   Abel, Francois
   Mueller, Peter
   Krishnamurthy, Raj
   Gusat, Mitchell
   Dill, Peter
   Iliadis, Ilias
   Luijten, Ronald
   Hemenway, B. Roe
   Grzybowski, Richard
   Schiattarella, Enrico
TI Designing a crossbar scheduler for HPC applications
SO IEEE MICRO
LA English
DT Article
AB A crucial part of any high-performance computing (HPC) system is its interconnection network. corning and IBM are jointly developing a demonstration interconnect based on optical cell switching with electronic control. Key innovations in the scheduler architecture directly address the main HPC requirements: low latency, high throughput, efficient multicast support, and high reliability.
C1 IBM Res GmbH, Zurich Res Lab, US DOE, OSmosis Program, CH-8803 Ruschlikon, Switzerland.
   IBM Res GmbH, Zurich Res Lab, DARPA HPCS Program, CH-8803 Ruschlikon, Switzerland.
   IBM Res GmbH, Zurich Res Lab, Server Interconnect Fabr Team, CH-8803 Ruschlikon, Switzerland.
   Corning Inc, Opt Phys Res, Corning, NY 14831 USA.
   Corning Inc, Syst Engn & Program Managment, Corning, NY 14831 USA.
   Politecn Torino, I-10129 Turin, Italy.
C3 International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM); State University of New
   York (SUNY) System; SUNY Community College; Corning Inc; Corning Inc;
   State University of New York (SUNY) System; SUNY Community College;
   Polytechnic University of Turin
RP Minkenberg, C (corresponding author), IBM Res GmbH, Zurich Res Lab, US DOE, OSmosis Program, CH-8803 Ruschlikon, Switzerland.
EM sil@zurich.ibm.com
OI Mueller, Peter/0000-0002-1922-5635; Iliadis, Ilias/0000-0002-3860-5828
CR ANDREWS A, 1999, IN PRESS P IEEE INF, P1144
   ANGLE, 2002, Patent No. 6477169
   Chao HJ, 1998, 1998 IEEE ATM WORKSHOP PROCEEDINGS, P11, DOI 10.1109/ATM.1998.675103
   Gupta P, 1999, IEEE MICRO, V19, P20, DOI 10.1109/40.748793
   Hemenway R., 2004, J OPTICAL NETWORKS, V3, P900, DOI DOI 10.1364/J0N.3.000900
   ILIADIS I, 2006, 3650 RZ IBM ZUR RES
   LUIJTEN R, 2005, P SUP SC 05, P18
   McKeown N, 1999, IEEE ACM T NETWORK, V7, P188, DOI 10.1109/90.769767
   Minkenberg C, 2005, HOT INTERCONNECTS 13, P29
   Minkenberg C, 2004, GLOB TELECOMM CONF, P1174
   MINKENBERG C, 2003, P IEEE WORKSH HIGH P, P49
   MINKENBERG C, 2006, IN PRESS P 2006 IEEE
   Oki E, 2001, GLOB TELECOMM CONF, P35, DOI 10.1109/GLOCOM.2001.965075
   Prabhakar B, 1997, IEEE J SEL AREA COMM, V15, P855, DOI 10.1109/49.594847
   SCHIATTARELLA E, 2006, IN PRESS P 2006 IEEE
NR 15
TC 33
Z9 39
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2006
VL 26
IS 3
BP 58
EP 71
DI 10.1109/MM.2006.51
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 058FQ
UT WOS:000238651300007
DA 2024-07-18
ER

PT J
AU Papaefstathiou, I
   Perissakis, S
   Orphanoudakis, TG
   Nikolaou, NA
   Kornaros, G
   Zervos, NA
   Konstantoulakis, G
   Pnevmatikatos, D
   Vlachos, K
AF Papaefstathiou, I
   Perissakis, S
   Orphanoudakis, TG
   Nikolaou, NA
   Kornaros, G
   Zervos, NA
   Konstantoulakis, G
   Pnevmatikatos, D
   Vlachos, K
TI Pro3: A hybrid NPU architecture
SO IEEE MICRO
LA English
DT Article
AB THE PRO3 REDUCES THE OVERHEAD INCURRED BY COMMON "BRUTE-FORCE". ARCHITECTURES BY USING THE LEAST-REQUIRED HARDWARE RESOURCES FOR CERTAIN COMMON WELL-DEFINED TASKS.
C1 Ellmedia Technol, Athens 17121, Greece.
   Tech Univ Crete, Khania, Greece.
   Univ Patras, GR-26110 Patras, Greece.
C3 Technical University of Crete; University of Patras
RP Ellmedia Technol, 223 Syggrou Av, Athens 17121, Greece.
EM ygp@ics.forth.gr
RI Kornaros, George/ABI-7247-2020; Orphanoudakis, Theofanis G./O-1273-2016
OI Kornaros, George/0000-0002-2371-0633; Papaefstathiou,
   Ioannis/0000-0001-6386-5616; Pnevmatikatos,
   Dionisios/0000-0003-3533-2761
CR Allen JR, 2003, IBM J RES DEV, V47, P177, DOI 10.1147/rd.472.0177
   Comer D., 2003, NETWORK SYSTEMS DESI
   FINCH B, 2003, SYST ON CHIP ASIC DE
   Gupta P, 1999, COMP COMM R, V29, P147, DOI 10.1145/316194.316217
   Kornaros G, 2003, DES AUT CON, P54
   LAKSHMANAMURTHY S, 2002, INTEL TECHNOLOGY J, V6
   LAKSHMANAMURTHY S, 2002, INTEL TECHNOLOGY AUG, V6
   Memik G, 2002, ANN IEEE SYM FIELD P, P131, DOI 10.1109/FPGA.2002.1106668
   Papaefstathiou L, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, P93
   PATAEFSTATHIOU I, 2004, IEEE COMMUNICATION L, V8, P183
   Stephens DC, 1999, IEEE J SEL AREA COMM, V17, P1145, DOI 10.1109/49.772449
NR 11
TC 9
Z9 9
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2004
VL 24
IS 5
BP 20
EP 33
DI 10.1109/MM.2004.55
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 866QX
UT WOS:000224789100005
DA 2024-07-18
ER

PT J
AU Dean, AG
AF Dean, AG
TI Efficient real-time fine-grained concurrency on low-cost
   microcontrollers
SO IEEE MICRO
LA English
DT Article
AB ADVANCED COMPILER METHODS SQUEEZE MORE-EFFICIENT CONCURRENCY FROM GENERIC PROCESSORS, EXTENDING THEIR REACH AND REDUCING THE NEED FOR DEDICATED LOGIC SUCH AS ASICS AND FPGAS. SOFTWARE THREAD INTEGRATION CREATES IMPLICITLY MULTITHREADED FUNCTIONS, WHICH IMPROVES PERFORMANCE AND ENABLES MORE SOPHISTICATED PROGRAMS ON LESS EXPENSIVE PROCESSORS.
C1 N Carolina State Univ, Raleigh, NC 27695 USA.
C3 North Carolina State University
RP N Carolina State Univ, Raleigh, NC 27695 USA.
EM alex_dean@ncsu.edu
CR CHOU P, 1995, P ACM IEEE DAC, P462
   Cortadella J, 2000, DES AUT CON, P489, DOI 10.1145/337292.337553
   Culler DavidE., 1991, P INT C ARCHITECTURA, P164
   Edwards SA, 2000, DES AUT CON, P322, DOI 10.1145/337292.337429
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   GUPTA R, 1994, REAL TIM SYST SYMP P, P86, DOI 10.1109/REAL.1994.342727
   KUMAR NJ, 2004, P 2004 ACM SIPLAN SI, P37
   Malik S., 1997, Proceedings 1997. Design Automation Conference, 34th DAC, P147, DOI 10.1145/266021.266052
   NISLEY E, 2003, DOBBS J, V346, P65
   THEKKATH R, 1994, ACM SIGPLAN NOTICES, V29, P328
   WALDSPURGER CA, 1993, P 20 ANN INT S COMP, P120
   WELCH B, 2003, P INT C COMP ARCH SY, P41
NR 12
TC 3
Z9 3
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2004
VL 24
IS 4
BP 10
EP 22
DI 10.1109/MM.2004.27
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 848QA
UT WOS:000223481000004
DA 2024-07-18
ER

PT J
AU Talla, D
   Hung, CY
   Talluri, R
   Brill, F
   Smith, D
   Brier, D
   Xiong, B
   Huynh, D
AF Talla, D
   Hung, CY
   Talluri, R
   Brill, F
   Smith, D
   Brier, D
   Xiong, B
   Huynh, D
TI Anatomy of a portable digital mediaprocessor
SO IEEE MICRO
LA English
DT Article
AB USING A DUAL-COBE ARCHITECTURE INTEGRATED WITH SEVERAL PROGRAMMABLE COPROCESSORS AND DEDICATED FUNCTIONAL BLOCKS, THE DM310 CAN PROVIDE HIGH PERFORMANCE ON IMAGING, VIDEO, AND AUDIO ALGORITHMS AT LOW POWER AND LOW SYSTEM COST.
C1 Texas Instruments Inc, Imaging & Audio Grp, Dallas, TX 75243 USA.
C3 Texas Instruments
RP Texas Instruments Inc, Imaging & Audio Grp, 12500 TI Blvd,M-S 8638, Dallas, TX 75243 USA.
EM deepu@ti.com
CR Analog Devices, BLACKF PROC
   Opris IE, 2001, IEEE MICRO, V21, P48, DOI 10.1109/40.918002
   *ST MICR EL, NOMADIK OP MULT PLAT
   TALLA D, P IEEE HOT CHIPS
   *TEX INSTR, VID IM SOL GUID
   PROGRAMMABLE DSP PLA
NR 6
TC 11
Z9 15
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2004
VL 24
IS 2
BP 32
EP 39
DI 10.1109/MM.2004.1289289
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813DO
UT WOS:000220888000006
DA 2024-07-18
ER

PT J
AU Nazari, N
   Makrani, HM
   Fang, CZ
   Omidi, B
   Rafatirad, S
   Sayadi, H
   Khasawneh, KN
   Homayoun, H
AF Nazari, Najmeh
   Makrani, Hosein Mohammadi
   Fang, Chongzhou
   Omidi, Behnam
   Rafatirad, Setareh
   Sayadi, Hossein
   Khasawneh, Khaled N.
   Homayoun, Houman
TI Adversarial Attacks Against Machine Learning-Based Resource Provisioning
   Systems
SO IEEE MICRO
LA English
DT Article
DE Behavioral sciences; Monitoring; Microarchitecture; Kernel; Cloud
   computing; Task analysis; Closed box; Side-channel attacks; Adversarial
   machine learning
AB Microarchitectural attacks, such as side-channel, exploit shared resources to leak sensitive information. Performing microarchitectural attacks on the cloud is possible once the attacker's virtual machine (VM) is co-located with the victim's VM. Hence, the co-location requirement with the victim limits the practicality of microarchitectural attacks on the cloud. In this work, we demonstrate that resource provisioning systems (RPSs) can be exploited to solve the co-location challenge of microarchitectural attacks in the cloud by deploying adversarial evasion attacks on RPSs to co-locate attackers' VMs with victims' VMs. Moreover, we discuss the adaptability of defense techniques proposed against adversarial attacks in the image classification domain on the RPSs.
C1 [Nazari, Najmeh; Fang, Chongzhou; Homayoun, Houman] Univ Calif Davis, Elect & Comp Engn Dept, Davis, CA 95616 USA.
   [Makrani, Hosein Mohammadi] Syst on chip Engineer Apple Inc, Cupertino, CA USA.
   [Omidi, Behnam; Khasawneh, Khaled N.] George Mason Univ, Dept Elect & Comp Engn, Fairfax, VA 22030 USA.
   [Rafatirad, Setareh] Univ Calif Davis, Dept Comp Sci, Davis, CA 95616 USA.
   [Sayadi, Hossein] Calif State Univ Long Beach, Dept Comp Engn & Comp Sci, Long Beach, CA 90840 USA.
C3 University of California System; University of California Davis; George
   Mason University; University of California System; University of
   California Davis; California State University System; California State
   University Long Beach
RP Nazari, N (corresponding author), Univ Calif Davis, Elect & Comp Engn Dept, Davis, CA 95616 USA.
EM nnazari@ucdavis.edu; hmakrani@ucdavis.edu; czfang@ucdavis.edu;
   bomidi@gmu.edu; srafatirad@ucdavis.edu; hossein.sayadi@csulb.edu;
   kkhasawn@gmu.edu; hhomayoun@ucdvais.edu
OI Homayoun, Houman/0000-0001-8904-4699; Rafatirad,
   Setareh/0000-0002-0626-9778
FU National Science Foundation [2155002, 2155029]
FX This work was supported in part by the National Science Foundation under
   Awards 2155002 and 2155029.
NR 0
TC 1
Z9 2
U1 1
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP
PY 2023
VL 43
IS 5
BP 35
EP 44
DI 10.1109/MM.2023.3267481
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LF1Y6
UT WOS:001185287500008
DA 2024-07-18
ER

PT J
AU Ranganathan, P
   Stodolsky, D
   Calow, J
   Dorfman, J
   Guevara, M
   Smullen, CW
AF Ranganathan, Parthasarathy
   Stodolsky, Daniel
   Calow, Jeff
   Dorfman, Jeremy
   Guevara, Marisabel
   Smullen, Clinton Wills
TI Warehouse-Scale Video Acceleration
SO IEEE MICRO
LA English
DT Article
AB Video processing is foundational to a spectrum of important workloads: video sharing, video conferencing, photos/video archival, virtual/augmented reality, cloud gaming, and live streaming. The exponential growth in these workloads, coincident with a slowing Moore's law, poses significant challenges to deliver more computing at higher efficiencies. In this article, we present the design of a new accelerator-the video coding unit-targeted at warehouse-scale (cloud) video transcoding. Our deployment at scale in Google, the first of its kind, has demonstrated significant benefits on several products (YouTube, Meet, Stadia, Photos, etc.) serving billions of users.
C1 [Ranganathan, Parthasarathy; Stodolsky, Daniel; Guevara, Marisabel; Smullen, Clinton Wills] Google Inc, Mountain View, CA 94043 USA.
   [Calow, Jeff; Dorfman, Jeremy] YouTube, San Mateo, CA 94043 USA.
C3 Google Incorporated
RP Ranganathan, P (corresponding author), Google Inc, Mountain View, CA 94043 USA.
EM partha.ranganathan@google.com; dstodolsky@google.com; jcalow@google.com;
   jdorfrnan@google.com; marisabel@google.com; clintsmullen@google.com
OI Guevara, Marisabel/0000-0002-5414-1437; Smullen,
   Clinton/0000-0001-8272-2848; STODOLSKY, daniel/0000-0002-3885-7216;
   Calow, Jeffrey/0000-0002-6784-0229
CR Barroso Luiz Andre, 2018, The Datacenter as a Computer: Designing Warehouse-Scale Machines, V3rd, DOI DOI 10.2200/S00874ED3V01Y201809CAC046
   Cullen C, 2019, SANDVINE INTERNET PH
   Hennessy J. L., 2018, 2018 ACMIEEE 45 ANN, P27, DOI [10.1109/ISCA.2018.00011, DOI 10.1109/ISCA.2018.00011]
   Jani A., 2021, MICROPROCESSOR REP
   Lottarini A, 2018, ACM SIGPLAN NOTICES, V53, P797, DOI [10.1145/3173162.3173207, 10.1145/3296957.3173207]
   Ortega A, 1998, IEEE SIGNAL PROC MAG, V15, P23, DOI 10.1109/79.733495
   Ranganathan P, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P600, DOI 10.1145/3445814.3446723
   Verma AK, 2015, PARKINSONS DIS-US, V2015, DOI 10.1155/2015/598028
NR 8
TC 0
Z9 0
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2022
VL 42
IS 4
BP 18
EP 26
DI 10.1109/MM.2022.3163244
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2O1SW
UT WOS:000818847400004
OA hybrid
DA 2024-07-18
ER

PT J
AU Jain, A
   Alnaasan, N
   Shafi, A
   Subramoni, H
   Panda, DK
AF Jain, Arpan
   Alnaasan, Nawras
   Shafi, Aamir
   Subramoni, Hari
   Panda, Dhabaleswar K.
TI Optimizing Distributed DNN Training Using CPUs and BlueField-2 DPUs
SO IEEE MICRO
LA English
DT Article
DE Neural networks; Deep learning; Program processors; Data models;
   Computational modeling; Training data; Parallel processing; DNN
   Training; DPU; CPU; Offloading; PyTorch; ARM; Horovod; MPI
AB The deep learning (DL) training process consists of multiple phases-data augmentation, training, and validation of the trained model. Traditionally, these phases are executed either on the central processing units or graphics processing units in a serial fashion due to lack of additional computing resources to offload independent phases of DL training. Recently, Mellanox/NVIDIA introduced the BlueField-2 data processing units (DPUs), which combine the advanced capabilities of traditional application-specific-integrated-circuit-based network adapters with an array of ARM processors. In this article, we explore how to take advantage of the additional ARM cores on the BlueField-2 DPUs. We propose and evaluate multiple novel designs to efficiently offload the phases of DL training to the DPUs. Our experimental results show that the proposed designs are able to deliver up to 17.5% improvement in overall DL training time. To the best of our knowledge, this is the first work to explore the use of DPUs to accelerate DL training.
C1 [Jain, Arpan; Alnaasan, Nawras; Shafi, Aamir; Subramoni, Hari; Panda, Dhabaleswar K.] Ohio State Univ, Columbus, OH 43210 USA.
C3 University System of Ohio; Ohio State University
RP Jain, A (corresponding author), Ohio State Univ, Columbus, OH 43210 USA.
EM jain.575@osu.edu; alnaasan.1@osu.edu; shafi.16@osu.edu;
   subramon@cse.ohio-state.edu; panda@cse.ohio-state.edu
RI Jain, Arpan/JFB-3562-2023; Shafi, Aamir/GWN-0710-2022
OI Shafi, Aamir/0000-0002-1924-2769; Subramoni, Hari/0000-0002-1200-2754
FU National Science Foundation [1818253, 1854828, 1931537, 2007991,
   2018627]; XSEDE Resource Allocation Committee [NCR-130002]; Direct For
   Computer & Info Scie & Enginr; Office of Advanced Cyberinfrastructure
   (OAC) [2007991] Funding Source: National Science Foundation; Office of
   Advanced Cyberinfrastructure (OAC); Direct For Computer & Info Scie &
   Enginr [2018627, 1931537] Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   Grants #1818253, #1854828, #1931537, #2007991, and #2018627; and in part
   by the XSEDE Resource Allocation Committee under Grant #NCR-130002.
CR Bayatpour Mohammadreza, 2021, High Performance Computing. 36th International Conference, ISC High Performance 2021. Lecture Notes in Computer Science (LNCS 12728), P18, DOI 10.1007/978-3-030-78713-4_2
   Cheng Y, 2021, IEEE T PARALL DISTR, V32, P1802, DOI 10.1109/TPDS.2020.3047966
   Goyal Priya, 2017, CoRR abs/1706.02677
   Han Jingoo, 2019, IEEE INT C CL COMP, P1
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jain A., 2019, P IEEE INT C CLUST C, P1
   Jain A, 2021, SYMP HI PER INT, P17, DOI 10.1109/HOTI52880.2021.00017
   Jain A, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00049
   Jain A, 2021, INT PARALL DISTRIB P, P629, DOI 10.1109/IPDPS49936.2021.00071
   Sergeev A., 2018, Horovod: fast and easy distributed deep learning in tensorflow
NR 10
TC 3
Z9 3
U1 1
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 53
EP 60
DI 10.1109/MM.2021.3139027
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500018
OA hybrid
DA 2024-07-18
ER

PT J
AU Lakhotia, K
   Petrini, F
   Kannan, R
   Prasanna, V
AF Lakhotia, Kartik
   Petrini, Fabrizio
   Kannan, Rajgopal
   Prasanna, Viktor
TI Accelerating Allreduce With In-Network Reduction on Intel PIUMA
SO IEEE MICRO
LA English
DT Article
DE Peer-to-peer computing; Network topology; Topology; Throughput; Ports
   (computers); Registers; Low latency communication
AB The Intel Programmable Integrated Unified Memory Architecture (PIUMA) system maps collective operations directly into the network switches and supports pipelined embeddings for high-throughput collective computation. Utilizing these features and PIUMA's network topology, we develop a methodology to generate extremely low latency embeddings for in-network Allreduce. Our analysis shows that the proposed in-network Allreduce is highly scalable, with less than 1.5-mu s single-element latency on 16K nodes. Compared to host-based Allreduce, it exhibits 36x less latency and 3.5x higher throughput. With deep neural network training as an example, we further demonstrate the benefits of our in-network Allreduce on end-user applications.
C1 [Lakhotia, Kartik; Petrini, Fabrizio] Intel Labs, Santa Clara, CA 95054 USA.
   [Kannan, Rajgopal] US Army, Res Lab, Los Angeles, CA USA.
   [Prasanna, Viktor] Univ Southern Calif, Los Angeles, CA 90089 USA.
C3 Intel Corporation; United States Department of Defense; US Army
   Research, Development & Engineering Command (RDECOM); US Army Research
   Laboratory (ARL); University of Southern California
RP Lakhotia, K (corresponding author), Intel Labs, Santa Clara, CA 95054 USA.
EM klakhoti@usc.edu; fabrizio.petrini@intel.com;
   rajgopal.kannan.civ@mail.mil; prasanna@usc.edu
OI Kannan, Rajgopal/0000-0001-8736-3012; Lakhotia,
   Kartik/0000-0002-9414-8481; Prasanna, Viktor/0000-0002-1609-8589
FU Defense Advanced Research Projects Agency (DARPA) [HROOll17-3-0004]
FX We thank Shruti Sharma, Nick Pepperling, Krishnamurthy Bharadwaj and
   Robert Pawlowski from Intel for inspiring discussions and assistance in
   evaluation, that helped improve the quality of this paper. This work was
   supported by the Defense Advanced Research Projects Agency (DARPA) under
   contract HROOll17-3-0004. At the time of submitting the article for
   publication, Kartik Lakhotia was with the University of Southern
   California.
CR Aananthakrishnan S., 2020, ARXIV201006277
   Ahn JH, 2009, C HIGH PERFORMANCE C
   Faraj A, 2009, 2009 17TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2009), P63, DOI 10.1109/HOTI.2009.12
   Graham Richard L., 2020, High Performance Computing. 35th International Conference, ISC High Performance 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12151), P41, DOI 10.1007/978-3-030-50743-5_3
   Klenk B, 2020, ANN I S COM, P996, DOI 10.1109/ISCA45697.2020.00085
   Lakhotia K, 2021, SYMP HI PER INT, P1, DOI [10.1109/HOTI52880.2021.00015, 10.1109/HOT152880.2021.00015]
   Moody A., 2003, P 2003 ACM IEEE C SU, P59
   Patarasuk P, 2009, J PARALLEL DISTR COM, V69, P117, DOI 10.1016/j.jpdc.2008.09.002
   Prikopa KE, 2016, PARALLEL COMPUT, V57, P167, DOI 10.1016/j.parco.2016.05.014
   Rabenseifner R, 2004, LECT NOTES COMPUT SC, V3036, P1
   Sergeev A., 2018, Horovod: fast and easy distributed deep learning in tensorflow
   You Y, 2018, PROC INT CONF PARAL, DOI 10.1145/3225058.3225069
   US
NR 13
TC 3
Z9 3
U1 0
U2 2
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2022
VL 42
IS 2
BP 44
EP 52
DI 10.1109/MM.2021.3139092
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1C1UT
UT WOS:000792913500017
OA Bronze
DA 2024-07-18
ER

PT J
AU Meng, J
   Shim, WB
   Yang, L
   Yeo, I
   Fan, DL
   Yu, SM
   Seo, JS
AF Meng, Jian
   Shim, Wonbo
   Yang, Li
   Yeo, Injune
   Fan, Deliang
   Yu, Shimeng
   Seo, Jae-sun
TI Temperature-Resilient RRAM-Based In-Memory Computing for DNN Inference
SO IEEE MICRO
LA English
DT Article
AB Resistive random access memory (RRAM)-based in-memory computing (IMC) has emerged as a promising paradigm for efficient deep neural network (DNN) acceleration. However, the multibit RRAMs often suffer from nonideal characteristics such as drift and retention failure against temperature changes, leading to significant inference accuracy degradation. In this article, we present a new temperature-resilient RRAM-based IMC scheme for reliable DNN inference hardware. From a 90-nm RRAM prototype chip, we first measure the retention characteristics of multilevel HfO2 RRAMs at various temperatures up to 120 C, and then rigorously model the temperature-dependent RRAM retention behavior. We propose a novel and efficient DNN training/inference scheme along with the system-level hardware design to resolve the temperature-dependent retention issues with one-time DNN deployment. Employing the proposed scheme on a 256 x256 RRAM array with the circuit-level benchmark simulator NeuroSim, we demonstrate robust RRAM IMC-based DNN inference where > 30% CIFAR-10 accuracy and > 60% TinylmageNet accuracy are recovered against temperature variations.
C1 [Meng, Jian; Yang, Li; Yeo, Injune; Fan, Deliang; Seo, Jae-sun] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Shim, Wonbo] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Shim, Wonbo] Seoul Natl Univ Sci & Technol, Dept Elect & Informat Engn, Seoul 01811, South Korea.
   [Yu, Shimeng] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 Arizona State University; Arizona State University-Tempe; University
   System of Georgia; Georgia Institute of Technology; Seoul National
   University of Science & Technology; University System of Georgia;
   Georgia Institute of Technology
RP Meng, J (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM jmeng15@asu.edu; wshim30@gatech.edu; lyang166@asu.edu; iyeo3@asu.edu;
   dfan@asu.edu; shimeng.yu@ece.gatech.edu; jaesun.seo@asu.edu
RI SHIM, WONBO/AAR-4777-2020; Yeo, Injune/AAM-1371-2021; Yu,
   Shimeng/D-5704-2012; Meng, Jian/IWV-3334-2023
OI SHIM, WONBO/0000-0002-9669-7310; Fan, Deliang/0000-0002-7989-6297; Yeo,
   Injune/0000-0002-4596-6170; Meng, Jian/0000-0002-7703-5020; Yang,
   Li/0000-0002-2839-6196; Yu, Shimeng/0000-0002-0068-3652
FU JUMP CBRIC; JUMP ASCENT; SRC AIHW Program; National Science Foundation
   [1652866/1715443/1740225]
FX The authors would like to thank Winbond Electronics for RRAM chip
   fabrication support. This work was supported in part by JUMP CBRIC, in
   part by JUMP ASCENT, in part by the SRC AIHW Program, and in part by the
   National Science Foundation under Grant 1652866/1715443/1740225.
CR Beigi MV, 2018, DES AUT CON, DOI 10.1145/3195970.3196128
   Bengio Yoshua, 2013, CoRR abs/1308.3432
   Cheng M, 2019, IEEE T COMPUT AID D, V38, P834, DOI 10.1109/TCAD.2018.2824304
   Choi Jungwook, 2019, P SYSML C
   Feinberg B, 2018, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2018.00015
   Gao RQ, 2019, ADV NEUR IN, V32
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   He ZH, 2020, PSYCHOL MED, V50, P2768, DOI 10.1017/S0033291719002915
   Hinton G., 2015, COMPUT SCI, V2
   Izmailov P, 2018, UNCERTAINTY IN ARTIFICIAL INTELLIGENCE, P876
   Kang M., 2020, P IEEE ACM INT C COM, P1
   Krishnamoorth Raghuraman, 2018, ARXIV180608342
   Peng XC, 2019, INT EL DEVICES MEET
   Puglisi FM, 2015, IEEE T ELECTRON DEV, V62, P2606, DOI 10.1109/TED.2015.2439812
   Shim W, 2021, INT RELIAB PHY SYM, DOI 10.1109/IRPS46558.2021.9405210
   Shim W, 2020, SEMICOND SCI TECH, V35, DOI 10.1088/1361-6641/abb842
   Tsai L. H., 2020, ARXIV200703230
   Xiang YC, 2019, IEEE T ELECTRON DEV, V66, P4517, DOI 10.1109/TED.2019.2931135
   Yang T, 2015, IEEE J SOLID-ST CIRC, V50, P2773, DOI 10.1109/JSSC.2015.2476815
NR 19
TC 8
Z9 8
U1 4
U2 21
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JAN 1
PY 2022
VL 42
IS 1
BP 89
EP 98
DI 10.1109/MM.2021.3131114
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YU4JY
UT WOS:000752012500013
OA hybrid
DA 2024-07-18
ER

PT J
AU Wesolowski, L
   Acun, B
   Andrei, V
   Aziz, A
   Dankel, G
   Gregg, C
   Meng, XQ
   Meurillon, C
   Sheahan, D
   Tian, L
   Yang, J
   Yu, PF
   Hazelwood, K
AF Wesolowski, Lukasz
   Acun, Bilge
   Andrei, Valentin
   Aziz, Adnan
   Dankel, Gisle
   Gregg, Christopher
   Meng, Xiaoqiao
   Meurillon, Cyril
   Sheahan, Denis
   Tian, Lei
   Yang, Janet
   Yu, Peifeng
   Hazelwood, Kim
TI Datacenter-Scale Analysis and Optimization of GPU Machine Learning
   Workloads
SO IEEE MICRO
LA English
DT Article
DE Graphics processing units; Measurement; Telemetry; Tools; Social
   networking (online); Libraries; Training
AB In this article, we present a system to collectively optimize efficiency in a very large scale deployment of GPU servers for machine learning workloads at Facebook. Our system 1) measures and stores system-wide efficiency metrics for every executed workflow; 2) aggregates data from across the execution stack to identify optimization opportunities that maximize fleet-wide efficiency improvements; 3) provides periodic and on-demand whole-system profiling for workflows; and 4) automatically analyzes traces for common antipatterns. We present each component of the stack and show case studies demonstrating the use of the tools to significantly improve performance. To our knowledge, our system is the most complete and effective solution for identifying and addressing efficiency problems in datacenter-scale GPU deployments.
C1 [Wesolowski, Lukasz; Acun, Bilge; Andrei, Valentin; Aziz, Adnan; Dankel, Gisle; Gregg, Christopher; Meng, Xiaoqiao; Meurillon, Cyril; Sheahan, Denis; Tian, Lei; Hazelwood, Kim] Facebook Inc, Menlo Pk, CA 94025 USA.
   [Gregg, Christopher] Stanford Univ, Comp Sci Dept, Stanford, CA 94305 USA.
   [Yang, Janet] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Yu, Peifeng] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 Facebook Inc; Stanford University; Carnegie Mellon University;
   University of Michigan System; University of Michigan
RP Wesolowski, L (corresponding author), Facebook Inc, Menlo Pk, CA 94025 USA.
EM lwesolowski@fb.com; acun@fb.com; vandrei@fb.com; gdankel@fb.com;
   cgregg@stanford.edu; georgemeng@fb.com; cyme@fb.com;
   Denis.Sheahan@snowflake.com; ltian@fb.com; qxy11@fb.com
OI Wesolowski, Lukasz/0000-0002-8377-9691; Gregg, Chris/0000-0003-1856-2661
CR Amazon, 2020, MONITOR GPUSWITH CLO
   Facebook, 2020, KINETO PROFILING LIB
   Foley D, 2017, IEEE MICRO, V37, P7, DOI 10.1109/MM.2017.37
   Google, 2020, USING CLOUD TPU TOOL
   Jeon M, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P947
   Jones M. D., 2017, ARXIV170300924
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Lee K., 2017, INTRO BIG BASIN OUR
   NVIDIA Corporation, 2021, CUDA PROF TOOLS INT
   Paszke A, 2019, ADV NEUR IN, V32
   Salvaris M., 2018, GPU MONITOR
   Xu K, 2017, MONITORING GPU UTILI
NR 12
TC 0
Z9 1
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEPT 1
PY 2021
VL 41
IS 5
BP 101
EP 112
DI 10.1109/MM.2021.3097287
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UQ5BG
UT WOS:000696077800023
DA 2024-07-18
ER

PT J
AU Murray, KE
   Ansell, T
   Rothman, K
   Comodi, A
   Elgammal, MA
   Betz, V
AF Murray, Kevin E.
   Ansell, Tim
   Rothman, Keith
   Comodi, Alessandro
   Elgammal, Mohamed A.
   Betz, Vaughn
TI SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel
   FPGAs
SO IEEE MICRO
LA English
DT Article
DE Field programmable gate arrays; Solid modeling; Tools; Routing; Open
   source software; Video recording; Performance evaluation
AB As the benefits of Moore's Law diminish, computing performance, and efficiency gains are increasingly achieved through specializing hardware to a domain of computation. However, this limits the hardware's generality and flexibility. Field-programmable gate arrays (FPGAs), microchips which can be reprogrammed to implement arbitrary digital circuits, enable the benefits of specialization while remaining flexible. A challenge to using FPGAs is the complex computer-aided design flow required to efficiently map a computation onto an FPGA. Traditionally, these design flows are closed-source and highly specialized to a particular vendor's devices. We propose an alternate data-driven approach, which uses highly adaptable and retargettable open-source tools to target both commercial and research FPGA architectures. While challenges remain, we believe this approach makes the development of novel and commercial FPGA architectures faster and more accessible. Furthermore, it provides a path forward for industry, academia, and the open-source community to collaborate and combine their resources to advance FPGA technology.
C1 [Murray, Kevin E.; Elgammal, Mohamed A.; Betz, Vaughn] Univ Toronto, Toronto, ON, Canada.
   [Ansell, Tim; Rothman, Keith] Google, Mountain View, CA USA.
   [Comodi, Alessandro] Antmicro, Kista, Sweden.
C3 University of Toronto; Google Incorporated
RP Murray, KE (corresponding author), Univ Toronto, Toronto, ON, Canada.
EM k.murray@mail.utoronto.ca; tansell@google.com; keithrothman@google.com;
   acomodi@antmicro.com; mohamed.elgammal@mail.utoronto.ca;
   vaughn@eecg.utoronto.ca
OI Ansell, Tim/0000-0002-4179-8376
FU Google; NSERC/Intel Industrial Research Chair in Programmable Silicon;
   NSERC CGS-D; Ontario Graduate Scholarships
FX This work was supported in part by Google, the NSERC/Intel Industrial
   Research Chair in Programmable Silicon, as well as NSERC CGS-D and
   Ontario Graduate Scholarships. We would like to thank Q. Xu, X. Hou, and
   Y. Wang for assistance collecting benchmark data, as well as the
   numerous community members who have contributed to the development of
   VPR and Symbiflow through writing documentation, filling bugs, and
   submitting code fixes and enhancements.
CR Chauviere B., 2019, P WORKSH OP SOURC DE, P367
   DARPA, 2016, REC IM REIMAGINE
   Haroldsen T., 2015, Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, P66, DOI [DOI 10.1145/2684746.2689085, 10.1145/2684746.2689085]
   Hung E, 2013, ANN IEEE SYM FIELD P, P45, DOI 10.1109/FCCM.2013.40
   Lavin C, 2018, ANN IEEE SYM FIELD P, P133, DOI 10.1109/FCCM.2018.00030
   Lewis D, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P159, DOI 10.1145/2847263.2847267
   Murray KE, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3388617
   Murray KE, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P113, DOI 10.1109/FPT.2018.00026
   Murray KE, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2629579
   Shahzad D, 2019, IEEE W CONTR MODEL, DOI [10.1109/FCCM.2019.00010, 10.1109/compel.2019.8769700]
   Steiner N, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P41
   Trimberger SM, 2015, P IEEE, V103, P318, DOI 10.1109/JPROC.2015.2392104
NR 12
TC 20
Z9 25
U1 0
U2 1
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2020
VL 40
IS 4
BP 49
EP 57
DI 10.1109/MM.2020.2998435
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA MF6AX
UT WOS:000545423800007
OA hybrid
DA 2024-07-18
ER

PT J
AU Hu, YC
   Lokhandwala, M
   I, T
   Tseng, HW
AF Hu, Yu-Ching
   Lokhandwala, Murtuza
   I, Te
   Tseng, Hung-Wei
TI Varifocal Storage: Dynamic Multiresolution Data Storage
SO IEEE MICRO
LA English
DT Article
DE Nonvolatile memory; Kernel; Quality control; Bandwidth; Hardware;
   Performance evaluation; Computer architecture
AB Varifocal storage (VS) presents a new architecture that coordinates application demands, hardware accelerators, and intelligent data storage devices to efficiently support various input resolutions of system components, but still maintain the flexibility and quality without additional costs. Instead of faithfully shipping the raw data, the cross-layer design of VS allows an intelligent storage device to work directly with the running application to generate and deliver data sets in the desired resolution and quality before going through the narrower system interconnect. In this way, VS minimizes the bandwidth demand from the data source and allows hardware accelerators to work on received data without additional preprocessing. Without programmers' hints, VS achieves 1.46x speedup on a computer with approximate hardware accelerators.
C1 [Hu, Yu-Ching; Tseng, Hung-Wei] Univ Calif Riverside, Riverside, CA 92521 USA.
   [Lokhandwala, Murtuza] North Carolina State Univ, Raleigh, NC USA.
   [I, Te] Google, Mountain View, CA USA.
C3 University of California System; University of California Riverside;
   North Carolina State University; Google Incorporated
RP Hu, YC (corresponding author), Univ Calif Riverside, Riverside, CA 92521 USA.
RI Tseng, Hsueh-Wen/AAD-4968-2020
OI Tseng, Hung-Wei/0000-0001-8383-5203; Hu, Yu-Ching/0000-0002-2702-7364
FU AI infrastructure group; Facebook; National Science Foundation [1940046,
   1940048]; North Carolina State University; University of California,
   Riverside; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1940048, 1940046] Funding Source: National
   Science Foundation
FX We would like to thank the AI infrastructure group and academic
   relations group from Facebook in providing insights on datacenter
   workloads and research award funding. We gratefully acknowledge the
   support of NVIDIA Corporation with the donation of the Quadro P5000 GPU
   used in the early phase of this research. We also appreciate Professor
   Steven Swanson from the University of California, San Diego, in
   supporting the development of our prototype SSD. This work was sponsored
   by the two National Science Foundation Awards 1940046 and 1940048. This
   work was also supported by new faculty startupfunds from North Carolina
   State University and University of California, Riverside.
CR Ganaie SU, 2016, PARTICUL SCI TECHNOL, V34, P201, DOI 10.1080/02726351.2015.1058874
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Khudia DS, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P554, DOI 10.1145/2749469.2750371
   Koo G, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P219, DOI 10.1145/3123939.3124553
   Laurenzano MA, 2016, ACM SIGPLAN NOTICES, V51, P161, DOI [10.1145/2980983.2908087, 10.1145/2908080.2908087]
   Li YJ, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P175, DOI 10.1109/MICRO.2018.00023
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Samadi M, 2014, ACM SIGPLAN NOTICES, V49, P35, DOI 10.1145/2541940.2541948
   Sampson A, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2644808
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Sui X, 2016, ACM SIGPLAN NOTICES, V51, P607, DOI 10.1145/2954679.2872402
   Zhang JX, 2018, PROCEEDINGS OF INTERNATIONAL CONFERENCE ON ROBOTICS, CONTROL AND AUTOMATION ENGINEERING (RAE 2018) AND INTERNATIONAL CONFERENCE ON ADVANCED MECHANICAL AND ELECTRICAL ENGINEERING (AMEE 2018), P15, DOI 10.1145/3303714.3303742
NR 12
TC 0
Z9 0
U1 1
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2020
VL 40
IS 3
BP 47
EP 54
DI 10.1109/MM.2020.2985955
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LU7SR
UT WOS:000537951100007
DA 2024-07-18
ER

PT J
AU Arafa, M
   Fahim, B
   Kottapalli, S
   Kumar, A
   Looi, LP
   Mandava, S
   Rudoff, A
   Steiner, IM
   Valentine, B
   Vedaraman, G
   Vora, S
AF Arafa, Mohamed
   Fahim, Bahaa
   Kottapalli, Sailesh
   Kumar, Akhilesh
   Looi, Lily P.
   Mandava, Sreenivas
   Rudoff, Andy
   Steiner, Ian M.
   Valentine, Bob
   Vedaraman, Geetha
   Vora, Sujal
TI Cascade Lake: Next Generation Intel Xeon Scalable Processor
SO IEEE MICRO
LA English
DT Article
AB This paper introduces advances in the performance of AI and deep learning inference application on the next generation Intel Xeon Scalable processor, code named Cascade Lake, which also includes support for Intel Optane DC persistent memory, a breakthrough nonvolatile memory technology that bridges the gap between DRAM and storage.
C1 [Arafa, Mohamed] Intel Corp, Chandler, AZ 85226 USA.
   [Fahim, Bahaa; Mandava, Sreenivas] Intel Corp, Platform Engn Grp, Santa Clara, CA USA.
   [Kottapalli, Sailesh; Rudoff, Andy; Steiner, Ian M.] Intel Corp, Santa Clara, CA 95051 USA.
   [Kumar, Akhilesh] Intel Corp, Datactr Processor Architecture Team, Santa Clara, CA USA.
   [Looi, Lily P.] Intel Corp, Datactr Architecture Team, Hillsboro, OR 97124 USA.
   [Valentine, Bob] Intel Corp, Core & Xeon Architecture Grp, Haifa, Israel.
   [Vedaraman, Geetha] Intel Corp, Artificial Intelligence Prod Grp, Santa Clara, CA USA.
   [Vora, Sujal] Intel Corp, Silicon Engn Grp, Santa Clara, CA USA.
C3 Intel Corporation; Intel Corporation; Intel Corporation; Intel
   Corporation; Intel Corporation; Intel Corporation; Intel Corporation;
   Intel Corporation
RP Arafa, M (corresponding author), Intel Corp, Chandler, AZ 85226 USA.
EM arafa@intel.com; bahaa.fahim@intel.com; sailesh.kottapalli@intel.com;
   kumar@intel.com; lily.p.looi@intel.com; sreenivas.mandava@intel.com;
   andy.rudoff@intel.com; ian.m.steiner@intel.com; valentine@intel.com;
   vedaraman@intel.com; Sujal.a.vora@intel.com
OI Arafa, Mohamed/0009-0007-4611-2023
CR [Anonymous], 2016, INTEL 64 IA 32 ARCHI
   Kumar A., 2017, HOT CHIPS
NR 2
TC 36
Z9 46
U1 0
U2 4
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2019
VL 39
IS 2
SI SI
BP 29
EP 36
DI 10.1109/MM.2019.2899330
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP7EG
UT WOS:000461849800005
DA 2024-07-18
ER

PT J
AU Rossi, D
   Pullini, A
   Loi, I
   Gautschi, M
   Gürkaynak, FK
   Teman, A
   Constantin, J
   Burg, A
   Miro-Panades, I
   Beignè, E
   Clermidy, F
   Flatresse, P
   Benini, L
AF Rossi, Davide
   Pullini, Antonio
   Loi, Igor
   Gautschi, Michael
   Gurkaynak, Frank Kagan
   Teman, Adam
   Constantin, Jeremy
   Burg, Andreas
   Miro-Panades, Ivan
   Beigne, Edith
   Clermidy, Fabien
   Flatresse, Philippe
   Benini, Luca
TI Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster
SO IEEE MICRO
LA English
DT Article
AB This article presents an ultra-low-power parallel computing platform and its system-on-chip (SoC) embodiment, targeting a wide range of emerging near-sensor processing tasks for Internet of Things (IoT) applications. The proposed SoC achieves 193 million operations per second (MOPS) per mW at 162 MOPS (32 bits), improving the first-generation Parallel Ultra-Low-Power (PULP) architecture by 6.4 and 3.2 times in performance and energy efficiency, respectively.
C1 [Rossi, Davide; Loi, Igor] Univ Bologna, Energy Efficient Embedded Syst Lab, Bologna, Italy.
   [Pullini, Antonio; Gautschi, Michael; Gurkaynak, Frank Kagan; Benini, Luca] Swiss Fed Inst Technol, Zurich, Switzerland.
   [Teman, Adam] Ecole Polytech Fed Lausanne, Lausanne, Switzerland.
   [Constantin, Jeremy; Burg, Andreas] Ecole Polytech Fed Lausanne, Telecommun Circuits Lab, Lausanne, Switzerland.
   [Miro-Panades, Ivan] CEA LETI, Grenoble, France.
   [Beigne, Edith] CEA LETI, Low Power Design Team, Digital Design Lab, Grenoble, France.
   [Clermidy, Fabien] CEA LETI, Digital Architecture & Design Lab, Grenoble, France.
   [Flatresse, Philippe] STMicroelectronics, Cent R&D, Geneva, Switzerland.
   [Benini, Luca] Univ Bologna, Elect, Bologna, Italy.
C3 University of Bologna; Swiss Federal Institutes of Technology Domain;
   ETH Zurich; Swiss Federal Institutes of Technology Domain; Ecole
   Polytechnique Federale de Lausanne; Swiss Federal Institutes of
   Technology Domain; Ecole Polytechnique Federale de Lausanne; CEA; CEA;
   CEA; STMicroelectronics; University of Bologna
RP Rossi, D (corresponding author), Univ Bologna, Energy Efficient Embedded Syst Lab, Bologna, Italy.
EM davide.rossi@unibo.it; pullinia@iis.ee.ethz.ch; igor.loi@unibo.it;
   gautschi@iis.ee.ethz.ch; kgf@ee.ethz.ch; adam.teman@biu.ac.il;
   jeremy.constantin@epfl.ch; andreas.burg@epfl.ch;
   ivan.miro-panades@cea.fr; edith.beigne@cea.fr; fabien.clermidy@cea.fr;
   philippe.flatresse@st.com; luca.benini@unibo.it
RI Burg, Andreas/Q-8704-2016; Teman, Adam/P-2034-2019
OI Teman, Adam/0000-0002-8233-4711; Burg, Andreas/0000-0002-7270-5558;
   BEIGNE, Edith/0000-0001-6350-1054; BENINI, LUCA/0000-0001-8068-3806
FU European FP7 ERC Advanced project MULTITHERMAN [291125]; Swiss National
   Science Foundation (SNF) [162524]
FX This work is supported by the European FP7 ERC Advanced project
   MULTITHERMAN (g.a. 291125) and by the Swiss National Science Foundation
   (SNF) project (no. 162524) "MicroLearn: Micropower Deep Learning." We
   thank STMicroelectronics for chip fabrication.
CR [Anonymous], 2012, PROC IEEE INT SOLID, DOI DOI 10.1109/ISSCC.2012.6177104
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Chahal H, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), P1, DOI 10.1109/DFT.2016.7684059
   Clerc Sylvain, 2015, 2015 IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers, P1, DOI 10.1109/ISSCC.2015.7062970
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Flatresse P, 2013, ISSCC DIG TECH PAP I, V56, P424, DOI 10.1109/ISSCC.2013.6487798
   Ickes N., 2011, P ESSCIRC, DOI [10.1109/ESSCIRC.2011.6044889, DOI 10.1109/ESSCIRC.2011.6044889]
   Kakoee MR, 2012, IEEE T CIRCUITS-II, V59, P927, DOI 10.1109/TCSII.2012.2231039
   Rossi D, 2016, SOLID STATE ELECTRON, V117, P170, DOI 10.1016/j.sse.2015.11.015
   Saint-Laurent M., 2014, P IEEE INT SOL STAT, DOI [10.1109/ISSCC.2014.6757388, DOI 10.1109/ISSCC.2014.6757388]
   Teman A, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2890498
   Wilson R, 2014, ISSCC DIG TECH PAP I, V57, P452, DOI 10.1109/ISSCC.2014.6757509
NR 12
TC 44
Z9 47
U1 0
U2 3
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2017
VL 37
IS 5
BP 20
EP 31
DI 10.1109/MM.2017.3711645
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FJ8NM
UT WOS:000413024800004
DA 2024-07-18
ER

PT J
AU Manatunga, D
   Kim, H
   Mukhopadhyay, S
AF Manatunga, Dilan
   Kim, Hyesoon
   Mukhopadhyay, Saibal
TI SP-CNN: A SCALABLE AND PROGRAMMABLE CNN-BASED ACCELERATOR
SO IEEE MICRO
LA English
DT Article
ID CELLULAR NEURAL-NETWORKS
AB In this article, the authors use a Cellular Neural Network (CNN)-A neural computing paradigm that is well suited for image processing applications-As a specialized accelerator for mobile computing. They propose SP-CNN, An architecture and a multiplexing algorithm that provides scalability to CNN architectures. They demonstrate the proposed multiplexing algorithms over six image processing benchmarks and present a performance analysis of SP-CNN.
C1 [Manatunga, Dilan; Kim, Hyesoon] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
   [Mukhopadhyay, Saibal] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology
RP Manatunga, D (corresponding author), Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
EM dmanatunga@gatech.edu; hyesoon@cc.gatech.edu;
   saibal.mukhopadhyay@ece.gatech.edu
FU Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [1054830] Funding Source: National Science
   Foundation
CR [Anonymous], 2010, SOFTWARE LIB CELLULA
   CHUA LO, 1988, IEEE T CIRCUITS SYST, V35, P1273, DOI 10.1109/31.7601
   CHUA LO, 1988, IEEE T CIRCUITS SYST, V35, P1257, DOI 10.1109/31.7600
   Lee S, 2011, IEEE T NEURAL NETWOR, V22, P64, DOI 10.1109/TNN.2010.2085443
   Mujtaba H., 2012, INTEL AIMS MOBILE SP
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
NR 6
TC 14
Z9 16
U1 0
U2 9
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2015
VL 35
IS 5
BP 42
EP 50
DI 10.1109/MM.2015.121
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CV7MZ
UT WOS:000364459300006
DA 2024-07-18
ER

PT J
AU Markovic, N
   Nemirovsky, D
   Unsal, O
   Valero, M
   Cristal, A
AF Markovic, Nikola
   Nemirovsky, Daniel
   Unsal, Osman
   Valero, Mateo
   Cristal, Adrian
TI KERNEL-TO-USER-MODE TRANSITION-AWARE HARDWARE SCHEDULING
SO IEEE MICRO
LA English
DT Article
AB His article proposes a thread-scheduling mechanism that can be efficiently implemented in hardware. The approach, kernel-to-user-mode transition-aware hardware scheduling (KUTHS), achieves average speedup of 11.1 and 30 percent compared to the fairness-aware scheduler and Linux OS scheduler, respectively, while being 8 percent slower than state-of-the-art bottleneck identification techniques.
C1 [Markovic, Nikola; Nemirovsky, Daniel; Unsal, Osman; Cristal, Adrian] Barcelona Supercomp Ctr, Comp Architecture Parallel Paradigms Grp, Barcelona, Spain.
   [Valero, Mateo] Barcelona Supercomp Ctr, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya; Barcelona Supercomputer
   Center (BSC-CNS)
RP Markovic, N (corresponding author), Barcelona Supercomp Ctr, Comp Architecture Parallel Paradigms Grp, Barcelona, Spain.
EM nikola.markovic@bsc.es; daniel.nemirovsky@bsc.es; unsal@bsc.es;
   mateo.valero@bsc.es; adrian.cristal@bsc.es
RI Cristal, Adrian/AAL-9102-2020; Valero, Mateo/L-5709-2014; Cristal,
   Adrian/O-9821-2015; UNSAL, OSMAN/B-9161-2016
OI Valero, Mateo/0000-0003-2917-2482; Cristal, Adrian/0000-0003-1277-9296;
   UNSAL, OSMAN/0000-0002-0544-9697
CR [Anonymous], 2011, P 2011 INT C HIGH PE
   [Anonymous], 2013, ISCA 2013, DOI DOI 10.1145/2485922.2485966
   Barrow-Williams N, 2009, I S WORKL CHAR PROC, P86, DOI 10.1109/IISWC.2009.5306792
   Becchi M., 2008, J INSTRUCTION LEVEL, V10
   Saez JC, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P139
   Du Bois K, 2013, ACM SIGPLAN NOTICES, V48, P355, DOI [10.1145/2509136.2509529, 10.1145/2544173.2509529]
   Greenhalgh Peter., 2011, BIGLITTLE PROCESSING
   Joao J.A., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, P154, DOI DOI 10.1145/2508148.2485936
   Joao JA, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P223
   Joao JoseA., 2012, P 17 INT C ARCHITECT, P223
   Koufaty D, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P125
   Kumar R., 2001, P 31 ANN INT S COMP, P64
   Markovic N, 2015, IEEE COMPUT ARCHIT L, V14, P160, DOI 10.1109/LCA.2014.2357805
   Rodrigues R., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P121, DOI 10.1109/PACT.2011.18
   Srinivasan Sadagopan, 2011, Operating Systems Review, V45, P62, DOI 10.1145/1945023.1945032
   Van Craeynest K, 2012, CONF PROC INT SYMP C, P213, DOI 10.1109/ISCA.2012.6237019
   Van Craeynest K, 2013, INT CONFER PARA, P177, DOI 10.1109/PACT.2013.6618815
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 18
TC 0
Z9 0
U1 0
U2 5
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD JUL-AUG
PY 2015
VL 35
IS 4
BP 37
EP 47
DI 10.1109/MM.2015.80
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CP0VN
UT WOS:000359594300006
DA 2024-07-18
ER

PT J
AU Pichai, B
   Hsu, L
   Bhattacharjee, A
AF Pichai, Bharath
   Hsu, Lisa
   Bhattacharjee, Abhishek
TI ADDRESS TRANSLATION FOR THROUGHPUT-ORIENTED ACCELERATORS
SO IEEE MICRO
LA English
DT Article
AB WITH PROCESSOR VENDORS EMBRACING HARDWARE HETEROGENEITY, PROVIDING LOW-OVERHEAD HARDWARE AND SOFTWARE ABSTRACTIONS TO SUPPORT EASY-TO-USE PROGRAMMING MODELS IS A CRITICAL PROBLEM. IN THIS CONTEXT, THIS WORK SETS THE FOUNDATION FOR DESIGNING MEMORY MANAGEMENT UNITS (MMUS) FOR GPUS IN CPU/GPU SYSTEMS, THE KEY MECHANISM NECESSARY TO SUPPORT THE INCREASINGLY IMPORTANT UNIFIED ADDRESS SPACE PARADIGM IN HETEROGENEOUS SYSTEMS.
C1 [Pichai, Bharath] Amazon, Seattle, WA 98144 USA.
   [Pichai, Bharath] Rutgers State Univ, Piscataway, NJ 08855 USA.
   [Hsu, Lisa] Univ Michigan, Ann Arbor, MI 48109 USA.
   [Bhattacharjee, Abhishek] Rutgers State Univ, Dept Comp Sci, Piscataway, NJ 08855 USA.
C3 Amazon.com; Rutgers University System; Rutgers University New Brunswick;
   University of Michigan System; University of Michigan; Rutgers
   University System; Rutgers University New Brunswick
RP Pichai, B (corresponding author), Amazon, Seattle, WA 98144 USA.
EM bsp57@cs.rutgers.edu; hsul@qti.qualcomm.com; abhib@cs.rutgers.edu
CR AMD, 2006, AMD I O VIRT TECHN I
   Amit Nadav, 2010, IOMMU: Strategies for Mitigating the IOTLB Bottleneck.
   [Anonymous], 2008, PAG STRUCT CACH THEI
   Bakhoda AliYuan., 2009, Analyzing CUDA workloads using a detailed GPU simulator
   Barr T., 2011, SPECTLB MECH SPECULA
   Basu A., 2013, EFFICIENT VIRTUAL ME
   Bhattacharjee A., 2010, SHARED LAST LEVEL TL
   Bhattacharjee A., 2013, LARGE REACH MEMORY M
   Bhattacharjee Abishek, 2010, Inter-core cooperative TLB prefetchers
   Boudier P., 2012, MEMORY SYSTEM FUSION
   Che S., 2009, Rodinia: A benchmark suite for heterogeneous computing
   Fung W. W., 2011, THREAD BLOCK COMPACT
   Hetherington T.H., 2012, Characterizing and Evaluating a Key-Value Store Application on Heterogeneous CPU-GPU Systems
   Intel, 2006, INT VIRT TECHN DIR I
   Jaleel A., 2001, IN LINE INTERRUPT HA
   Kim H., 2012, WORKSH MEM SYST PERF
   Kyriazis George., 2012, HETEROGENEOUS SYSTEM
   Malka M., 2015, RIOMMU EFFICIENT IOM
   Menon J., 2012, IGPU EXCEPTION SUPPO
   Muralimanohar N., 2007, CACTI 6 0 TOOL MODEL
   Navarro J., 2002, PRACTICAL TRANSPAREN
   Pham B., 2012, COLT COALESCED LARGE
   Pichai B., 2014, ARCHITECTURAL SUPPOR
   Pichai B., 2014, DCSTR703 RUTG U
   Power J., 2014, SUPPORTING X86 64 AD
   Rogers Phil., 2013, AMD HETEROGENEOUS UN
   Rogers T., 2012, CACHE CONSCIOUS WAVE
   Singh I., 2013, CACHE COHERENCE GPU
   Wilt N., 2012, THE CUDA HDB
NR 29
TC 5
Z9 6
U1 0
U2 0
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAY-JUN
PY 2015
VL 35
IS 3
BP 102
EP 113
DI 10.1109/MM.2015.44
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL1IJ
UT WOS:000356695700012
DA 2024-07-18
ER

PT J
AU Barkatullah, J
   Hanke, T
AF Barkatullah, Javed
   Hanke, Timo
TI GOLDSTRIKE 1: COINTERRA'S FIRST-GENERATION CRYPTOCURRENCY MINING
   PROCESSOR FOR BITCOIN
SO IEEE MICRO
LA English
DT Article; Proceedings Paper
CT Hot Chips 26 Conference
CY AUG 10-12, 2014
CL Cupertino, CA
AB This article describes the architecture and implementation of cointerra's first-generation bitcoin mining processor, goldstrike 1, and how it was used to design a complete bitcoin mining machine called terraminer IV. Because of high power density in the bitcoin mining processor, delivering power and cooling the die posed enormous challenges. This article describes some of the solutions adopted to overcome these challenges.
C1 [Barkatullah, Javed] CoinTerra, ASIC Engn, Salt Lake City, UT 84117 USA.
   [Hanke, Timo] CoinTerra, CTO, Salt Lake City, UT USA.
RP Barkatullah, J (corresponding author), CoinTerra, ASIC Engn, Salt Lake City, UT 84117 USA.
EM javed@barkatech.com; timo@cointerra.com
CR Bai L, 2009, 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P131, DOI 10.1109/ASICON.2009.5351591
   Barkatullah J., 2014, HOT CHIPS 26, V26
   Dadda L., 2004, P ACM GREAT LAKES S, P421, DOI [10.1145/988952.989053, DOI 10.1145/988952.989053]
   Michail H., 2005, P 12 IEEE INT C EL C, P1, DOI DOI 10.1109/ICECS.2005.4633433
   Michail H G.C., 2010, Glob. J. Comput. Sci. Technol, V10, P54
   Nakamoto S, 2008, BITCOIN PEER TO PEER, DOI DOI 10.1007/S10838-008-9062-0
   National Institute of Standards and Technology (NIST), 2002, FED INF PROC STAND P, V180-2
   Percival C., 2012, The scrypt Password-Based Key Derivation Function
   Taylor M. B., 2013, P INT C COMP ARCH SY, P1, DOI [10.1109/CASES.2013.6662520, DOI 10.1109/CASES.2013.6662520]
NR 9
TC 24
Z9 27
U1 0
U2 19
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
EI 1937-4143
J9 IEEE MICRO
JI IEEE Micro
PD MAR-APR
PY 2015
VL 35
IS 2
BP 68
EP 76
DI 10.1109/MM.2015.13
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA CG8NQ
UT WOS:000353565400009
DA 2024-07-18
ER

PT J
AU Raghavan, A
   Emurian, L
   Shao, L
   Papaefthymiou, M
   Pipe, KP
   Wenisch, TF
   Martin, MMK
AF Raghavan, Arun
   Emurian, Laurel
   Shao, Lei
   Papaefthymiou, Marios
   Pipe, Kevin P.
   Wenisch, Thomas F.
   Martin, Milo M. K.
TI UTILIZING DARK SILICON TO SAVE ENERGY WITH COMPUTATIONAL SPRINTING
SO IEEE MICRO
LA English
DT Article
AB Computational sprinting activates dark silicon to improve responsiveness by briefly but intensely exceeding a system's sustainable power limit. Sprinting can save energy and improve responsiveness by enabling execution in chip configurations that, although thermally unsustainable, improve energy efficiency. This energy savings can improve throughput even for long-running computations. Repeatedly alternating between sprint and idle modes while maintaining sustainable average power can outperform steady-state computation at the platform's thermal limit.
C1 [Raghavan, Arun; Emurian, Laurel; Martin, Milo M. K.] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA.
   [Shao, Lei; Pipe, Kevin P.] Univ Michigan, Dept Mech Engn, Ann Arbor, MI 48109 USA.
   [Papaefthymiou, Marios; Pipe, Kevin P.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Papaefthymiou, Marios] Univ Michigan, Chair Comp Sci & Engn, Ann Arbor, MI 48109 USA.
   [Pipe, Kevin P.] Univ Michigan, Appl Phys Program, Ann Arbor, MI 48109 USA.
   [Wenisch, Thomas F.] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 University of Pennsylvania; University of Michigan System; University of
   Michigan; University of Michigan System; University of Michigan;
   University of Michigan System; University of Michigan; University of
   Michigan System; University of Michigan; University of Michigan System;
   University of Michigan
RP Raghavan, A (corresponding author), LVN 302,3330 Walnut St, Philadelphia, PA 19104 USA.
EM arraghav@cis.upenn.edu
RI Shao, Lei/J-6804-2014
OI Shao, Lei/0000-0001-7385-9033
FU Direct For Computer & Info Scie & Enginr [1161505] Funding Source:
   National Science Foundation; Division of Computing and Communication
   Foundations [1161505] Funding Source: National Science Foundation;
   Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [1161681] Funding Source: National Science
   Foundation
CR Albers S., 2012, P 23 ANN ACM SIAM S, P1266
   [Anonymous], 2012, INTEL 64 IA 32 A B 2
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Li XD, 2004, ACM SIGPLAN NOTICES, V39, P271, DOI 10.1145/1037187.1024425
   Meisner D, 2009, ACM SIGPLAN NOTICES, V44, P205, DOI 10.1145/1508284.1508269
   Merritt R., 2009, EE Times
   Miyoshi Akihiko., 2002, ICS 02, P35
   Raghavan A., 2013, P 18 INT C ARCH SUPP, P155
   Raghavan A., 2012, P 18 S HIGH PERF COM, DOI [10.1109/HPCA.2012. 6169031, DOI 10.1109/HPCA.2012.6169031]
   Taylor MB, 2012, DES AUT CON, P1131
   WOOD DA, 1995, COMPUTER         FEB, P69
NR 11
TC 24
Z9 33
U1 0
U2 7
PU IEEE COMPUTER SOC
PI LOS ALAMITOS
PA 10662 LOS VAQUEROS CIRCLE, PO BOX 3014, LOS ALAMITOS, CA 90720-1314 USA
SN 0272-1732
J9 IEEE MICRO
JI IEEE Micro
PD SEP-OCT
PY 2013
VL 33
IS 5
BP 20
EP 28
DI 10.1109/MM.2013.76
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 230BI
UT WOS:000325311200004
DA 2024-07-18
ER

EF