verilog xil_defaultlib --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ipshared/4903" --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ipshared/6180/hdl/verilog" --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ipshared/a08d/hdl/verilog" --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ipshared/ec67/hdl" --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ipshared/2875/hdl/verilog" --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ipshared/2c14/hdl/verilog" --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad_vio_0/hdl/verilog" --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad_vio_0/hdl" --include "../../../../kcu116_jtag_prbs.srcs/sources_1/bd/drp_example/ipshared/fd23/src" \
"../../../bd/drp_example/ip/drp_example_util_vector_logic_0_0/sim/drp_example_util_vector_logic_0_0.v" \
"../../../bd/drp_example/ip/drp_example_clk_wiz_2_0/drp_example_clk_wiz_2_0_clk_wiz.v" \
"../../../bd/drp_example/ip/drp_example_clk_wiz_2_0/drp_example_clk_wiz_2_0.v" \
"../../../bd/drp_example/ip/drp_example_clk_wiz_3_0/drp_example_clk_wiz_3_0_clk_wiz.v" \
"../../../bd/drp_example/ip/drp_example_clk_wiz_3_0/drp_example_clk_wiz_3_0.v" \
"../../../bd/drp_example/ip/drp_example_jtag_axi_1_0/sim/drp_example_jtag_axi_1_0.v" \
"../../../bd/drp_example/ipshared/47a6/rtl/drp_bridge.v" \
"../../../bd/drp_example/ip/drp_example_drp_bridge_1_0/sim/drp_example_drp_bridge_1_0.v" \
"../../../bd/drp_example/ip/drp_example_xbar_2/sim/drp_example_xbar_2.v" \
"../../../bd/drp_example/sim/drp_example.v" \
"../../../bd/drp_example/ip/drp_example_system_ila_1_0/bd_0/sim/bd_aaba.v" \
"../../../bd/drp_example/ip/drp_example_system_ila_1_0/bd_0/ip/ip_0/sim/bd_aaba_ila_lib_0.v" \
"../../../bd/drp_example/ip/drp_example_system_ila_1_0/sim/drp_example_system_ila_1_0.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad_vio_0/sim/gty_quad_vio_0.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad/sim/gty_quad_gtye4_channel_wrapper.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad/sim/gty_quad_gtye4_common_wrapper.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad/sim/gty_quad_gtwizard_gtye4.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad/sim/gty_quad_gtwizard_top.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/src/gty_quad/sim/gty_quad.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_bit_sync.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_checking_raw.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_gtwiz_userclk_rx.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_gtwiz_userclk_tx.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_init.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_reset_sync.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_stimulus_raw.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_wrapper_functions.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_wrapper.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_prbs_any.v" \
"../../../bd/drp_example/ipshared/fd23/sim/gty_quad_example_top.v" \
"../../../bd/drp_example/ip/drp_example_gty_quad_example_top_0_0/sim/drp_example_gty_quad_example_top_0_0.v" \
"../../../bd/drp_example/ip/drp_example_drp_bridge_1_1/sim/drp_example_drp_bridge_1_1.v" \
"../../../bd/drp_example/ip/drp_example_auto_pc_0/sim/drp_example_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
