v 20201216 2
N 47800 48600 47200 49200 4
N 47200 48600 47800 49200 4
N 47800 49200 48700 49200 4
{
T 47900 49250 5 10 1 1 0 0 1
netname=R
}
N 46300 49200 47200 49200 4
{
T 46950 49250 5 10 1 1 0 0 1
netname=L
}
C 49200 49600 1 90 1 pdtc124.sym
{
T 48900 49375 5 8 1 1 0 5 1
refdes=Q2
T 48700 48900 5 10 0 1 90 6 1
footprint=sot323-bjt
T 48500 49500 5 10 0 1 90 6 1
value=PDTC124TU
}
C 45800 49600 1 270 0 pdtc124.sym
{
T 46100 49375 5 8 1 1 0 5 1
refdes=Q1
T 46300 48900 5 10 0 1 270 0 1
footprint=sot323-bjt
T 46500 49500 5 10 0 1 270 0 1
value=PDTC124TU
}
N 46100 49600 46100 50500 4
N 46100 50500 49200 50500 4
N 48900 50500 48900 49600 4
C 49200 49100 1 0 0 out-1.sym
{
T 49200 49600 5 10 0 0 0 0 1
footprint=anchor
T 49200 49400 5 10 0 0 0 0 1
device=OUTPUT
T 49800 49200 5 10 1 1 0 1 1
refdes=WR
}
C 45800 49100 1 0 1 out-1.sym
{
T 45800 49600 5 10 0 0 0 6 1
footprint=anchor
T 45800 49400 5 10 0 0 0 6 1
device=OUTPUT
T 45200 49200 5 10 1 1 0 7 1
refdes=WL
}
C 49800 50400 1 0 1 in-1.sym
{
T 49800 50900 5 10 0 0 0 1 1
footprint=anchor
T 49800 50700 5 10 0 0 0 1 1
device=INPUT
T 49800 50500 5 10 1 1 0 1 1
refdes=WE
}
C 49800 48800 1 0 1 in-1.sym
{
T 49800 49300 5 10 0 0 0 6 1
footprint=anchor
T 49800 49100 5 10 0 0 0 6 1
device=INPUT
T 49800 48900 5 10 1 1 0 1 1
refdes=Vdd
}
C 45800 48500 1 270 1 pdtc124.sym
{
T 46100 48750 5 8 1 1 0 3 1
refdes=Q3
T 46300 49200 5 10 0 1 90 2 1
footprint=sot323-bjt
T 46500 48600 5 10 0 1 90 2 1
value=PDTC124TU
}
C 44900 48800 1 0 1 out-1.sym
{
T 44900 49300 5 10 0 0 0 6 1
footprint=anchor
T 44900 49100 5 10 0 0 0 6 1
device=OUTPUT
T 44525 48875 5 10 1 1 0 5 1
refdes=RL
}
C 45200 48400 1 0 0 in-1.sym
{
T 45200 48900 5 10 0 0 0 0 1
footprint=anchor
T 45200 48700 5 10 0 0 0 0 1
device=INPUT
T 45200 48500 5 10 1 1 0 7 1
refdes=RE
}
C 49800 48200 1 0 1 in-1.sym
{
T 49800 48700 5 10 0 0 0 6 1
footprint=anchor
T 49800 48500 5 10 0 0 0 6 1
device=INPUT
T 49800 48300 5 10 1 1 0 1 1
refdes=GND
}
C 48100 48000 1 0 0 gnd-1.sym
C 46700 48000 1 0 0 gnd-1.sym
C 49100 48000 1 0 0 gnd-1.sym
C 49000 48900 1 0 0 vdd-1.sym
C 48000 50100 1 0 0 vdd-1.sym
C 46600 50100 1 0 0 vdd-1.sym
N 49200 49200 49100 49200 4
N 45800 49200 45900 49200 4
N 45800 48500 46100 48500 4
N 45800 48900 45900 48900 4
N 46400 48900 46400 49200 4
N 46300 48900 46400 48900 4
C 46900 49200 1 90 0 resistor-1.sym
{
T 46500 49500 5 10 0 0 90 0 1
device=RESISTOR
T 46750 49850 5 10 1 1 90 0 1
refdes=R1
T 46900 49900 5 10 1 1 0 0 1
value=1k
}
C 48300 49200 1 90 0 resistor-1.sym
{
T 47900 49500 5 10 0 0 90 0 1
device=RESISTOR
T 48150 49850 5 10 1 1 90 0 1
refdes=R2
T 48300 49900 5 10 1 1 0 0 1
value=1k
}
C 44900 48800 1 0 0 resistor-1.sym
{
T 45200 49200 5 10 0 0 0 0 1
device=RESISTOR
T 45150 48850 5 10 1 1 0 8 1
refdes=R3
T 45600 48950 5 10 1 1 0 0 1
value=1k
}
C 47200 48300 1 0 1 nmos-switch.sym
{
T 46975 48600 5 8 1 1 0 7 1
refdes=M1
T 47100 49100 5 10 0 1 0 6 1
value=NMOS_switch
T 46700 48900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 45700 48900 5 10 0 1 0 6 1
device=NMOS
}
C 47800 48300 1 0 0 nmos-switch.sym
{
T 48025 48600 5 8 1 1 0 1 1
refdes=M2
T 47900 49100 5 10 0 1 0 0 1
value=NMOS_switch
T 48300 48900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 49300 48900 5 10 0 1 0 0 1
device=NMOS
}
N 46800 48800 46800 49200 4
N 48200 48800 48200 49200 4
N 46800 48400 46800 48300 4
N 48200 48400 48200 48300 4
