Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 30 13:33:06 2024
| Host         : Acer-Spin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./output/post_place_timing_summary.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.570        0.000                      0                 4368        0.087        0.000                      0                 4368        2.000        0.000                       0                  2057  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 4.000}        8.000           125.000         
  pll_clk_50_o  {0.000 10.000}       20.000          50.000          
  pll_clk_fb_o  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  pll_clk_50_o        8.570        0.000                      0                 2352        0.087        0.000                      0                 2352        8.750        0.000                       0                  2054  
  pll_clk_fb_o                                                                                                                                                   12.633        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_clk_50_o       pll_clk_50_o            15.540        0.000                      0                 2016        0.433        0.000                      0                 2016  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_50_o
  To Clock:  pll_clk_50_o

Setup :            0  Failing Endpoints,  Worst Slack        8.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 inst_sin_cos_generator_top/inst_cordic/r_z_reg[1][23]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_sin_cos_generator_top/inst_cordic/r_z_reg[2][23]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pll_clk_50_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (pll_clk_50_o rise@20.000ns - pll_clk_50_o rise@0.000ns)
  Data Path Delay:        11.013ns  (logic 2.707ns (24.580%)  route 8.306ns (75.420%))
  Logic Levels:           10  (LUT1=1 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        1.306     2.798    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        1.754     4.640    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2052, estimated)     1.664     6.405    inst_sin_cos_generator_top/inst_cordic/r_y_reg[0][23]_0
    SLICE_X7Y88          FDCE                                         r  inst_sin_cos_generator_top/inst_cordic/r_z_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     6.861 f  inst_sin_cos_generator_top/inst_cordic/r_z_reg[1][23]/Q
                         net (fo=90, estimated)       0.943     7.804    inst_sin_cos_generator_top/inst_cordic/z_sign[1]_87
    SLICE_X5Y93          LUT1 (Prop_lut1_I0_O)        0.124     7.928 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_x_i_1/O
                         net (fo=77, estimated)       1.273     9.201    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_16/inst_gp4_0/i_b[1]
    SLICE_X6Y85          LUT4 (Prop_lut4_I2_O)        0.150     9.351 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_16/inst_gp4_0/o_g_inferred_i_2/O
                         net (fo=1, estimated)        0.515     9.866    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_16/inst_gp4_0/o_g_inferred_i_2_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.328    10.194 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_16/inst_gp4_0/o_g_inferred_i_1__0/O
                         net (fo=3, estimated)        0.806    11.000    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_16/inst_gp4_4/o_c_inferred_i_3__0_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.124    11.124 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_16/inst_gp4_4/o_g_inferred_i_2__0/O
                         net (fo=1, estimated)        0.151    11.275    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_16/inst_gp4_4/o_g_inferred_i_2__0_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I3_O)        0.124    11.399 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_16/inst_gp4_4/o_g_inferred_i_1/O
                         net (fo=3, estimated)        1.061    12.460    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_gp_2/r_z_reg[2][16]
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.157    12.617 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_gp_2/o_c_inferred_i_2/O
                         net (fo=5, estimated)        0.970    13.587    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_8/inst_gp2_0/i_c
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.384    13.971 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_8/inst_gp2_0/o_c_inferred_i_2__0/O
                         net (fo=3, estimated)        0.979    14.950    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_8/inst_gp4_1/r_z_reg[2][22][0]
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.359    15.309 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_8/inst_gp4_1/o_c_inferred_i_3__0/O
                         net (fo=2, estimated)        0.378    15.687    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_8/inst_gp4_1/out[1]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.348    16.035 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_8/inst_gp4_1/o_c_inferred_i_2__1/O
                         net (fo=1, estimated)        0.846    16.881    inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_8/c[7]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.153    17.034 r  inst_sin_cos_generator_top/inst_cordic/stages[1].inst_adder_z/inst_cla_8/o_s[7]_INST_0/O
                         net (fo=1, estimated)        0.384    17.418    inst_sin_cos_generator_top/inst_cordic/ri_z[2]_5[23]
    SLICE_X8Y88          FDCE                                         r  inst_sin_cos_generator_top/inst_cordic/r_z_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_50_o rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        1.241    22.662    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.745 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        1.666    24.411    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.502 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2052, estimated)     1.490    25.992    inst_sin_cos_generator_top/inst_cordic/r_y_reg[0][23]_0
    SLICE_X8Y88          FDCE                                         r  inst_sin_cos_generator_top/inst_cordic/r_z_reg[2][23]/C
                         clock pessimism              0.354    26.346    
                         clock uncertainty           -0.135    26.211    
    SLICE_X8Y88          FDCE (Setup_fdce_C_D)       -0.223    25.988    inst_sin_cos_generator_top/inst_cordic/r_z_reg[2][23]
  -------------------------------------------------------------------
                         required time                         25.988    
                         arrival time                         -17.418    
  -------------------------------------------------------------------
                         slack                                  8.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 inst_sin_cos_generator_top/inst_cordic/r_x_reg[19][23]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_sin_cos_generator_top/inst_cordic/r_x_reg[20][23]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pll_clk_50_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_50_o rise@0.000ns - pll_clk_50_o rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.014%)  route 0.257ns (57.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        0.551     0.810    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.860 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        0.739     1.599    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.625 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2052, estimated)     0.554     2.179    inst_sin_cos_generator_top/inst_cordic/r_y_reg[0][23]_0
    SLICE_X21Y59         FDCE                                         r  inst_sin_cos_generator_top/inst_cordic/r_x_reg[19][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y59         FDCE (Prop_fdce_C_Q)         0.141     2.320 r  inst_sin_cos_generator_top/inst_cordic/r_x_reg[19][23]/Q
                         net (fo=4, estimated)        0.257     2.577    inst_sin_cos_generator_top/inst_cordic/stages[19].inst_adder_x/inst_cla_8/i_a[7]
    SLICE_X22Y59         LUT3 (Prop_lut3_I1_O)        0.045     2.622 r  inst_sin_cos_generator_top/inst_cordic/stages[19].inst_adder_x/inst_cla_8/o_s[7]_INST_0/O
                         net (fo=1, routed)           0.000     2.622    inst_sin_cos_generator_top/inst_cordic/ri_x[20]_57[23]
    SLICE_X22Y59         FDCE                                         r  inst_sin_cos_generator_top/inst_cordic/r_x_reg[20][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        0.579     1.027    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.080 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        0.778     1.858    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.887 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2052, estimated)     0.823     2.710    inst_sin_cos_generator_top/inst_cordic/r_y_reg[0][23]_0
    SLICE_X22Y59         FDCE                                         r  inst_sin_cos_generator_top/inst_cordic/r_x_reg[20][23]/C
                         clock pessimism             -0.267     2.443    
    SLICE_X22Y59         FDCE (Hold_fdce_C_D)         0.092     2.535    inst_sin_cos_generator_top/inst_cordic/r_x_reg[20][23]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_50_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  inst_pll/inst_bufg_clk0/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y17    inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y17    inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_fb_o
  To Clock:  pll_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_fb_o
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pll/inst_plle2_base/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  inst_pll/inst_plle2_base/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_clk_50_o
  To Clock:  pll_clk_50_o

Setup :            0  Failing Endpoints,  Worst Slack       15.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.540ns  (required time - arrival time)
  Source:                 inst_sin_cos_generator_top/inst_arst_n/r_rst_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_sin_cos_generator_top/inst_cordic/r_x_reg[0][13]/CLR
                            (recovery check against rising-edge clock pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (pll_clk_50_o rise@20.000ns - pll_clk_50_o rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.773ns (20.278%)  route 3.039ns (79.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 26.040 - 20.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        1.306     2.798    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        1.754     4.640    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2052, estimated)     1.660     6.401    inst_sin_cos_generator_top/inst_arst_n/r_rst_reg[1]_0
    SLICE_X34Y53         FDCE                                         r  inst_sin_cos_generator_top/inst_arst_n/r_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.478     6.879 r  inst_sin_cos_generator_top/inst_arst_n/r_rst_reg[1]/Q
                         net (fo=1, estimated)        0.430     7.309    inst_sin_cos_generator_top/inst_cordic/r_x_reg[0][0]_0
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.295     7.604 f  inst_sin_cos_generator_top/inst_cordic/r_run_i_1/O
                         net (fo=1697, estimated)     2.609    10.213    inst_sin_cos_generator_top/inst_cordic/r_rst_reg[1]
    SLICE_X5Y97          FDCE                                         f  inst_sin_cos_generator_top/inst_cordic/r_x_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_50_o rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        1.241    22.662    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.745 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        1.666    24.411    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.502 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2052, estimated)     1.538    26.040    inst_sin_cos_generator_top/inst_cordic/r_y_reg[0][23]_0
    SLICE_X5Y97          FDCE                                         r  inst_sin_cos_generator_top/inst_cordic/r_x_reg[0][13]/C
                         clock pessimism              0.253    26.293    
                         clock uncertainty           -0.135    26.158    
    SLICE_X5Y97          FDCE (Recov_fdce_C_CLR)     -0.405    25.753    inst_sin_cos_generator_top/inst_cordic/r_x_reg[0][13]
  -------------------------------------------------------------------
                         required time                         25.753    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 15.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 inst_sys_arst_n/r_rst_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/c_reg_reg[0]/CLR
                            (removal check against rising-edge clock pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_50_o rise@0.000ns - pll_clk_50_o rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.363%)  route 0.427ns (69.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        0.551     0.810    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.860 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        0.739     1.599    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.625 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2052, estimated)     0.586     2.211    inst_sys_arst_n/r_rst_reg[5]_0
    SLICE_X36Y52         FDCE                                         r  inst_sys_arst_n/r_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     2.352 r  inst_sys_arst_n/r_rst_reg[5]/Q
                         net (fo=1, estimated)        0.067     2.419    inst_spi_master/ss_reg_reg_1
    SLICE_X37Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.464 f  inst_spi_master/r_rst[1]_i_1/O
                         net (fo=50, estimated)       0.360     2.824    inst_spi_master/r_rst_reg[5]
    SLICE_X32Y46         FDCE                                         f  inst_spi_master/c_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        0.579     1.027    inst_pll/ibuf_sysclk_o
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.080 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, estimated)        0.778     1.858    inst_pll/pll_clk_50_o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.887 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2052, estimated)     0.833     2.720    inst_spi_master/ss_reg_reg_0
    SLICE_X32Y46         FDCE                                         r  inst_spi_master/c_reg_reg[0]/C
                         clock pessimism             -0.262     2.458    
    SLICE_X32Y46         FDCE (Remov_fdce_C_CLR)     -0.067     2.391    inst_spi_master/c_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.433    





