{"sha": "228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjI4ZTVkMmIwY2I2NGJhZDRmM2Y5NmEwNzIzYzE0ZGQ2YTM3OGM4Yg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2014-06-23T16:28:36Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2014-06-23T16:28:36Z"}, "message": "Assume x86-64 if a 32-bit processor supports SSE2 and 64-bit\n\n\tPR target/61570\n\t* config/i386/driver-i386.c (host_detect_local_cpu): Set arch\n\tto x86-64 if a 32-bit processor supports SSE2 and 64-bit.\n\nFrom-SVN: r211901", "tree": {"sha": "4db53f2e216ff801291992c1cbff3c02e585dad2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4db53f2e216ff801291992c1cbff3c02e585dad2"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "5c7dac8aa1a2ccc42325dd680e515c64a797bef4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5c7dac8aa1a2ccc42325dd680e515c64a797bef4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5c7dac8aa1a2ccc42325dd680e515c64a797bef4"}], "stats": {"total": 59, "additions": 43, "deletions": 16}, "files": [{"sha": "06763f0bcbc0988241350e7b9e52f4964ea1f33f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b", "patch": "@@ -1,3 +1,9 @@\n+2014-06-23  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/61570\n+\t* config/i386/driver-i386.c (host_detect_local_cpu): Set arch\n+\tto x86-64 if a 32-bit processor supports SSE2 and 64-bit.\n+\n 2014-06-23  James Greenhalgh  <james.greenhalgh@arm.com>\n \n \t* config/aarch64/aarch64.md (addsi3_aarch64): Set \"simd\" attr to"}, {"sha": "4ae9a6ab675b3545611650beab1abc09c0f7e782", "filename": "gcc/config/i386/driver-i386.c", "status": "modified", "additions": 37, "deletions": 16, "changes": 53, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fdriver-i386.c?ref=228e5d2b0cb64bad4f3f96a0723c14dd6a378c8b", "patch": "@@ -415,6 +415,7 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n   bool arch;\n \n   unsigned int l2sizekb = 0;\n+  unsigned int arch_64bit = 1;\n \n   if (argc < 1)\n     return NULL;\n@@ -656,11 +657,14 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n     {\n     case PROCESSOR_I386:\n       /* Default.  */\n+      arch_64bit = 0;\n       break;\n     case PROCESSOR_I486:\n+      arch_64bit = 0;\n       cpu = \"i486\";\n       break;\n     case PROCESSOR_PENTIUM:\n+      arch_64bit = 0;\n       if (arch && has_mmx)\n \tcpu = \"pentium-mmx\";\n       else\n@@ -745,21 +749,25 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n \t\t    /* Assume Core 2.  */\n \t\t    cpu = \"core2\";\n \t\t}\n-\t      else if (has_sse3)\n-\t\t/* It is Core Duo.  */\n-\t\tcpu = \"pentium-m\";\n-\t      else if (has_sse2)\n-\t\t/* It is Pentium M.  */\n-\t\tcpu = \"pentium-m\";\n-\t      else if (has_sse)\n-\t\t/* It is Pentium III.  */\n-\t\tcpu = \"pentium3\";\n-\t      else if (has_mmx)\n-\t\t/* It is Pentium II.  */\n-\t\tcpu = \"pentium2\";\n \t      else\n-\t\t/* Default to Pentium Pro.  */\n-\t\tcpu = \"pentiumpro\";\n+\t\t{\n+\t\t  arch_64bit = 0;\n+\t\t  if (has_sse3)\n+\t\t    /* It is Core Duo.  */\n+\t\t    cpu = \"pentium-m\";\n+\t\t  else if (has_sse2)\n+\t\t    /* It is Pentium M.  */\n+\t\t    cpu = \"pentium-m\";\n+\t\t  else if (has_sse)\n+\t\t    /* It is Pentium III.  */\n+\t\t    cpu = \"pentium3\";\n+\t\t  else if (has_mmx)\n+\t\t    /* It is Pentium II.  */\n+\t\t    cpu = \"pentium2\";\n+\t\t  else\n+\t\t    /* Default to Pentium Pro.  */\n+\t\t    cpu = \"pentiumpro\";\n+\t\t}\n \t    }\n \t  else\n \t    /* For -mtune, we default to -mtune=generic.  */\n@@ -773,21 +781,30 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n \t  if (has_longmode)\n \t    cpu = \"nocona\";\n \t  else\n-\t    cpu = \"prescott\";\n+\t    {\n+\t      cpu = \"prescott\";\n+\t      arch_64bit = 0;\n+\t    }\n \t}\n       else\n-\tcpu = \"pentium4\";\n+\t{\n+\t  cpu = \"pentium4\";\n+\t  arch_64bit = 0;\n+\t}\n       break;\n     case PROCESSOR_GEODE:\n+      arch_64bit = 0;\n       cpu = \"geode\";\n       break;\n     case PROCESSOR_K6:\n+      arch_64bit = 0;\n       if (arch && has_3dnow)\n \tcpu = \"k6-3\";\n       else\n \tcpu = \"k6\";\n       break;\n     case PROCESSOR_ATHLON:\n+      arch_64bit = 0;\n       if (arch && has_sse)\n \tcpu = \"athlon-4\";\n       else\n@@ -896,6 +913,10 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n       const char *xsavec = has_xsavec ? \" -mxsavec\" : \" -mno-xsavec\";\n       const char *xsaves = has_xsaves ? \" -mxsaves\" : \" -mno-xsaves\";\n \n+      /* Assume x86-64 if a 32-bit processor supports SSE2 and 64-bit.  */\n+      if (arch_64bit == 0 && has_sse2 && has_longmode)\n+\tcpu = \"x86-64\";\n+\n       options = concat (options, mmx, mmx3dnow, sse, sse2, sse3, ssse3,\n \t\t\tsse4a, cx16, sahf, movbe, aes, sha, pclmul,\n \t\t\tpopcnt, abm, lwp, fma, fma4, xop, bmi, bmi2,"}]}