I 000051 55 1657          1683150069825 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683150069826 2023.05.03 17:41:09)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 5a0c5e59030d0f4d5a5d4f035d5c5b5c595c595d5f)
	(_coverage d)
	(_ent
		(_time 1683150069822)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000050 55 1115          1683150095773 moore_fsm
(_unit VHDL(edge_det 0 20(moore_fsm 0 27))
	(_version vef)
	(_time 1683150095774 2023.05.03 17:41:35)
	(_source(\../src/edge_detector.vhd\))
	(_parameters dbg tan)
	(_code acaaa0fbfbfbffbaaaaeeaf6f9aaa9aba8aaa9aaa8)
	(_coverage d)
	(_ent
		(_time 1683150095770)
	)
	(_object
		(_port(_int rst_bar -1 0 22(_ent(_in))))
		(_port(_int clk -1 0 22(_ent(_in)(_event))))
		(_port(_int sig -1 0 22(_ent(_in))))
		(_port(_int pos -1 0 22(_ent(_in))))
		(_port(_int sig_edge -1 0 23(_ent(_out))))
		(_type(_int state 0 28(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 29(_arch(_uni))))
		(_sig(_int next_state 0 0 29(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 32(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 41(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 49(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1121          1683150095828 behavioral
(_unit VHDL(frequency_reg 0 19(behavioral 0 28))
	(_version vef)
	(_time 1683150095829 2023.05.03 17:41:35)
	(_source(\../src/frequency_register.vhd\))
	(_parameters dbg tan)
	(_code eaece5b8b9bdbbfdeaeaffb0beecbfece9ede3efbc)
	(_coverage d)
	(_ent
		(_time 1683150095826)
	)
	(_object
		(_gen(_int a -1 0 20 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 22(_ent(_in))))
		(_port(_int clk -2 0 22(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 23(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 24(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 24(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 31(_prcs(_simple)(_trgt(4))(_sens(1)(2))(_read(0)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavioral 3 -1)
)
I 000043 55 1174          1683150095911 tb
(_unit VHDL(edge_det_tb 0 21(tb 0 24))
	(_version vef)
	(_time 1683150095912 2023.05.03 17:41:35)
	(_source(\../src/edge_detector_tb.vhd\))
	(_parameters dbg tan)
	(_code 383e6c3d346f6b2e3c6b7e626d3e3d3f3c3d6e3f3c)
	(_coverage d)
	(_ent
		(_time 1683150095907)
	)
	(_inst UUT 0 30(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sig))
			((pos)(pos))
			((sig_edge)(sig_edge))
		)
	)
	(_object
		(_sig(_int sig -1 0 25(_arch(_uni))))
		(_sig(_int pos -1 0 25(_arch(_uni))))
		(_sig(_int sig_edge -1 0 25(_arch(_uni))))
		(_sig(_int rst_bar -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_cnst(_int period -2 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(po(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(3)(4))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . tb 1 -1)
)
I 000043 55 1430          1683150095967 tb
(_unit VHDL(frequency_reg_tb 0 22(tb 0 26))
	(_version vef)
	(_time 1683150095968 2023.05.03 17:41:35)
	(_source(\../src/frequency_reg_tb.vhd\))
	(_parameters dbg tan)
	(_code 77712077722026607470622d2371227174707e7221)
	(_coverage d)
	(_ent
		(_time 1683150095964)
	)
	(_inst UUT 0 32(_ent . frequency_reg)
		(_port
			((load)(load))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(d))
			((q)(q))
		)
	)
	(_object
		(_gen(_int a -1 0 23 \14\ (_ent gms((i 14)))))
		(_sig(_int load -2 0 27(_arch(_uni((i 2))))))
		(_sig(_int clk -2 0 27(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 28(_array -2((_dto c 1 i 0)))))
		(_sig(_int d 0 0 28(_arch(_uni))))
		(_sig(_int q 0 0 28(_arch(_uni))))
		(_cnst(_int period -3 0 29(_arch((ns 4621819117588971520)))))
		(_prcs
			(po(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon)(_read(1)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . tb 2 -1)
)
I 000051 55 1657          1683150096020 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683150096021 2023.05.03 17:41:36)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code a6a1f7f1a8f1f3b1a6a1b3ffa1a0a7a0a5a0a5a1a3)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000043 55 1698          1683150096130 tb
(_unit VHDL(phase_accumulator_tb 0 22(tb 0 29))
	(_version vef)
	(_time 1683150096131 2023.05.03 17:41:36)
	(_source(\../src/phase_accumulator_tb.vhd\))
	(_parameters dbg tan)
	(_code 13144114184446041217064a141512151015101416)
	(_coverage d)
	(_ent
		(_time 1683150096126)
	)
	(_inst UUT 0 36(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(up))
			((d)(d))
			((max)(max))
			((min)(min))
			((q)(q))
		)
	)
	(_object
		(_gen(_int a -1 0 24 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 25 \7\ (_ent gms((i 7)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int up -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int max -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int min -2 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 31(_array -2((_dto c 1 i 0)))))
		(_sig(_int d 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 32(_array -2((_dto c 2 i 0)))))
		(_sig(_int q 1 0 32(_arch(_uni))))
		(_cnst(_int period -3 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(po(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1)(2)(5))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . tb 3 -1)
)
I 000050 55 1294          1683150096195 moore_fsm
(_unit VHDL(phase_accumulator_fsm 0 19(moore_fsm 0 26))
	(_version vef)
	(_time 1683150096196 2023.05.03 17:41:36)
	(_source(\../src/phase_accumulator_fsm.vhd\))
	(_parameters dbg tan)
	(_code 515603525806044651014408565750575257525654)
	(_coverage d)
	(_ent
		(_time 1683150096181)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 21(_ent(_in))))
		(_port(_int max -1 0 21(_ent(_in))))
		(_port(_int min -1 0 21(_ent(_in))))
		(_port(_int up -1 0 22(_ent(_out))))
		(_port(_int pos -1 0 22(_ent(_out))))
		(_type(_int state 0 27(_enum1 quad_1 quad_2 quad_3 quad_4 (_to i 0 i 3))))
		(_sig(_int present_state 0 0 28(_arch(_uni))))
		(_sig(_int next_state 0 0 28(_arch(_uni))))
		(_prcs
			(phase(_arch 0 0 31(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(7)))))
			(output(_arch 1 0 40(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(transition(_arch 2 0 50(_prcs(_simple)(_trgt(7))(_sens(6)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(515)
		(514)
	)
	(_model . moore_fsm 3 -1)
)
I 000043 55 1282          1683150096247 tb
(_unit VHDL(phase_accumulator_fsm_tb 0 22(tb 0 25))
	(_version vef)
	(_time 1683150096248 2023.05.03 17:41:36)
	(_source(\../src/phase_accumulator_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 9097c29f98c7c58792c285c9979691969396939795)
	(_coverage d)
	(_ent
		(_time 1683150096244)
	)
	(_inst UUT 0 30(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max))
			((min)(min))
			((up)(up))
			((pos)(pos))
		)
	)
	(_object
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int max -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int min -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int up -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int pos -1 0 26(_arch(_uni((i 2))))))
		(_cnst(_int period -2 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(po(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . tb 1 -1)
)
I 000051 55 3953          1683150096305 behavioral
(_unit VHDL(sine_table 0 20(behavioral 0 27))
	(_version vef)
	(_time 1683150096306 2023.05.03 17:41:36)
	(_source(\../src/sine_table.vhd\))
	(_parameters dbg tan)
	(_code bfb8eeebe0e8bea9b8bdf9e4eab9beb9bdb9ecb9ba)
	(_coverage d)
	(_ent
		(_time 1683150096294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 22(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 22(_ent(_in))))
		(_port(_int sine_val 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28(_array -1((_dto i 6 i 0)))))
		(_type(_int table_lookup 0 28(_array 1((_to i 0 i 127)))))
		(_cnst(_int st 2 0 29(_arch(((_string \"0000000"\))((_string \"0000001"\))((_string \"0000011"\))((_string \"0000100"\))((_string \"0000110"\))((_string \"0000111"\))((_string \"0001001"\))((_string \"0001010"\))((_string \"0001100"\))((_string \"0001110"\))((_string \"0001111"\))((_string \"0010001"\))((_string \"0010010"\))((_string \"0010100"\))((_string \"0010101"\))((_string \"0010111"\))((_string \"0011000"\))((_string \"0011010"\))((_string \"0011100"\))((_string \"0011101"\))((_string \"0011111"\))((_string \"0100000"\))((_string \"0100010"\))((_string \"0100011"\))((_string \"0100101"\))((_string \"0100110"\))((_string \"0101000"\))((_string \"0101001"\))((_string \"0101011"\))((_string \"0101100"\))((_string \"0101110"\))((_string \"0101111"\))((_string \"0110000"\))((_string \"0110010"\))((_string \"0110011"\))((_string \"0110101"\))((_string \"0110110"\))((_string \"0111000"\))((_string \"0111001"\))((_string \"0111010"\))((_string \"0111100"\))((_string \"0111101"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000001"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000101"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001001"\))((_string \"1001010"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001110"\))((_string \"1001111"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010100"\))((_string \"1010101"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011100"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1103          1683150096350 behavioral
(_unit VHDL(adder_subtractor 0 20(behavioral 0 28))
	(_version vef)
	(_time 1683150096351 2023.05.03 17:41:36)
	(_source(\../src/adder_subtractor.vhd\))
	(_parameters dbg tan)
	(_code eee8bdbdbfb9bef8eae1fcb7e9e9ede9ebe8ece9ea)
	(_coverage d)
	(_ent
		(_time 1683150096348)
	)
	(_object
		(_port(_int pos -1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 24(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_var(_int val 2 0 31(_prcs 0(_string \"10000000"\))))
		(_prcs
			(as(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000050 55 2640          1683150096400 structure
(_unit VHDL(dds_w_freq_select 0 28(structure 0 41))
	(_version vef)
	(_time 1683150096401 2023.05.03 17:41:36)
	(_source(\../src/dds_w_freq_select.vhd\))
	(_parameters dbg tan)
	(_code 1d1b4a1a4d4b4a08481e0a441a1b1b1a1f1b181a1c)
	(_coverage d)
	(_ent
		(_time 1683150096391)
	)
	(_inst u1 0 47(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 1))
			((sig_edge)(sig_edge))
		)
	)
	(_inst u2 0 52(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(q_f))
		)
	)
	(_inst u3 0 57(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(up))
			((d)(q_f))
			((max)(max))
			((min)(min))
			((q)(q_p))
		)
	)
	(_inst u4 0 62(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max))
			((min)(min))
			((up)(up))
			((pos)(pos))
		)
	)
	(_inst u5 0 67(_ent . sine_table)
		(_port
			((addr)(q_p))
			((sine_val)(sine_val))
		)
	)
	(_inst u6 0 71(_ent . adder_subtractor)
		(_port
			((pos)(pos))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 30 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 31 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 34(_ent(_in))))
		(_port(_int reset_bar -2 0 34(_ent(_in))))
		(_port(_int load_freq -2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int freq_val 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 36(_ent(_out))))
		(_port(_int pos_sine -2 0 37(_ent(_out))))
		(_sig(_int sig_edge -2 0 42(_arch(_uni))))
		(_sig(_int max -2 0 42(_arch(_uni))))
		(_sig(_int min -2 0 42(_arch(_uni))))
		(_sig(_int up -2 0 42(_arch(_uni))))
		(_sig(_int pos -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 43(_array -2((_dto c 3 i 0)))))
		(_sig(_int q_p 2 0 43(_arch(_uni))))
		(_sig(_int sine_val 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 44(_array -2((_dto c 4 i 0)))))
		(_sig(_int q_f 3 0 44(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((pos_sine)(pos)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structure 5 -1)
)
I 000056 55 1976          1683150096483 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683150096484 2023.05.03 17:41:36)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 7a7c2d7b2f2c2d6f28746d237d7c7c7d787c7f7d7b)
	(_coverage d)
	(_ent
		(_time 1683150096478)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"00000000000001"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000051 55 1657          1683150103637 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683150103638 2023.05.03 17:41:43)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 6f6a676f31383a786f687a3668696e696c696c686a)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683150251816 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683150251817 2023.05.03 17:44:11)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 3a3b683f636d6f2d3a3f2f633d3c3b3c393c393d3f)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683150260828 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683150260829 2023.05.03 17:44:20)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 727d2773782527657277672b757473747174717577)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683150291487 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683150291488 2023.05.03 17:44:51)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 32353437386567253237276b353433343134313537)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000056 55 1976          1683150603849 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683150603850 2023.05.03 17:50:03)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 5a0f0f590f0c0d4f08544d035d5c5c5d585c5f5d5b)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"00001000000000"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000051 55 1657          1683150835761 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683150835762 2023.05.03 17:53:55)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 4c4e484e171b195b4c4e59154b4a4d4a4f4a4f4b49)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683228234380 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683228234381 2023.05.04 15:23:54)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 9d9f9b92c1cac88a9d9f88c49a9b9c9b9e9b9e9a98)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683228480193 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683228480194 2023.05.04 15:28:00)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code d1d7d783d88684c6d1d4c488d6d7d0d7d2d7d2d6d4)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000056 55 1976          1683293844318 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683293844319 2023.05.05 09:37:24)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code b8b6edecb4eeefadeab6afe1bfbebebfbabebdbfb9)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"01010100000001"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000051 55 1657          1683293859181 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683293859182 2023.05.05 09:37:39)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code d387d781d88486c4d3d6c68ad4d5d2d5d0d5d0d4d6)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683294007090 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683294007091 2023.05.05 09:40:07)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 9592939a98c2c082959080cc929394939693969290)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683294016941 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683294016942 2023.05.05 09:40:16)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 090c5d0f085e5c1e090c1c500e0f080f0a0f0a0e0c)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683294113280 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683294113281 2023.05.05 09:41:53)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 613764616836347661647438666760676267626664)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683294491882 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683294491883 2023.05.05 09:48:11)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 42431140481517554247571b454443444144414547)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683294636895 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683294636896 2023.05.05 09:50:36)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code baecb8eee3edefadbabfafe3bdbcbbbcb9bcb9bdbf)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683294641454 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683294641455 2023.05.05 09:50:41)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 8dd88983d1dad89a8d8898d48a8b8c8b8e8b8e8a88)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683294862998 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683294862999 2023.05.05 09:54:22)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code f7f1f2a7f8a0a2e0f7f5e2aef0f1f6f1f4f1f4f0f2)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1657          1683295160528 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683295160529 2023.05.05 09:59:20)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 33653336386466243332266a343532353035303436)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1660          1683295631019 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683295631020 2023.05.05 10:07:11)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 07535201085052100001125e000106010401040002)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1660          1683295689848 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683295689849 2023.05.05 10:08:09)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code d386d081d88486c4d4d5c68ad4d5d2d5d0d5d0d4d6)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 1774          1683296187768 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683296187769 2023.05.05 10:16:27)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code d5d68687d88280c2d5d4c08cd2d3d4d3d6d3d6d2d0)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int temp 3 0 37(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~134 0 38(_array -2((_dto c 5 i 0)))))
		(_var(_int allones 4 0 38(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 6 -1)
)
I 000056 55 1976          1683296214843 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683296214844 2023.05.05 10:16:54)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 9bcf9994cdcdcc8ec9958cc29c9d9d9c999d9e9c9a)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"01010100000001"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000051 55 1774          1683296219300 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683296219301 2023.05.05 10:16:59)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 005408060857551700011559070601060306030705)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int temp 3 0 37(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~134 0 38(_array -2((_dto c 5 i 0)))))
		(_var(_int allones 4 0 38(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)(4)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 6 -1)
)
I 000051 55 1657          1683296404467 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683296404468 2023.05.05 10:20:04)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 545a0657580301435451410d535255525752575351)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000056 55 1976          1683297774986 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683297774987 2023.05.05 10:42:54)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code e8e6e8bbe4bebffdbae6ffb1efeeeeefeaeeedefe9)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"00000000001010"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000056 55 1976          1683297838329 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683297838330 2023.05.05 10:43:58)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 58590f5b540e0f4d0a564f015f5e5e5f5a5e5d5f59)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"00000000000101"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000051 55 1657          1683297948632 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683297948633 2023.05.05 10:45:48)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 303562353867652730302569373631363336333735)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000056 55 1976          1683298004067 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298004068 2023.05.05 10:46:44)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code beb8b9eaefe8e9abecb0a9e7b9b8b8b9bcb8bbb9bf)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"01010100000001"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000056 55 1976          1683298009550 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298009551 2023.05.05 10:46:49)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a2d272e7f7c7d3f78243d732d2c2c2d282c2f2d2b)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"01010100000001"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000056 55 1976          1683298104761 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298104762 2023.05.05 10:48:24)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 0d035d0b5d5b5a185f031a540a0b0b0a0f0b080a0c)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 2))
			((m)(_code 3))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 4 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_type(_int ~UNSIGNED{13~downto~0}~13 0 60(_array -2((_dto i 13 i 0)))))
		(_var(_int freq 2 0 60(_prcs 1(_string \"00001000000000"\))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(1)))))
			(clock(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(3 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(ENV)))
	(_model . tb_architecture 5 -1)
)
I 000056 55 1838          1683298389953 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298389954 2023.05.05 10:53:09)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 2172222524777634732f3678262727262327242620)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(1)))))
			(clock(_arch 3 0 48(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (2)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 515)
	)
	(_model . tb_architecture 7 -1)
)
I 000056 55 1838          1683298452874 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298452875 2023.05.05 10:54:12)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code eab8bdb9bfbcbdffb8e4fdb3edececede8ecefedeb)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(1)))))
			(clock(_arch 3 0 48(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (2)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(50463490 33686019 33686018 770)
		(33686018 33686018 33686018 515)
	)
	(_model . tb_architecture 7 -1)
)
I 000056 55 1838          1683298500289 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298500290 2023.05.05 10:55:00)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 19161b1e144f4e0c4b170e401e1f1f1e1b1f1c1e18)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(1)))))
			(clock(_arch 3 0 48(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (2)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(50463490 33686019 33686018 770)
		(33686018 33686018 33686018 515)
	)
	(_model . tb_architecture 7 -1)
)
I 000056 55 1838          1683298501079 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298501080 2023.05.05 10:55:01)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 36393b33346061236438216f313030313430333137)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(1)))))
			(clock(_arch 3 0 48(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (2)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(50463490 33686019 33686018 770)
		(33686018 33686018 33686018 515)
	)
	(_model . tb_architecture 7 -1)
)
V 000050 55 1115          1683298501989 moore_fsm
(_unit VHDL(edge_det 0 20(moore_fsm 0 27))
	(_version vef)
	(_time 1683298501990 2023.05.05 10:55:01)
	(_source(\../src/edge_detector.vhd\))
	(_parameters dbg tan)
	(_code c0cf9695c49793d6c6c2869a95c6c5c7c4c6c5c6c4)
	(_coverage d)
	(_ent
		(_time 1683150095769)
	)
	(_object
		(_port(_int rst_bar -1 0 22(_ent(_in))))
		(_port(_int clk -1 0 22(_ent(_in)(_event))))
		(_port(_int sig -1 0 22(_ent(_in))))
		(_port(_int pos -1 0 22(_ent(_in))))
		(_port(_int sig_edge -1 0 23(_ent(_out))))
		(_type(_int state 0 28(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 29(_arch(_uni))))
		(_sig(_int next_state 0 0 29(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 32(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 41(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 49(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . moore_fsm 3 -1)
)
V 000051 55 1121          1683298502109 behavioral
(_unit VHDL(frequency_reg 0 19(behavioral 0 28))
	(_version vef)
	(_time 1683298502110 2023.05.05 10:55:02)
	(_source(\../src/frequency_register.vhd\))
	(_parameters dbg tan)
	(_code 3d326f396b6a6c2a3d3d2867693b683b3e3a34386b)
	(_coverage d)
	(_ent
		(_time 1683150095825)
	)
	(_object
		(_gen(_int a -1 0 20 \14\ (_ent gms((i 14)))))
		(_port(_int load -2 0 22(_ent(_in))))
		(_port(_int clk -2 0 22(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 23(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 24(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 24(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 31(_prcs(_simple)(_trgt(4))(_sens(1)(2))(_read(0)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavioral 3 -1)
)
V 000043 55 1174          1683298502186 tb
(_unit VHDL(edge_det_tb 0 21(tb 0 24))
	(_version vef)
	(_time 1683298502187 2023.05.05 10:55:02)
	(_source(\../src/edge_detector_tb.vhd\))
	(_parameters dbg tan)
	(_code 8b84da85dddcd89d8fd8cdd1de8d8e8c8f8edd8c8f)
	(_coverage d)
	(_ent
		(_time 1683150095906)
	)
	(_inst UUT 0 30(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sig))
			((pos)(pos))
			((sig_edge)(sig_edge))
		)
	)
	(_object
		(_sig(_int sig -1 0 25(_arch(_uni))))
		(_sig(_int pos -1 0 25(_arch(_uni))))
		(_sig(_int sig_edge -1 0 25(_arch(_uni))))
		(_sig(_int rst_bar -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_cnst(_int period -2 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(po(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(3)(4))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . tb 1 -1)
)
V 000043 55 1430          1683298502261 tb
(_unit VHDL(frequency_reg_tb 0 22(tb 0 26))
	(_version vef)
	(_time 1683298502262 2023.05.05 10:55:02)
	(_source(\../src/frequency_reg_tb.vhd\))
	(_parameters dbg tan)
	(_code d9d68b8ad28e88cedadecc838ddf8cdfdaded0dc8f)
	(_coverage d)
	(_ent
		(_time 1683150095963)
	)
	(_inst UUT 0 32(_ent . frequency_reg)
		(_port
			((load)(load))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(d))
			((q)(q))
		)
	)
	(_object
		(_gen(_int a -1 0 23 \14\ (_ent gms((i 14)))))
		(_sig(_int load -2 0 27(_arch(_uni((i 2))))))
		(_sig(_int clk -2 0 27(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 28(_array -2((_dto c 1 i 0)))))
		(_sig(_int d 0 0 28(_arch(_uni))))
		(_sig(_int q 0 0 28(_arch(_uni))))
		(_cnst(_int period -3 0 29(_arch((ns 4621819117588971520)))))
		(_prcs
			(po(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon)(_read(1)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . tb 2 -1)
)
I 000051 55 1657          1683298502339 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683298502340 2023.05.05 10:55:02)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 27297223287072302727327e202126212421242022)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
V 000043 55 1698          1683298502429 tb
(_unit VHDL(phase_accumulator_tb 0 22(tb 0 29))
	(_version vef)
	(_time 1683298502430 2023.05.05 10:55:02)
	(_source(\../src/phase_accumulator_tb.vhd\))
	(_parameters dbg tan)
	(_code 757b2074782220627471602c727374737673767270)
	(_coverage d)
	(_ent
		(_time 1683150096125)
	)
	(_inst UUT 0 36(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(up))
			((d)(d))
			((max)(max))
			((min)(min))
			((q)(q))
		)
	)
	(_object
		(_gen(_int a -1 0 24 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 25 \7\ (_ent gms((i 7)))))
		(_sig(_int clk -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int up -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int max -2 0 30(_arch(_uni((i 2))))))
		(_sig(_int min -2 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 31(_array -2((_dto c 1 i 0)))))
		(_sig(_int d 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 32(_array -2((_dto c 2 i 0)))))
		(_sig(_int q 1 0 32(_arch(_uni))))
		(_cnst(_int period -3 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(po(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1)(2)(5))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . tb 3 -1)
)
V 000050 55 1294          1683298502506 moore_fsm
(_unit VHDL(phase_accumulator_fsm 0 19(moore_fsm 0 26))
	(_version vef)
	(_time 1683298502507 2023.05.05 10:55:02)
	(_source(\../src/phase_accumulator_fsm.vhd\))
	(_parameters dbg tan)
	(_code c3cd9696c89496d4c393d69ac4c5c2c5c0c5c0c4c6)
	(_coverage d)
	(_ent
		(_time 1683150096180)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 21(_ent(_in))))
		(_port(_int max -1 0 21(_ent(_in))))
		(_port(_int min -1 0 21(_ent(_in))))
		(_port(_int up -1 0 22(_ent(_out))))
		(_port(_int pos -1 0 22(_ent(_out))))
		(_type(_int state 0 27(_enum1 quad_1 quad_2 quad_3 quad_4 (_to i 0 i 3))))
		(_sig(_int present_state 0 0 28(_arch(_uni))))
		(_sig(_int next_state 0 0 28(_arch(_uni))))
		(_prcs
			(phase(_arch 0 0 31(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(7)))))
			(output(_arch 1 0 40(_prcs(_simple)(_trgt(4)(5))(_sens(6)))))
			(transition(_arch 2 0 50(_prcs(_simple)(_trgt(7))(_sens(2)(3)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(515)
		(514)
	)
	(_model . moore_fsm 3 -1)
)
V 000043 55 1282          1683298502588 tb
(_unit VHDL(phase_accumulator_fsm_tb 0 22(tb 0 25))
	(_version vef)
	(_time 1683298502589 2023.05.05 10:55:02)
	(_source(\../src/phase_accumulator_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 212f77252876743623733478262720272227222624)
	(_coverage d)
	(_ent
		(_time 1683150096243)
	)
	(_inst UUT 0 30(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max))
			((min)(min))
			((up)(up))
			((pos)(pos))
		)
	)
	(_object
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int max -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int min -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int up -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int pos -1 0 26(_arch(_uni((i 2))))))
		(_cnst(_int period -2 0 27(_arch((ns 4621819117588971520)))))
		(_prcs
			(po(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . tb 1 -1)
)
V 000051 55 3953          1683298502665 behavioral
(_unit VHDL(sine_table 0 20(behavioral 0 27))
	(_version vef)
	(_time 1683298502666 2023.05.05 10:55:02)
	(_source(\../src/sine_table.vhd\))
	(_parameters dbg tan)
	(_code 606e3560693761766762263b356661666266336665)
	(_coverage d)
	(_ent
		(_time 1683150096293)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 22(_array -1((_dto i 6 i 0)))))
		(_port(_int addr 0 0 22(_ent(_in))))
		(_port(_int sine_val 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28(_array -1((_dto i 6 i 0)))))
		(_type(_int table_lookup 0 28(_array 1((_to i 0 i 127)))))
		(_cnst(_int st 2 0 29(_arch(((_string \"0000000"\))((_string \"0000001"\))((_string \"0000011"\))((_string \"0000100"\))((_string \"0000110"\))((_string \"0000111"\))((_string \"0001001"\))((_string \"0001010"\))((_string \"0001100"\))((_string \"0001110"\))((_string \"0001111"\))((_string \"0010001"\))((_string \"0010010"\))((_string \"0010100"\))((_string \"0010101"\))((_string \"0010111"\))((_string \"0011000"\))((_string \"0011010"\))((_string \"0011100"\))((_string \"0011101"\))((_string \"0011111"\))((_string \"0100000"\))((_string \"0100010"\))((_string \"0100011"\))((_string \"0100101"\))((_string \"0100110"\))((_string \"0101000"\))((_string \"0101001"\))((_string \"0101011"\))((_string \"0101100"\))((_string \"0101110"\))((_string \"0101111"\))((_string \"0110000"\))((_string \"0110010"\))((_string \"0110011"\))((_string \"0110101"\))((_string \"0110110"\))((_string \"0111000"\))((_string \"0111001"\))((_string \"0111010"\))((_string \"0111100"\))((_string \"0111101"\))((_string \"0111111"\))((_string \"1000000"\))((_string \"1000001"\))((_string \"1000011"\))((_string \"1000100"\))((_string \"1000101"\))((_string \"1000111"\))((_string \"1001000"\))((_string \"1001001"\))((_string \"1001010"\))((_string \"1001100"\))((_string \"1001101"\))((_string \"1001110"\))((_string \"1001111"\))((_string \"1010001"\))((_string \"1010010"\))((_string \"1010011"\))((_string \"1010100"\))((_string \"1010101"\))((_string \"1010111"\))((_string \"1011000"\))((_string \"1011001"\))((_string \"1011010"\))((_string \"1011011"\))((_string \"1011100"\))((_string \"1011101"\))((_string \"1011110"\))((_string \"1011111"\))((_string \"1100000"\))((_string \"1100001"\))((_string \"1100010"\))((_string \"1100011"\))((_string \"1100100"\))((_string \"1100101"\))((_string \"1100110"\))((_string \"1100111"\))((_string \"1101000"\))((_string \"1101001"\))((_string \"1101010"\))((_string \"1101011"\))((_string \"1101100"\))((_string \"1101100"\))((_string \"1101101"\))((_string \"1101110"\))((_string \"1101111"\))((_string \"1110000"\))((_string \"1110000"\))((_string \"1110001"\))((_string \"1110010"\))((_string \"1110011"\))((_string \"1110011"\))((_string \"1110100"\))((_string \"1110101"\))((_string \"1110101"\))((_string \"1110110"\))((_string \"1110110"\))((_string \"1110111"\))((_string \"1110111"\))((_string \"1111000"\))((_string \"1111001"\))((_string \"1111001"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111010"\))((_string \"1111011"\))((_string \"1111011"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111100"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111101"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111110"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))((_string \"1111111"\))))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 1103          1683298502745 behavioral
(_unit VHDL(adder_subtractor 0 20(behavioral 0 28))
	(_version vef)
	(_time 1683298502746 2023.05.05 10:55:02)
	(_source(\../src/adder_subtractor.vhd\))
	(_parameters dbg tan)
	(_code bdb2eae9edeaedabb9b2afe4bababebab8bbbfbab9)
	(_coverage d)
	(_ent
		(_time 1683150096347)
	)
	(_object
		(_port(_int pos -1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23(_array -1((_dto i 6 i 0)))))
		(_port(_int sine_value 0 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 24(_array -1((_dto i 7 i 0)))))
		(_port(_int dac_sine_val 1 0 24(_ent(_out))))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_var(_int val 2 0 31(_prcs 0(_string \"10000000"\))))
		(_prcs
			(as(_arch 0 0 30(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000050 55 2640          1683298502822 structure
(_unit VHDL(dds_w_freq_select 0 28(structure 0 41))
	(_version vef)
	(_time 1683298502823 2023.05.05 10:55:02)
	(_source(\../src/dds_w_freq_select.vhd\))
	(_parameters dbg tan)
	(_code fcf3aeacabaaabe9a9ffeba5fbfafafbfefaf9fbfd)
	(_coverage d)
	(_ent
		(_time 1683150096390)
	)
	(_inst u1 0 47(_ent . edge_det)
		(_port
			((rst_bar)(reset_bar))
			((clk)(clk))
			((sig)(load_freq))
			((pos)(_code 1))
			((sig_edge)(sig_edge))
		)
	)
	(_inst u2 0 52(_ent . frequency_reg)
		(_port
			((load)(sig_edge))
			((clk)(clk))
			((reset_bar)(reset_bar))
			((d)(freq_val))
			((q)(q_f))
		)
	)
	(_inst u3 0 57(_ent . phase_accumulator)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((up)(up))
			((d)(q_f))
			((max)(max))
			((min)(min))
			((q)(q_p))
		)
	)
	(_inst u4 0 62(_ent . phase_accumulator_fsm)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((max)(max))
			((min)(min))
			((up)(up))
			((pos)(pos))
		)
	)
	(_inst u5 0 67(_ent . sine_table)
		(_port
			((addr)(q_p))
			((sine_val)(sine_val))
		)
	)
	(_inst u6 0 71(_ent . adder_subtractor)
		(_port
			((pos)(pos))
			((sine_value)(sine_val))
			((dac_sine_val)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 30 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 31 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 34(_ent(_in))))
		(_port(_int reset_bar -2 0 34(_ent(_in))))
		(_port(_int load_freq -2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int freq_val 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -2((_dto i 7 i 0)))))
		(_port(_int dac_sine_value 1 0 36(_ent(_out))))
		(_port(_int pos_sine -2 0 37(_ent(_out))))
		(_sig(_int sig_edge -2 0 42(_arch(_uni))))
		(_sig(_int max -2 0 42(_arch(_uni))))
		(_sig(_int min -2 0 42(_arch(_uni))))
		(_sig(_int up -2 0 42(_arch(_uni))))
		(_sig(_int pos -2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 43(_array -2((_dto c 3 i 0)))))
		(_sig(_int q_p 2 0 43(_arch(_uni))))
		(_sig(_int sine_val 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 44(_array -2((_dto c 4 i 0)))))
		(_sig(_int q_f 3 0 44(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((pos_sine)(pos)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structure 5 -1)
)
I 000056 55 1838          1683298502894 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298502895 2023.05.05 10:55:02)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 4a1d4e481f1c1d5f18445d134d4c4c4d484c4f4d4b)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(1)))))
			(clock(_arch 3 0 48(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (2)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(50463490 33686019 33686018 770)
		(33686018 33686018 33686018 515)
	)
	(_model . tb_architecture 7 -1)
)
I 000056 55 1784          1683298559922 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683298559923 2023.05.05 10:55:59)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 1110431614474604431f0648161717161317141610)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(1)))))
			(clock(_arch 3 0 48(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(50463490 33686019 33686018 770)
	)
	(_model . tb_architecture 7 -1)
)
I 000051 55 1657          1683298809023 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683298809024 2023.05.05 11:00:09)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 17144410184042001717024e101116111411141012)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000056 55 1784          1683299058618 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683299058619 2023.05.05 11:04:18)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 1116471614474604431f0648161717161317141610)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(1)))))
			(clock(_arch 3 0 48(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(50463490 33686018 33686018 770)
	)
	(_model . tb_architecture 7 -1)
)
V 000051 55 1657          1683299061731 behavioral
(_unit VHDL(phase_accumulator 0 20(behavioral 0 33))
	(_version vef)
	(_time 1683299061732 2023.05.05 11:04:21)
	(_source(\../src/phase_accumulator.vhd\))
	(_parameters dbg tan)
	(_code 46434144481113514646531f414047404540454143)
	(_coverage d)
	(_ent
		(_time 1683150069821)
	)
	(_object
		(_gen(_int a -1 0 22 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 23 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -2 0 26(_ent(_in))))
		(_port(_int up -2 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 27(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 27(_ent(_in))))
		(_port(_int max -2 0 28(_ent(_out))))
		(_port(_int min -2 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 29(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 29(_ent(_out))))
		(_type(_int ~UNSIGNED{a-1~downto~0}~13 0 36(_array -2((_dto c 3 i 0)))))
		(_var(_int count 2 0 36(_prcs 0)))
		(_type(_int ~UNSIGNED{a-1~downto~0}~132 0 37(_array -2((_dto c 4 i 0)))))
		(_var(_int allones 3 0 37(_prcs 0((_others(i 3))))))
		(_prcs
			(pa(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
V 000056 55 1784          1683299159985 tb_architecture
(_unit VHDL(dds_w_freq_select_tb 0 9(tb_architecture 0 16))
	(_version vef)
	(_time 1683299159986 2023.05.05 11:05:59)
	(_source(\../src/dds_w_freq_select_TB.vhd\))
	(_parameters dbg tan)
	(_code 1047131714464705421e0749171616171216151711)
	(_coverage d)
	(_ent
		(_time 1683150096477)
	)
	(_inst UUT 0 30(_ent . dds_w_freq_select)
		(_gen
			((a)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clk)(clk))
			((reset_bar)(reset_bar))
			((load_freq)(load_freq))
			((freq_val)(freq_val))
			((dac_sine_value)(dac_sine_value))
		)
	)
	(_object
		(_gen(_int a -1 0 12 \14\ (_ent gms((i 14)))))
		(_gen(_int m -1 0 13 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset_bar -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 21(_array -2((_dto c 6 i 0)))))
		(_sig(_int freq_val 0 0 21(_arch(_uni))))
		(_sig(_int load_freq -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -2((_dto i 7 i 0)))))
		(_sig(_int dac_sine_value 1 0 24(_arch(_uni))))
		(_cnst(_int period -3 0 26(_arch((ns 4626322717216342016)))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3)))))
			(line__46(_arch 2 0 46(_assignment(_trgt(1)))))
			(clock(_arch 3 0 48(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(50463490 33686274 33686018 770)
	)
	(_model . tb_architecture 7 -1)
)
