Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Vedant_42209/USR/USR_TB_isim_beh.exe -prj D:/Vedant_42209/USR/USR_TB_beh.prj work.USR_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "D:/Vedant_42209/USR/USR.vhd" into library work
Parsing VHDL file "D:/Vedant_42209/USR/USR_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture uni_shift_register_arch of entity USR [usr_default]
Compiling architecture behavior of entity usr_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Vedant_42209/USR/USR_TB_isim_beh.exe
Fuse Memory Usage: 30692 KB
Fuse CPU Usage: 312 ms
