`timescale 10ns/1ps 
module test_bench; 
reg clk;
reg clearb;
wire [6:0]hex0,hex1,hex2;

part5 U1 (.clk(clk),.reset(clearb),
.HEXa0(hex0),.HEXa1(hex1),.HEXa2(hex2));

initial 
begin clk = 0; 
forever #2 clk = ~clk; 
end 

initial
begin
		clearb=1;//when clearb =0 reset is done
#(5) clearb=0;
#(100) clearb=1;
#(5) clearb=0;
#(1000) $finish;
end
endmodule
