<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC029FAE_BSP: NUC029FAE Legacy Constants</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../M0Banner_v2.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NUC029FAE_BSP<span id="projectnumber">&#160;V3.02.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC029FAE MCU</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">NUC029FAE Legacy Constants<div class="ingroups"><a class="el" href="../../df/dc3/group___n_u_c029_f_a_e___c_m_s_i_s.html">NUC029FAE Device CMSIS Definitions</a> &raquo; <a class="el" href="../../d0/dfc/group___n_u_c029_f_a_e___peripherals.html">NUC029FAE Control Register</a> &raquo; <a class="el" href="../../db/dcb/group___a_c_m_p.html">Analog Comparator Controller(ACMP)</a> &raquo; <a class="el" href="../../d4/de8/group___c_l_k.html">System Clock Controller(CLK)</a> &raquo; <a class="el" href="../../db/d78/group___a_d_c.html">Analog to Digital Converter(ADC)</a> &raquo; <a class="el" href="../../d4/dfc/group___f_m_c.html">Flash Memory Controller(FMC)</a> &raquo; <a class="el" href="../../dd/d94/group___g_p_i_o.html">General Purpose Input/Output Controller(GPIO)</a> &raquo; <a class="el" href="../../d0/d5b/group___i2_c.html">Inter-IC Bus Controller(I2C)</a> &raquo; <a class="el" href="../../dd/d44/group___i_n_t.html">Interrupt Source Controller (INT)</a> &raquo; <a class="el" href="../../d4/d14/group___p_w_m.html">Pulse Width Modulation Controller(PWM)</a> &raquo; <a class="el" href="../../dd/d3c/group___s_p_i.html">Serial Peripheral Interface Controller(SPI)</a> &raquo; <a class="el" href="../../df/d89/group___s_y_s.html">System Manger Controller(SYS)</a> &raquo; <a class="el" href="../../d9/d3b/group___t_i_m_e_r.html">Timer Controller(TIMER)</a> &raquo; <a class="el" href="../../d2/d48/group___u_a_r_t.html">Universal Asynchronous Receiver/Transmitter Controller(UART)</a> &raquo; <a class="el" href="../../d6/d97/group___w_d_t.html">Watchdog Timer Controller(WDT)</a> &raquo; <a class="el" href="../../de/dbc/group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html">NUC029FAE Peripheral Memory Base</a> &raquo; <a class="el" href="../../d8/d1d/group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html">NUC029FAE Peripheral Pointer</a> &raquo; <a class="el" href="../../d9/d08/group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html">NUC029FAE I/O routines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for NUC029FAE Legacy Constants:</div>
<div class="dyncontent">
<div class="center"><img src="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.png" border="0" usemap="#add_2db2_2group______n__u__c029__f__a__e____legacy______constants" alt=""/></div>
<map name="add_2db2_2group______n__u__c029__f__a__e____legacy______constants" id="add_2db2_2group______n__u__c029__f__a__e____legacy______constants">
<area shape="rect" href="../../d9/d08/group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html" title=" " alt="" coords="5,5,172,31"/>
<area shape="rect" title=" " alt="" coords="220,5,425,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">NULL pointer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">More...</a><br /></td></tr>
<tr class="separator:ga070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cecfc5c5c054d2875c03e77b7be15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gaa8cecfc5c5c054d2875c03e77b7be15d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boolean true, define to use in API parameters or return value.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa8cecfc5c5c054d2875c03e77b7be15d">More...</a><br /></td></tr>
<tr class="separator:gaa8cecfc5c5c054d2875c03e77b7be15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93f0eb578d23995850d61f7d61c55c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaa93f0eb578d23995850d61f7d61c55c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boolean false, define to use in API parameters or return value.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa93f0eb578d23995850d61f7d61c55c1">More...</a><br /></td></tr>
<tr class="separator:gaa93f0eb578d23995850d61f7d61c55c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514ad415fb6125ba296793df7d1a468a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga514ad415fb6125ba296793df7d1a468a">ENABLE</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga514ad415fb6125ba296793df7d1a468a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable, define to use in API parameters.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga514ad415fb6125ba296793df7d1a468a">More...</a><br /></td></tr>
<tr class="separator:ga514ad415fb6125ba296793df7d1a468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99496f7308834e8b220f7894efa0b6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga99496f7308834e8b220f7894efa0b6ab">DISABLE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga99496f7308834e8b220f7894efa0b6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable, define to use in API parameters.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga99496f7308834e8b220f7894efa0b6ab">More...</a><br /></td></tr>
<tr class="separator:ga99496f7308834e8b220f7894efa0b6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d43f8748b542bce39e18790f845ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad4d43f8748b542bce39e18790f845ecc">BIT0</a>&#160;&#160;&#160;(0x00000001)</td></tr>
<tr class="memdesc:gad4d43f8748b542bce39e18790f845ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad4d43f8748b542bce39e18790f845ecc">More...</a><br /></td></tr>
<tr class="separator:gad4d43f8748b542bce39e18790f845ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601923eba46784638244c1ebf2622a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga601923eba46784638244c1ebf2622a2a">BIT1</a>&#160;&#160;&#160;(0x00000002)</td></tr>
<tr class="memdesc:ga601923eba46784638244c1ebf2622a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga601923eba46784638244c1ebf2622a2a">More...</a><br /></td></tr>
<tr class="separator:ga601923eba46784638244c1ebf2622a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9560bccccb00174801c728f1ed1399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga9c9560bccccb00174801c728f1ed1399">BIT2</a>&#160;&#160;&#160;(0x00000004)</td></tr>
<tr class="memdesc:ga9c9560bccccb00174801c728f1ed1399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 2 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga9c9560bccccb00174801c728f1ed1399">More...</a><br /></td></tr>
<tr class="separator:ga9c9560bccccb00174801c728f1ed1399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e44574a8a8becc885b05f3bc367ef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga8e44574a8a8becc885b05f3bc367ef6a">BIT3</a>&#160;&#160;&#160;(0x00000008)</td></tr>
<tr class="memdesc:ga8e44574a8a8becc885b05f3bc367ef6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 3 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga8e44574a8a8becc885b05f3bc367ef6a">More...</a><br /></td></tr>
<tr class="separator:ga8e44574a8a8becc885b05f3bc367ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa731e0b6cf75f4e637ee88959315f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa731e0b6cf75f4e637ee88959315f5e4">BIT4</a>&#160;&#160;&#160;(0x00000010)</td></tr>
<tr class="memdesc:gaa731e0b6cf75f4e637ee88959315f5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 4 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa731e0b6cf75f4e637ee88959315f5e4">More...</a><br /></td></tr>
<tr class="separator:gaa731e0b6cf75f4e637ee88959315f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae692bc3df48028ceb1ddc2534a993bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae692bc3df48028ceb1ddc2534a993bb8">BIT5</a>&#160;&#160;&#160;(0x00000020)</td></tr>
<tr class="memdesc:gae692bc3df48028ceb1ddc2534a993bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 5 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae692bc3df48028ceb1ddc2534a993bb8">More...</a><br /></td></tr>
<tr class="separator:gae692bc3df48028ceb1ddc2534a993bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2d074401e2b6322ee8f03476c24677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gacc2d074401e2b6322ee8f03476c24677">BIT6</a>&#160;&#160;&#160;(0x00000040)</td></tr>
<tr class="memdesc:gacc2d074401e2b6322ee8f03476c24677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 6 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gacc2d074401e2b6322ee8f03476c24677">More...</a><br /></td></tr>
<tr class="separator:gacc2d074401e2b6322ee8f03476c24677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a>&#160;&#160;&#160;(0x00000080)</td></tr>
<tr class="memdesc:gaa6b8f3261ae9e2e1043380c192f7b5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 7 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa6b8f3261ae9e2e1043380c192f7b5f0">More...</a><br /></td></tr>
<tr class="separator:gaa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e80e65237843fa1ff15c68cd78066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga0e80e65237843fa1ff15c68cd78066f8">BIT8</a>&#160;&#160;&#160;(0x00000100)</td></tr>
<tr class="memdesc:ga0e80e65237843fa1ff15c68cd78066f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 8 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga0e80e65237843fa1ff15c68cd78066f8">More...</a><br /></td></tr>
<tr class="separator:ga0e80e65237843fa1ff15c68cd78066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a>&#160;&#160;&#160;(0x00000200)</td></tr>
<tr class="memdesc:ga3aa20ab5eb33383fa31b0e94f4401cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 9 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga3aa20ab5eb33383fa31b0e94f4401cdf">More...</a><br /></td></tr>
<tr class="separator:ga3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0f01fdf020d0f7467449b181fe95cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga8c0f01fdf020d0f7467449b181fe95cb">BIT10</a>&#160;&#160;&#160;(0x00000400)</td></tr>
<tr class="memdesc:ga8c0f01fdf020d0f7467449b181fe95cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 10 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga8c0f01fdf020d0f7467449b181fe95cb">More...</a><br /></td></tr>
<tr class="separator:ga8c0f01fdf020d0f7467449b181fe95cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cda1debde057b596766eba6a76daca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2cda1debde057b596766eba6a76daca0">BIT11</a>&#160;&#160;&#160;(0x00000800)</td></tr>
<tr class="memdesc:ga2cda1debde057b596766eba6a76daca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 11 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2cda1debde057b596766eba6a76daca0">More...</a><br /></td></tr>
<tr class="separator:ga2cda1debde057b596766eba6a76daca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0a6acba8436baabcaa1e91fad6c0bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaaa0a6acba8436baabcaa1e91fad6c0bd">BIT12</a>&#160;&#160;&#160;(0x00001000)</td></tr>
<tr class="memdesc:gaaa0a6acba8436baabcaa1e91fad6c0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 12 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaaa0a6acba8436baabcaa1e91fad6c0bd">More...</a><br /></td></tr>
<tr class="separator:gaaa0a6acba8436baabcaa1e91fad6c0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965dc1748ab1cf91426bd04a2fe16ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a>&#160;&#160;&#160;(0x00002000)</td></tr>
<tr class="memdesc:ga965dc1748ab1cf91426bd04a2fe16ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 13 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga965dc1748ab1cf91426bd04a2fe16ecf">More...</a><br /></td></tr>
<tr class="separator:ga965dc1748ab1cf91426bd04a2fe16ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e750b67eb36c8da10328c565b90dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga41e750b67eb36c8da10328c565b90dd5">BIT14</a>&#160;&#160;&#160;(0x00004000)</td></tr>
<tr class="memdesc:ga41e750b67eb36c8da10328c565b90dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 14 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga41e750b67eb36c8da10328c565b90dd5">More...</a><br /></td></tr>
<tr class="separator:ga41e750b67eb36c8da10328c565b90dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40f5db1c57c98c6db42f15e0a56f03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae40f5db1c57c98c6db42f15e0a56f03a">BIT15</a>&#160;&#160;&#160;(0x00008000)</td></tr>
<tr class="memdesc:gae40f5db1c57c98c6db42f15e0a56f03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 15 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae40f5db1c57c98c6db42f15e0a56f03a">More...</a><br /></td></tr>
<tr class="separator:gae40f5db1c57c98c6db42f15e0a56f03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c55b9d74a6a1b129397792053cf08d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga7c55b9d74a6a1b129397792053cf08d5">BIT16</a>&#160;&#160;&#160;(0x00010000)</td></tr>
<tr class="memdesc:ga7c55b9d74a6a1b129397792053cf08d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 16 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga7c55b9d74a6a1b129397792053cf08d5">More...</a><br /></td></tr>
<tr class="separator:ga7c55b9d74a6a1b129397792053cf08d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fe52b845a36280f50414ab4a00f74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga27fe52b845a36280f50414ab4a00f74f">BIT17</a>&#160;&#160;&#160;(0x00020000)</td></tr>
<tr class="memdesc:ga27fe52b845a36280f50414ab4a00f74f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 17 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga27fe52b845a36280f50414ab4a00f74f">More...</a><br /></td></tr>
<tr class="separator:ga27fe52b845a36280f50414ab4a00f74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a026d146963b7d977255d9b1f682ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga56a026d146963b7d977255d9b1f682ae">BIT18</a>&#160;&#160;&#160;(0x00040000)</td></tr>
<tr class="memdesc:ga56a026d146963b7d977255d9b1f682ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 18 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga56a026d146963b7d977255d9b1f682ae">More...</a><br /></td></tr>
<tr class="separator:ga56a026d146963b7d977255d9b1f682ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce58ae33c478370e59c915b04b05381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga9ce58ae33c478370e59c915b04b05381">BIT19</a>&#160;&#160;&#160;(0x00080000)</td></tr>
<tr class="memdesc:ga9ce58ae33c478370e59c915b04b05381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 19 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga9ce58ae33c478370e59c915b04b05381">More...</a><br /></td></tr>
<tr class="separator:ga9ce58ae33c478370e59c915b04b05381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83aaba3456aa46dfefe199fe6264d8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga83aaba3456aa46dfefe199fe6264d8dc">BIT20</a>&#160;&#160;&#160;(0x00100000)</td></tr>
<tr class="memdesc:ga83aaba3456aa46dfefe199fe6264d8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 20 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga83aaba3456aa46dfefe199fe6264d8dc">More...</a><br /></td></tr>
<tr class="separator:ga83aaba3456aa46dfefe199fe6264d8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5">BIT21</a>&#160;&#160;&#160;(0x00200000)</td></tr>
<tr class="memdesc:ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 21 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5">More...</a><br /></td></tr>
<tr class="separator:ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdaa01ee37bdcd01ea44dbab6a30fd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gafdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a>&#160;&#160;&#160;(0x00400000)</td></tr>
<tr class="memdesc:gafdaa01ee37bdcd01ea44dbab6a30fd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 22 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gafdaa01ee37bdcd01ea44dbab6a30fd0d">More...</a><br /></td></tr>
<tr class="separator:gafdaa01ee37bdcd01ea44dbab6a30fd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7be80971d1875e5c4774edd3ecd97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gada7be80971d1875e5c4774edd3ecd97d">BIT23</a>&#160;&#160;&#160;(0x00800000)</td></tr>
<tr class="memdesc:gada7be80971d1875e5c4774edd3ecd97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 23 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gada7be80971d1875e5c4774edd3ecd97d">More...</a><br /></td></tr>
<tr class="separator:gada7be80971d1875e5c4774edd3ecd97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cfb019bda32752ff4c8b8244aa6ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a>&#160;&#160;&#160;(0x01000000)</td></tr>
<tr class="memdesc:ga96cfb019bda32752ff4c8b8244aa6ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 24 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga96cfb019bda32752ff4c8b8244aa6ea0">More...</a><br /></td></tr>
<tr class="separator:ga96cfb019bda32752ff4c8b8244aa6ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3017291241a7269c1582154a3d3b1f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga3017291241a7269c1582154a3d3b1f09">BIT25</a>&#160;&#160;&#160;(0x02000000)</td></tr>
<tr class="memdesc:ga3017291241a7269c1582154a3d3b1f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 25 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga3017291241a7269c1582154a3d3b1f09">More...</a><br /></td></tr>
<tr class="separator:ga3017291241a7269c1582154a3d3b1f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f97a8963cc15a1a50521d855b8a1331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4f97a8963cc15a1a50521d855b8a1331">BIT26</a>&#160;&#160;&#160;(0x04000000)</td></tr>
<tr class="memdesc:ga4f97a8963cc15a1a50521d855b8a1331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 26 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4f97a8963cc15a1a50521d855b8a1331">More...</a><br /></td></tr>
<tr class="separator:ga4f97a8963cc15a1a50521d855b8a1331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd1584eaddf508717554b35a600b0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gafdd1584eaddf508717554b35a600b0fd">BIT27</a>&#160;&#160;&#160;(0x08000000)</td></tr>
<tr class="memdesc:gafdd1584eaddf508717554b35a600b0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 27 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gafdd1584eaddf508717554b35a600b0fd">More...</a><br /></td></tr>
<tr class="separator:gafdd1584eaddf508717554b35a600b0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4361544977e96fb8eb8387ff0feaf6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4361544977e96fb8eb8387ff0feaf6b6">BIT28</a>&#160;&#160;&#160;(0x10000000)</td></tr>
<tr class="memdesc:ga4361544977e96fb8eb8387ff0feaf6b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 28 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4361544977e96fb8eb8387ff0feaf6b6">More...</a><br /></td></tr>
<tr class="separator:ga4361544977e96fb8eb8387ff0feaf6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb368e517e545da53d8aace5923649e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gadb368e517e545da53d8aace5923649e1">BIT29</a>&#160;&#160;&#160;(0x20000000)</td></tr>
<tr class="memdesc:gadb368e517e545da53d8aace5923649e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 29 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gadb368e517e545da53d8aace5923649e1">More...</a><br /></td></tr>
<tr class="separator:gadb368e517e545da53d8aace5923649e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70105c4a8c864754c8ba9e9b0e5da52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga70105c4a8c864754c8ba9e9b0e5da52a">BIT30</a>&#160;&#160;&#160;(0x40000000)</td></tr>
<tr class="memdesc:ga70105c4a8c864754c8ba9e9b0e5da52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 30 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga70105c4a8c864754c8ba9e9b0e5da52a">More...</a><br /></td></tr>
<tr class="separator:ga70105c4a8c864754c8ba9e9b0e5da52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb09898dca36071e32cb1fbeec479e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gadfb09898dca36071e32cb1fbeec479e5">BIT31</a>&#160;&#160;&#160;(0x80000000)</td></tr>
<tr class="memdesc:gadfb09898dca36071e32cb1fbeec479e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 31 mask of an 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gadfb09898dca36071e32cb1fbeec479e5">More...</a><br /></td></tr>
<tr class="separator:gadfb09898dca36071e32cb1fbeec479e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da6b6038c3e29eb02a23385f7dfe18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>&#160;&#160;&#160;(0x000000FF)</td></tr>
<tr class="memdesc:ga2da6b6038c3e29eb02a23385f7dfe18e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to get bit0~bit7 from a 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e">More...</a><br /></td></tr>
<tr class="separator:ga2da6b6038c3e29eb02a23385f7dfe18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdb45c3d1adab74d72eab6116f9581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>&#160;&#160;&#160;(0x0000FF00)</td></tr>
<tr class="memdesc:ga6bdb45c3d1adab74d72eab6116f9581c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to get bit8~bit15 from a 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c">More...</a><br /></td></tr>
<tr class="separator:ga6bdb45c3d1adab74d72eab6116f9581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a926438abfcff696496c60ee5ebd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>&#160;&#160;&#160;(0x00FF0000)</td></tr>
<tr class="memdesc:ga6a926438abfcff696496c60ee5ebd4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to get bit16~bit23 from a 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da">More...</a><br /></td></tr>
<tr class="separator:ga6a926438abfcff696496c60ee5ebd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd8778bf420a922c9cd2bf7c916875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>&#160;&#160;&#160;(0xFF000000)</td></tr>
<tr class="memdesc:ga26cd8778bf420a922c9cd2bf7c916875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to get bit24~bit31 from a 32 bit integer.  <a href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875">More...</a><br /></td></tr>
<tr class="separator:ga26cd8778bf420a922c9cd2bf7c916875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4adc89d1a476c51ae52eb700a06fb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaf4adc89d1a476c51ae52eb700a06fb96">GET_BYTE0</a>(u32Param)&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>)      )</td></tr>
<tr class="separator:gaf4adc89d1a476c51ae52eb700a06fb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61fd653ee8852ef7bb04fff1509febc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga61fd653ee8852ef7bb04fff1509febc8">GET_BYTE1</a>(u32Param)&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>) &gt;&gt;  8)</td></tr>
<tr class="separator:ga61fd653ee8852ef7bb04fff1509febc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d066854cc83e3823a21f9972fc308f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga35d066854cc83e3823a21f9972fc308f">GET_BYTE2</a>(u32Param)&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>) &gt;&gt; 16)</td></tr>
<tr class="separator:ga35d066854cc83e3823a21f9972fc308f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b580f1b27a79bb2b5924a40c9867ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2b580f1b27a79bb2b5924a40c9867ab4">GET_BYTE3</a>(u32Param)&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>) &gt;&gt; 24)</td></tr>
<tr class="separator:ga2b580f1b27a79bb2b5924a40c9867ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga9dc290a0d15b5d1ed92f60e12ccced6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga9dc290a0d15b5d1ed92f60e12ccced6e">ACMP_T::CMPCR</a> [2]</td></tr>
<tr class="separator:ga9dc290a0d15b5d1ed92f60e12ccced6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6951a8f4164b040363432fbc3dc26adc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6951a8f4164b040363432fbc3dc26adc">ACMP_T::CMPSR</a></td></tr>
<tr class="separator:ga6951a8f4164b040363432fbc3dc26adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723c6ce2d295d95ca949e661f4fa421f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga723c6ce2d295d95ca949e661f4fa421f">ACMP_T::CMPRVCR</a></td></tr>
<tr class="separator:ga723c6ce2d295d95ca949e661f4fa421f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c7128108b7a8d9e8bfd159ae33141d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gac7c7128108b7a8d9e8bfd159ae33141d">CLK_T::PWRCON</a></td></tr>
<tr class="separator:gac7c7128108b7a8d9e8bfd159ae33141d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808b691f73f5988acf98189dc52c2258"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga808b691f73f5988acf98189dc52c2258">CLK_T::AHBCLK</a></td></tr>
<tr class="separator:ga808b691f73f5988acf98189dc52c2258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95b1d5348167498809cbe3d4afa7960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gab95b1d5348167498809cbe3d4afa7960">CLK_T::APBCLK</a></td></tr>
<tr class="separator:gab95b1d5348167498809cbe3d4afa7960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab477283cf28f3d706368b935e9032513"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gab477283cf28f3d706368b935e9032513">CLK_T::CLKSTATUS</a></td></tr>
<tr class="separator:gab477283cf28f3d706368b935e9032513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d0e2a48518b0d44641f594a763b619"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae5d0e2a48518b0d44641f594a763b619">CLK_T::CLKSEL0</a></td></tr>
<tr class="separator:gae5d0e2a48518b0d44641f594a763b619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cad9e775d46b22aad65c5caa3ba9cbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga9cad9e775d46b22aad65c5caa3ba9cbf">CLK_T::CLKSEL1</a></td></tr>
<tr class="separator:ga9cad9e775d46b22aad65c5caa3ba9cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f4848afe39a380101231bb0fd35d4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gab3f4848afe39a380101231bb0fd35d4d">CLK_T::CLKDIV</a></td></tr>
<tr class="separator:gab3f4848afe39a380101231bb0fd35d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505ef1b8c8d11745b09418636c576b6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga505ef1b8c8d11745b09418636c576b6f">CLK_T::CLKSEL2</a></td></tr>
<tr class="separator:ga505ef1b8c8d11745b09418636c576b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36482d63a44d87bd7ce502cc283df994"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga36482d63a44d87bd7ce502cc283df994">CLK_T::RESERVED0</a></td></tr>
<tr class="separator:ga36482d63a44d87bd7ce502cc283df994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d19df387831537b6a53112a0fe86faf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga8d19df387831537b6a53112a0fe86faf">CLK_T::FRQDIV</a></td></tr>
<tr class="separator:ga8d19df387831537b6a53112a0fe86faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c75049d77926bfce5a13c08c1ae027f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6c75049d77926bfce5a13c08c1ae027f">ADC_T::ADDR</a></td></tr>
<tr class="separator:ga6c75049d77926bfce5a13c08c1ae027f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77870bd8e85cd7d3924dea34d7e1f7c4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga77870bd8e85cd7d3924dea34d7e1f7c4">ADC_T::RESERVED0</a> [7]</td></tr>
<tr class="separator:ga77870bd8e85cd7d3924dea34d7e1f7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33d61765e8622fbe7e096da2d47ea89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad33d61765e8622fbe7e096da2d47ea89">ADC_T::ADCR</a></td></tr>
<tr class="separator:gad33d61765e8622fbe7e096da2d47ea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fa6210ae44fa060db41f747d6555ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga83fa6210ae44fa060db41f747d6555ef">ADC_T::ADCHER</a></td></tr>
<tr class="separator:ga83fa6210ae44fa060db41f747d6555ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499a882695faeb8065162c399eff212e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga499a882695faeb8065162c399eff212e">ADC_T::ADCMPR</a> [2]</td></tr>
<tr class="separator:ga499a882695faeb8065162c399eff212e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43bd976e6b716489384fac9240dc704"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae43bd976e6b716489384fac9240dc704">ADC_T::ADSR</a></td></tr>
<tr class="separator:gae43bd976e6b716489384fac9240dc704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e9621ac3b2f98aed9b9d8f1670c991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga08e9621ac3b2f98aed9b9d8f1670c991">ADC_T::ADTDCR</a></td></tr>
<tr class="separator:ga08e9621ac3b2f98aed9b9d8f1670c991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed78d64cbea571cbfb013cedf7cf6a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2ed78d64cbea571cbfb013cedf7cf6a1">ADC_T::ADSAMP</a></td></tr>
<tr class="separator:ga2ed78d64cbea571cbfb013cedf7cf6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad658f15872614d8af77a748cf2f18d67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad658f15872614d8af77a748cf2f18d67">FMC_T::ISPCON</a></td></tr>
<tr class="separator:gad658f15872614d8af77a748cf2f18d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02da88864194e77c672763a1389d5839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga02da88864194e77c672763a1389d5839">FMC_T::ISPADR</a></td></tr>
<tr class="separator:ga02da88864194e77c672763a1389d5839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a594f096446ee933113f6c57c200c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga93a594f096446ee933113f6c57c200c3">FMC_T::ISPDAT</a></td></tr>
<tr class="separator:ga93a594f096446ee933113f6c57c200c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535eb6e9457c338ac7515a5d2ff06802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga535eb6e9457c338ac7515a5d2ff06802">FMC_T::ISPCMD</a></td></tr>
<tr class="separator:ga535eb6e9457c338ac7515a5d2ff06802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7c67979c87346e1de844a30b649269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaef7c67979c87346e1de844a30b649269">FMC_T::ISPTRG</a></td></tr>
<tr class="separator:gaef7c67979c87346e1de844a30b649269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8433cf17517dba01cee3cbd65f4e63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6f8433cf17517dba01cee3cbd65f4e63">FMC_T::DFBADR</a></td></tr>
<tr class="separator:ga6f8433cf17517dba01cee3cbd65f4e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d09c59b4451ee8cc8736c8078891386"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga1d09c59b4451ee8cc8736c8078891386">GPIO_T::PMD</a></td></tr>
<tr class="separator:ga1d09c59b4451ee8cc8736c8078891386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef33c98df44df03b96cd70ca24c62fc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaef33c98df44df03b96cd70ca24c62fc4">GPIO_T::OFFD</a></td></tr>
<tr class="separator:gaef33c98df44df03b96cd70ca24c62fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedf474a76d41eb49d93ca976fa0afa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gacedf474a76d41eb49d93ca976fa0afa4">GPIO_T::DOUT</a></td></tr>
<tr class="separator:gacedf474a76d41eb49d93ca976fa0afa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1418a8fdc087ba44028f784cbd2ea2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga5d1418a8fdc087ba44028f784cbd2ea2">GPIO_T::DMASK</a></td></tr>
<tr class="separator:ga5d1418a8fdc087ba44028f784cbd2ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd64ba4db747a13e65ee2ff1eaa0fe47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gacd64ba4db747a13e65ee2ff1eaa0fe47">GPIO_T::PIN</a></td></tr>
<tr class="separator:gacd64ba4db747a13e65ee2ff1eaa0fe47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d4810bebd87d723aa1c2553576bc95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad3d4810bebd87d723aa1c2553576bc95">GPIO_T::DBEN</a></td></tr>
<tr class="separator:gad3d4810bebd87d723aa1c2553576bc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238fd487ce9252ecbab0003630cdeb27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga238fd487ce9252ecbab0003630cdeb27">GPIO_T::IMD</a></td></tr>
<tr class="separator:ga238fd487ce9252ecbab0003630cdeb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c7a6e88a99b1e76262a6c23ba598db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa3c7a6e88a99b1e76262a6c23ba598db">GPIO_T::IEN</a></td></tr>
<tr class="separator:gaa3c7a6e88a99b1e76262a6c23ba598db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b435e9c7adfdb9b41621709ba118c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga91b435e9c7adfdb9b41621709ba118c4">GPIO_T::ISRC</a></td></tr>
<tr class="separator:ga91b435e9c7adfdb9b41621709ba118c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab155603e6d2b03bf4994d973f868352f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gab155603e6d2b03bf4994d973f868352f">GPIO_DBNCECON_T::DBNCECON</a></td></tr>
<tr class="separator:gab155603e6d2b03bf4994d973f868352f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf220d4e1f81e5d50b39ecf0446d040c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaf220d4e1f81e5d50b39ecf0446d040c7">GPIOBIT_T::GP_BIT0</a></td></tr>
<tr class="separator:gaf220d4e1f81e5d50b39ecf0446d040c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b84e6a70995c35fe55f767968bfb04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga25b84e6a70995c35fe55f767968bfb04">GPIOBIT_T::GP_BIT1</a></td></tr>
<tr class="separator:ga25b84e6a70995c35fe55f767968bfb04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5f4d7bc1c80ed4f31d88a384492796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga0d5f4d7bc1c80ed4f31d88a384492796">GPIOBIT_T::GP_BIT2</a></td></tr>
<tr class="separator:ga0d5f4d7bc1c80ed4f31d88a384492796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1df2d288bd2cf13e1549e09aeaa9d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6d1df2d288bd2cf13e1549e09aeaa9d8">GPIOBIT_T::GP_BIT3</a></td></tr>
<tr class="separator:ga6d1df2d288bd2cf13e1549e09aeaa9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2538b535ea2efaf0ddefc60d246d0f49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2538b535ea2efaf0ddefc60d246d0f49">GPIOBIT_T::GP_BIT4</a></td></tr>
<tr class="separator:ga2538b535ea2efaf0ddefc60d246d0f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ccff018194ae693eeeeb7a70b73c62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga56ccff018194ae693eeeeb7a70b73c62">GPIOBIT_T::GP_BIT5</a></td></tr>
<tr class="separator:ga56ccff018194ae693eeeeb7a70b73c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90c1fba6cda5597917c7ed9c51af6a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad90c1fba6cda5597917c7ed9c51af6a5">GPIOBIT_T::GP_BIT6</a></td></tr>
<tr class="separator:gad90c1fba6cda5597917c7ed9c51af6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461aa142bd2e3ba6ea201901344d3ef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga461aa142bd2e3ba6ea201901344d3ef7">GPIOBIT_T::GP_BIT7</a></td></tr>
<tr class="separator:ga461aa142bd2e3ba6ea201901344d3ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad3dc1ddc561d5b3f08d8672468b2b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4ad3dc1ddc561d5b3f08d8672468b2b7">I2C_T::I2CON</a></td></tr>
<tr class="separator:ga4ad3dc1ddc561d5b3f08d8672468b2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554782860af8c668ae62ca824cbd1107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga554782860af8c668ae62ca824cbd1107">I2C_T::I2CADDR0</a></td></tr>
<tr class="separator:ga554782860af8c668ae62ca824cbd1107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee195077a5683b7adcd3b61f622126"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gab0ee195077a5683b7adcd3b61f622126">I2C_T::I2CDAT</a></td></tr>
<tr class="separator:gab0ee195077a5683b7adcd3b61f622126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a305beb0a4af46efac6ed6d6a6a0d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga18a305beb0a4af46efac6ed6d6a6a0d2">I2C_T::I2CSTATUS</a></td></tr>
<tr class="separator:ga18a305beb0a4af46efac6ed6d6a6a0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c57d49eb24b22348770170a03773194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga0c57d49eb24b22348770170a03773194">I2C_T::I2CLK</a></td></tr>
<tr class="separator:ga0c57d49eb24b22348770170a03773194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6906cc237107d29298c86d5b971f1e0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6906cc237107d29298c86d5b971f1e0b">I2C_T::I2CTOC</a></td></tr>
<tr class="separator:ga6906cc237107d29298c86d5b971f1e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be65ca6ce0b561b43353e4ce77ef10c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga1be65ca6ce0b561b43353e4ce77ef10c">I2C_T::I2CADDR1</a></td></tr>
<tr class="separator:ga1be65ca6ce0b561b43353e4ce77ef10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1996590e5515900b76972d8edd9b3f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga1996590e5515900b76972d8edd9b3f3a">I2C_T::I2CADDR2</a></td></tr>
<tr class="separator:ga1996590e5515900b76972d8edd9b3f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031e3e054d9a95e3889bf0550bb155a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga031e3e054d9a95e3889bf0550bb155a0">I2C_T::I2CADDR3</a></td></tr>
<tr class="separator:ga031e3e054d9a95e3889bf0550bb155a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62627b1df1c816063a32f643375b1d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad62627b1df1c816063a32f643375b1d1">I2C_T::I2CADM0</a></td></tr>
<tr class="separator:gad62627b1df1c816063a32f643375b1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be06f96e54ad8b77abd39002015e774"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2be06f96e54ad8b77abd39002015e774">I2C_T::I2CADM1</a></td></tr>
<tr class="separator:ga2be06f96e54ad8b77abd39002015e774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ad97a2cb7d83af0c85e3f79c9c84f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad6ad97a2cb7d83af0c85e3f79c9c84f0">I2C_T::I2CADM2</a></td></tr>
<tr class="separator:gad6ad97a2cb7d83af0c85e3f79c9c84f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618df09d81730f46a45dda001a0c0e21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga618df09d81730f46a45dda001a0c0e21">I2C_T::I2CADM3</a></td></tr>
<tr class="separator:ga618df09d81730f46a45dda001a0c0e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d02c351f26390fa3f6ed66c738966e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae3d02c351f26390fa3f6ed66c738966e">I2C_T::RESERVED0</a></td></tr>
<tr class="separator:gae3d02c351f26390fa3f6ed66c738966e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fe3f226533132f324f2eda1f05110e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad3fe3f226533132f324f2eda1f05110e">I2C_T::RESERVED1</a></td></tr>
<tr class="separator:gad3fe3f226533132f324f2eda1f05110e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e9b1087d6e88571a53566c2edf1652"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gab5e9b1087d6e88571a53566c2edf1652">I2C_T::I2CON2</a></td></tr>
<tr class="separator:gab5e9b1087d6e88571a53566c2edf1652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1900358f82bd6dd6e4369ff22072e15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gac1900358f82bd6dd6e4369ff22072e15">I2C_T::I2CSTATUS2</a></td></tr>
<tr class="separator:gac1900358f82bd6dd6e4369ff22072e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ab604aa92f5e4ac42fa393160b89da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga80ab604aa92f5e4ac42fa393160b89da">INT_T::IRQSRC</a> [32]</td></tr>
<tr class="separator:ga80ab604aa92f5e4ac42fa393160b89da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2f51c850828cb44a45f1aebd062c31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gadb2f51c850828cb44a45f1aebd062c31">INT_T::NMICNO</a></td></tr>
<tr class="separator:gadb2f51c850828cb44a45f1aebd062c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e500e5f5cd12a5fcf0940a4db6e96c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga0e500e5f5cd12a5fcf0940a4db6e96c6">INT_T::MCUIRQ</a></td></tr>
<tr class="separator:ga0e500e5f5cd12a5fcf0940a4db6e96c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922f64c2c46e6d272a5a53ee19c841d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga922f64c2c46e6d272a5a53ee19c841d6">PWM_T::PPR</a></td></tr>
<tr class="separator:ga922f64c2c46e6d272a5a53ee19c841d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f98c510b0b0d6eb60649efc636fe1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga67f98c510b0b0d6eb60649efc636fe1b">PWM_T::CSR</a></td></tr>
<tr class="separator:ga67f98c510b0b0d6eb60649efc636fe1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c744b7783aa9a4cce6092b48957e77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga34c744b7783aa9a4cce6092b48957e77">PWM_T::PCR</a></td></tr>
<tr class="separator:ga34c744b7783aa9a4cce6092b48957e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4659ab13c54db06d31b5f6f3aecff516"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4659ab13c54db06d31b5f6f3aecff516">PWM_T::CNR</a> [6]</td></tr>
<tr class="separator:ga4659ab13c54db06d31b5f6f3aecff516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7bbcb79ef4001cf6916d84b867d4e40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gac7bbcb79ef4001cf6916d84b867d4e40">PWM_T::CMR</a> [6]</td></tr>
<tr class="separator:gac7bbcb79ef4001cf6916d84b867d4e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf705e740cc1df77f0ca62c566b8d3182"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaf705e740cc1df77f0ca62c566b8d3182">PWM_T::RESERVED0</a> [6]</td></tr>
<tr class="separator:gaf705e740cc1df77f0ca62c566b8d3182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641ca5f6bb507a3f3e53ce996f8eaaf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga641ca5f6bb507a3f3e53ce996f8eaaf0">PWM_T::PIER</a></td></tr>
<tr class="separator:ga641ca5f6bb507a3f3e53ce996f8eaaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d78e07e629df66848a567100076c16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga90d78e07e629df66848a567100076c16">PWM_T::PIIR</a></td></tr>
<tr class="separator:ga90d78e07e629df66848a567100076c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa616d0bf9d99fd1568b33d570544afcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa616d0bf9d99fd1568b33d570544afcb">PWM_T::POE</a></td></tr>
<tr class="separator:gaa616d0bf9d99fd1568b33d570544afcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4e2e5cedee4953b8cc0c8646ca24c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga3a4e2e5cedee4953b8cc0c8646ca24c4">PWM_T::PFBCON</a></td></tr>
<tr class="separator:ga3a4e2e5cedee4953b8cc0c8646ca24c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987b3c9014a6b7f18ca90692a7797ebe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga987b3c9014a6b7f18ca90692a7797ebe">PWM_T::PDZIR</a></td></tr>
<tr class="separator:ga987b3c9014a6b7f18ca90692a7797ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006dd1f43d382b4fb3566319b943b1ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga006dd1f43d382b4fb3566319b943b1ca">PWM_T::TRGCON0</a></td></tr>
<tr class="separator:ga006dd1f43d382b4fb3566319b943b1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc9a36d0f61d8149cf67d90ea09d78c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gafc9a36d0f61d8149cf67d90ea09d78c1">PWM_T::TRGCON1</a></td></tr>
<tr class="separator:gafc9a36d0f61d8149cf67d90ea09d78c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a983d6b00a885478a5b37e29c48ef2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga1a983d6b00a885478a5b37e29c48ef2b">PWM_T::TRGSTS0</a></td></tr>
<tr class="separator:ga1a983d6b00a885478a5b37e29c48ef2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e0ab9640c59ff18345110bad68391d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga75e0ab9640c59ff18345110bad68391d">PWM_T::TRGSTS1</a></td></tr>
<tr class="separator:ga75e0ab9640c59ff18345110bad68391d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16ad4728fef0e6e932b4a344ecbf33f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gac16ad4728fef0e6e932b4a344ecbf33f">PWM_T::PHCHG</a></td></tr>
<tr class="separator:gac16ad4728fef0e6e932b4a344ecbf33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d356a2be6cfaeb9c2f62626e8e8601"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gac8d356a2be6cfaeb9c2f62626e8e8601">PWM_T::PHCHGNXT</a></td></tr>
<tr class="separator:gac8d356a2be6cfaeb9c2f62626e8e8601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4718aa2f117218228f8774426e7e2bb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4718aa2f117218228f8774426e7e2bb4">PWM_T::PHCHGMASK</a></td></tr>
<tr class="separator:ga4718aa2f117218228f8774426e7e2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf476e4cb7d19c5f424a41bcf35e03280"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaf476e4cb7d19c5f424a41bcf35e03280">PWM_T::INTACCUCTL</a></td></tr>
<tr class="separator:gaf476e4cb7d19c5f424a41bcf35e03280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b49203d4132609c8bba41f311546994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6b49203d4132609c8bba41f311546994">SPI_T::CNTRL</a></td></tr>
<tr class="separator:ga6b49203d4132609c8bba41f311546994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42354a1e5fb4dfd5424ce0f522c99dcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga42354a1e5fb4dfd5424ce0f522c99dcc">SPI_T::DIVIDER</a></td></tr>
<tr class="separator:ga42354a1e5fb4dfd5424ce0f522c99dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5d65619694a5df1436bb9bc1f548d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gacd5d65619694a5df1436bb9bc1f548d4">SPI_T::SSR</a></td></tr>
<tr class="separator:gacd5d65619694a5df1436bb9bc1f548d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0372ad9237728dd6a898ca08671bb692"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga0372ad9237728dd6a898ca08671bb692">SPI_T::RESERVED0</a></td></tr>
<tr class="separator:ga0372ad9237728dd6a898ca08671bb692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037f046c43f269db9625dd1fc13b5392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga037f046c43f269db9625dd1fc13b5392">SPI_T::RX</a></td></tr>
<tr class="separator:ga037f046c43f269db9625dd1fc13b5392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5c1bedae09cffd7999b817f5600479"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gafb5c1bedae09cffd7999b817f5600479">SPI_T::RESERVED1</a> [3]</td></tr>
<tr class="separator:gafb5c1bedae09cffd7999b817f5600479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc2ae73eb2150a611415d9daa5fcdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga3bc2ae73eb2150a611415d9daa5fcdec">SPI_T::TX</a></td></tr>
<tr class="separator:ga3bc2ae73eb2150a611415d9daa5fcdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db25131cb6287c7b95ffa855ce2410a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6db25131cb6287c7b95ffa855ce2410a">SPI_T::RESERVED2</a> [6]</td></tr>
<tr class="separator:ga6db25131cb6287c7b95ffa855ce2410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae574b7090a5d21d656bcad21f92b35db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae574b7090a5d21d656bcad21f92b35db">SPI_T::CNTRL2</a></td></tr>
<tr class="separator:gae574b7090a5d21d656bcad21f92b35db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635060ed3d611162c769147427ca2f93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga635060ed3d611162c769147427ca2f93">SPI_T::FIFO_CTL</a></td></tr>
<tr class="separator:ga635060ed3d611162c769147427ca2f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afe2cb0c518f0dff54c05986b987f33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4afe2cb0c518f0dff54c05986b987f33">SPI_T::STATUS</a></td></tr>
<tr class="separator:ga4afe2cb0c518f0dff54c05986b987f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6246fa552c418eb242d8bb15ebb045ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6246fa552c418eb242d8bb15ebb045ba">SYS_T::PDID</a></td></tr>
<tr class="separator:ga6246fa552c418eb242d8bb15ebb045ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bef757dbfe6bdb9bef4767ab5509ee7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga3bef757dbfe6bdb9bef4767ab5509ee7">SYS_T::RSTSRC</a></td></tr>
<tr class="separator:ga3bef757dbfe6bdb9bef4767ab5509ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e59c52fd174d81f6ed4400939c9a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gadc3e59c52fd174d81f6ed4400939c9a2">SYS_T::IPRSTC1</a></td></tr>
<tr class="separator:gadc3e59c52fd174d81f6ed4400939c9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec31717e771593c032c35301bfd18bde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaec31717e771593c032c35301bfd18bde">SYS_T::IPRSTC2</a></td></tr>
<tr class="separator:gaec31717e771593c032c35301bfd18bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e04caa0b562f301586ed30cbbc15c65"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4e04caa0b562f301586ed30cbbc15c65">SYS_T::RESERVED0</a> [2]</td></tr>
<tr class="separator:ga4e04caa0b562f301586ed30cbbc15c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc1733dcd63d84da44ae4c75f6312b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gabcc1733dcd63d84da44ae4c75f6312b2">SYS_T::BODCTL</a></td></tr>
<tr class="separator:gabcc1733dcd63d84da44ae4c75f6312b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7868997ff722679f9b5472da17063a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaa7868997ff722679f9b5472da17063a6">SYS_T::RESERVED1</a> [5]</td></tr>
<tr class="separator:gaa7868997ff722679f9b5472da17063a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcd32bdbde53be1c208b7171e05a25d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga8dcd32bdbde53be1c208b7171e05a25d">SYS_T::P0_MFP</a></td></tr>
<tr class="separator:ga8dcd32bdbde53be1c208b7171e05a25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e49256798068ee1ddb329a6c6eea1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae0e49256798068ee1ddb329a6c6eea1e">SYS_T::P1_MFP</a></td></tr>
<tr class="separator:gae0e49256798068ee1ddb329a6c6eea1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d2fa8ba015afa226505d64b0a7aa4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga09d2fa8ba015afa226505d64b0a7aa4c">SYS_T::P2_MFP</a></td></tr>
<tr class="separator:ga09d2fa8ba015afa226505d64b0a7aa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7400c0a92f4d16539f3d6acacd4795d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga7400c0a92f4d16539f3d6acacd4795d1">SYS_T::P3_MFP</a></td></tr>
<tr class="separator:ga7400c0a92f4d16539f3d6acacd4795d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12e8207e4aa7a748e6c9d6d63281416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad12e8207e4aa7a748e6c9d6d63281416">SYS_T::P4_MFP</a></td></tr>
<tr class="separator:gad12e8207e4aa7a748e6c9d6d63281416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fcb8d118fa976019657257dbdb9876"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga26fcb8d118fa976019657257dbdb9876">SYS_T::P5_MFP</a></td></tr>
<tr class="separator:ga26fcb8d118fa976019657257dbdb9876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab029459bff5bd4d8515371809d3c823"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaab029459bff5bd4d8515371809d3c823">SYS_T::RESERVED3</a> [14]</td></tr>
<tr class="separator:gaab029459bff5bd4d8515371809d3c823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13d1171be23e2595c900b0f36713b7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gac13d1171be23e2595c900b0f36713b7c">SYS_T::IRCTRIMCTL</a></td></tr>
<tr class="separator:gac13d1171be23e2595c900b0f36713b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f139ff549d66baa730899102442a9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga44f139ff549d66baa730899102442a9e">SYS_T::IRCTRIMIER</a></td></tr>
<tr class="separator:ga44f139ff549d66baa730899102442a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfb0b85b2fca23ba5ed4e0a1b419288"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gafdfb0b85b2fca23ba5ed4e0a1b419288">SYS_T::IRCTRIMISR</a></td></tr>
<tr class="separator:gafdfb0b85b2fca23ba5ed4e0a1b419288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05fc6a53c8540bcbda78d712055b7bbe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga05fc6a53c8540bcbda78d712055b7bbe">SYS_T::RESERVED4</a> [29]</td></tr>
<tr class="separator:ga05fc6a53c8540bcbda78d712055b7bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad919a9ee2c00afca7cbd30f4a0da78f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gad919a9ee2c00afca7cbd30f4a0da78f6">SYS_T::RegLockAddr</a></td></tr>
<tr class="separator:gad919a9ee2c00afca7cbd30f4a0da78f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd028d246d3235de5a4d12f3e5a4b04d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gacd028d246d3235de5a4d12f3e5a4b04d">TIMER_T::TCSR</a></td></tr>
<tr class="separator:gacd028d246d3235de5a4d12f3e5a4b04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84320a5249d44ae0eb8b85187ff961ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga84320a5249d44ae0eb8b85187ff961ba">TIMER_T::TCMPR</a></td></tr>
<tr class="separator:ga84320a5249d44ae0eb8b85187ff961ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c69a901f754e73ceb8647255569f540"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga9c69a901f754e73ceb8647255569f540">TIMER_T::TISR</a></td></tr>
<tr class="separator:ga9c69a901f754e73ceb8647255569f540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e56ae4d4686739510130ea45ebe1b2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga7e56ae4d4686739510130ea45ebe1b2d">TIMER_T::TDR</a></td></tr>
<tr class="separator:ga7e56ae4d4686739510130ea45ebe1b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4508d4ae8dda154e5e796090fcafff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gac4508d4ae8dda154e5e796090fcafff3">TIMER_T::TCAP</a></td></tr>
<tr class="separator:gac4508d4ae8dda154e5e796090fcafff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f453e0c961de86425c468e0e205d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gaf4f453e0c961de86425c468e0e205d09">TIMER_T::TEXCON</a></td></tr>
<tr class="separator:gaf4f453e0c961de86425c468e0e205d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adfdb0bd2f0da04374d2af3f83019dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga7adfdb0bd2f0da04374d2af3f83019dd">TIMER_T::TEXISR</a></td></tr>
<tr class="separator:ga7adfdb0bd2f0da04374d2af3f83019dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb202ba20ff0e10d790dd3ac19a71e17"><td class="memItemLeft" ><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae89a1c157c8f32081e88d5e41147b885">UART_T::RBR</a></td></tr>
<tr class="separator:gafb202ba20ff0e10d790dd3ac19a71e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5489af8843052e256eb75fbfd1745ad8"><td class="memItemLeft" ><a class="el" href="../../d7/d29/core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gab2c575051f74234158db4c2627172943">UART_T::THR</a></td></tr>
<tr class="separator:ga5489af8843052e256eb75fbfd1745ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e973818ec03f75c69fd24f5b8f322a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gafb202ba20ff0e10d790dd3ac19a71e17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gae89a1c157c8f32081e88d5e41147b885">UART_T::RBR</a></td></tr>
<tr class="separator:gafb202ba20ff0e10d790dd3ac19a71e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5489af8843052e256eb75fbfd1745ad8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../d7/d29/core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gab2c575051f74234158db4c2627172943">UART_T::THR</a></td></tr>
<tr class="separator:ga5489af8843052e256eb75fbfd1745ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e973818ec03f75c69fd24f5b8f322a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gab1e973818ec03f75c69fd24f5b8f322a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202d78662da8b815cb7e16a997244a1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga202d78662da8b815cb7e16a997244a1f">UART_T::IER</a></td></tr>
<tr class="separator:ga202d78662da8b815cb7e16a997244a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb162e5a6b98a9925327290392295164"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gabb162e5a6b98a9925327290392295164">UART_T::FCR</a></td></tr>
<tr class="separator:gabb162e5a6b98a9925327290392295164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6526ab7b8e9ffc826fe5266ba5efb53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gac6526ab7b8e9ffc826fe5266ba5efb53">UART_T::LCR</a></td></tr>
<tr class="separator:gac6526ab7b8e9ffc826fe5266ba5efb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd2da31e128712be1843a1cde60fead"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gacdd2da31e128712be1843a1cde60fead">UART_T::MCR</a></td></tr>
<tr class="separator:gacdd2da31e128712be1843a1cde60fead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41709d41600f4c0344aa555b509fe89f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga41709d41600f4c0344aa555b509fe89f">UART_T::MSR</a></td></tr>
<tr class="separator:ga41709d41600f4c0344aa555b509fe89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4147906e727e2bef07512303f1364881"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga4147906e727e2bef07512303f1364881">UART_T::FSR</a></td></tr>
<tr class="separator:ga4147906e727e2bef07512303f1364881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edf12aec26a4dccd41814cfb02dd949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga1edf12aec26a4dccd41814cfb02dd949">UART_T::ISR</a></td></tr>
<tr class="separator:ga1edf12aec26a4dccd41814cfb02dd949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d6f77ad262062fd675882ff2ef5c7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga34d6f77ad262062fd675882ff2ef5c7d">UART_T::TOR</a></td></tr>
<tr class="separator:ga34d6f77ad262062fd675882ff2ef5c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca01dcd16be120667b8ec1b940b2800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga0ca01dcd16be120667b8ec1b940b2800">UART_T::BAUD</a></td></tr>
<tr class="separator:ga0ca01dcd16be120667b8ec1b940b2800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdfc111e8ea7c7fe2aed82d163596da7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#gabdfc111e8ea7c7fe2aed82d163596da7">UART_T::IRCR</a></td></tr>
<tr class="separator:gabdfc111e8ea7c7fe2aed82d163596da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03024f5056a6d53f16433db85b79e203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga03024f5056a6d53f16433db85b79e203">UART_T::ALT_CSR</a></td></tr>
<tr class="separator:ga03024f5056a6d53f16433db85b79e203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ae34e470c8bc57f5a3a56bc25ca1b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga51ae34e470c8bc57f5a3a56bc25ca1b6">UART_T::FUN_SEL</a></td></tr>
<tr class="separator:ga51ae34e470c8bc57f5a3a56bc25ca1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25600e06bbb4f2a273a35d047977b30c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga25600e06bbb4f2a273a35d047977b30c">WDT_T::WTCR</a></td></tr>
<tr class="separator:ga25600e06bbb4f2a273a35d047977b30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >NUC029FAE Legacy Constants </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad4d43f8748b542bce39e18790f845ecc" name="gad4d43f8748b542bce39e18790f845ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d43f8748b542bce39e18790f845ecc">&#9670;&nbsp;</a></span>BIT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT0&#160;&#160;&#160;(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03399">3399</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga601923eba46784638244c1ebf2622a2a" name="ga601923eba46784638244c1ebf2622a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601923eba46784638244c1ebf2622a2a">&#9670;&nbsp;</a></span>BIT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT1&#160;&#160;&#160;(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03400">3400</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga8c0f01fdf020d0f7467449b181fe95cb" name="ga8c0f01fdf020d0f7467449b181fe95cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c0f01fdf020d0f7467449b181fe95cb">&#9670;&nbsp;</a></span>BIT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT10&#160;&#160;&#160;(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 10 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03409">3409</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga2cda1debde057b596766eba6a76daca0" name="ga2cda1debde057b596766eba6a76daca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cda1debde057b596766eba6a76daca0">&#9670;&nbsp;</a></span>BIT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT11&#160;&#160;&#160;(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 11 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03410">3410</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaaa0a6acba8436baabcaa1e91fad6c0bd" name="gaaa0a6acba8436baabcaa1e91fad6c0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa0a6acba8436baabcaa1e91fad6c0bd">&#9670;&nbsp;</a></span>BIT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT12&#160;&#160;&#160;(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 12 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03411">3411</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga965dc1748ab1cf91426bd04a2fe16ecf" name="ga965dc1748ab1cf91426bd04a2fe16ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965dc1748ab1cf91426bd04a2fe16ecf">&#9670;&nbsp;</a></span>BIT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT13&#160;&#160;&#160;(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 13 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03412">3412</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga41e750b67eb36c8da10328c565b90dd5" name="ga41e750b67eb36c8da10328c565b90dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41e750b67eb36c8da10328c565b90dd5">&#9670;&nbsp;</a></span>BIT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT14&#160;&#160;&#160;(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 14 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03413">3413</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae40f5db1c57c98c6db42f15e0a56f03a" name="gae40f5db1c57c98c6db42f15e0a56f03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40f5db1c57c98c6db42f15e0a56f03a">&#9670;&nbsp;</a></span>BIT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT15&#160;&#160;&#160;(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 15 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03414">3414</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga7c55b9d74a6a1b129397792053cf08d5" name="ga7c55b9d74a6a1b129397792053cf08d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c55b9d74a6a1b129397792053cf08d5">&#9670;&nbsp;</a></span>BIT16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT16&#160;&#160;&#160;(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 16 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03415">3415</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga27fe52b845a36280f50414ab4a00f74f" name="ga27fe52b845a36280f50414ab4a00f74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27fe52b845a36280f50414ab4a00f74f">&#9670;&nbsp;</a></span>BIT17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT17&#160;&#160;&#160;(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 17 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03416">3416</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga56a026d146963b7d977255d9b1f682ae" name="ga56a026d146963b7d977255d9b1f682ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a026d146963b7d977255d9b1f682ae">&#9670;&nbsp;</a></span>BIT18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT18&#160;&#160;&#160;(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 18 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03417">3417</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga9ce58ae33c478370e59c915b04b05381" name="ga9ce58ae33c478370e59c915b04b05381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ce58ae33c478370e59c915b04b05381">&#9670;&nbsp;</a></span>BIT19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT19&#160;&#160;&#160;(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 19 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03418">3418</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga9c9560bccccb00174801c728f1ed1399" name="ga9c9560bccccb00174801c728f1ed1399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9560bccccb00174801c728f1ed1399">&#9670;&nbsp;</a></span>BIT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT2&#160;&#160;&#160;(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 2 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03401">3401</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga83aaba3456aa46dfefe199fe6264d8dc" name="ga83aaba3456aa46dfefe199fe6264d8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83aaba3456aa46dfefe199fe6264d8dc">&#9670;&nbsp;</a></span>BIT20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT20&#160;&#160;&#160;(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 20 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03419">3419</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1a5b4d4ca137f11bcb2e9c381f2ea6c5" name="ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5">&#9670;&nbsp;</a></span>BIT21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT21&#160;&#160;&#160;(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 21 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03420">3420</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gafdaa01ee37bdcd01ea44dbab6a30fd0d" name="gafdaa01ee37bdcd01ea44dbab6a30fd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdaa01ee37bdcd01ea44dbab6a30fd0d">&#9670;&nbsp;</a></span>BIT22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT22&#160;&#160;&#160;(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 22 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03421">3421</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gada7be80971d1875e5c4774edd3ecd97d" name="gada7be80971d1875e5c4774edd3ecd97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada7be80971d1875e5c4774edd3ecd97d">&#9670;&nbsp;</a></span>BIT23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT23&#160;&#160;&#160;(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 23 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03422">3422</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga96cfb019bda32752ff4c8b8244aa6ea0" name="ga96cfb019bda32752ff4c8b8244aa6ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96cfb019bda32752ff4c8b8244aa6ea0">&#9670;&nbsp;</a></span>BIT24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT24&#160;&#160;&#160;(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 24 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03423">3423</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga3017291241a7269c1582154a3d3b1f09" name="ga3017291241a7269c1582154a3d3b1f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3017291241a7269c1582154a3d3b1f09">&#9670;&nbsp;</a></span>BIT25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT25&#160;&#160;&#160;(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 25 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03424">3424</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4f97a8963cc15a1a50521d855b8a1331" name="ga4f97a8963cc15a1a50521d855b8a1331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f97a8963cc15a1a50521d855b8a1331">&#9670;&nbsp;</a></span>BIT26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT26&#160;&#160;&#160;(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 26 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03425">3425</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gafdd1584eaddf508717554b35a600b0fd" name="gafdd1584eaddf508717554b35a600b0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdd1584eaddf508717554b35a600b0fd">&#9670;&nbsp;</a></span>BIT27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT27&#160;&#160;&#160;(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 27 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03426">3426</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4361544977e96fb8eb8387ff0feaf6b6" name="ga4361544977e96fb8eb8387ff0feaf6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4361544977e96fb8eb8387ff0feaf6b6">&#9670;&nbsp;</a></span>BIT28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT28&#160;&#160;&#160;(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 28 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03427">3427</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gadb368e517e545da53d8aace5923649e1" name="gadb368e517e545da53d8aace5923649e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb368e517e545da53d8aace5923649e1">&#9670;&nbsp;</a></span>BIT29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT29&#160;&#160;&#160;(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 29 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03428">3428</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga8e44574a8a8becc885b05f3bc367ef6a" name="ga8e44574a8a8becc885b05f3bc367ef6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e44574a8a8becc885b05f3bc367ef6a">&#9670;&nbsp;</a></span>BIT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT3&#160;&#160;&#160;(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 3 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03402">3402</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga70105c4a8c864754c8ba9e9b0e5da52a" name="ga70105c4a8c864754c8ba9e9b0e5da52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70105c4a8c864754c8ba9e9b0e5da52a">&#9670;&nbsp;</a></span>BIT30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT30&#160;&#160;&#160;(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 30 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03429">3429</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gadfb09898dca36071e32cb1fbeec479e5" name="gadfb09898dca36071e32cb1fbeec479e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb09898dca36071e32cb1fbeec479e5">&#9670;&nbsp;</a></span>BIT31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT31&#160;&#160;&#160;(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 31 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03430">3430</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaa731e0b6cf75f4e637ee88959315f5e4" name="gaa731e0b6cf75f4e637ee88959315f5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa731e0b6cf75f4e637ee88959315f5e4">&#9670;&nbsp;</a></span>BIT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT4&#160;&#160;&#160;(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 4 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03403">3403</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae692bc3df48028ceb1ddc2534a993bb8" name="gae692bc3df48028ceb1ddc2534a993bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae692bc3df48028ceb1ddc2534a993bb8">&#9670;&nbsp;</a></span>BIT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT5&#160;&#160;&#160;(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 5 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03404">3404</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gacc2d074401e2b6322ee8f03476c24677" name="gacc2d074401e2b6322ee8f03476c24677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc2d074401e2b6322ee8f03476c24677">&#9670;&nbsp;</a></span>BIT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT6&#160;&#160;&#160;(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 6 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03405">3405</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaa6b8f3261ae9e2e1043380c192f7b5f0" name="gaa6b8f3261ae9e2e1043380c192f7b5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b8f3261ae9e2e1043380c192f7b5f0">&#9670;&nbsp;</a></span>BIT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT7&#160;&#160;&#160;(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 7 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03406">3406</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga0e80e65237843fa1ff15c68cd78066f8" name="ga0e80e65237843fa1ff15c68cd78066f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e80e65237843fa1ff15c68cd78066f8">&#9670;&nbsp;</a></span>BIT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT8&#160;&#160;&#160;(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 8 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03407">3407</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga3aa20ab5eb33383fa31b0e94f4401cdf" name="ga3aa20ab5eb33383fa31b0e94f4401cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa20ab5eb33383fa31b0e94f4401cdf">&#9670;&nbsp;</a></span>BIT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT9&#160;&#160;&#160;(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 9 mask of an 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03408">3408</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga2da6b6038c3e29eb02a23385f7dfe18e" name="ga2da6b6038c3e29eb02a23385f7dfe18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2da6b6038c3e29eb02a23385f7dfe18e">&#9670;&nbsp;</a></span>BYTE0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE0_Msk&#160;&#160;&#160;(0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to get bit0~bit7 from a 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03433">3433</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6bdb45c3d1adab74d72eab6116f9581c" name="ga6bdb45c3d1adab74d72eab6116f9581c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bdb45c3d1adab74d72eab6116f9581c">&#9670;&nbsp;</a></span>BYTE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE1_Msk&#160;&#160;&#160;(0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to get bit8~bit15 from a 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03434">3434</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6a926438abfcff696496c60ee5ebd4da" name="ga6a926438abfcff696496c60ee5ebd4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a926438abfcff696496c60ee5ebd4da">&#9670;&nbsp;</a></span>BYTE2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE2_Msk&#160;&#160;&#160;(0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to get bit16~bit23 from a 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03435">3435</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga26cd8778bf420a922c9cd2bf7c916875" name="ga26cd8778bf420a922c9cd2bf7c916875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cd8778bf420a922c9cd2bf7c916875">&#9670;&nbsp;</a></span>BYTE3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE3_Msk&#160;&#160;&#160;(0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to get bit24~bit31 from a 32 bit integer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03436">3436</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga99496f7308834e8b220f7894efa0b6ab" name="ga99496f7308834e8b220f7894efa0b6ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99496f7308834e8b220f7894efa0b6ab">&#9670;&nbsp;</a></span>DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable, define to use in API parameters. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03396">3396</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga514ad415fb6125ba296793df7d1a468a" name="ga514ad415fb6125ba296793df7d1a468a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514ad415fb6125ba296793df7d1a468a">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable, define to use in API parameters. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03395">3395</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaa93f0eb578d23995850d61f7d61c55c1" name="gaa93f0eb578d23995850d61f7d61c55c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93f0eb578d23995850d61f7d61c55c1">&#9670;&nbsp;</a></span>FALSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FALSE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Boolean false, define to use in API parameters or return value. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03393">3393</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaf4adc89d1a476c51ae52eb700a06fb96" name="gaf4adc89d1a476c51ae52eb700a06fb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4adc89d1a476c51ae52eb700a06fb96">&#9670;&nbsp;</a></span>GET_BYTE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_BYTE0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>)      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 0 (Bit 0~ 7) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03438">3438</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga61fd653ee8852ef7bb04fff1509febc8" name="ga61fd653ee8852ef7bb04fff1509febc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61fd653ee8852ef7bb04fff1509febc8">&#9670;&nbsp;</a></span>GET_BYTE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_BYTE1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>) &gt;&gt;  8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 1 (Bit 8~15) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03439">3439</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga35d066854cc83e3823a21f9972fc308f" name="ga35d066854cc83e3823a21f9972fc308f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d066854cc83e3823a21f9972fc308f">&#9670;&nbsp;</a></span>GET_BYTE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_BYTE2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 2 (Bit 16~23) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03440">3440</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga2b580f1b27a79bb2b5924a40c9867ab4" name="ga2b580f1b27a79bb2b5924a40c9867ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b580f1b27a79bb2b5924a40c9867ab4">&#9670;&nbsp;</a></span>GET_BYTE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_BYTE3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;((u32Param &amp; <a class="el" href="../../dd/db2/group___n_u_c029_f_a_e__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 3 (Bit 24~31) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03441">3441</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga070d2ce7b6bb7e5c05602aa8c308d0c4" name="ga070d2ce7b6bb7e5c05602aa8c308d0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070d2ce7b6bb7e5c05602aa8c308d0c4">&#9670;&nbsp;</a></span>NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NULL&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NULL pointer. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03389">3389</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaa8cecfc5c5c054d2875c03e77b7be15d" name="gaa8cecfc5c5c054d2875c03e77b7be15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8cecfc5c5c054d2875c03e77b7be15d">&#9670;&nbsp;</a></span>TRUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRUE&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Boolean true, define to use in API parameters or return value. </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03392">3392</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gab1e973818ec03f75c69fd24f5b8f322a" name="gab1e973818ec03f75c69fd24f5b8f322a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e973818ec03f75c69fd24f5b8f322a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  UART_T::@1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83fa6210ae44fa060db41f747d6555ef" name="ga83fa6210ae44fa060db41f747d6555ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83fa6210ae44fa060db41f747d6555ef">&#9670;&nbsp;</a></span>ADCHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_T::ADCHER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0024 A/D Channel Enable Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00647">647</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga499a882695faeb8065162c399eff212e" name="ga499a882695faeb8065162c399eff212e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga499a882695faeb8065162c399eff212e">&#9670;&nbsp;</a></span>ADCMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_T::ADCMPR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0028, 0x002C A/D Compare Register 0 &amp; 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00648">648</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad33d61765e8622fbe7e096da2d47ea89" name="gad33d61765e8622fbe7e096da2d47ea89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33d61765e8622fbe7e096da2d47ea89">&#9670;&nbsp;</a></span>ADCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_T::ADCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0020 A/D Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00646">646</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6c75049d77926bfce5a13c08c1ae027f" name="ga6c75049d77926bfce5a13c08c1ae027f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c75049d77926bfce5a13c08c1ae027f">&#9670;&nbsp;</a></span>ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_T::ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 A/D Data Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00644">644</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga2ed78d64cbea571cbfb013cedf7cf6a1" name="ga2ed78d64cbea571cbfb013cedf7cf6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed78d64cbea571cbfb013cedf7cf6a1">&#9670;&nbsp;</a></span>ADSAMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_T::ADSAMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0048 ADC Sampling Time Counter Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00651">651</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae43bd976e6b716489384fac9240dc704" name="gae43bd976e6b716489384fac9240dc704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae43bd976e6b716489384fac9240dc704">&#9670;&nbsp;</a></span>ADSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_T::ADSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0030 A/D Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00649">649</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga08e9621ac3b2f98aed9b9d8f1670c991" name="ga08e9621ac3b2f98aed9b9d8f1670c991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08e9621ac3b2f98aed9b9d8f1670c991">&#9670;&nbsp;</a></span>ADTDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_T::ADTDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0044 A/D Trigger Delay Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00650">650</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga808b691f73f5988acf98189dc52c2258" name="ga808b691f73f5988acf98189dc52c2258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga808b691f73f5988acf98189dc52c2258">&#9670;&nbsp;</a></span>AHBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::AHBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md2"></a>
AHBCLK</h1>
<h2><a class="anchor" id="autotoc_md3"></a>
Offset: 0x04  AHB Devices Clock Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ISP_EN   </td><td class="markdownTableBodyLeft">Flash ISP Controller Clock Enable Control.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = To enable the Flash ISP controller clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = To disable the Flash ISP controller clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00270">270</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga03024f5056a6d53f16433db85b79e203" name="ga03024f5056a6d53f16433db85b79e203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03024f5056a6d53f16433db85b79e203">&#9670;&nbsp;</a></span>ALT_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::ALT_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x002C UART Alternate Control/Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02884">2884</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gab95b1d5348167498809cbe3d4afa7960" name="gab95b1d5348167498809cbe3d4afa7960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95b1d5348167498809cbe3d4afa7960">&#9670;&nbsp;</a></span>APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::APBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md4"></a>
APBCLK</h1>
<h2><a class="anchor" id="autotoc_md5"></a>
Offset: 0x08  APB Devices Clock Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WDT_EN   </td><td class="markdownTableBodyLeft">Watch Dog Timer Clock Enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the protected bit, program this need a open lock sequence, write "59h","16h","88h" to    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_BA + 0x100    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable Watchdog Timer Clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable Watchdog Timer Clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TMR0_EN   </td><td class="markdownTableBodyLeft">Timer0 Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable Timer0 Clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable Timer0 Clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR1_EN   </td><td class="markdownTableBodyLeft">Timer1 Clock Enable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable Timer1 Clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable Timer1 Clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">FDIV_EN   </td><td class="markdownTableBodyLeft">Clock Divider Clock Enable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable FDIV Clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable FDIV Clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">I2C_EN   </td><td class="markdownTableBodyLeft">I2C Clock Enable Control.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable I2C Clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable I2C Clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPI_EN   </td><td class="markdownTableBodyLeft">SPI Clock Enable Control.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable SPI Clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable SPI Clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">UART_EN   </td><td class="markdownTableBodyLeft">UART Clock Enable Control.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable UART clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable UART clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">PWM01_EN   </td><td class="markdownTableBodyLeft">PWM_01 Clock Enable Control.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable PWM01 clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable PWM01 clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">PWM23_EN   </td><td class="markdownTableBodyLeft">PWM_23 Clock Enable Control.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable PWM23 clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable PWM23 clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">PWM45_EN   </td><td class="markdownTableBodyLeft">PWM_45 Clock Enable Control.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable PWM45 clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable PWM45 clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">ADC_EN   </td><td class="markdownTableBodyLeft">Analog-Digital-Converter (ADC) Clock Enable Control.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable ADC clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable ADC clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">CMP_EN   </td><td class="markdownTableBodyLeft">Comparator Clock Enable Control.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable Analog Comparator clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable Analog Comparator clock   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00319">319</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga0ca01dcd16be120667b8ec1b940b2800" name="ga0ca01dcd16be120667b8ec1b940b2800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca01dcd16be120667b8ec1b940b2800">&#9670;&nbsp;</a></span>BAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::BAUD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0024 UART Baud Rate Divisor Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02882">2882</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gabcc1733dcd63d84da44ae4c75f6312b2" name="gabcc1733dcd63d84da44ae4c75f6312b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcc1733dcd63d84da44ae4c75f6312b2">&#9670;&nbsp;</a></span>BODCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::BODCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md40"></a>
BODCR</h1>
<h2><a class="anchor" id="autotoc_md41"></a>
Offset: 0x18  Brown-Out Detector Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:1]   </td><td class="markdownTableBodyCenter">BOD_VL   </td><td class="markdownTableBodyLeft">Brown Out Detector Threshold Voltage Selection (initiated &amp; write-protected bit)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register config0 bit[22:21]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Brown out voltage    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Disable 2.7V and 3.8V    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3.8V    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 2.7V    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">BOD_RSTEN   </td><td class="markdownTableBodyLeft">Brown Out Reset Enable (initiated &amp; write-protected bit)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Enable the Brown Out "RESET" function, when the Brown Out Detector function is enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">and the detected voltage is lower than the threshold then assert a signal to reset the chip    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register config0 bit[20]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= Enable the Brown Out "INTERRUPT" function, when the Brown Out Detector function is    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">enable and the detected voltage is lower than the threshold then assert a signal to interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">the MCU Cortex-M0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the BOD_EN is enabled and the interrupt is assert, the interrupt will keep till to the    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BOD_EN set to "0". The interrupt for CPU can be blocked by disable the NVIC in CPU for BOD    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">interrupt or disable the interrupt source by disable the BOD_EN and then re-enable the BOD_EN    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">function if the BOD function is required    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BOD_INTF   </td><td class="markdownTableBodyLeft">Brown Out Detector Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= When Brown Out Detector detects the VDD is dropped through the voltage of BOD_VL setting    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">or the VDD is raised up through the voltage of BOD_VL setting, this bit is set to "1" and the    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">brown out interrupt is requested if brown out interrupt is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= Brown Out Detector does not detect any voltage draft at VDD down through or up through the    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">voltage of BOD_VL setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BOD_OUT   </td><td class="markdownTableBodyLeft">The status for Brown Out Detector output state    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Brown Out Detector status output is 1, the detected voltage is lower than BOD_VL setting. If    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">the BOD_EN is "0"(disabled), this bit always response "0"    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= Brown Out Detector status output is 0, the detected voltage is higher than BOD_VL setting   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02156">2156</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gab3f4848afe39a380101231bb0fd35d4d" name="gab3f4848afe39a380101231bb0fd35d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f4848afe39a380101231bb0fd35d4d">&#9670;&nbsp;</a></span>CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md12"></a>
CLKDIV</h1>
<h2><a class="anchor" id="autotoc_md13"></a>
Offset: 0x18  Clock Divider Number Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">HCLK_N   </td><td class="markdownTableBodyLeft">HCLK clock divide number from HCLK clock source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The HCLK clock frequency = (HCLK clock source frequency) / (HCLK_N + 1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">UART_N   </td><td class="markdownTableBodyLeft">UART clock divide number from UART clock source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UART clock frequency = (UART clock source frequency ) / (UART_N + 1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">ADC_N   </td><td class="markdownTableBodyLeft">ADC clock divide number from ADC clock source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The ADC clock frequency = (ADC clock source frequency ) / (ADC_N + 1)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00433">433</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae5d0e2a48518b0d44641f594a763b619" name="gae5d0e2a48518b0d44641f594a763b619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d0e2a48518b0d44641f594a763b619">&#9670;&nbsp;</a></span>CLKSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::CLKSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md8"></a>
CLKSEL0</h1>
<h2><a class="anchor" id="autotoc_md9"></a>
Offset: 0x10  Clock Source Select Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">HCLK_S   </td><td class="markdownTableBodyLeft">HCLK clock source select.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1. Before clock switch the related clock sources (pre-select and new-select) must be turn on    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2. These bits are protected bit, program this need an open lock sequence, write    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">"59h","16h","88h" to address 0x5000_0100 to un-lock this bit. Reference the register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">REGWRPROT at address SYS_BA + 0x100    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">3. To set PWRCON[1:0] to select 12 MHz or 32 KHz crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 12 MHz or 32 KHz crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = clock source from internal 10KHz oscillator clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = clock source from internal 22.1184 MHz oscillator clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">others = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:3]   </td><td class="markdownTableBodyCenter">STCLK_S   </td><td class="markdownTableBodyLeft">MCU Cortex_M0 SysTick clock source select.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are protected bit, program this need an open lock sequence, write "59h","16h","88h" to    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address SYS_BA    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">+ 0x100    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from 12 MHz or 32 KHz crystal clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from 12 MHz or 32 KHz crystal clock/2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = clock source from HCLK/2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = clock source from internal 22.1184 MHz oscillator clock/2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">others = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: To set PWRCON[1:0] to select 12 MHz or 32 KHz crystal clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00373">373</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga9cad9e775d46b22aad65c5caa3ba9cbf" name="ga9cad9e775d46b22aad65c5caa3ba9cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cad9e775d46b22aad65c5caa3ba9cbf">&#9670;&nbsp;</a></span>CLKSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::CLKSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md10"></a>
CLKSEL1</h1>
<h2><a class="anchor" id="autotoc_md11"></a>
Offset: 0x14  Clock Source Select Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">WDT_S   </td><td class="markdownTableBodyLeft">Watchdog Timer clock source select.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are protected bit, program this need a open lock sequence, write "59h","16h","88h" to    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_BA + 0x100    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 12 MHz or 32 KHz crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = clock source from HCLK/2048 clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = clock source from internal 10KHz oscillator clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">ADC_S   </td><td class="markdownTableBodyLeft">ADC clock source select.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 12 MHz or 32 KHz crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = clock source from HCLK    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = clock source from internal 22.1184 MHz oscillator clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">TMR0_S   </td><td class="markdownTableBodyLeft">TIMER0 clock source select.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 12 MHz or 32 KHz crystal clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from internal 10 KHz oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = clock source from HCLK    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = clock source from external trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = clock source from internal 22.1184 MHz oscillator clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">TMR1_S   </td><td class="markdownTableBodyLeft">TIMER1 clock source select.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 12 MHz or 32 KHz crystal clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from internal 10 KHz oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = clock source from HCLK    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = clock source from external trigger    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = clock source from internal 22.1184 MHz oscillator clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">UART_S   </td><td class="markdownTableBodyLeft">UART clock source select.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 12 MHz or 32 KHz crystal clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = clock source from internal 22.1184 MHz oscillator clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">PWM01_S   </td><td class="markdownTableBodyLeft">PWM0 and PWM1 clock source select.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM0 and PWM1 uses the same Engine clock source, both of them with the same pre-scalar    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = clock source from HCLK    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">others = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:30]   </td><td class="markdownTableBodyCenter">PWM23_S   </td><td class="markdownTableBodyLeft">PWM2 and PWM3 clock source select.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM2 and PWM3 uses the same Engine clock source, both of them with the same pre-scalar    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = clock source from HCLK    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">others = Reserved   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00417">417</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga505ef1b8c8d11745b09418636c576b6f" name="ga505ef1b8c8d11745b09418636c576b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga505ef1b8c8d11745b09418636c576b6f">&#9670;&nbsp;</a></span>CLKSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::CLKSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md14"></a>
CLKSEL2</h1>
<h2><a class="anchor" id="autotoc_md15"></a>
Offset: 0x1C  Clock Source Select Control Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">FRQDIV_S   </td><td class="markdownTableBodyLeft">Clock Divider Clock Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 12 MHz or 32 KHz crystal clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = clock source from HCLK    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = clock source from internal 22.1184 MHz oscillator clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">PWM45_S   </td><td class="markdownTableBodyLeft">PWM4 and PWM5 clock source select. - PWM4 and PWM5 used the same Engine clock source,    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">both of them with the same pre-scalar    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = clock source from HCLK    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">others = Reserved   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00451">451</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gab477283cf28f3d706368b935e9032513" name="gab477283cf28f3d706368b935e9032513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab477283cf28f3d706368b935e9032513">&#9670;&nbsp;</a></span>CLKSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::CLKSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md6"></a>
CLKSTATUS</h1>
<h2><a class="anchor" id="autotoc_md7"></a>
Offset: 0x0C  Clock Status Monitor Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">XTL_STB   </td><td class="markdownTableBodyLeft">XTL12M or XTL32K clock source stable flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Crystal clock is stable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Crystal clock is not stable or not enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">OSC10K_STB   </td><td class="markdownTableBodyLeft">OSC10K clock source stable flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = OSC10K clock is stable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = OSC10K clock is not stable or not enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">OSC22M_STB   </td><td class="markdownTableBodyLeft">OSC22M clock source stable flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = OSC22M clock is stable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = OSC22M clock is not stable or not enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CLK_SW_FAIL   </td><td class="markdownTableBodyLeft">Clock switch fail flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock switch fail    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock switch success    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be set when target switch clock source is not stable. Write 1 to clear this bit to zero.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00342">342</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga9dc290a0d15b5d1ed92f60e12ccced6e" name="ga9dc290a0d15b5d1ed92f60e12ccced6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dc290a0d15b5d1ed92f60e12ccced6e">&#9670;&nbsp;</a></span>CMPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACMP_T::CMPCR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000, 0x0004 Comparator Control 0 &amp; 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00148">148</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga723c6ce2d295d95ca949e661f4fa421f" name="ga723c6ce2d295d95ca949e661f4fa421f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723c6ce2d295d95ca949e661f4fa421f">&#9670;&nbsp;</a></span>CMPRVCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACMP_T::CMPRVCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000C Comparator Reference Voltage Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00150">150</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6951a8f4164b040363432fbc3dc26adc" name="ga6951a8f4164b040363432fbc3dc26adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6951a8f4164b040363432fbc3dc26adc">&#9670;&nbsp;</a></span>CMPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACMP_T::CMPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0008 Comparator Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00149">149</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac7bbcb79ef4001cf6916d84b867d4e40" name="gac7bbcb79ef4001cf6916d84b867d4e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7bbcb79ef4001cf6916d84b867d4e40">&#9670;&nbsp;</a></span>CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::CMR[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0024 ~ 0x0038 PWM Comparator Register 0 ~ 5 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01177">1177</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4659ab13c54db06d31b5f6f3aecff516" name="ga4659ab13c54db06d31b5f6f3aecff516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4659ab13c54db06d31b5f6f3aecff516">&#9670;&nbsp;</a></span>CNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::CNR[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000C ~ 0x0020 PWM Counter Register 0 ~ 5 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01176">1176</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6b49203d4132609c8bba41f311546994" name="ga6b49203d4132609c8bba41f311546994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b49203d4132609c8bba41f311546994">&#9670;&nbsp;</a></span>CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_T::CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 SPI Control and Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01823">1823</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae574b7090a5d21d656bcad21f92b35db" name="gae574b7090a5d21d656bcad21f92b35db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae574b7090a5d21d656bcad21f92b35db">&#9670;&nbsp;</a></span>CNTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_T::CNTRL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x003C SPI Control and Status Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01831">1831</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga67f98c510b0b0d6eb60649efc636fe1b" name="ga67f98c510b0b0d6eb60649efc636fe1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f98c510b0b0d6eb60649efc636fe1b">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0004 PWM Clock Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01174">1174</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad3d4810bebd87d723aa1c2553576bc95" name="gad3d4810bebd87d723aa1c2553576bc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d4810bebd87d723aa1c2553576bc95">&#9670;&nbsp;</a></span>DBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_T::DBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0014 GPIO Port De-bounce Enable <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00935">935</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gab155603e6d2b03bf4994d973f868352f" name="gab155603e6d2b03bf4994d973f868352f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab155603e6d2b03bf4994d973f868352f">&#9670;&nbsp;</a></span>DBNCECON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_DBNCECON_T::DBNCECON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 GPIO De-bounce Cycle Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00944">944</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6f8433cf17517dba01cee3cbd65f4e63" name="ga6f8433cf17517dba01cee3cbd65f4e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f8433cf17517dba01cee3cbd65f4e63">&#9670;&nbsp;</a></span>DFBADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FMC_T::DFBADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md28"></a>
DFBADR</h1>
<h2><a class="anchor" id="autotoc_md29"></a>
Offset: 0x14  Data Flash Base Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">DFBA   </td><td class="markdownTableBodyLeft">Data Flash Base Address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register indicates data flash start address. It is a read only register.   </td></tr>
</table>
<p>| | | | | |It is a read only register. | | | | | |The data flash start address is defined by user. Since on chip flash erase | | |unit is 512 bytes, it is mandatory to keep bit 8-0 as "0". </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00881">881</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga42354a1e5fb4dfd5424ce0f522c99dcc" name="ga42354a1e5fb4dfd5424ce0f522c99dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42354a1e5fb4dfd5424ce0f522c99dcc">&#9670;&nbsp;</a></span>DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_T::DIVIDER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0004 SPI Clock Divider Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01824">1824</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga5d1418a8fdc087ba44028f784cbd2ea2" name="ga5d1418a8fdc087ba44028f784cbd2ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d1418a8fdc087ba44028f784cbd2ea2">&#9670;&nbsp;</a></span>DMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_T::DMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000C GPIO Port Data Output Write Mask <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00933">933</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gacedf474a76d41eb49d93ca976fa0afa4" name="gacedf474a76d41eb49d93ca976fa0afa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacedf474a76d41eb49d93ca976fa0afa4">&#9670;&nbsp;</a></span>DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_T::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0008 GPIO Port Data Output <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00932">932</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gabb162e5a6b98a9925327290392295164" name="gabb162e5a6b98a9925327290392295164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb162e5a6b98a9925327290392295164">&#9670;&nbsp;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0008 UART FIFO Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02875">2875</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga635060ed3d611162c769147427ca2f93" name="ga635060ed3d611162c769147427ca2f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga635060ed3d611162c769147427ca2f93">&#9670;&nbsp;</a></span>FIFO_CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_T::FIFO_CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0040 SPI FIFO Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01832">1832</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga8d19df387831537b6a53112a0fe86faf" name="ga8d19df387831537b6a53112a0fe86faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d19df387831537b6a53112a0fe86faf">&#9670;&nbsp;</a></span>FRQDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::FRQDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md16"></a>
FRQDIV</h1>
<h2><a class="anchor" id="autotoc_md17"></a>
Offset: 0x24  Frequency Divider Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">FSEL   </td><td class="markdownTableBodyLeft">Divider Output Frequency Selection Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The formula of output frequency is    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Fout = Fin/2^(N+1),    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">where Fin is the input clock frequency, Fout is the frequency of divider output clock, N is the 4-bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">value of FSEL[3:0].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">DIVIDER_EN   </td><td class="markdownTableBodyLeft">Frequency Divider Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable Frequency Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable Frequency Divider   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00473">473</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4147906e727e2bef07512303f1364881" name="ga4147906e727e2bef07512303f1364881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4147906e727e2bef07512303f1364881">&#9670;&nbsp;</a></span>FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::FSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0018 UART FIFO Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02879">2879</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga51ae34e470c8bc57f5a3a56bc25ca1b6" name="ga51ae34e470c8bc57f5a3a56bc25ca1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51ae34e470c8bc57f5a3a56bc25ca1b6">&#9670;&nbsp;</a></span>FUN_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::FUN_SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0030 UART Function Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02885">2885</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaf220d4e1f81e5d50b39ecf0446d040c7" name="gaf220d4e1f81e5d50b39ecf0446d040c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf220d4e1f81e5d50b39ecf0446d040c7">&#9670;&nbsp;</a></span>GP_BIT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIOBIT_T::GP_BIT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 Px.0 Data Output Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01020">1020</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga25b84e6a70995c35fe55f767968bfb04" name="ga25b84e6a70995c35fe55f767968bfb04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b84e6a70995c35fe55f767968bfb04">&#9670;&nbsp;</a></span>GP_BIT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIOBIT_T::GP_BIT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0004 Px.1 Data Output Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01021">1021</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga0d5f4d7bc1c80ed4f31d88a384492796" name="ga0d5f4d7bc1c80ed4f31d88a384492796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d5f4d7bc1c80ed4f31d88a384492796">&#9670;&nbsp;</a></span>GP_BIT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIOBIT_T::GP_BIT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0008 Px.2 Data Output Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01022">1022</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6d1df2d288bd2cf13e1549e09aeaa9d8" name="ga6d1df2d288bd2cf13e1549e09aeaa9d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d1df2d288bd2cf13e1549e09aeaa9d8">&#9670;&nbsp;</a></span>GP_BIT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIOBIT_T::GP_BIT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000C Px.3 Data Output Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01023">1023</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga2538b535ea2efaf0ddefc60d246d0f49" name="ga2538b535ea2efaf0ddefc60d246d0f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2538b535ea2efaf0ddefc60d246d0f49">&#9670;&nbsp;</a></span>GP_BIT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIOBIT_T::GP_BIT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0010 Px.4 Data Output Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01024">1024</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga56ccff018194ae693eeeeb7a70b73c62" name="ga56ccff018194ae693eeeeb7a70b73c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56ccff018194ae693eeeeb7a70b73c62">&#9670;&nbsp;</a></span>GP_BIT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIOBIT_T::GP_BIT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0014 Px.5 Data Output Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01025">1025</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad90c1fba6cda5597917c7ed9c51af6a5" name="gad90c1fba6cda5597917c7ed9c51af6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad90c1fba6cda5597917c7ed9c51af6a5">&#9670;&nbsp;</a></span>GP_BIT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIOBIT_T::GP_BIT6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0018 Px.6 Data Output Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01026">1026</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga461aa142bd2e3ba6ea201901344d3ef7" name="ga461aa142bd2e3ba6ea201901344d3ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga461aa142bd2e3ba6ea201901344d3ef7">&#9670;&nbsp;</a></span>GP_BIT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIOBIT_T::GP_BIT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x001C Px.7 Data Output Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01027">1027</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga554782860af8c668ae62ca824cbd1107" name="ga554782860af8c668ae62ca824cbd1107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554782860af8c668ae62ca824cbd1107">&#9670;&nbsp;</a></span>I2CADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CADDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0004 I2C Slave Address Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01043">1043</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1be65ca6ce0b561b43353e4ce77ef10c" name="ga1be65ca6ce0b561b43353e4ce77ef10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1be65ca6ce0b561b43353e4ce77ef10c">&#9670;&nbsp;</a></span>I2CADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0018 I2C Slave Address Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01048">1048</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1996590e5515900b76972d8edd9b3f3a" name="ga1996590e5515900b76972d8edd9b3f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1996590e5515900b76972d8edd9b3f3a">&#9670;&nbsp;</a></span>I2CADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CADDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x001C I2C Slave Address Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01049">1049</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga031e3e054d9a95e3889bf0550bb155a0" name="ga031e3e054d9a95e3889bf0550bb155a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga031e3e054d9a95e3889bf0550bb155a0">&#9670;&nbsp;</a></span>I2CADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CADDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0020 I2C Slave Address Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01050">1050</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad62627b1df1c816063a32f643375b1d1" name="gad62627b1df1c816063a32f643375b1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad62627b1df1c816063a32f643375b1d1">&#9670;&nbsp;</a></span>I2CADM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CADM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0024 I2C Slave Address Mask Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01051">1051</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga2be06f96e54ad8b77abd39002015e774" name="ga2be06f96e54ad8b77abd39002015e774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2be06f96e54ad8b77abd39002015e774">&#9670;&nbsp;</a></span>I2CADM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CADM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0028 I2C Slave Address Mask Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01052">1052</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad6ad97a2cb7d83af0c85e3f79c9c84f0" name="gad6ad97a2cb7d83af0c85e3f79c9c84f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6ad97a2cb7d83af0c85e3f79c9c84f0">&#9670;&nbsp;</a></span>I2CADM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CADM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x002C I2C Slave Address Mask Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01053">1053</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga618df09d81730f46a45dda001a0c0e21" name="ga618df09d81730f46a45dda001a0c0e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga618df09d81730f46a45dda001a0c0e21">&#9670;&nbsp;</a></span>I2CADM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CADM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0030 I2C Slave Address Mask Register 3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01054">1054</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gab0ee195077a5683b7adcd3b61f622126" name="gab0ee195077a5683b7adcd3b61f622126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0ee195077a5683b7adcd3b61f622126">&#9670;&nbsp;</a></span>I2CDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0008 I2C Data Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01044">1044</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga0c57d49eb24b22348770170a03773194" name="ga0c57d49eb24b22348770170a03773194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c57d49eb24b22348770170a03773194">&#9670;&nbsp;</a></span>I2CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0010 I2C Clock Divided Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01046">1046</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4ad3dc1ddc561d5b3f08d8672468b2b7" name="ga4ad3dc1ddc561d5b3f08d8672468b2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ad3dc1ddc561d5b3f08d8672468b2b7">&#9670;&nbsp;</a></span>I2CON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 I2C Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01042">1042</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gab5e9b1087d6e88571a53566c2edf1652" name="gab5e9b1087d6e88571a53566c2edf1652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5e9b1087d6e88571a53566c2edf1652">&#9670;&nbsp;</a></span>I2CON2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CON2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x003C I2C Control Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01057">1057</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga18a305beb0a4af46efac6ed6d6a6a0d2" name="ga18a305beb0a4af46efac6ed6d6a6a0d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a305beb0a4af46efac6ed6d6a6a0d2">&#9670;&nbsp;</a></span>I2CSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000C I2C Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01045">1045</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac1900358f82bd6dd6e4369ff22072e15" name="gac1900358f82bd6dd6e4369ff22072e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1900358f82bd6dd6e4369ff22072e15">&#9670;&nbsp;</a></span>I2CSTATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CSTATUS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0040 I2C Status Register 2 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01058">1058</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6906cc237107d29298c86d5b971f1e0b" name="ga6906cc237107d29298c86d5b971f1e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6906cc237107d29298c86d5b971f1e0b">&#9670;&nbsp;</a></span>I2CTOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_T::I2CTOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0014 I2C Time-Out Counter Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01047">1047</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaa3c7a6e88a99b1e76262a6c23ba598db" name="gaa3c7a6e88a99b1e76262a6c23ba598db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c7a6e88a99b1e76262a6c23ba598db">&#9670;&nbsp;</a></span>IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_T::IEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x001C GPIO Port Interrupt Enable <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00937">937</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga202d78662da8b815cb7e16a997244a1f" name="ga202d78662da8b815cb7e16a997244a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga202d78662da8b815cb7e16a997244a1f">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0004 UART Interrupt Enable Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02874">2874</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga238fd487ce9252ecbab0003630cdeb27" name="ga238fd487ce9252ecbab0003630cdeb27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga238fd487ce9252ecbab0003630cdeb27">&#9670;&nbsp;</a></span>IMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_T::IMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0018 GPIO Port Interrupt Mode Select <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00936">936</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaf476e4cb7d19c5f424a41bcf35e03280" name="gaf476e4cb7d19c5f424a41bcf35e03280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf476e4cb7d19c5f424a41bcf35e03280">&#9670;&nbsp;</a></span>INTACCUCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::INTACCUCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0084 PWM Period Interrupt Accumulation Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01191">1191</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gadc3e59c52fd174d81f6ed4400939c9a2" name="gadc3e59c52fd174d81f6ed4400939c9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc3e59c52fd174d81f6ed4400939c9a2">&#9670;&nbsp;</a></span>IPRSTC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::IPRSTC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md34"></a>
IPRSTC1</h1>
<h2><a class="anchor" id="autotoc_md35"></a>
Offset: 0x08  Peripheral Reset Control Resister 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CHIP_RST   </td><td class="markdownTableBodyLeft">CHIP one shot reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit will reset the CHIP, including CPU kernel and all peripherals, and this bit will    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">automatically return to "0" after the 2 clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The CHIP_RST is same as the POR reset , all the chip module is reset and the chip setting from    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">flash are also reload    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the protected bit, program this need an open lock sequence, write "59h","16h","88h" to    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address SYS_BA    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">+ 0x100    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= Normal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Reset CHIP    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CPU_RST   </td><td class="markdownTableBodyLeft">CPU kernel one shot reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit will reset the Cortex-M0 CPU kernel and Flash memory controller (FMC). This bit will    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">automatically return to "0" after the 2 clock cycles    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the protected bit, program this need an open lock sequence, write "59h","16h","88h" to    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address SYS_BA    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">+ 0x100    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= Normal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Reset CPU   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02073">2073</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaec31717e771593c032c35301bfd18bde" name="gaec31717e771593c032c35301bfd18bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec31717e771593c032c35301bfd18bde">&#9670;&nbsp;</a></span>IPRSTC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::IPRSTC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md36"></a>
IPRSTC2</h1>
<h2><a class="anchor" id="autotoc_md37"></a>
Offset: 0x0C  Peripheral Reset Control Resister 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">GPIO_RST   </td><td class="markdownTableBodyLeft">GPIO (P0~P4) controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= GPIO controller normal operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= GPIO controller reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TMR0_RST   </td><td class="markdownTableBodyLeft">Timer0 controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= Timer0 controller normal operation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Timer0 controller reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR1_RST   </td><td class="markdownTableBodyLeft">Timer1 controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= Timer1 controller normal operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Timer1 controller reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">I2C_RST   </td><td class="markdownTableBodyLeft">I2C controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= I2C controller normal operation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= I2C controller reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPI_RST   </td><td class="markdownTableBodyLeft">SPI controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= SPI controller normal operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= SPI controller reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">UART_RST   </td><td class="markdownTableBodyLeft">UART controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= UART controller Normal operation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= UART controller reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">PWM_RST   </td><td class="markdownTableBodyLeft">PWM controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= PWM controller normal operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= PWM controller reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">ACMP_RST   </td><td class="markdownTableBodyLeft">ACMP controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= ACMP controller normal operation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= ACMP controller reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">ADC_RST   </td><td class="markdownTableBodyLeft">ADC Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= ADC controller normal operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= ADC controller reset   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02110">2110</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gabdfc111e8ea7c7fe2aed82d163596da7" name="gabdfc111e8ea7c7fe2aed82d163596da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdfc111e8ea7c7fe2aed82d163596da7">&#9670;&nbsp;</a></span>IRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::IRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0028 UART IrDA Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02883">2883</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac13d1171be23e2595c900b0f36713b7c" name="gac13d1171be23e2595c900b0f36713b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac13d1171be23e2595c900b0f36713b7c">&#9670;&nbsp;</a></span>IRCTRIMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::IRCTRIMCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md58"></a>
IRCTRIMCTL</h1>
<h2><a class="anchor" id="autotoc_md59"></a>
Offset: 0x80  HIRC Trim Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TRIM_SEL   </td><td class="markdownTableBodyLeft">Trim Frequency Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is to enable the HIRC auto trim.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting this bit to "1", the HFIRC auto trim function will trim HIRC to 22.1184 MHz    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">automatically based on the 32.768 KHz reference clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">During auto trim operation, if 32.768 KHz clock error is detected or trim retry limitation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">count reached, this field will be cleared to "0" automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HIRC auto trim function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HIRC auto trim function Enabled and HIRC trimmed to 22.1184 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">TRIM_LOOP   </td><td class="markdownTableBodyLeft">Trim Calculation Loop    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines trim value calculation based on the number of 32.768 KHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field also defines how many times the auto trim circuit will try to update the    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">HIRC trim value before the frequency of HIRC is locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the HIRC is locked, the internal trim value update counter will be reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the trim value update counter reaches this limitation value and frequency of HIRC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">is still not locked, the auto trim operation will be disabled and TRIM_SEL will be cleared to "0".    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim value calculation is based on average difference in 4 32.768 KHz clock and trim retry count limitation is 64.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim value calculation is based on average difference in 8 32.768 KHz clock and trim retry count limitation is 128.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim value calculation is based on average difference in 16 32.768 KHz clock and trim retry count limitation is 256.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim value calculation is based on average difference in 32 32.768 KHz clock and trim retry count limitation is 512.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02501">2501</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga44f139ff549d66baa730899102442a9e" name="ga44f139ff549d66baa730899102442a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f139ff549d66baa730899102442a9e">&#9670;&nbsp;</a></span>IRCTRIMIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::IRCTRIMIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md60"></a>
IRCTRIMIER</h1>
<h2><a class="anchor" id="autotoc_md61"></a>
Offset: 0x84  HIRC Trim Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TRIM_FAIL_IEN   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if an interrupt will be triggered while HIRC trim value update limitation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">count is reached and HIRC frequency is still not locked on target frequency set by TRIM_SEL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high and TRIM_FAIL_INT is set during auto trim operation, an interrupt will be    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">triggered to notify that HFIRC trim value update limitation count is reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TRIM_FAIL_INT status Disabled to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TRIM_FAIL_INT status Enabled to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">32K_ERR_IEN   </td><td class="markdownTableBodyLeft">32.768 KHz Clock Error Interrupt Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if CPU could get an interrupt while 32.768 KHz clock is inaccurate during    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">auto trim operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high, and 32K_ERR_INT is set during auto trim operation, an interrupt will be triggered    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">to notify the 32.768 KHz clock frequency is inaccurate.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 32K_ERR_INT status Disabled to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 32K_ERR_INT status Enabled to trigger an interrupt to CPU.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02525">2525</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gafdfb0b85b2fca23ba5ed4e0a1b419288" name="gafdfb0b85b2fca23ba5ed4e0a1b419288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfb0b85b2fca23ba5ed4e0a1b419288">&#9670;&nbsp;</a></span>IRCTRIMISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::IRCTRIMISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md62"></a>
IRCTRIMISR</h1>
<h2><a class="anchor" id="autotoc_md63"></a>
Offset: 0x88  HIRC Trim Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FREQ_LOCK   </td><td class="markdownTableBodyLeft">HIRC Frequency Lock Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = This bit indicates the HIRC frequency lock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TRIM_FAIL_INT   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that HIRC trim value update limitation count reached and HIRC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">clock frequency still doesn't lock. Once this bit is set, the auto trim operation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">stopped and TRIM_SEL will be cleared to "0" by hardware automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and TRIM_FAIL_IEN is high, an interrupt will be triggered to notify    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">that HIRC trim value update limitation count was reached. Write "1" to clear this to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Trim value update limitation count is not reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Trim value update limitation count is reached and HFIRC frequency is still not locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">32K_ERR_INT   </td><td class="markdownTableBodyLeft">32.768 KHz Clock Error Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that 32.768 KHz clock frequency is inaccuracy. Once this bit is set, the    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">auto trim operation stopped and TRIM_SEL will be cleared to "0" by hardware automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and 32K_ERR_IEN is high, an interrupt will be triggered to notify the    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">32.768 KHz clock frequency is inaccuracy. Write "1" to clear this to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 32.768 KHz clock frequency is accuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 32.768 KHz clock frequency is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02552">2552</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga80ab604aa92f5e4ac42fa393160b89da" name="ga80ab604aa92f5e4ac42fa393160b89da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ab604aa92f5e4ac42fa393160b89da">&#9670;&nbsp;</a></span>IRQSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t INT_T::IRQSRC[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 ~ 0x007C Interrupt Source Identity Registers <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01157">1157</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga02da88864194e77c672763a1389d5839" name="ga02da88864194e77c672763a1389d5839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02da88864194e77c672763a1389d5839">&#9670;&nbsp;</a></span>ISPADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_T::ISPADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md20"></a>
ISPADR</h1>
<h2><a class="anchor" id="autotoc_md21"></a>
Offset: 0x04  ISP Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPADR   </td><td class="markdownTableBodyLeft">ISP Address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">NuMicro NUC029FAETM series supports word program only. ISPADR[1:0] must be kept    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00b for ISP operation.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00817">817</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga535eb6e9457c338ac7515a5d2ff06802" name="ga535eb6e9457c338ac7515a5d2ff06802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga535eb6e9457c338ac7515a5d2ff06802">&#9670;&nbsp;</a></span>ISPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_T::ISPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md24"></a>
ISPCMD</h1>
<h2><a class="anchor" id="autotoc_md25"></a>
Offset: 0x0C  ISP Command Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">FOEN_FCEN_FCTRL   </td><td class="markdownTableBodyLeft">ISP Command    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISP command table is shown below:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Operation Mode, FOEN, FCEN, FCTRL[3:0]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read , 0, 0, 0000    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Program , 1, 0, 0001    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Page Erase , 1, 0, 0010    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read CID , 0, 0, 1011    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read DID , 0, 0, 1100    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read UID , 0, 0, 0100   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00849">849</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad658f15872614d8af77a748cf2f18d67" name="gad658f15872614d8af77a748cf2f18d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad658f15872614d8af77a748cf2f18d67">&#9670;&nbsp;</a></span>ISPCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_T::ISPCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md18"></a>
ISPCON</h1>
<h2><a class="anchor" id="autotoc_md19"></a>
Offset: 0x00  ISP Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ISPEN   </td><td class="markdownTableBodyLeft">ISP Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISP function enable bit. Set this bit to enable ISP function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable ISP function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable ISP function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BS   </td><td class="markdownTableBodyLeft">Boot Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set/clear this bit to select next booting from LDROM/APROM, respectively.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit also functions as MCU booting status flag, which can be used to    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">check where MCU booted from. This bit is initiated with the inverse value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">of CBS in Config0 after power-on reset; It keeps the same value at other reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Boot from LDROM    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Boot from APROM    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CFGUEN   </td><td class="markdownTableBodyLeft">Enable Config-bits Update by ISP    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable ISP can update config-bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable ISP can update config-bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">LDUEN   </td><td class="markdownTableBodyLeft">LDROM Update Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LDROM update enable bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LDROM can be updated when the MCU runs in APROM.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LDROM cannot be updated    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">ISPFF   </td><td class="markdownTableBodyLeft">ISP Fail Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed when the MCU is running in APROM.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(4) Destination address is illegal, such as over an available range.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SWRST   </td><td class="markdownTableBodyLeft">Software Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing 1 to this bit to start software reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is cleared by hardware after reset is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">PT   </td><td class="markdownTableBodyLeft">Flash Program Time    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = 40 us    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 45 us    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 50 us    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 55 us    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 20 us    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 25 us    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 30 us    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 35 us    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">ET   </td><td class="markdownTableBodyLeft">Flash Erase Time    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = 20 ms (default)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 25 ms    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 30 ms    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 35 ms    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 3 ms    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 5 ms    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 10 ms    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 15 ms   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00804">804</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga93a594f096446ee933113f6c57c200c3" name="ga93a594f096446ee933113f6c57c200c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a594f096446ee933113f6c57c200c3">&#9670;&nbsp;</a></span>ISPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_T::ISPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md22"></a>
ISPDAT</h1>
<h2><a class="anchor" id="autotoc_md23"></a>
Offset: 0x08  ISP Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPDAT   </td><td class="markdownTableBodyLeft">ISP Data    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write data to this register before ISP program operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read data from this register after ISP read operation   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00830">830</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaef7c67979c87346e1de844a30b649269" name="gaef7c67979c87346e1de844a30b649269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef7c67979c87346e1de844a30b649269">&#9670;&nbsp;</a></span>ISPTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMC_T::ISPTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md26"></a>
ISPTRG</h1>
<h2><a class="anchor" id="autotoc_md27"></a>
Offset: 0x10  ISP Trigger Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ISPGO   </td><td class="markdownTableBodyLeft">ISP start trigger    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">operation is finish.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP is on going    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP operation is finished.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00864">864</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1edf12aec26a4dccd41814cfb02dd949" name="ga1edf12aec26a4dccd41814cfb02dd949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1edf12aec26a4dccd41814cfb02dd949">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x001C UART Interrupt Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02880">2880</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga91b435e9c7adfdb9b41621709ba118c4" name="ga91b435e9c7adfdb9b41621709ba118c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b435e9c7adfdb9b41621709ba118c4">&#9670;&nbsp;</a></span>ISRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_T::ISRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0020 GPIO Port Interrupt Source Flag <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00938">938</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac6526ab7b8e9ffc826fe5266ba5efb53" name="gac6526ab7b8e9ffc826fe5266ba5efb53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6526ab7b8e9ffc826fe5266ba5efb53">&#9670;&nbsp;</a></span>LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::LCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000C UART Line Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02876">2876</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gacdd2da31e128712be1843a1cde60fead" name="gacdd2da31e128712be1843a1cde60fead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdd2da31e128712be1843a1cde60fead">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0010 UART Modem Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02877">2877</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga0e500e5f5cd12a5fcf0940a4db6e96c6" name="ga0e500e5f5cd12a5fcf0940a4db6e96c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e500e5f5cd12a5fcf0940a4db6e96c6">&#9670;&nbsp;</a></span>MCUIRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INT_T::MCUIRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0084 MCU IRQ Number Identity Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01159">1159</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga41709d41600f4c0344aa555b509fe89f" name="ga41709d41600f4c0344aa555b509fe89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41709d41600f4c0344aa555b509fe89f">&#9670;&nbsp;</a></span>MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0014 UART Modem Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02878">2878</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gadb2f51c850828cb44a45f1aebd062c31" name="gadb2f51c850828cb44a45f1aebd062c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb2f51c850828cb44a45f1aebd062c31">&#9670;&nbsp;</a></span>NMICNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INT_T::NMICNO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0080 NMI Source Interrupt Select Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01158">1158</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaef33c98df44df03b96cd70ca24c62fc4" name="gaef33c98df44df03b96cd70ca24c62fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef33c98df44df03b96cd70ca24c62fc4">&#9670;&nbsp;</a></span>OFFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_T::OFFD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0004 GPIO Port Bit Off Digital Enable <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00931">931</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga8dcd32bdbde53be1c208b7171e05a25d" name="ga8dcd32bdbde53be1c208b7171e05a25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dcd32bdbde53be1c208b7171e05a25d">&#9670;&nbsp;</a></span>P0_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::P0_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md44"></a>
P0_MFP</h1>
<h2><a class="anchor" id="autotoc_md45"></a>
Offset: 0x30  P0 Multiple Function and Input Type Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">P0_MFP   </td><td class="markdownTableBodyLeft">P0 multiple function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0 is depending on P0_MFP and P0_ALT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to P0_ALT descriptions in detail.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">P0_ALT0   </td><td class="markdownTableBodyLeft">P0.0 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0.0 is depend on P0_MFP[0] and P0_ALT[0].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P0_ALT[0]P0_MFP[0] = P0.0 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P0.0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = CTS(UART)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = TX(UART)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">P0_ALT1   </td><td class="markdownTableBodyLeft">P0.1 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0.1 is depend on P0_MFP[1] and P0_ALT[1].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P0_ALT[1] P0_MFP[1] = P0.1 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P0.1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = SPISS (SPI)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = RTS(UART)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = RX(UART)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">P0_ALT4   </td><td class="markdownTableBodyLeft">P0.4 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0.4 is depend on P0_MFP[4] and P0_ALT[4].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P0_ALT[4] P0_MFP[4] = P0.4 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P0.4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = SPISS(SPI)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM5(PWM)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">P0_ALT5   </td><td class="markdownTableBodyLeft">P0.5 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0.5 is depend on P0_MFP[5] and P0_ALT[5].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P0_ALT[5] P0_MFP[5] = P0.5 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P0.5    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = MOSI(SPI)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">P0_ALT6   </td><td class="markdownTableBodyLeft">P0.6 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0.6 is depend on P0_MFP[6] and P0_ALT[6].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P0_ALT[6] P0_MFP[6] = P0.6 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P0.6    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = MISO(SPI)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">P0_ALT7   </td><td class="markdownTableBodyLeft">P0.7 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P0.7 is depend on P0_MFP[7] and P0_ALT[7].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P0_ALT[7] P0_MFP[7] = P0.7 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P0.7    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = SPICLK(SPI)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">P0_TYPEn   </td><td class="markdownTableBodyLeft">P0[7:0] input Schmitt Trigger function Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= P0[7:0] I/O input Schmitt Trigger function enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= P0[7:0] I/O input Schmitt Trigger function disable   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02221">2221</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae0e49256798068ee1ddb329a6c6eea1e" name="gae0e49256798068ee1ddb329a6c6eea1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0e49256798068ee1ddb329a6c6eea1e">&#9670;&nbsp;</a></span>P1_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::P1_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md46"></a>
P1_MFP</h1>
<h2><a class="anchor" id="autotoc_md47"></a>
Offset: 0x34  P1 Multiple Function and Input Type Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">P1_MFP   </td><td class="markdownTableBodyLeft">P1 multiple function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P1 is depending on P1_MFP and P1_ALT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to P1_ALT descriptions in detail.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">P1_ALT0   </td><td class="markdownTableBodyLeft">P1.0 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P1.0 is depend on P1_MFP[0] and P1_ALT[0].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P1_ALT[0] P1_MFP[0] = P1.0 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P1.0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = AIN1(ADC)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPP0 (ACMP)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">P1_ALT2   </td><td class="markdownTableBodyLeft">P1.2 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P1.2 is depend on P1_MFP[2] and P1_ALT[2].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P1_ALT[2] P1_MFP[2] = P1.2 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P1.2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = AIN2(ADC)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = RX(UART)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPP0 (ACMP)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">P1_ALT3   </td><td class="markdownTableBodyLeft">P1.3 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P1.3 is depend on P1_MFP[3] and P1_ALT[3].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P1_ALT[3] P1_MFP[3] = P1.3 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P1.3    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = AIN3(ADC)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = TX(UART)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPP0 (ACMP)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">P1_ALT4   </td><td class="markdownTableBodyLeft">P1.4 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P1.4 is depend on P1_MFP[4] and P1_ALT[4].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P1_ALT[4] P1_MFP[4] = P1.4 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P1.4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = AIN4(ADC)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPN0 (CMP)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">P1_ALT5   </td><td class="markdownTableBodyLeft">P1.5 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P1.5 is depend on P1_MFP[5] and P1_ALT[5].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P1_ALT[5] P1_MFP[5] = P1.5 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P1.5    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = AIN5(ADC)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPP0 (CMP)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">P1_TYPEn   </td><td class="markdownTableBodyLeft">P1[7:0] input Schmitt Trigger function Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= P1[7:0] I/O input Schmitt Trigger function enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= P1[7:0] I/O input Schmitt Trigger function disable   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02272">2272</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga09d2fa8ba015afa226505d64b0a7aa4c" name="ga09d2fa8ba015afa226505d64b0a7aa4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09d2fa8ba015afa226505d64b0a7aa4c">&#9670;&nbsp;</a></span>P2_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::P2_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md48"></a>
P2_MFP</h1>
<h2><a class="anchor" id="autotoc_md49"></a>
Offset: 0x38  P2 Multiple Function and Input Type Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">P2_MFP   </td><td class="markdownTableBodyLeft">P2 multiple function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P2 is depending on P2_MFP and P2_ALT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to P2_ALT descriptions in detail.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">P2_ALT2   </td><td class="markdownTableBodyLeft">P2.2 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P2.2 is depend on P2_MFP[2] and P2_ALT[2].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P2_ALT[2] P2_MFP[2] = P2.2 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P2.2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM0(PWM)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">P2_ALT3   </td><td class="markdownTableBodyLeft">P2.3 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P2.3 is depend on P2_MFP[3] and P2_ALT[3].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P2_ALT[3] P2_MFP[3] = P2.3 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P2.3    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM1(PWM)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">P2_ALT4   </td><td class="markdownTableBodyLeft">P2.4 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P2.4 is depend on P2_MFP[4] and P2_ALT[4].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P2_ALT[4] P2_MFP[4] = P0.4 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P2.4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM2(PWM)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">P2_ALT5   </td><td class="markdownTableBodyLeft">P2.5 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P2.5 is depend on P2_MFP[5] and P2_ALT[5].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P2_ALT[5] P2_MFP[5] = P2.5 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P2.5    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM3(PWM)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">P2_ALT6   </td><td class="markdownTableBodyLeft">P2.6 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P2.6 is depend on P2_MFP[6] and P2_ALT[6].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P2_ALT[6] P2_MFP[6] = P2.6 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P2.6    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM4(PWM)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPO1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">P2_TYPEn   </td><td class="markdownTableBodyLeft">P2[7:0] input Schmitt Trigger function Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= P2[7:0] I/O input Schmitt Trigger function enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= P2[7:0] I/O input Schmitt Trigger function disable   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02323">2323</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga7400c0a92f4d16539f3d6acacd4795d1" name="ga7400c0a92f4d16539f3d6acacd4795d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7400c0a92f4d16539f3d6acacd4795d1">&#9670;&nbsp;</a></span>P3_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::P3_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md50"></a>
P3_MFP</h1>
<h2><a class="anchor" id="autotoc_md51"></a>
Offset: 0x3C  P3 Multiple Function and Input Type Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">P3_MFP   </td><td class="markdownTableBodyLeft">P3 multiple function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3 is depending on P3_MFP and P3_ALT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to P3_ALT descriptions in detail.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">P3_ALT0   </td><td class="markdownTableBodyLeft">P3.0 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3.0 is depend on P3_MFP[0] and P3_ALT[0].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P3_ALT[0] P3_MFP[0] = P3.0 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P3.0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = CPN1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = AIN6(ADC)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">P3_ALT1   </td><td class="markdownTableBodyLeft">P3.1 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3.1 is depend on P3_MFP[1] and P3_ALT[1].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P3_ALT[1] P3_MFP[1] = P3.1 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P3.1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = CPP1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = AIN7(ADC)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">P3_ALT2   </td><td class="markdownTableBodyLeft">P3.2 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3.2 is depend on P3_MFP[2] and P3_ALT[2].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P3_ALT[2] P3_MFP[2] = P3.2 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P3.2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = /INT0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = T0EX    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = STADC(ADC)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">P3_ALT4   </td><td class="markdownTableBodyLeft">P3.4 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3.4 is depend on P3_MFP[4] and P3_ALT[4].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P3_ALT[4] P3_MFP[4] = P3.4 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P3.4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = T0(Timer0)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = SDA(I2C)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPP1(ACMP)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">P3_ALT5   </td><td class="markdownTableBodyLeft">P3.5 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3.5 is depend on P3_MFP[5] and P3_ALT[5].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P3_ALT[5] P3_MFP[5] = P3.5 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P3.5    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = T1(Timer1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = SCL(I2C)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPP1(ACMP)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">P3_ALT6   </td><td class="markdownTableBodyLeft">P3.6 alternate function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P3.6 is depend on P3_MFP[6] and P3_ALT[6].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P3_ALT[6] P3_MFP[6] = P3.6 Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P3.6    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = T1EX    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = CKO(Clock Driver output)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CPO0(CMP)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">P3_TYPEn   </td><td class="markdownTableBodyLeft">P3[7:0] input Schmitt Trigger function Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= P3[7:0] I/O input Schmitt Trigger function enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= P3[7:0] I/O input Schmitt Trigger function disable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">P32CPP1   </td><td class="markdownTableBodyLeft">P3.2 Alternate Function Selection Extension    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = P3.2 is set by P3_ALT[2] and P3_MFP[2]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = P3.2 is set to CPP1 of ACMP1   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02384">2384</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad12e8207e4aa7a748e6c9d6d63281416" name="gad12e8207e4aa7a748e6c9d6d63281416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad12e8207e4aa7a748e6c9d6d63281416">&#9670;&nbsp;</a></span>P4_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::P4_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md52"></a>
P4_MFP</h1>
<h2><a class="anchor" id="autotoc_md53"></a>
Offset: 0x40  P4 Multiple Function and Input Type Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">P4_MFP   </td><td class="markdownTableBodyLeft">P4 multiple function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P4 is depending on P4_MFP and P4_ALT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to P4_ALT descriptions in detail.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">P4_ALT6   </td><td class="markdownTableBodyLeft">P4.6 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P4.6 is depend on P4_MFP[6] and P4_ALT[6].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P4_ALT[6] P4_MFP[6] = P4.6 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P4.6    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = ICE_CLK(ICE)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">P4_ALT7   </td><td class="markdownTableBodyLeft">P4.7 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P4.7 is depend on P4_MFP[7] and P4_ALT[7].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P4_ALT[7] P4_MFP[7] = P4.7 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P4.7    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = ICE_DAT(ICE)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">P4_TYPEn   </td><td class="markdownTableBodyLeft">P4[7:0] input Schmitt Trigger function Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= P4[7:0] I/O input Schmitt Trigger function enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= P4[7:0] I/O input Schmitt Trigger function disable   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02412">2412</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga26fcb8d118fa976019657257dbdb9876" name="ga26fcb8d118fa976019657257dbdb9876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26fcb8d118fa976019657257dbdb9876">&#9670;&nbsp;</a></span>P5_MFP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::P5_MFP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md54"></a>
P5_MFP</h1>
<h2><a class="anchor" id="autotoc_md55"></a>
Offset: 0x44  P5 Multiple Function and Input Type Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">P5_MFP   </td><td class="markdownTableBodyLeft">P5 multiple function Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5 is depending on P5_MFP and P5_ALT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to P5_ALT descriptions in detail.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">P5_ALT0   </td><td class="markdownTableBodyLeft">P5.0 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5.0 is depend on P5_MFP[0] and P5_ALT[0].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P5_ALT[0] P5_MFP[0] = P5.0 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P5.0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = XTAL1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">P5_ALT1   </td><td class="markdownTableBodyLeft">P5.1 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5.1 is depend on P5_MFP[1] and P5_ALT[1].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P5_ALT[1] P5_MFP[1] = P5.1 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P5.1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = XTAL2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">P5_ALT2   </td><td class="markdownTableBodyLeft">P5.2 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5.2 is depend on P5_MFP[2] and P5_ALT[2].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P5_ALT[2] P5_MFP[2] = P5.2 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P5.2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = /INT1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">P5_ALT3   </td><td class="markdownTableBodyLeft">P5.3 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5.3 is depend on P5_MFP[3] and P5_ALT[3].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P5_ALT[3] P5_MFP[3] = P5.3 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P5.3    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = AIN0(ADC)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">P5_ALT4   </td><td class="markdownTableBodyLeft">P5.4 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5.4 is depend on P5_MFP[4] and P5_ALT[4].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P5_ALT[4] P5_MFP[4] = P5.4 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P5.4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">P5_ALT5   </td><td class="markdownTableBodyLeft">P5.5 alternate function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The pin function of P5.5 is depend on P5_MFP[5] and P5_ALT[5].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">P5_ALT[5] P5_MFP[5] = P5.5 Function    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = P5.5    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">P5_TYPEn   </td><td class="markdownTableBodyLeft">P5[7:0] input Schmitt Trigger function Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= P5[7:0] I/O input Schmitt Trigger function enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= P5[7:0] I/O input Schmitt Trigger function disable   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02464">2464</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga34c744b7783aa9a4cce6092b48957e77" name="ga34c744b7783aa9a4cce6092b48957e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34c744b7783aa9a4cce6092b48957e77">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0008 PWM Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01175">1175</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6246fa552c418eb242d8bb15ebb045ba" name="ga6246fa552c418eb242d8bb15ebb045ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6246fa552c418eb242d8bb15ebb045ba">&#9670;&nbsp;</a></span>PDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SYS_T::PDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md30"></a>
PDID</h1>
<h2><a class="anchor" id="autotoc_md31"></a>
Offset: 0x00  Part Device Identification Number Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">PDID   </td><td class="markdownTableBodyLeft">This register reflects device part number code. S/W can read this register to identify which device is    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">used.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02008">2008</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga987b3c9014a6b7f18ca90692a7797ebe" name="ga987b3c9014a6b7f18ca90692a7797ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga987b3c9014a6b7f18ca90692a7797ebe">&#9670;&nbsp;</a></span>PDZIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PDZIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0064 PWM Dead-zone Interval Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01183">1183</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga3a4e2e5cedee4953b8cc0c8646ca24c4" name="ga3a4e2e5cedee4953b8cc0c8646ca24c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4e2e5cedee4953b8cc0c8646ca24c4">&#9670;&nbsp;</a></span>PFBCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PFBCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0060 PWM Fault Brake Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01182">1182</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac16ad4728fef0e6e932b4a344ecbf33f" name="gac16ad4728fef0e6e932b4a344ecbf33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac16ad4728fef0e6e932b4a344ecbf33f">&#9670;&nbsp;</a></span>PHCHG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PHCHG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0078 PWM Phase Changed Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01188">1188</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4718aa2f117218228f8774426e7e2bb4" name="ga4718aa2f117218228f8774426e7e2bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4718aa2f117218228f8774426e7e2bb4">&#9670;&nbsp;</a></span>PHCHGMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PHCHGMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0080 PWM Phase Change MASK Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01190">1190</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac8d356a2be6cfaeb9c2f62626e8e8601" name="gac8d356a2be6cfaeb9c2f62626e8e8601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d356a2be6cfaeb9c2f62626e8e8601">&#9670;&nbsp;</a></span>PHCHGNXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PHCHGNXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x007C PWM Next Phase Change Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01189">1189</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga641ca5f6bb507a3f3e53ce996f8eaaf0" name="ga641ca5f6bb507a3f3e53ce996f8eaaf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641ca5f6bb507a3f3e53ce996f8eaaf0">&#9670;&nbsp;</a></span>PIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0054 PWM Interrupt Enable Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01179">1179</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga90d78e07e629df66848a567100076c16" name="ga90d78e07e629df66848a567100076c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d78e07e629df66848a567100076c16">&#9670;&nbsp;</a></span>PIIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PIIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0058 PWM Interrupt Indication Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01180">1180</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gacd64ba4db747a13e65ee2ff1eaa0fe47" name="gacd64ba4db747a13e65ee2ff1eaa0fe47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd64ba4db747a13e65ee2ff1eaa0fe47">&#9670;&nbsp;</a></span>PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t GPIO_T::PIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0010 GPIO Port Pin Value <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00934">934</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1d09c59b4451ee8cc8736c8078891386" name="ga1d09c59b4451ee8cc8736c8078891386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d09c59b4451ee8cc8736c8078891386">&#9670;&nbsp;</a></span>PMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPIO_T::PMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 GPIO Port Bit Mode Control <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00930">930</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaa616d0bf9d99fd1568b33d570544afcb" name="gaa616d0bf9d99fd1568b33d570544afcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa616d0bf9d99fd1568b33d570544afcb">&#9670;&nbsp;</a></span>POE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::POE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x005C PWM Output Enable Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01181">1181</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga922f64c2c46e6d272a5a53ee19c841d6" name="ga922f64c2c46e6d272a5a53ee19c841d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga922f64c2c46e6d272a5a53ee19c841d6">&#9670;&nbsp;</a></span>PPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::PPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 PWM Pre-scale Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01173">1173</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac7c7128108b7a8d9e8bfd159ae33141d" name="gac7c7128108b7a8d9e8bfd159ae33141d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7c7128108b7a8d9e8bfd159ae33141d">&#9670;&nbsp;</a></span>PWRCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLK_T::PWRCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md0"></a>
PWRCON</h1>
<h2><a class="anchor" id="autotoc_md1"></a>
Offset: 0x00  System Power Down Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">XTLCLK_EN   </td><td class="markdownTableBodyLeft">External Crystal Oscillator Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default clock source is from internal 22.1184 MHz. These two bits are default set to "00"    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">and the XTAL1 and XTAL2 pins are GPIO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = XTAL1 and XTAL2 are GPIO, disable both XTL32K &amp; XTAL12M    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = XTAL12M (HXT) Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = XTAL32K (LXT) Enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = XTAL1 is external clock input pin, XTAL2 is GPIO    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: To enable external XTAL function, P5_ALT[1:0] and P5_MFP[1:0] bits must also be set in P5_MFP.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">OSC22M_EN   </td><td class="markdownTableBodyLeft">Internal 22.1184 MHz Oscillator Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 22.1184 MHz Oscillation enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 22.1184 MHz Oscillation disable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">OSC10K_EN   </td><td class="markdownTableBodyLeft">Internal 10KHz Oscillator Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 10KHz Oscillation enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 10KHz Oscillation disable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PU_DLY   </td><td class="markdownTableBodyLeft">Enable the wake up delay counter.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the chip wakes up from power down mode, the clock control will delay certain clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">cycles to wait system clock stable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The delayed clock cycle is 4096 clock cycles when chip work at external crystal (4 ~    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">24MHz), and 256 clock cycles when chip work at 22.1184 MHz oscillator.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable the clock cycle delay    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable the clock cycle delay    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">WINT_EN   </td><td class="markdownTableBodyLeft">Power down mode wake Up Interrupt Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable. The interrupt will occur when Power down mode wakeup.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">PD_WU_STS   </td><td class="markdownTableBodyLeft">Chip power down wake up status flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set by "power down wake up", it indicates that resume from power down mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The flag is set if the GPIO, UART, WDT, ACMP, Timer or BOD wakeup    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear the bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is working only if PD_WU_INT_EN (PWRCON[5]) set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">PWR_DOWN   </td><td class="markdownTableBodyLeft">System Power-down Active or Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When chip waked-up from power-down, this bit is automatically cleared, and user needs to set    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">this bit again for the next power-down.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Power-down mode, the LDO, external crystal and the 22.1184 MHz OSC will be disabled, and    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">the 10K enable is not controlled by this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If XTLCLK_EN[1:0] = 10 (enable 32 KHz External Crystal Oscillator) and when PWR_DOWN_EN ="1" (system entering    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Power-down mode), the external crystal oscillator cannot be disabled to ensure system wake-up enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When power down, all of the AMBA clocks (HCLKx, CPU clock and the PCLKx) are also disabled, and the clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">source selection is ignored. The IP engine clock is not controlled by this bit if the IP clock source is from    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">the 10K clock and the WDT from 10K).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip entering the Power-down mode instantly or wait CPU Idle command    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip operated in Normal mode or CPU enters into Idle mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">PD_32K   </td><td class="markdownTableBodyLeft">This bit controls the crystal oscillator active or not in Power-down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = If XTLCLK_EN[1:0] = 10, 32.768 KHz crystal oscillator (LXT) is still active in Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect to Power-down mode   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00257">257</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae89a1c157c8f32081e88d5e41147b885" name="gae89a1c157c8f32081e88d5e41147b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae89a1c157c8f32081e88d5e41147b885">&#9670;&nbsp;</a></span>RBR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UART_T::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 UART Receive Buffer Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02871">2871</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gafb202ba20ff0e10d790dd3ac19a71e17" name="gafb202ba20ff0e10d790dd3ac19a71e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb202ba20ff0e10d790dd3ac19a71e17">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t  { ... } ::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 UART Receive Buffer Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02871">2871</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad919a9ee2c00afca7cbd30f4a0da78f6" name="gad919a9ee2c00afca7cbd30f4a0da78f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad919a9ee2c00afca7cbd30f4a0da78f6">&#9670;&nbsp;</a></span>RegLockAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::RegLockAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md66"></a>
RegLockAddr</h1>
<h2><a class="anchor" id="autotoc_md67"></a>
Offset: 0x100 Register Lock Key Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RegUnLock   </td><td class="markdownTableBodyLeft">Register Write-Protected Disable index (Read only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Protected registers are Unlock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Protected registers are locked. Any write to the target register is ignored.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Protected registers are:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">IPRSTC1 0x5000_0008 None    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BODCR 0x5000_0018 None    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LDOCR 0x5000_001C None    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PORCR 0x5000_0024 None    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWRCON 0x5000_0200 bit[6] is not protected for power, wake-up interrupt clear    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">APBCLK bit[0] 0x5000_0208 bit[0] is watch dog clock enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLKSEL0 0x5000_0210 HCLK and CPU STCLK clock source select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLK_SEL1 bit[1:0] 0x5000_0214 Watch dog clock source select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISPCON 0x5000_C000 Flash ISP Control register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">WTCR 0x4000_4000 None    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">NMI_SEL[8] - address 0x5000_380 (NMI interrupt source enable)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02585">2585</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga36482d63a44d87bd7ce502cc283df994" name="ga36482d63a44d87bd7ce502cc283df994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36482d63a44d87bd7ce502cc283df994">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_T::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00455">455</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4e04caa0b562f301586ed30cbbc15c65" name="ga4e04caa0b562f301586ed30cbbc15c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e04caa0b562f301586ed30cbbc15c65">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SYS_T::RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md38"></a>
RESERVED0</h1>
<hr  />
 
<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02118">2118</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaf705e740cc1df77f0ca62c566b8d3182" name="gaf705e740cc1df77f0ca62c566b8d3182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf705e740cc1df77f0ca62c566b8d3182">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PWM_T::RESERVED0[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x003C ~ 0x0050 Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01178">1178</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga77870bd8e85cd7d3924dea34d7e1f7c4" name="ga77870bd8e85cd7d3924dea34d7e1f7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77870bd8e85cd7d3924dea34d7e1f7c4">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_T::RESERVED0[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0004 ~ 0x001C Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l00645">645</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae3d02c351f26390fa3f6ed66c738966e" name="gae3d02c351f26390fa3f6ed66c738966e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d02c351f26390fa3f6ed66c738966e">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t I2C_T::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0034 Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01055">1055</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga0372ad9237728dd6a898ca08671bb692" name="ga0372ad9237728dd6a898ca08671bb692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0372ad9237728dd6a898ca08671bb692">&#9670;&nbsp;</a></span>RESERVED0 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_T::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000C Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01826">1826</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gad3fe3f226533132f324f2eda1f05110e" name="gad3fe3f226533132f324f2eda1f05110e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3fe3f226533132f324f2eda1f05110e">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t I2C_T::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0038 Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01056">1056</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gafb5c1bedae09cffd7999b817f5600479" name="gafb5c1bedae09cffd7999b817f5600479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5c1bedae09cffd7999b817f5600479">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_T::RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0014~0x001C Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01828">1828</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaa7868997ff722679f9b5472da17063a6" name="gaa7868997ff722679f9b5472da17063a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7868997ff722679f9b5472da17063a6">&#9670;&nbsp;</a></span>RESERVED1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SYS_T::RESERVED1[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md42"></a>
RESERVED1</h1>
<hr  />
 
<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02164">2164</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6db25131cb6287c7b95ffa855ce2410a" name="ga6db25131cb6287c7b95ffa855ce2410a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6db25131cb6287c7b95ffa855ce2410a">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_T::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0024 ~ 0x0038 Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01830">1830</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaab029459bff5bd4d8515371809d3c823" name="gaab029459bff5bd4d8515371809d3c823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab029459bff5bd4d8515371809d3c823">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SYS_T::RESERVED3[14]</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md56"></a>
RESERVED3</h1>
<hr  />
 
<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02472">2472</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga05fc6a53c8540bcbda78d712055b7bbe" name="ga05fc6a53c8540bcbda78d712055b7bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05fc6a53c8540bcbda78d712055b7bbe">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SYS_T::RESERVED4[29]</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md64"></a>
RESERVED4</h1>
<hr  />
 
<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02560">2560</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga3bef757dbfe6bdb9bef4767ab5509ee7" name="ga3bef757dbfe6bdb9bef4767ab5509ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bef757dbfe6bdb9bef4767ab5509ee7">&#9670;&nbsp;</a></span>RSTSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SYS_T::RSTSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1><a class="anchor" id="autotoc_md32"></a>
RSTSRC</h1>
<h2><a class="anchor" id="autotoc_md33"></a>
Offset: 0x04  System Reset Source Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:8]   </td><td class="markdownTableBodyCenter">Reserved   </td><td class="markdownTableBodyLeft">Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">RSTS_CPU   </td><td class="markdownTableBodyLeft">The RSTS_CPU flag is set by hardware if software writes CPU_RST (IPRSTC1[1]) 1 to reset Cortex-M0 CPU kernel and Flash memory controller (FMC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Cortex-M0 CPU kernel and FMC are reset by software setting CPU_RST to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from CPU    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">Reserved   </td><td class="markdownTableBodyLeft">Reserved    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">RSTS_MCU   </td><td class="markdownTableBodyLeft">The RSTS_MCU flag is set by the "reset signal" from the MCU Cortex_M0 kernel to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= The MCU Cortex_M0 had issued the reset signal to reset the system by software writing 1 to bit SYSRESTREQ(AIRCR[2], Application Interrupt and Reset Control Register) in system control registers of Cortex_M0 kernel.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= No reset from MCU    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared by writing 1 to itself.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">RSTS_BOD   </td><td class="markdownTableBodyLeft">The RSTS_BOD flag is set by the "reset signal" from the Brown-Out Detector to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= The Brown-Out Detector module had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= No reset from BOD    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">Reserved   </td><td class="markdownTableBodyLeft">Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RSTS_WDT   </td><td class="markdownTableBodyLeft">The RSTS_WDT flag is set by the "reset signal" from the Watchdog timer to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= The Watchdog timer had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= No reset from Watchdog timer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RSTS_RESET   </td><td class="markdownTableBodyLeft">The RSTS_RESET flag is set by the "reset signal" from the /RESET pin to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= The Pin /RESET had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= No reset from Pin /RESET    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RSTS_POR   </td><td class="markdownTableBodyLeft">The RSTS_POR flag is set by the "reset signal", which is from the Power-On Reset (POR) module or bit CHIP_RST (IPRSTC1[0]) is set, to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= The Power-On-Reset (POR) or CHIP_RST had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= No reset from POR or CHIP_RST    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit to zero.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02045">2045</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga037f046c43f269db9625dd1fc13b5392" name="ga037f046c43f269db9625dd1fc13b5392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga037f046c43f269db9625dd1fc13b5392">&#9670;&nbsp;</a></span>RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_T::RX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0010 SPI Data Receive Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01827">1827</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gacd5d65619694a5df1436bb9bc1f548d4" name="gacd5d65619694a5df1436bb9bc1f548d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd5d65619694a5df1436bb9bc1f548d4">&#9670;&nbsp;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_T::SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0008 SPI Slave Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01825">1825</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4afe2cb0c518f0dff54c05986b987f33" name="ga4afe2cb0c518f0dff54c05986b987f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4afe2cb0c518f0dff54c05986b987f33">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0044 SPI Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01833">1833</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac4508d4ae8dda154e5e796090fcafff3" name="gac4508d4ae8dda154e5e796090fcafff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4508d4ae8dda154e5e796090fcafff3">&#9670;&nbsp;</a></span>TCAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TIMER_T::TCAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0010 Timer Capture Data Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02765">2765</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga84320a5249d44ae0eb8b85187ff961ba" name="ga84320a5249d44ae0eb8b85187ff961ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84320a5249d44ae0eb8b85187ff961ba">&#9670;&nbsp;</a></span>TCMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER_T::TCMPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0004 Timer Compare Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02762">2762</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gacd028d246d3235de5a4d12f3e5a4b04d" name="gacd028d246d3235de5a4d12f3e5a4b04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd028d246d3235de5a4d12f3e5a4b04d">&#9670;&nbsp;</a></span>TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER_T::TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 Timer Control and Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02761">2761</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga7e56ae4d4686739510130ea45ebe1b2d" name="ga7e56ae4d4686739510130ea45ebe1b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e56ae4d4686739510130ea45ebe1b2d">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TIMER_T::TDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x000C Timer Data Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02764">2764</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaf4f453e0c961de86425c468e0e205d09" name="gaf4f453e0c961de86425c468e0e205d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f453e0c961de86425c468e0e205d09">&#9670;&nbsp;</a></span>TEXCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER_T::TEXCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0014 Timer External Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02766">2766</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga7adfdb0bd2f0da04374d2af3f83019dd" name="ga7adfdb0bd2f0da04374d2af3f83019dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7adfdb0bd2f0da04374d2af3f83019dd">&#9670;&nbsp;</a></span>TEXISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER_T::TEXISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0018 Timer External Interrupt Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02767">2767</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gab2c575051f74234158db4c2627172943" name="gab2c575051f74234158db4c2627172943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2c575051f74234158db4c2627172943">&#9670;&nbsp;</a></span>THR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t UART_T::THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 UART Transmit Holding Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02872">2872</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga5489af8843052e256eb75fbfd1745ad8" name="ga5489af8843052e256eb75fbfd1745ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5489af8843052e256eb75fbfd1745ad8">&#9670;&nbsp;</a></span> <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t  { ... } ::THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 UART Transmit Holding Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02872">2872</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga9c69a901f754e73ceb8647255569f540" name="ga9c69a901f754e73ceb8647255569f540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c69a901f754e73ceb8647255569f540">&#9670;&nbsp;</a></span>TISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMER_T::TISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0008 Timer Interrupt Status Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02763">2763</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga34d6f77ad262062fd675882ff2ef5c7d" name="ga34d6f77ad262062fd675882ff2ef5c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34d6f77ad262062fd675882ff2ef5c7d">&#9670;&nbsp;</a></span>TOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_T::TOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0020 UART Time-out Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l02881">2881</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga006dd1f43d382b4fb3566319b943b1ca" name="ga006dd1f43d382b4fb3566319b943b1ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga006dd1f43d382b4fb3566319b943b1ca">&#9670;&nbsp;</a></span>TRGCON0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::TRGCON0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0068 PWM Trigger Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01184">1184</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gafc9a36d0f61d8149cf67d90ea09d78c1" name="gafc9a36d0f61d8149cf67d90ea09d78c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc9a36d0f61d8149cf67d90ea09d78c1">&#9670;&nbsp;</a></span>TRGCON1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::TRGCON1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x006C PWM Trigger Control Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01185">1185</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1a983d6b00a885478a5b37e29c48ef2b" name="ga1a983d6b00a885478a5b37e29c48ef2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a983d6b00a885478a5b37e29c48ef2b">&#9670;&nbsp;</a></span>TRGSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::TRGSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0070 PWM Trigger Status Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01186">1186</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga75e0ab9640c59ff18345110bad68391d" name="ga75e0ab9640c59ff18345110bad68391d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e0ab9640c59ff18345110bad68391d">&#9670;&nbsp;</a></span>TRGSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_T::TRGSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0074 PWM Trigger Status Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01187">1187</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga3bc2ae73eb2150a611415d9daa5fcdec" name="ga3bc2ae73eb2150a611415d9daa5fcdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bc2ae73eb2150a611415d9daa5fcdec">&#9670;&nbsp;</a></span>TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SPI_T::TX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0020 SPI Data Transmit Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l01829">1829</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga25600e06bbb4f2a273a35d047977b30c" name="ga25600e06bbb4f2a273a35d047977b30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25600e06bbb4f2a273a35d047977b30c">&#9670;&nbsp;</a></span>WTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WDT_T::WTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0000 Watchdog Timer Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html#l03126">3126</a> of file <a class="el" href="../../dc/df9/_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Oct 18 2024 15:57:17 for NUC029FAE_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
