<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: verilog_gen.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_a615d2220b65b8ff56ae0df8c317ca3a.html">verilog-out</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">verilog_gen.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="verilog__gen_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef VERILOG_GEN_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define VERILOG_GEN_H__</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;z3++.h&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="expr__fuse_8h.html">ilang/ila/expr_fuse.h</a>&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="instr__lvl__abs_8h.html">ilang/ila/instr_lvl_abs.h</a>&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;list&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;unordered_map&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">typedef</span> ExprHash VerilogGenHash;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_generator.html">   29</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_generator.html">VerilogGenerator</a> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// --------------------- TYPE DEFINITIONS ---------------------------- //</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> std::string vlg_name_t;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keyword">typedef</span> std::string vlg_stmt_t;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keyword">typedef</span> std::string vlg_addr_t;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keyword">typedef</span> std::string vlg_data_t;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">typedef</span> std::vector&lt;vlg_name_t&gt; vlg_stmts_t;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">typedef</span> std::vector&lt;vlg_name_t&gt; vlg_names_t;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keyword">typedef</span> std::pair&lt;vlg_name_t, int&gt; vlg_sig_t;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">typedef</span> std::vector&lt;vlg_sig_t&gt; vlg_sigs_t;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keyword">typedef</span> std::set&lt;vlg_sig_t&gt; vlg_sigs_set_t;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">typedef</span> std::tuple&lt;vlg_stmt_t, vlg_stmt_t, vlg_stmt_t&gt; vlg_ite_stmt_t;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">typedef</span> std::vector&lt;vlg_ite_stmt_t&gt; vlg_ite_stmts_t;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keyword">typedef</span> std::tuple&lt;vlg_name_t, int, int&gt;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      vlg_mem_t; <span class="comment">// name addr_width data_width</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> std::map&lt;vlg_name_t, vlg_mem_t&gt; vlg_mems_rec_t;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>mem_write_entry_t {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> addr;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> data;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  };</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keyword">typedef</span> std::list&lt;mem_write_entry_t&gt; mem_write_entry_list_t;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">typedef</span> std::list&lt;mem_write_entry_list_t&gt; mem_write_entry_list_stack_t;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">struct </span>mem_write_t {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a> cond;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    mem_write_entry_list_t writes;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  };</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">typedef</span> std::list&lt;mem_write_t&gt; mem_write_list_t;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// VerilogGen Configure</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html">   77</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html">VlgGenConfig</a> {</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#ac18ab88b5ead347495aaf8724cdd245d">   80</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#ac18ab88b5ead347495aaf8724cdd245d">extMem</a>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#aa081357e4c256bb0e0dca0d9f2bd9a96">   82</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#aa081357e4c256bb0e0dca0d9f2bd9a96">funcOption</a> { Internal, External } fcOpt;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#a7e2941ee0336d21aefc24c1ec2ed6038">   85</a></span>&#160;    <a class="code" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#a7e2941ee0336d21aefc24c1ec2ed6038">VlgGenConfig</a>( <span class="comment">// provide the default settings</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordtype">bool</span> ExternalMem = <span class="keyword">false</span>, <a class="code" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#aa081357e4c256bb0e0dca0d9f2bd9a96">funcOption</a> funcOpt = funcOption::Internal)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        : <a class="code" href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#ac18ab88b5ead347495aaf8724cdd245d">extMem</a>(ExternalMem), fcOpt(funcOpt) {}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  };</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">typedef</span> std::unordered_map&lt;const ExprPtr, vlg_name_t, VerilogGenHash&gt; <a class="code" href="namespaceilang.html#ad40e6475e04844bcad9c380aac0b215c">ExprMap</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// --------------------- HELPER for DEBUG PURPOSE ----------------------------</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// //</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                  <span class="keyword">const</span> mem_write_entry_t&amp; mwe);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                  <span class="keyword">const</span> mem_write_entry_list_t&amp; mwel);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                  <span class="keyword">const</span> mem_write_entry_list_stack_t&amp; mwel);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out, <span class="keyword">const</span> mem_write_t&amp; mw);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keyword">friend</span> std::ostream&amp; operator&lt;&lt;(std::ostream&amp; out,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                  <span class="keyword">const</span> mem_write_list_t&amp; mwl);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">// --------------------- MEMBERS ---------------------------- //</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// --------------------- Verilog  related ---------------------------- //</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  vlg_name_t moduleName;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  vlg_name_t clkName;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  vlg_name_t rstName;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  vlg_names_t decodeNames;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  vlg_name_t validName;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  vlg_sig_t grantAccName;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  vlg_sig_t decodeAccName;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  vlg_name_t counterName;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  vlg_sigs_t inputs;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  vlg_sigs_t outputs;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  vlg_sigs_t mem_i;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  vlg_sigs_t mem_o;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  vlg_sigs_t wires;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  vlg_sigs_t regs;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  vlg_mems_rec_t mems_internal;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  vlg_mems_rec_t mems_external;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  vlg_stmts_t init_stmts;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  vlg_stmts_t init_assumpts;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  vlg_stmts_t statements;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  vlg_stmts_t always_stmts;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  vlg_ite_stmts_t</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      ite_stmts; <span class="comment">// this stmt is only used in sequential always block</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span>  vlg_stmt_t preheader;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="namespaceilang.html#ad40e6475e04844bcad9c380aac0b215c">ExprMap</a> nmap;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  mem_write_list_t current_writes;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  mem_write_list_t past_writes;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  vlg_sigs_set_t all_valid_names;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// --------------------- HELPER FUNCTIONS ---------------------------- //</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> check_reserved_name(<span class="keyword">const</span> vlg_name_t&amp; n) <span class="keyword">const</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">int</span> <span class="keyword">static</span> get_width(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; n);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  std::string <span class="keyword">static</span> WidthToRange(<span class="keywordtype">int</span> w);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  vlg_name_t new_id();</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  vlg_name_t new_id(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  vlg_name_t sanitizeName(<span class="keyword">const</span> vlg_name_t&amp; n);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  vlg_name_t sanitizeName(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; n);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">unsigned</span> idCounter;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keyword">const</span> VlgGenConfig cfg_;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  std::map&lt;std::string, std::string&gt; reference_name_set;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  std::set&lt;FuncPtr&gt; func_ptr_set;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// --------------------- HELPER FUNCTIONS ---------------------------- //</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> add_input(<span class="keyword">const</span> vlg_name_t&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">void</span> add_output(<span class="keyword">const</span> vlg_name_t&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordtype">void</span> add_wire(<span class="keyword">const</span> vlg_name_t&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordtype">void</span> add_reg(<span class="keyword">const</span> vlg_name_t&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordtype">void</span> add_stmt(<span class="keyword">const</span> vlg_stmt_t&amp; s);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordtype">void</span> add_assign_stmt(<span class="keyword">const</span> vlg_name_t&amp; l, <span class="keyword">const</span> vlg_name_t&amp; r);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordtype">void</span> add_always_stmt(<span class="keyword">const</span> vlg_stmt_t&amp; s);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordtype">void</span> add_init_stmt(<span class="keyword">const</span> vlg_stmt_t&amp; s);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordtype">void</span> add_ite_stmt(<span class="keyword">const</span> vlg_stmt_t&amp; cond, <span class="keyword">const</span> vlg_stmt_t&amp; tstmt,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                    <span class="keyword">const</span> vlg_stmt_t&amp; fstmt);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">void</span> add_internal_mem(<span class="keyword">const</span> vlg_name_t&amp; mem_name, <span class="keywordtype">int</span> addr_width,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                        <span class="keywordtype">int</span> data_width);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">void</span> add_external_mem(<span class="keyword">const</span> vlg_name_t&amp; mem_name, <span class="keywordtype">int</span> addr_width,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                        <span class="keywordtype">int</span> data_width);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordtype">void</span> insertInput(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; input);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordtype">void</span> insertState(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; state);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// Here we are not using depthfirstSearch as we need to alternate between</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// root-first/root-last traversal</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> parseArg(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  VerilogGenerator::vlg_name_t getVlgFromExpr(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  VerilogGenerator::vlg_name_t getArg(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e, <span class="keyword">const</span> <span class="keywordtype">size_t</span>&amp; i);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  vlg_name_t translateApplyFunc(std::shared_ptr&lt;ExprOpAppFunc&gt; func_app_ptr_);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  vlg_name_t translateBoolOp(<span class="keyword">const</span> std::shared_ptr&lt;ExprOp&gt;&amp; e);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  vlg_name_t translateBvOp(<span class="keyword">const</span> std::shared_ptr&lt;ExprOp&gt;&amp; e);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordtype">void</span> ParseNonMemUpdateExpr(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordtype">bool</span> CheckMemUpdateNode(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e, <span class="keyword">const</span> std::string&amp; mem_var_name);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordtype">void</span> VisitMemNodes(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e, <span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; cond,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                     mem_write_entry_list_stack_t&amp; writesStack);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordtype">void</span> addInternalCounter(vlg_name_t decode_sig_name, <span class="keywordtype">size_t</span> width = 8);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordtype">void</span> ExportFuncDefs();</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordtype">void</span> ExportCondWrites(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; mem_var,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                        <span class="keyword">const</span> mem_write_list_t&amp; writeList);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordtype">void</span> ParseMemUpdateNode(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; cond, <span class="keyword">const</span> <a class="code" href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ExprPtr</a>&amp; e,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                          <span class="keyword">const</span> std::string&amp; mem_var_name);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// --------------------- CONSTRUCTOR ---------------------------- //</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classilang_1_1_verilog_generator.html">VerilogGenerator</a>(<span class="keyword">const</span> VlgGenConfig&amp; config = VlgGenConfig(),</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                   <span class="keyword">const</span> std::string&amp; modName = <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                   <span class="keyword">const</span> std::string&amp; clk = <span class="stringliteral">&quot;clk&quot;</span>,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                   <span class="keyword">const</span> std::string&amp; rst = <span class="stringliteral">&quot;rst&quot;</span>);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator.html#acaf4bd577931faa9e057b79ecf179242">ExportIla</a>(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a>&amp; ila_ptr_);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator.html#ad0387a0c590560df71b9aecf6853c0b0">ExportTopLevelInstr</a>(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#af88a19312ae653d687a0d1207bb284f6">InstrPtr</a>&amp; instr_ptr_);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_verilog_generator.html#a4680ff4bed22a6d3f91c5054a6ead09e">DumpToFile</a>(std::ostream&amp; fout) <span class="keyword">const</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}; <span class="comment">// class VerilogGenerator</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}; <span class="comment">// namespace ilang</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#endif // VERILOG_GEN_H__</span></div><div class="ttc" id="classilang_1_1_verilog_generator_html_ad0387a0c590560df71b9aecf6853c0b0"><div class="ttname"><a href="classilang_1_1_verilog_generator.html#ad0387a0c590560df71b9aecf6853c0b0">ilang::VerilogGenerator::ExportTopLevelInstr</a></div><div class="ttdeci">void ExportTopLevelInstr(const InstrPtr &amp;instr_ptr_)</div><div class="ttdoc">Parse an instruction.</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_html"><div class="ttname"><a href="classilang_1_1_verilog_generator.html">ilang::VerilogGenerator</a></div><div class="ttdoc">Class of Verilog Generator.</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:29</div></div>
<div class="ttc" id="instr__lvl__abs_8h_html"><div class="ttname"><a href="instr__lvl__abs_8h.html">instr_lvl_abs.h</a></div></div>
<div class="ttc" id="namespaceilang_html_a7c4196c72e53ea4df4b7861af7bc3bce"><div class="ttname"><a href="namespaceilang.html#a7c4196c72e53ea4df4b7861af7bc3bce">ilang::ExprPtr</a></div><div class="ttdeci">Expr::ExprPtr ExprPtr</div><div class="ttdoc">Pointer type for normal use of Expr.</div><div class="ttdef"><b>Definition:</b> expr.h:132</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_1_1_vlg_gen_config_html_aa081357e4c256bb0e0dca0d9f2bd9a96"><div class="ttname"><a href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#aa081357e4c256bb0e0dca0d9f2bd9a96">ilang::VerilogGenerator::VlgGenConfig::funcOption</a></div><div class="ttdeci">funcOption</div><div class="ttdoc">whether to treat function as internal module/external module</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:82</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_1_1_vlg_gen_config_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html">ilang::VerilogGenerator::VlgGenConfig</a></div><div class="ttdoc">the structure to configure the verilog generator</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:77</div></div>
<div class="ttc" id="expr__fuse_8h_html"><div class="ttname"><a href="expr__fuse_8h.html">expr_fuse.h</a></div></div>
<div class="ttc" id="namespaceilang_html_af88a19312ae653d687a0d1207bb284f6"><div class="ttname"><a href="namespaceilang.html#af88a19312ae653d687a0d1207bb284f6">ilang::InstrPtr</a></div><div class="ttdeci">Instr::InstrPtr InstrPtr</div><div class="ttdoc">Pointer type for normal use of Instr.</div><div class="ttdef"><b>Definition:</b> instr.h:133</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_html_a4680ff4bed22a6d3f91c5054a6ead09e"><div class="ttname"><a href="classilang_1_1_verilog_generator.html#a4680ff4bed22a6d3f91c5054a6ead09e">ilang::VerilogGenerator::DumpToFile</a></div><div class="ttdeci">void DumpToFile(std::ostream &amp;fout) const</div></div>
<div class="ttc" id="namespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_1_1_vlg_gen_config_html_ac18ab88b5ead347495aaf8724cdd245d"><div class="ttname"><a href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#ac18ab88b5ead347495aaf8724cdd245d">ilang::VerilogGenerator::VlgGenConfig::extMem</a></div><div class="ttdeci">bool extMem</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:80</div></div>
<div class="ttc" id="namespaceilang_html_ad40e6475e04844bcad9c380aac0b215c"><div class="ttname"><a href="namespaceilang.html#ad40e6475e04844bcad9c380aac0b215c">ilang::ExprMap</a></div><div class="ttdeci">std::unordered_map&lt; const ExprPtr, const ExprPtr, ExprHash &gt; ExprMap</div><div class="ttdoc">Type for mapping between Expr.</div><div class="ttdef"><b>Definition:</b> expr.h:145</div></div>
<div class="ttc" id="namespaceilang_html_ad1b30fdf347e493b3937143da05d1a72"><div class="ttname"><a href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">ilang::InstrLvlAbsPtr</a></div><div class="ttdeci">InstrLvlAbs::InstrLvlAbsPtr InstrLvlAbsPtr</div><div class="ttdoc">Pointer type for normal use of InstrLvlAbs.</div><div class="ttdef"><b>Definition:</b> instr_lvl_abs.h:325</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_1_1_vlg_gen_config_html_a7e2941ee0336d21aefc24c1ec2ed6038"><div class="ttname"><a href="structilang_1_1_verilog_generator_1_1_vlg_gen_config.html#a7e2941ee0336d21aefc24c1ec2ed6038">ilang::VerilogGenerator::VlgGenConfig::VlgGenConfig</a></div><div class="ttdeci">VlgGenConfig(bool ExternalMem=false, funcOption funcOpt=funcOption::Internal)</div><div class="ttdef"><b>Definition:</b> verilog_gen.h:85</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_html_acaf4bd577931faa9e057b79ecf179242"><div class="ttname"><a href="classilang_1_1_verilog_generator.html#acaf4bd577931faa9e057b79ecf179242">ilang::VerilogGenerator::ExportIla</a></div><div class="ttdeci">void ExportIla(const InstrLvlAbsPtr &amp;ila_ptr_)</div><div class="ttdoc">Parse an ILA, will gen all its instructions.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
