<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenASIP: ProcessorWrapperBlock.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">OpenASIP<span id="projectnumber">&#160;2.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_3ef31a108aaf9c43d96a6fbfdea96102.html">applibs</a></li><li class="navelem"><a class="el" href="dir_3b1c1eab0b2a0e26ccd7462e0fb9ed3f.html">ProGe</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">ProcessorWrapperBlock.cc</div></div>
</div><!--header-->
<div class="contents">
<a href="ProcessorWrapperBlock_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> Copyright (c) 2002-2015 Tampere University.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"></span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> This file is part of TTA-Based Codesign Environment (TCE).</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"></span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> Permission is hereby granted, free of charge, to any person obtaining a</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> copy of this software and associated documentation files (the &quot;Software&quot;),</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> to deal in the Software without restriction, including without limitation</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> and/or sell copies of the Software, and to permit persons to whom the</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> Software is furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> The above copyright notice and this permission notice shall be included in</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> all copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"></span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/*</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * @file ProcessorWrapperBlock.cc</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * Implementation/Declaration of ProcessorWrapperBlock class.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> *</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * Created on: 7.9.2015</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * @author Henry Linjamï¿½ki 2015 (henry.linjamaki-no.spam-tut.fi)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * @note rating: red</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="ProcessorWrapperBlock_8hh.html">ProcessorWrapperBlock.hh</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="Netlist_8hh.html">Netlist.hh</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="NetlistTools_8hh.html">NetlistTools.hh</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="NetlistFactories_8hh.html">NetlistFactories.hh</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="NetlistPort_8hh.html">NetlistPort.hh</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="NetlistPortGroup_8hh.html">NetlistPortGroup.hh</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;<a class="code" href="SinglePortSSRAMBlock_8hh.html">SinglePortSSRAMBlock.hh</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;<a class="code" href="SinglePortByteMaskSSRAMBlock_8hh.html">SinglePortByteMaskSSRAMBlock.hh</a>&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &quot;<a class="code" href="GlobalPackage_8hh.html">GlobalPackage.hh</a>&quot;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &quot;<a class="code" href="MemoryBusInterface_8hh.html">MemoryBusInterface.hh</a>&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#include &quot;<a class="code" href="FileSystem_8hh.html">FileSystem.hh</a>&quot;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &quot;<a class="code" href="MathTools_8hh.html">MathTools.hh</a>&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &quot;<a class="code" href="ControlUnit_8hh.html">ControlUnit.hh</a>&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#include &quot;<a class="code" href="InverterBlock_8hh.html">InverterBlock.hh</a>&quot;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespaceProGe.html">ProGe</a> {</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="foldopen" id="foldopen00053" data-start="{" data-end="}">
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classProGe_1_1ProcessorWrapperBlock.html#a580547b3f042779e03df194f8d10d382">   53</a></span><a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#af73d6cf56837dd248682127f82f95c23">ProcessorWrapperBlock::ProcessorWrapperBlock</a>(</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1ProGeContext.html">ProGeContext</a>&amp; context, <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>&amp; processorBlock)</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    : <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>(<span class="stringliteral">&quot;proc&quot;</span>, <span class="stringliteral">&quot;&quot;</span>),</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>      context_(context),</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>      coreBlock_(processorBlock.shallowCopy()) {</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(processorBlock.<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8">portCount</a>() &gt; 0);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(<a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a3e8fab479054ad460462eae460c25d67">coreBlock_</a>-&gt;<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8">portCount</a>() &gt; 0);</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">// Wrapper interface //</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a3420d1ab1dc3927ca72498f3e298a80a">addPort</a>(<a class="code hl_function" href="classProGe_1_1PortFactory.html#ad4648995cdac267643ec6da6ee37ef50">PortFactory::clockPort</a>());</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a3420d1ab1dc3927ca72498f3e298a80a">addPort</a>(<a class="code hl_function" href="classProGe_1_1PortFactory.html#a019acadc8ed9b32e055528a094ce06f2">PortFactory::resetPort</a>());</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>* coreLocked = <span class="keyword">new</span> <a class="code hl_class" href="classProGe_1_1OutPort.html">OutPort</a>(<span class="stringliteral">&quot;locked&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a3420d1ab1dc3927ca72498f3e298a80a">addPort</a>(coreLocked);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="comment">// Instantiate core //</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a328d2756b575bc64a0d7b51e1c54bf03">addSubBlock</a>(<a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a3e8fab479054ad460462eae460c25d67">coreBlock_</a>);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="comment">// Memory instantiations and connections //</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a3e8fab479054ad460462eae460c25d67">coreBlock_</a>-&gt;<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a373ecb7cb46505b056553bcd12af0e4a">portGroupCount</a>(); i++) {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPortGroup.html">NetlistPortGroup</a>&amp; portGrp = <a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a3e8fab479054ad460462eae460c25d67">coreBlock_</a>-&gt;<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a4bcdc2cf7a804b1272376cbcc75eafd7">portGroup</a>(i);</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        <a class="code hl_enumeration" href="namespaceProGe.html#a44bce21a5a52c51740c77beaa2600f69">SignalGroupType</a> type = portGrp.<a class="code hl_function" href="classProGe_1_1NetlistPortGroup.html#a8a403118bd9e643af2ff11126e70fbbe">assignedSignalGroup</a>().<a class="code hl_function" href="classProGe_1_1SignalGroup.html#a8a05f75baa89df79e5ebd53678f8f7c8">type</a>();</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>        <span class="keywordflow">if</span> (type == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bce21a5a52c51740c77beaa2600f69aa662b0a2a46e540df7fb63e02c24cc90">SignalGroupType::INSTRUCTION_LINE</a>) {</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>            <a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#a96abf9cf21f53995f73c7f314426ecfd">addInstructionMemory</a>(portGrp);</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (type == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bce21a5a52c51740c77beaa2600f69a3e697b0a7bd11bfaeedd06244e2baf65">SignalGroupType::BITMASKED_SRAM_PORT</a>) {</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>            <span class="keyword">auto</span> dmemIf = <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classProGe_1_1MemoryBusInterface.html">MemoryBusInterface</a>*<span class="keyword">&gt;</span>(&amp;portGrp);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>            <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(dmemIf != <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>            <a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#ac994e878d1331dc4c92dc98be8f692d0">addDataMemory</a>(*dmemIf);</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (type == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bce21a5a52c51740c77beaa2600f69a17b33389886796023ff8f08e7617f3f1">SignalGroupType::BYTEMASKED_SRAM_PORT</a>) {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>            <span class="keyword">auto</span> dmemIf = <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classProGe_1_1MemoryBusInterface.html">MemoryBusInterface</a>*<span class="keyword">&gt;</span>(&amp;portGrp);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>            <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(dmemIf != <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>            <a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#a9fca47172b439dfab3d8c4ec4e7eebef">addDataMemory2</a>(*dmemIf);</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>        }</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a84a62cdefdc9022d348cd7717d0edf1b">connectClocks</a>();</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a2ddb07b6bebbb65f054e366c1c19e6ae">connectResets</a>();</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#ae33c04c510eb9860e716895c482c224f">connectLockStatus</a>(*coreLocked);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="comment">// Package holding instruction bus constants</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    std::set&lt;std::string&gt; procPackages{context.<a class="code hl_function" href="classProGe_1_1ProGeContext.html#aafd993cb83a96d4d6e4c55b5d2d7f6ef">globalPackage</a>().<a class="code hl_function" href="classProGe_1_1GlobalPackage.html#a1041da8e3b1fb9aeca3cecf68eb4e52f">name</a>()};</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// Other packages possibly holding constants used in core ports.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; processorBlock.<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a24769a5e44c76bf80d123807690d4ccd">packageCount</a>(); i++) {</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>        procPackages.insert(processorBlock.<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a392aeeaebc4093282260c6c429170ff6">package</a>(i));</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    }</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> packageStr : procPackages) {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#aa41ff3e6515619d7b3186aa3e278dbb7">addPackage</a>(packageStr);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    }</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#aa41ff3e6515619d7b3186aa3e278dbb7">addPackage</a>(context.<a class="code hl_function" href="classProGe_1_1ProGeContext.html#a6152768017aa4f8de74b61bddb5598c1">coreEntityName</a>() + <span class="stringliteral">&quot;_params&quot;</span>);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="comment">// Handle unknown ports</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#abc98e80830aa7a4954dd10c8b5c4eff8">handleUnconnectedPorts</a>();</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>}</div>
</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="classProGe_1_1ProcessorWrapperBlock.html#a894b96d95d0fe1a542e5d07288901f27">  109</a></span><a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#a894b96d95d0fe1a542e5d07288901f27">ProcessorWrapperBlock::~ProcessorWrapperBlock</a>() {}</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00112" data-start="{" data-end="}">
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="classProGe_1_1ProcessorWrapperBlock.html#a5aae2deaf3051c11b997bf4946781d6d">  112</a></span><a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#a5aae2deaf3051c11b997bf4946781d6d">ProcessorWrapperBlock::write</a>(</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="keyword">const</span> <a class="code hl_class" href="classPath.html">Path</a>&amp; targetBaseDir, <a class="code hl_enumeration" href="namespaceProGe.html#accb0bb321f881fc71904d29b610cd0ff">HDL</a> targetLang)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#aaf6eb0ccf47f28463b2dbdd70a81a28b">BaseNetlistBlock::writeSelf</a>(</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        targetBaseDir / std::string(<span class="stringliteral">&quot;tb&quot;</span>), targetLang);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a5a15bde91d7e5424c354971cc1d95b4d">BaseNetlistBlock::write</a>(targetBaseDir, targetLang);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>}</div>
</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00120" data-start="{" data-end="}">
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="classProGe_1_1ProcessorWrapperBlock.html#a96abf9cf21f53995f73c7f314426ecfd">  120</a></span><a class="code hl_function" href="classProGe_1_1ProcessorWrapperBlock.html#a96abf9cf21f53995f73c7f314426ecfd">ProcessorWrapperBlock::addInstructionMemory</a>(</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPortGroup.html">NetlistPortGroup</a>&amp; coreImemPort) {</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="keyword">using </span>SigT = <a class="code hl_enumeration" href="namespaceProGe.html#ac0b6066808e5a10695b8de77afc79266">SignalType</a>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keywordtype">bool</span> isRISCV = <a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a6aa2e23426cc15f80b0d17f126d0e70e">context_</a>.<a class="code hl_function" href="classProGe_1_1ProGeContext.html#a810bdf4e187426960181de5cf602668d">adf</a>().<a class="code hl_function" href="classTTAMachine_1_1Machine.html#af0cae62a0044136aa8a83b887d924530">isRISCVMachine</a>();</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> imemWidthInMaus = (<a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a6aa2e23426cc15f80b0d17f126d0e70e">context_</a>.<a class="code hl_function" href="classProGe_1_1ProGeContext.html#a810bdf4e187426960181de5cf602668d">adf</a>().<a class="code hl_function" href="classTTAMachine_1_1Machine.html#af0cae62a0044136aa8a83b887d924530">isRISCVMachine</a>()) ? 4 : 1;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="keyword">const</span> <span class="keywordtype">int</span> unusedBits = std::ceil(std::log2(imemWidthInMaus));</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    std::string addrWidth = <a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a6aa2e23426cc15f80b0d17f126d0e70e">context_</a>.<a class="code hl_function" href="classProGe_1_1ProGeContext.html#aafd993cb83a96d4d6e4c55b5d2d7f6ef">globalPackage</a>().<a class="code hl_function" href="classProGe_1_1GlobalPackage.html#aafd0e64befd2c32d644d779e55583d0c">fetchBlockAddressWidth</a>();</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="keywordflow">if</span> (isRISCV) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        <span class="keyword">const</span> <span class="keywordtype">int</span> unusedBits = std::ceil(std::log2(imemWidthInMaus));</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        addrWidth = <a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a6aa2e23426cc15f80b0d17f126d0e70e">context_</a>.<a class="code hl_function" href="classProGe_1_1ProGeContext.html#aafd993cb83a96d4d6e4c55b5d2d7f6ef">globalPackage</a>().<a class="code hl_function" href="classProGe_1_1GlobalPackage.html#aafd0e64befd2c32d644d779e55583d0c">fetchBlockAddressWidth</a>() + <span class="stringliteral">&quot;-&quot;</span> +</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                    std::to_string(unusedBits);</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    }</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_class" href="classProGe_1_1SinglePortSSRAMBlock.html">SinglePortSSRAMBlock</a>* imemBlock = <span class="keyword">new</span> <a class="code hl_class" href="classProGe_1_1SinglePortSSRAMBlock.html">SinglePortSSRAMBlock</a>(</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        addrWidth, <a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a6aa2e23426cc15f80b0d17f126d0e70e">context_</a>.<a class="code hl_function" href="classProGe_1_1ProGeContext.html#aafd993cb83a96d4d6e4c55b5d2d7f6ef">globalPackage</a>().<a class="code hl_function" href="classProGe_1_1GlobalPackage.html#afdc7ab01b2dc2c94ce3f3ed15cf9853f">fetchBlockDataWidth</a>(),</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        <span class="stringliteral">&quot;tb/imem_init.img&quot;</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a328d2756b575bc64a0d7b51e1c54bf03">addSubBlock</a>(imemBlock, <span class="stringliteral">&quot;imem0&quot;</span>);</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="comment">// todo: use core id instead of counter value.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    std::string accessTrace = std::string(<span class="stringliteral">&quot;core&quot;</span>) +</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                              <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(<a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#ac27b911ae5c925eef26cba8e2ba26a8f">imemCount_</a>++) +</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                              <span class="stringliteral">&quot;_imem_access_trace.dump&quot;</span>;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    imemBlock-&gt;<a class="code hl_function" href="classProGe_1_1SinglePortSSRAMBlock.html#ae0b702b460af8e8041d5ed1a4b0cd613">setAccessTraceFile</a>(accessTrace);</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="keywordflow">if</span> (isRISCV) {</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>        <span class="comment">// With RISC-V the two lower bits are unused</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>        <span class="keyword">const</span> <span class="keywordtype">int</span> realAddrWidth = <a class="code hl_function" href="classMathTools.html#a32f4a532f33e9821f44185893f9779b5">MathTools::requiredBits</a>(</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>            <a class="code hl_variable" href="classProGe_1_1ProcessorWrapperBlock.html#a6aa2e23426cc15f80b0d17f126d0e70e">context_</a>.<a class="code hl_function" href="classProGe_1_1ProGeContext.html#a810bdf4e187426960181de5cf602668d">adf</a>().<a class="code hl_function" href="classTTAMachine_1_1Machine.html#a696a769918a9743e43a252b5be8a040a">controlUnit</a>()-&gt;<a class="code hl_function" href="classTTAMachine_1_1FunctionUnit.html#a0cf95c918cabb5cec0cc7abb39e85007">addressSpace</a>()-&gt;<a class="code hl_function" href="classTTAMachine_1_1AddressSpace.html#a79a68ea8ace73c02b671c3abe1bb3b3e">end</a>());</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">netlist</a>().<a class="code hl_function" href="classProGe_1_1Netlist.html#a3f0dcadf167bfd6ba4195f9c005e5fea">connect</a>(</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>            imemBlock-&gt;<a class="code hl_function" href="classProGe_1_1SinglePortSSRAMBlock.html#a49f07006f8c88d7df0131ef55d754b0e">memoryPort</a>(), coreImemPort,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>            {{SigT::READ_DATA, SigT::FETCHBLOCK},</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>             {SigT::READ_WRITE_REQUEST, SigT::READ_REQUEST}});</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        <a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">netlist</a>().<a class="code hl_function" href="classProGe_1_1Netlist.html#a3f0dcadf167bfd6ba4195f9c005e5fea">connect</a>(</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>            imemBlock-&gt;<a class="code hl_function" href="classProGe_1_1SinglePortSSRAMBlock.html#a49f07006f8c88d7df0131ef55d754b0e">memoryPort</a>().<a class="code hl_function" href="classProGe_1_1NetlistPortGroup.html#aba530ef40f264b427e2106894f090eb5">portBySignal</a>(SigT::ADDRESS),</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>            coreImemPort.<a class="code hl_function" href="classProGe_1_1NetlistPortGroup.html#aba530ef40f264b427e2106894f090eb5">portBySignal</a>(SigT::ADDRESS), 0, unusedBits,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>            realAddrWidth - unusedBits);</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        netlist().connect(</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>            imemBlock-&gt;memoryPort(), coreImemPort,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            {{SigT::ADDRESS, SigT::ADDRESS},</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>             {SigT::READ_DATA, SigT::FETCHBLOCK},</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>             {SigT::READ_WRITE_REQUEST, SigT::READ_REQUEST}});</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    }</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    imemBlock-&gt;memoryPort()</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        .portBySignal(SigT::WRITE_BITMASK)</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        .setToStatic(StaticSignal::VCC);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    imemBlock-&gt;memoryPort()</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        .portBySignal(SigT::WRITEMODE)</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>        .setToStatic(StaticSignal::VCC);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    imemBlock-&gt;memoryPort()</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>        .portBySignal(SigT::WRITE_DATA)</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>        .setToStatic(StaticSignal::GND);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    coreImemPort.portBySignal(SigT::READ_REQUEST_READY)</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>        .setToStatic(StaticSignal::GND);  <span class="comment">// Active low</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>}</div>
</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00179" data-start="{" data-end="}">
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="classProGe_1_1ProcessorWrapperBlock.html#ac994e878d1331dc4c92dc98be8f692d0">  179</a></span>ProcessorWrapperBlock::addDataMemory(<span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1MemoryBusInterface.html">MemoryBusInterface</a>&amp; coreDmemPort) {</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="keyword">using </span>SigT = <a class="code hl_enumeration" href="namespaceProGe.html#ac0b6066808e5a10695b8de77afc79266">SignalType</a>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>&amp; addrPort = coreDmemPort.<a class="code hl_function" href="classProGe_1_1NetlistPortGroup.html#aba530ef40f264b427e2106894f090eb5">portBySignal</a>(SigT::ADDRESS);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>&amp; dataPort = coreDmemPort.<a class="code hl_function" href="classProGe_1_1NetlistPortGroup.html#aba530ef40f264b427e2106894f090eb5">portBySignal</a>(SigT::WRITE_DATA);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <a class="code hl_class" href="classProGe_1_1SinglePortSSRAMBlock.html">SinglePortSSRAMBlock</a>* dmemBlock = <span class="keyword">new</span> <a class="code hl_class" href="classProGe_1_1SinglePortSSRAMBlock.html">SinglePortSSRAMBlock</a>(</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>        addrPort.<a class="code hl_function" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358">widthFormula</a>(), dataPort.<a class="code hl_function" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358">widthFormula</a>(),</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>        <a class="code hl_class" href="classTCEString.html">TCEString</a>(<span class="stringliteral">&quot;tb/dmem_&quot;</span>) + coreDmemPort.<a class="code hl_function" href="classProGe_1_1MemoryBusInterface.html#a91f84008314b4f99fd6de25187651c31">addressSpace</a>() + <span class="stringliteral">&quot;_init.img&quot;</span>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>        <span class="comment">/* isForSmulation = */</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    addSubBlock(dmemBlock, <a class="code hl_class" href="classTCEString.html">TCEString</a>(<span class="stringliteral">&quot;dmem_&quot;</span>) + coreDmemPort.<a class="code hl_function" href="classProGe_1_1MemoryBusInterface.html#a91f84008314b4f99fd6de25187651c31">addressSpace</a>());</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="keywordflow">if</span> (!netlist().connect(dmemBlock-&gt;<a class="code hl_function" href="classProGe_1_1SinglePortSSRAMBlock.html#a49f07006f8c88d7df0131ef55d754b0e">memoryPort</a>(), coreDmemPort)) {</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>        <a class="code hl_define" href="Exception_8hh.html#a4f864154ae37cc456b36227ff39e5227">THROW_EXCEPTION</a>(</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>            <a class="code hl_class" href="classIllegalConnectivity.html">IllegalConnectivity</a>,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>            <span class="stringliteral">&quot;Could not connect two port groups together.&quot;</span>);</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    }</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>}</div>
</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00199" data-start="{" data-end="}">
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="classProGe_1_1ProcessorWrapperBlock.html#a9fca47172b439dfab3d8c4ec4e7eebef">  199</a></span>ProcessorWrapperBlock::addDataMemory2(</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1MemoryBusInterface.html">MemoryBusInterface</a>&amp; coreDmemPort) {</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="keyword">using </span>SigT = <a class="code hl_enumeration" href="namespaceProGe.html#ac0b6066808e5a10695b8de77afc79266">SignalType</a>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>&amp; addrPort = coreDmemPort.<a class="code hl_function" href="classProGe_1_1NetlistPortGroup.html#aba530ef40f264b427e2106894f090eb5">portBySignal</a>(SigT::AADDR);</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>&amp; dataPort = coreDmemPort.<a class="code hl_function" href="classProGe_1_1NetlistPortGroup.html#aba530ef40f264b427e2106894f090eb5">portBySignal</a>(SigT::RDATA);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <a class="code hl_class" href="classProGe_1_1SinglePortByteMaskSSRAMBlock.html">SinglePortByteMaskSSRAMBlock</a>* dmemBlock =</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        <span class="keyword">new</span> <a class="code hl_class" href="classProGe_1_1SinglePortByteMaskSSRAMBlock.html">SinglePortByteMaskSSRAMBlock</a>(</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>            addrPort.<a class="code hl_function" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358">widthFormula</a>(), dataPort.<a class="code hl_function" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358">widthFormula</a>(),</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>            <a class="code hl_class" href="classTCEString.html">TCEString</a>(<span class="stringliteral">&quot;tb/dmem_&quot;</span>) + coreDmemPort.<a class="code hl_function" href="classProGe_1_1MemoryBusInterface.html#a91f84008314b4f99fd6de25187651c31">addressSpace</a>() + <span class="stringliteral">&quot;_init.img&quot;</span>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>            <span class="comment">/* isForSmulation = */</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    addSubBlock(dmemBlock, <a class="code hl_class" href="classTCEString.html">TCEString</a>(<span class="stringliteral">&quot;dmem_&quot;</span>) + coreDmemPort.<a class="code hl_function" href="classProGe_1_1MemoryBusInterface.html#a91f84008314b4f99fd6de25187651c31">addressSpace</a>());</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">if</span> (!netlist().connect(dmemBlock-&gt;<a class="code hl_function" href="classProGe_1_1SinglePortByteMaskSSRAMBlock.html#a8eac5d6f0a07c7c8074f455ee7ec0472">memoryPort</a>(), coreDmemPort)) {</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>        <a class="code hl_define" href="Exception_8hh.html#a4f864154ae37cc456b36227ff39e5227">THROW_EXCEPTION</a>(</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>            <a class="code hl_class" href="classIllegalConnectivity.html">IllegalConnectivity</a>,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>            <span class="stringliteral">&quot;Could not connect two port groups together.&quot;</span>);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    }</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>}</div>
</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00221" data-start="{" data-end="}">
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="classProGe_1_1ProcessorWrapperBlock.html#ae33c04c510eb9860e716895c482c224f">  221</a></span>ProcessorWrapperBlock::connectLockStatus(</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>&amp; topLockStatusPort) {</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>        coreBlock_-&gt;port(<span class="stringliteral">&quot;locked&quot;</span>) != <span class="keyword">nullptr</span> &amp;&amp;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>        <span class="stringliteral">&quot;Could not found lock status port.&quot;</span>);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="keywordflow">if</span> (!netlist().connect(*coreBlock_-&gt;port(<span class="stringliteral">&quot;locked&quot;</span>), topLockStatusPort)) {</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        <a class="code hl_define" href="Exception_8hh.html#a4f864154ae37cc456b36227ff39e5227">THROW_EXCEPTION</a>(</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>            <a class="code hl_class" href="classIllegalConnectivity.html">IllegalConnectivity</a>,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>            <span class="stringliteral">&quot;Could not connect \&quot;locked\&quot; signal to the toplevel&quot;</span>);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    }</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>}</div>
</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"></span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/**</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * Handles unconnected ports of the top-level TTA processor by connecting</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * them to the toplevel</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00238" data-start="{" data-end="}">
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="classProGe_1_1ProcessorWrapperBlock.html#abc98e80830aa7a4954dd10c8b5c4eff8">  238</a></span>ProcessorWrapperBlock::handleUnconnectedPorts() {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; coreBlock_-&gt;portCount(); i++) {</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>&amp; port =</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>            ((<span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a>*)coreBlock_)-&gt;port(i);</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>        <span class="keywordflow">if</span> (!netlist().isPortConnected(port) &amp;&amp; !port.<a class="code hl_function" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae">hasStaticValue</a>()) {</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>            <a class="code hl_class" href="classProGe_1_1NetlistPort.html">NetlistPort</a>* topPort = port.<a class="code hl_function" href="classProGe_1_1NetlistPort.html#a07098a2b8d5cf79d89dd2b1922ebdfad">clone</a>();</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>            addPort(topPort);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>            netlist().connect(*topPort, port);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>        }</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    }</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>}</div>
</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>} <span class="comment">/* namespace ProGe */</span></div>
<div class="ttc" id="aApplication_8hh_html_acdcc5aaebf3f273c1762f24a6ece2e5e"><div class="ttname"><a href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a></div><div class="ttdeci">#define assert(condition)</div><div class="ttdef"><b>Definition</b> <a href="Application_8hh_source.html#l00086">Application.hh:86</a></div></div>
<div class="ttc" id="aControlUnit_8hh_html"><div class="ttname"><a href="ControlUnit_8hh.html">ControlUnit.hh</a></div></div>
<div class="ttc" id="aException_8hh_html_a4f864154ae37cc456b36227ff39e5227"><div class="ttname"><a href="Exception_8hh.html#a4f864154ae37cc456b36227ff39e5227">THROW_EXCEPTION</a></div><div class="ttdeci">#define THROW_EXCEPTION(exceptionType, message)</div><div class="ttdoc">Exception wrapper macro that automatically includes file name, line number and function name where th...</div><div class="ttdef"><b>Definition</b> <a href="Exception_8hh_source.html#l00039">Exception.hh:39</a></div></div>
<div class="ttc" id="aFileSystem_8hh_html"><div class="ttname"><a href="FileSystem_8hh.html">FileSystem.hh</a></div></div>
<div class="ttc" id="aGlobalPackage_8hh_html"><div class="ttname"><a href="GlobalPackage_8hh.html">GlobalPackage.hh</a></div></div>
<div class="ttc" id="aInverterBlock_8hh_html"><div class="ttname"><a href="InverterBlock_8hh.html">InverterBlock.hh</a></div></div>
<div class="ttc" id="aMathTools_8hh_html"><div class="ttname"><a href="MathTools_8hh.html">MathTools.hh</a></div></div>
<div class="ttc" id="aMemoryBusInterface_8hh_html"><div class="ttname"><a href="MemoryBusInterface_8hh.html">MemoryBusInterface.hh</a></div></div>
<div class="ttc" id="aNetlistFactories_8hh_html"><div class="ttname"><a href="NetlistFactories_8hh.html">NetlistFactories.hh</a></div></div>
<div class="ttc" id="aNetlistPortGroup_8hh_html"><div class="ttname"><a href="NetlistPortGroup_8hh.html">NetlistPortGroup.hh</a></div></div>
<div class="ttc" id="aNetlistPort_8hh_html"><div class="ttname"><a href="NetlistPort_8hh.html">NetlistPort.hh</a></div></div>
<div class="ttc" id="aNetlistTools_8hh_html"><div class="ttname"><a href="NetlistTools_8hh.html">NetlistTools.hh</a></div></div>
<div class="ttc" id="aNetlist_8hh_html"><div class="ttname"><a href="Netlist_8hh.html">Netlist.hh</a></div></div>
<div class="ttc" id="aProcessorWrapperBlock_8hh_html"><div class="ttname"><a href="ProcessorWrapperBlock_8hh.html">ProcessorWrapperBlock.hh</a></div></div>
<div class="ttc" id="aSinglePortByteMaskSSRAMBlock_8hh_html"><div class="ttname"><a href="SinglePortByteMaskSSRAMBlock_8hh.html">SinglePortByteMaskSSRAMBlock.hh</a></div></div>
<div class="ttc" id="aSinglePortSSRAMBlock_8hh_html"><div class="ttname"><a href="SinglePortSSRAMBlock_8hh.html">SinglePortSSRAMBlock.hh</a></div></div>
<div class="ttc" id="aclassConversion_html_a92a58c79ba77b64a02df8d0755e86e1b"><div class="ttname"><a href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a></div><div class="ttdeci">static std::string toString(const T &amp;source)</div></div>
<div class="ttc" id="aclassIllegalConnectivity_html"><div class="ttname"><a href="classIllegalConnectivity.html">IllegalConnectivity</a></div><div class="ttdef"><b>Definition</b> <a href="Exception_8hh_source.html#l00473">Exception.hh:473</a></div></div>
<div class="ttc" id="aclassMathTools_html_a32f4a532f33e9821f44185893f9779b5"><div class="ttname"><a href="classMathTools.html#a32f4a532f33e9821f44185893f9779b5">MathTools::requiredBits</a></div><div class="ttdeci">static int requiredBits(unsigned long int number)</div></div>
<div class="ttc" id="aclassPath_html"><div class="ttname"><a href="classPath.html">Path</a></div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8hh_source.html#l00197">FileSystem.hh:197</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html">ProGe::BaseNetlistBlock</a></div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8hh_source.html#l00059">BaseNetlistBlock.hh:59</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a24769a5e44c76bf80d123807690d4ccd"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a24769a5e44c76bf80d123807690d4ccd">ProGe::BaseNetlistBlock::packageCount</a></div><div class="ttdeci">virtual size_t packageCount() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00694">BaseNetlistBlock.cc:694</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a2ddb07b6bebbb65f054e366c1c19e6ae"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a2ddb07b6bebbb65f054e366c1c19e6ae">ProGe::BaseNetlistBlock::connectResets</a></div><div class="ttdeci">void connectResets()</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00743">BaseNetlistBlock.cc:743</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a328d2756b575bc64a0d7b51e1c54bf03"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a328d2756b575bc64a0d7b51e1c54bf03">ProGe::BaseNetlistBlock::addSubBlock</a></div><div class="ttdeci">void addSubBlock(BaseNetlistBlock *subBlock, const std::string &amp;instanceName=&quot;&quot;)</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00405">BaseNetlistBlock.cc:405</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a3420d1ab1dc3927ca72498f3e298a80a"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a3420d1ab1dc3927ca72498f3e298a80a">ProGe::BaseNetlistBlock::addPort</a></div><div class="ttdeci">NetlistPort * addPort(NetlistPort *port)</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00467">BaseNetlistBlock.cc:467</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a373ecb7cb46505b056553bcd12af0e4a"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a373ecb7cb46505b056553bcd12af0e4a">ProGe::BaseNetlistBlock::portGroupCount</a></div><div class="ttdeci">virtual size_t portGroupCount() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00327">BaseNetlistBlock.cc:327</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a392aeeaebc4093282260c6c429170ff6"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a392aeeaebc4093282260c6c429170ff6">ProGe::BaseNetlistBlock::package</a></div><div class="ttdeci">virtual const std::string &amp; package(size_t idx) const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00699">BaseNetlistBlock.cc:699</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a4bcdc2cf7a804b1272376cbcc75eafd7"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a4bcdc2cf7a804b1272376cbcc75eafd7">ProGe::BaseNetlistBlock::portGroup</a></div><div class="ttdeci">virtual const NetlistPortGroup &amp; portGroup(size_t index) const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00332">BaseNetlistBlock.cc:332</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a5a15bde91d7e5424c354971cc1d95b4d"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a5a15bde91d7e5424c354971cc1d95b4d">ProGe::BaseNetlistBlock::write</a></div><div class="ttdeci">virtual void write(const Path &amp;targetBaseDir, HDL targetLang=VHDL) const override</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00614">BaseNetlistBlock.cc:614</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a84a62cdefdc9022d348cd7717d0edf1b"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a84a62cdefdc9022d348cd7717d0edf1b">ProGe::BaseNetlistBlock::connectClocks</a></div><div class="ttdeci">void connectClocks()</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00722">BaseNetlistBlock.cc:722</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a8bd36ebe0495cf3f7824df1b793b0da8"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8">ProGe::BaseNetlistBlock::portCount</a></div><div class="ttdeci">virtual size_t portCount() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00248">BaseNetlistBlock.cc:248</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_aa41ff3e6515619d7b3186aa3e278dbb7"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#aa41ff3e6515619d7b3186aa3e278dbb7">ProGe::BaseNetlistBlock::addPackage</a></div><div class="ttdeci">void addPackage(const std::string &amp;packageName)</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00687">BaseNetlistBlock.cc:687</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_aaf6eb0ccf47f28463b2dbdd70a81a28b"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#aaf6eb0ccf47f28463b2dbdd70a81a28b">ProGe::BaseNetlistBlock::writeSelf</a></div><div class="ttdeci">virtual void writeSelf(const Path &amp;targetBaseDir, HDL targetLang=VHDL) const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00625">BaseNetlistBlock.cc:625</a></div></div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_ac7a5df4ee24f3295de7f43a8bd9f38ea"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">ProGe::BaseNetlistBlock::netlist</a></div><div class="ttdeci">virtual const Netlist &amp; netlist() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00348">BaseNetlistBlock.cc:348</a></div></div>
<div class="ttc" id="aclassProGe_1_1GlobalPackage_html_a1041da8e3b1fb9aeca3cecf68eb4e52f"><div class="ttname"><a href="classProGe_1_1GlobalPackage.html#a1041da8e3b1fb9aeca3cecf68eb4e52f">ProGe::GlobalPackage::name</a></div><div class="ttdeci">const std::string name() const</div><div class="ttdef"><b>Definition</b> <a href="GlobalPackage_8cc_source.html#l00047">GlobalPackage.cc:47</a></div></div>
<div class="ttc" id="aclassProGe_1_1GlobalPackage_html_aafd0e64befd2c32d644d779e55583d0c"><div class="ttname"><a href="classProGe_1_1GlobalPackage.html#aafd0e64befd2c32d644d779e55583d0c">ProGe::GlobalPackage::fetchBlockAddressWidth</a></div><div class="ttdeci">const std::string fetchBlockAddressWidth() const</div><div class="ttdef"><b>Definition</b> <a href="GlobalPackage_8cc_source.html#l00056">GlobalPackage.cc:56</a></div></div>
<div class="ttc" id="aclassProGe_1_1GlobalPackage_html_afdc7ab01b2dc2c94ce3f3ed15cf9853f"><div class="ttname"><a href="classProGe_1_1GlobalPackage.html#afdc7ab01b2dc2c94ce3f3ed15cf9853f">ProGe::GlobalPackage::fetchBlockDataWidth</a></div><div class="ttdeci">const std::string fetchBlockDataWidth() const</div><div class="ttdef"><b>Definition</b> <a href="GlobalPackage_8cc_source.html#l00065">GlobalPackage.cc:65</a></div></div>
<div class="ttc" id="aclassProGe_1_1MemoryBusInterface_html"><div class="ttname"><a href="classProGe_1_1MemoryBusInterface.html">ProGe::MemoryBusInterface</a></div><div class="ttdef"><b>Definition</b> <a href="MemoryBusInterface_8hh_source.html#l00046">MemoryBusInterface.hh:46</a></div></div>
<div class="ttc" id="aclassProGe_1_1MemoryBusInterface_html_a91f84008314b4f99fd6de25187651c31"><div class="ttname"><a href="classProGe_1_1MemoryBusInterface.html#a91f84008314b4f99fd6de25187651c31">ProGe::MemoryBusInterface::addressSpace</a></div><div class="ttdeci">TCEString addressSpace() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryBusInterface_8cc_source.html#l00067">MemoryBusInterface.cc:67</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPortGroup_html"><div class="ttname"><a href="classProGe_1_1NetlistPortGroup.html">ProGe::NetlistPortGroup</a></div><div class="ttdef"><b>Definition</b> <a href="NetlistPortGroup_8hh_source.html#l00053">NetlistPortGroup.hh:53</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPortGroup_html_a8a403118bd9e643af2ff11126e70fbbe"><div class="ttname"><a href="classProGe_1_1NetlistPortGroup.html#a8a403118bd9e643af2ff11126e70fbbe">ProGe::NetlistPortGroup::assignedSignalGroup</a></div><div class="ttdeci">SignalGroup assignedSignalGroup() const</div><div class="ttdef"><b>Definition</b> <a href="NetlistPortGroup_8cc_source.html#l00160">NetlistPortGroup.cc:160</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPortGroup_html_aba530ef40f264b427e2106894f090eb5"><div class="ttname"><a href="classProGe_1_1NetlistPortGroup.html#aba530ef40f264b427e2106894f090eb5">ProGe::NetlistPortGroup::portBySignal</a></div><div class="ttdeci">const NetlistPort &amp; portBySignal(SignalType type) const</div><div class="ttdef"><b>Definition</b> <a href="NetlistPortGroup_8cc_source.html#l00111">NetlistPortGroup.cc:111</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html"><div class="ttname"><a href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a></div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8hh_source.html#l00070">NetlistPort.hh:70</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html_a07098a2b8d5cf79d89dd2b1922ebdfad"><div class="ttname"><a href="classProGe_1_1NetlistPort.html#a07098a2b8d5cf79d89dd2b1922ebdfad">ProGe::NetlistPort::clone</a></div><div class="ttdeci">virtual NetlistPort * clone(bool asMirrored=false) const</div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8cc_source.html#l00258">NetlistPort.cc:258</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html_a2f585d51649568c1aa541c1814624fae"><div class="ttname"><a href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae">ProGe::NetlistPort::hasStaticValue</a></div><div class="ttdeci">bool hasStaticValue() const</div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8cc_source.html#l00423">NetlistPort.cc:423</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html_a33e19136c2387555b25a865c0ac47358"><div class="ttname"><a href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358">ProGe::NetlistPort::widthFormula</a></div><div class="ttdeci">std::string widthFormula() const</div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8cc_source.html#l00316">NetlistPort.cc:316</a></div></div>
<div class="ttc" id="aclassProGe_1_1Netlist_html_a3f0dcadf167bfd6ba4195f9c005e5fea"><div class="ttname"><a href="classProGe_1_1Netlist.html#a3f0dcadf167bfd6ba4195f9c005e5fea">ProGe::Netlist::connect</a></div><div class="ttdeci">bool connect(const NetlistPort &amp;port1, const NetlistPort &amp;port2, int port1FirstBit, int port2FirstBit, int width=1)</div><div class="ttdef"><b>Definition</b> <a href="Netlist_8cc_source.html#l00083">Netlist.cc:83</a></div></div>
<div class="ttc" id="aclassProGe_1_1OutPort_html"><div class="ttname"><a href="classProGe_1_1OutPort.html">ProGe::OutPort</a></div><div class="ttdoc">Convenience class for output ports.</div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8hh_source.html#l00158">NetlistPort.hh:158</a></div></div>
<div class="ttc" id="aclassProGe_1_1PortFactory_html_a019acadc8ed9b32e055528a094ce06f2"><div class="ttname"><a href="classProGe_1_1PortFactory.html#a019acadc8ed9b32e055528a094ce06f2">ProGe::PortFactory::resetPort</a></div><div class="ttdeci">static NetlistPort * resetPort(Direction direction=IN)</div><div class="ttdef"><b>Definition</b> <a href="NetlistFactories_8cc_source.html#l00209">NetlistFactories.cc:209</a></div></div>
<div class="ttc" id="aclassProGe_1_1PortFactory_html_ad4648995cdac267643ec6da6ee37ef50"><div class="ttname"><a href="classProGe_1_1PortFactory.html#ad4648995cdac267643ec6da6ee37ef50">ProGe::PortFactory::clockPort</a></div><div class="ttdeci">static NetlistPort * clockPort(Direction direction=IN)</div><div class="ttdef"><b>Definition</b> <a href="NetlistFactories_8cc_source.html#l00200">NetlistFactories.cc:200</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProGeContext_html"><div class="ttname"><a href="classProGe_1_1ProGeContext.html">ProGe::ProGeContext</a></div><div class="ttdef"><b>Definition</b> <a href="ProGeContext_8hh_source.html#l00060">ProGeContext.hh:60</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProGeContext_html_a6152768017aa4f8de74b61bddb5598c1"><div class="ttname"><a href="classProGe_1_1ProGeContext.html#a6152768017aa4f8de74b61bddb5598c1">ProGe::ProGeContext::coreEntityName</a></div><div class="ttdeci">const std::string &amp; coreEntityName() const</div><div class="ttdef"><b>Definition</b> <a href="ProGeContext_8cc_source.html#l00077">ProGeContext.cc:77</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProGeContext_html_a810bdf4e187426960181de5cf602668d"><div class="ttname"><a href="classProGe_1_1ProGeContext.html#a810bdf4e187426960181de5cf602668d">ProGe::ProGeContext::adf</a></div><div class="ttdeci">const TTAMachine::Machine &amp; adf() const</div><div class="ttdef"><b>Definition</b> <a href="ProGeContext_8cc_source.html#l00057">ProGeContext.cc:57</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProGeContext_html_aafd993cb83a96d4d6e4c55b5d2d7f6ef"><div class="ttname"><a href="classProGe_1_1ProGeContext.html#aafd993cb83a96d4d6e4c55b5d2d7f6ef">ProGe::ProGeContext::globalPackage</a></div><div class="ttdeci">const GlobalPackage &amp; globalPackage() const</div><div class="ttdef"><b>Definition</b> <a href="ProGeContext_8cc_source.html#l00087">ProGeContext.cc:87</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_a3e8fab479054ad460462eae460c25d67"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#a3e8fab479054ad460462eae460c25d67">ProGe::ProcessorWrapperBlock::coreBlock_</a></div><div class="ttdeci">BaseNetlistBlock * coreBlock_</div><div class="ttdoc">The target TTA processor.</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8hh_source.html#l00076">ProcessorWrapperBlock.hh:76</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_a5aae2deaf3051c11b997bf4946781d6d"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#a5aae2deaf3051c11b997bf4946781d6d">ProGe::ProcessorWrapperBlock::write</a></div><div class="ttdeci">virtual void write(const Path &amp;targetBaseDir, HDL targetLang=VHDL) const override</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8cc_source.html#l00112">ProcessorWrapperBlock.cc:112</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_a6aa2e23426cc15f80b0d17f126d0e70e"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#a6aa2e23426cc15f80b0d17f126d0e70e">ProGe::ProcessorWrapperBlock::context_</a></div><div class="ttdeci">const ProGeContext &amp; context_</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8hh_source.html#l00074">ProcessorWrapperBlock.hh:74</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_a894b96d95d0fe1a542e5d07288901f27"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#a894b96d95d0fe1a542e5d07288901f27">ProGe::ProcessorWrapperBlock::~ProcessorWrapperBlock</a></div><div class="ttdeci">virtual ~ProcessorWrapperBlock()</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8cc_source.html#l00109">ProcessorWrapperBlock.cc:109</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_a96abf9cf21f53995f73c7f314426ecfd"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#a96abf9cf21f53995f73c7f314426ecfd">ProGe::ProcessorWrapperBlock::addInstructionMemory</a></div><div class="ttdeci">void addInstructionMemory(const NetlistPortGroup &amp;)</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8cc_source.html#l00120">ProcessorWrapperBlock.cc:120</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_a9fca47172b439dfab3d8c4ec4e7eebef"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#a9fca47172b439dfab3d8c4ec4e7eebef">ProGe::ProcessorWrapperBlock::addDataMemory2</a></div><div class="ttdeci">void addDataMemory2(const MemoryBusInterface &amp;)</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8cc_source.html#l00199">ProcessorWrapperBlock.cc:199</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_abc98e80830aa7a4954dd10c8b5c4eff8"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#abc98e80830aa7a4954dd10c8b5c4eff8">ProGe::ProcessorWrapperBlock::handleUnconnectedPorts</a></div><div class="ttdeci">void handleUnconnectedPorts()</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8cc_source.html#l00238">ProcessorWrapperBlock.cc:238</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_ac27b911ae5c925eef26cba8e2ba26a8f"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#ac27b911ae5c925eef26cba8e2ba26a8f">ProGe::ProcessorWrapperBlock::imemCount_</a></div><div class="ttdeci">unsigned imemCount_</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8hh_source.html#l00077">ProcessorWrapperBlock.hh:77</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_ac994e878d1331dc4c92dc98be8f692d0"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#ac994e878d1331dc4c92dc98be8f692d0">ProGe::ProcessorWrapperBlock::addDataMemory</a></div><div class="ttdeci">void addDataMemory(const MemoryBusInterface &amp;)</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8cc_source.html#l00179">ProcessorWrapperBlock.cc:179</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_ae33c04c510eb9860e716895c482c224f"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#ae33c04c510eb9860e716895c482c224f">ProGe::ProcessorWrapperBlock::connectLockStatus</a></div><div class="ttdeci">void connectLockStatus(const NetlistPort &amp;topPCInitPort)</div><div class="ttdef"><b>Definition</b> <a href="ProcessorWrapperBlock_8cc_source.html#l00221">ProcessorWrapperBlock.cc:221</a></div></div>
<div class="ttc" id="aclassProGe_1_1ProcessorWrapperBlock_html_af73d6cf56837dd248682127f82f95c23"><div class="ttname"><a href="classProGe_1_1ProcessorWrapperBlock.html#af73d6cf56837dd248682127f82f95c23">ProGe::ProcessorWrapperBlock::ProcessorWrapperBlock</a></div><div class="ttdeci">ProcessorWrapperBlock()=delete</div></div>
<div class="ttc" id="aclassProGe_1_1SignalGroup_html_a8a05f75baa89df79e5ebd53678f8f7c8"><div class="ttname"><a href="classProGe_1_1SignalGroup.html#a8a05f75baa89df79e5ebd53678f8f7c8">ProGe::SignalGroup::type</a></div><div class="ttdeci">SignalGroupType type() const</div><div class="ttdef"><b>Definition</b> <a href="SignalGroup_8cc_source.html#l00043">SignalGroup.cc:43</a></div></div>
<div class="ttc" id="aclassProGe_1_1SinglePortByteMaskSSRAMBlock_html"><div class="ttname"><a href="classProGe_1_1SinglePortByteMaskSSRAMBlock.html">ProGe::SinglePortByteMaskSSRAMBlock</a></div><div class="ttdef"><b>Definition</b> <a href="SinglePortByteMaskSSRAMBlock_8hh_source.html#l00046">SinglePortByteMaskSSRAMBlock.hh:46</a></div></div>
<div class="ttc" id="aclassProGe_1_1SinglePortByteMaskSSRAMBlock_html_a8eac5d6f0a07c7c8074f455ee7ec0472"><div class="ttname"><a href="classProGe_1_1SinglePortByteMaskSSRAMBlock.html#a8eac5d6f0a07c7c8074f455ee7ec0472">ProGe::SinglePortByteMaskSSRAMBlock::memoryPort</a></div><div class="ttdeci">const NetlistPortGroup &amp; memoryPort() const</div><div class="ttdef"><b>Definition</b> <a href="SinglePortByteMaskSSRAMBlock_8cc_source.html#l00103">SinglePortByteMaskSSRAMBlock.cc:103</a></div></div>
<div class="ttc" id="aclassProGe_1_1SinglePortSSRAMBlock_html"><div class="ttname"><a href="classProGe_1_1SinglePortSSRAMBlock.html">ProGe::SinglePortSSRAMBlock</a></div><div class="ttdef"><b>Definition</b> <a href="SinglePortSSRAMBlock_8hh_source.html#l00046">SinglePortSSRAMBlock.hh:46</a></div></div>
<div class="ttc" id="aclassProGe_1_1SinglePortSSRAMBlock_html_a49f07006f8c88d7df0131ef55d754b0e"><div class="ttname"><a href="classProGe_1_1SinglePortSSRAMBlock.html#a49f07006f8c88d7df0131ef55d754b0e">ProGe::SinglePortSSRAMBlock::memoryPort</a></div><div class="ttdeci">const NetlistPortGroup &amp; memoryPort() const</div><div class="ttdef"><b>Definition</b> <a href="SinglePortSSRAMBlock_8cc_source.html#l00097">SinglePortSSRAMBlock.cc:97</a></div></div>
<div class="ttc" id="aclassProGe_1_1SinglePortSSRAMBlock_html_ae0b702b460af8e8041d5ed1a4b0cd613"><div class="ttname"><a href="classProGe_1_1SinglePortSSRAMBlock.html#ae0b702b460af8e8041d5ed1a4b0cd613">ProGe::SinglePortSSRAMBlock::setAccessTraceFile</a></div><div class="ttdeci">void setAccessTraceFile(const std::string filename)</div><div class="ttdef"><b>Definition</b> <a href="SinglePortSSRAMBlock_8cc_source.html#l00091">SinglePortSSRAMBlock.cc:91</a></div></div>
<div class="ttc" id="aclassTCEString_html"><div class="ttname"><a href="classTCEString.html">TCEString</a></div><div class="ttdef"><b>Definition</b> <a href="TCEString_8hh_source.html#l00053">TCEString.hh:53</a></div></div>
<div class="ttc" id="aclassTTAMachine_1_1AddressSpace_html_a79a68ea8ace73c02b671c3abe1bb3b3e"><div class="ttname"><a href="classTTAMachine_1_1AddressSpace.html#a79a68ea8ace73c02b671c3abe1bb3b3e">TTAMachine::AddressSpace::end</a></div><div class="ttdeci">virtual ULongWord end() const</div><div class="ttdef"><b>Definition</b> <a href="AddressSpace_8cc_source.html#l00177">AddressSpace.cc:177</a></div></div>
<div class="ttc" id="aclassTTAMachine_1_1FunctionUnit_html_a0cf95c918cabb5cec0cc7abb39e85007"><div class="ttname"><a href="classTTAMachine_1_1FunctionUnit.html#a0cf95c918cabb5cec0cc7abb39e85007">TTAMachine::FunctionUnit::addressSpace</a></div><div class="ttdeci">virtual AddressSpace * addressSpace() const</div><div class="ttdef"><b>Definition</b> <a href="FunctionUnit_8cc_source.html#l00580">FunctionUnit.cc:580</a></div></div>
<div class="ttc" id="aclassTTAMachine_1_1Machine_html_a696a769918a9743e43a252b5be8a040a"><div class="ttname"><a href="classTTAMachine_1_1Machine.html#a696a769918a9743e43a252b5be8a040a">TTAMachine::Machine::controlUnit</a></div><div class="ttdeci">virtual ControlUnit * controlUnit() const</div><div class="ttdef"><b>Definition</b> <a href="Machine_8cc_source.html#l00345">Machine.cc:345</a></div></div>
<div class="ttc" id="aclassTTAMachine_1_1Machine_html_af0cae62a0044136aa8a83b887d924530"><div class="ttname"><a href="classTTAMachine_1_1Machine.html#af0cae62a0044136aa8a83b887d924530">TTAMachine::Machine::isRISCVMachine</a></div><div class="ttdeci">bool isRISCVMachine() const</div><div class="ttdef"><b>Definition</b> <a href="Machine_8cc_source.html#l01057">Machine.cc:1057</a></div></div>
<div class="ttc" id="anamespaceProGe_html"><div class="ttname"><a href="namespaceProGe.html">ProGe</a></div><div class="ttdef"><b>Definition</b> <a href="FUGen_8hh_source.html#l00054">FUGen.hh:54</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bce21a5a52c51740c77beaa2600f69"><div class="ttname"><a href="namespaceProGe.html#a44bce21a5a52c51740c77beaa2600f69">ProGe::SignalGroupType</a></div><div class="ttdeci">SignalGroupType</div><div class="ttdef"><b>Definition</b> <a href="SignalGroupTypes_8hh_source.html#l00043">SignalGroupTypes.hh:43</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bce21a5a52c51740c77beaa2600f69a17b33389886796023ff8f08e7617f3f1"><div class="ttname"><a href="namespaceProGe.html#a44bce21a5a52c51740c77beaa2600f69a17b33389886796023ff8f08e7617f3f1">ProGe::SignalGroupType::BYTEMASKED_SRAM_PORT</a></div><div class="ttdeci">@ BYTEMASKED_SRAM_PORT</div><div class="ttdoc">Signal group type for one port SRAM having read and write capability and bitmask for writing with sep...</div></div>
<div class="ttc" id="anamespaceProGe_html_a44bce21a5a52c51740c77beaa2600f69a3e697b0a7bd11bfaeedd06244e2baf65"><div class="ttname"><a href="namespaceProGe.html#a44bce21a5a52c51740c77beaa2600f69a3e697b0a7bd11bfaeedd06244e2baf65">ProGe::SignalGroupType::BITMASKED_SRAM_PORT</a></div><div class="ttdeci">@ BITMASKED_SRAM_PORT</div><div class="ttdoc">Signal group type for one port SRAM having read and write capability and bitmask for writing.</div></div>
<div class="ttc" id="anamespaceProGe_html_a44bce21a5a52c51740c77beaa2600f69aa662b0a2a46e540df7fb63e02c24cc90"><div class="ttname"><a href="namespaceProGe.html#a44bce21a5a52c51740c77beaa2600f69aa662b0a2a46e540df7fb63e02c24cc90">ProGe::SignalGroupType::INSTRUCTION_LINE</a></div><div class="ttdeci">@ INSTRUCTION_LINE</div><div class="ttdoc">Signal group type for serial TTA instruction bus.</div></div>
<div class="ttc" id="anamespaceProGe_html_ac0b6066808e5a10695b8de77afc79266"><div class="ttname"><a href="namespaceProGe.html#ac0b6066808e5a10695b8de77afc79266">ProGe::SignalType</a></div><div class="ttdeci">SignalType</div><div class="ttdef"><b>Definition</b> <a href="SignalTypes_8hh_source.html#l00042">SignalTypes.hh:42</a></div></div>
<div class="ttc" id="anamespaceProGe_html_accb0bb321f881fc71904d29b610cd0ff"><div class="ttname"><a href="namespaceProGe.html#accb0bb321f881fc71904d29b610cd0ff">ProGe::HDL</a></div><div class="ttdeci">HDL</div><div class="ttdoc">HDLs supported by ProGe.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00040">ProGeTypes.hh:40</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
