<stg><name>dut</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="4">
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="2">
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="3">
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str33, [1 x i8]* @p_str34, [1 x i8]* @p_str35, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str36)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="64">
<![CDATA[
:5  %input = alloca [5184 x i1], align 16

]]></node>
<StgValue><ssdm name="input"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_3, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %i_3 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %4, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="3" op_0_bw="4">
<![CDATA[
:1  %tmp = trunc i4 %i to i3

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp, i5 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  %output_V = call fastcc i32 @dut_bnn_xcel([5184 x i1]* %input)

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %3 ]

]]></node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="6">
<![CDATA[
:1  %Hi_assign_cast2 = zext i6 %Hi_assign to i8

]]></node>
<StgValue><ssdm name="Hi_assign_cast2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="6">
<![CDATA[
:2  %Hi_assign_cast1 = zext i6 %Hi_assign to i32

]]></node>
<StgValue><ssdm name="Hi_assign_cast1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond = icmp eq i6 %Hi_assign, -32

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %j = add i6 %Hi_assign, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 %Hi_assign_cast1)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_3 = add i8 %Hi_assign_cast2, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_4 = zext i8 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr inbounds [5184 x i1]* %input, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:4  store i1 %tmp_11, i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="1">
<![CDATA[
:0  %output_V = call fastcc i32 @dut_bnn_xcel([5184 x i1]* %input)

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0">
<![CDATA[
:2  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="45" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="46" name="w_conv1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="threshold1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="threshold2_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="w_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="b_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="w_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="b_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_SpecInterface" to="empty" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="strm_out_V_V" to="empty" fromId="45" toId="5">
</dataflow>
<dataflow id="58" from="ap_fifo_str" to="empty" fromId="57" toId="5">
</dataflow>
<dataflow id="60" from="stg_59" to="empty" fromId="59" toId="5">
</dataflow>
<dataflow id="61" from="stg_59" to="empty" fromId="59" toId="5">
</dataflow>
<dataflow id="62" from="stg_59" to="empty" fromId="59" toId="5">
</dataflow>
<dataflow id="63" from="stg_59" to="empty" fromId="59" toId="5">
</dataflow>
<dataflow id="65" from="p_str37" to="empty" fromId="64" toId="5">
</dataflow>
<dataflow id="67" from="p_str38" to="empty" fromId="66" toId="5">
</dataflow>
<dataflow id="69" from="p_str39" to="empty" fromId="68" toId="5">
</dataflow>
<dataflow id="71" from="stg_70" to="empty" fromId="70" toId="5">
</dataflow>
<dataflow id="72" from="stg_70" to="empty" fromId="70" toId="5">
</dataflow>
<dataflow id="74" from="stg_73" to="empty" fromId="73" toId="5">
</dataflow>
<dataflow id="75" from="stg_73" to="empty" fromId="73" toId="5">
</dataflow>
<dataflow id="77" from="p_str40" to="empty" fromId="76" toId="5">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecInterface" to="empty_18" fromId="54" toId="6">
</dataflow>
<dataflow id="79" from="strm_in_V_V" to="empty_18" fromId="44" toId="6">
</dataflow>
<dataflow id="80" from="ap_fifo_str" to="empty_18" fromId="57" toId="6">
</dataflow>
<dataflow id="81" from="stg_59" to="empty_18" fromId="59" toId="6">
</dataflow>
<dataflow id="82" from="stg_59" to="empty_18" fromId="59" toId="6">
</dataflow>
<dataflow id="83" from="stg_59" to="empty_18" fromId="59" toId="6">
</dataflow>
<dataflow id="84" from="stg_59" to="empty_18" fromId="59" toId="6">
</dataflow>
<dataflow id="86" from="p_str33" to="empty_18" fromId="85" toId="6">
</dataflow>
<dataflow id="88" from="p_str34" to="empty_18" fromId="87" toId="6">
</dataflow>
<dataflow id="90" from="p_str35" to="empty_18" fromId="89" toId="6">
</dataflow>
<dataflow id="91" from="stg_70" to="empty_18" fromId="70" toId="6">
</dataflow>
<dataflow id="92" from="stg_70" to="empty_18" fromId="70" toId="6">
</dataflow>
<dataflow id="93" from="stg_73" to="empty_18" fromId="73" toId="6">
</dataflow>
<dataflow id="94" from="stg_73" to="empty_18" fromId="73" toId="6">
</dataflow>
<dataflow id="96" from="p_str36" to="empty_18" fromId="95" toId="6">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="97" toId="7">
</dataflow>
<dataflow id="99" from="strm_in_V_V" to="stg_7" fromId="44" toId="7">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="97" toId="8">
</dataflow>
<dataflow id="101" from="strm_out_V_V" to="stg_8" fromId="45" toId="8">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="102" toId="9">
</dataflow>
<dataflow id="105" from="dut_str" to="stg_9" fromId="104" toId="9">
</dataflow>
<dataflow id="107" from="stg_106" to="input" fromId="106" toId="10">
</dataflow>
<dataflow id="109" from="stg_108" to="i" fromId="108" toId="12">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="stg_11" to="i" fromId="11" toId="12">
</dataflow>
<dataflow id="111" from="i_3" to="i" fromId="15" toId="12">
<BackEdge/>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="stg_28" to="i" fromId="28" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="113" from="i" to="exitcond1" fromId="12" toId="13">
</dataflow>
<dataflow id="115" from="stg_114" to="exitcond1" fromId="114" toId="13">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="116" toId="14">
</dataflow>
<dataflow id="119" from="stg_118" to="empty_19" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="stg_118" to="empty_19" fromId="118" toId="14">
</dataflow>
<dataflow id="121" from="stg_118" to="empty_19" fromId="118" toId="14">
</dataflow>
<dataflow id="122" from="i" to="i_3" fromId="12" toId="15">
</dataflow>
<dataflow id="124" from="stg_123" to="i_3" fromId="123" toId="15">
</dataflow>
<dataflow id="125" from="exitcond1" to="stg_16" fromId="13" toId="16">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_2" fromId="126" toId="17">
</dataflow>
<dataflow id="128" from="strm_in_V_V" to="tmp_V_2" fromId="44" toId="17">
</dataflow>
<dataflow id="129" from="i" to="tmp" fromId="12" toId="18">
</dataflow>
<dataflow id="131" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_s" fromId="130" toId="19">
</dataflow>
<dataflow id="132" from="tmp" to="tmp_s" fromId="18" toId="19">
</dataflow>
<dataflow id="134" from="stg_133" to="tmp_s" fromId="133" toId="19">
</dataflow>
<dataflow id="136" from="dut_bnn_xcel" to="output_V" fromId="135" toId="21">
</dataflow>
<dataflow id="137" from="input" to="output_V" fromId="10" toId="21">
</dataflow>
<dataflow id="138" from="w_conv1" to="output_V" fromId="46" toId="21">
</dataflow>
<dataflow id="139" from="w_conv2" to="output_V" fromId="47" toId="21">
</dataflow>
<dataflow id="140" from="threshold1_V" to="output_V" fromId="48" toId="21">
</dataflow>
<dataflow id="141" from="threshold2_V" to="output_V" fromId="49" toId="21">
</dataflow>
<dataflow id="142" from="w_fc1" to="output_V" fromId="50" toId="21">
</dataflow>
<dataflow id="143" from="b_fc1" to="output_V" fromId="51" toId="21">
</dataflow>
<dataflow id="144" from="w_fc2" to="output_V" fromId="52" toId="21">
</dataflow>
<dataflow id="145" from="b_fc2" to="output_V" fromId="53" toId="21">
</dataflow>
<dataflow id="147" from="stg_146" to="Hi_assign" fromId="146" toId="22">
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="stg_20" to="Hi_assign" fromId="20" toId="22">
</dataflow>
<dataflow id="149" from="j" to="Hi_assign" fromId="27" toId="22">
<BackEdge/>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="stg_34" to="Hi_assign" fromId="34" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="151" from="Hi_assign" to="Hi_assign_cast2" fromId="22" toId="23">
</dataflow>
<dataflow id="152" from="Hi_assign" to="Hi_assign_cast1" fromId="22" toId="24">
</dataflow>
<dataflow id="153" from="Hi_assign" to="exitcond" fromId="22" toId="25">
</dataflow>
<dataflow id="155" from="stg_154" to="exitcond" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="116" toId="26">
</dataflow>
<dataflow id="158" from="stg_157" to="empty_20" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="stg_157" to="empty_20" fromId="157" toId="26">
</dataflow>
<dataflow id="160" from="stg_157" to="empty_20" fromId="157" toId="26">
</dataflow>
<dataflow id="161" from="Hi_assign" to="j" fromId="22" toId="27">
</dataflow>
<dataflow id="163" from="stg_162" to="j" fromId="162" toId="27">
</dataflow>
<dataflow id="164" from="exitcond" to="stg_28" fromId="25" toId="28">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_11" fromId="165" toId="29">
</dataflow>
<dataflow id="167" from="tmp_V_2" to="tmp_11" fromId="17" toId="29">
</dataflow>
<dataflow id="168" from="Hi_assign_cast1" to="tmp_11" fromId="24" toId="29">
</dataflow>
<dataflow id="169" from="Hi_assign_cast2" to="tmp_3" fromId="23" toId="30">
</dataflow>
<dataflow id="170" from="tmp_s" to="tmp_3" fromId="19" toId="30">
</dataflow>
<dataflow id="171" from="tmp_3" to="tmp_4" fromId="30" toId="31">
</dataflow>
<dataflow id="172" from="input" to="input_addr" fromId="10" toId="32">
</dataflow>
<dataflow id="174" from="stg_173" to="input_addr" fromId="173" toId="32">
</dataflow>
<dataflow id="175" from="tmp_4" to="input_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="176" from="tmp_11" to="stg_33" fromId="29" toId="33">
</dataflow>
<dataflow id="177" from="input_addr" to="stg_33" fromId="32" toId="33">
</dataflow>
<dataflow id="178" from="dut_bnn_xcel" to="output_V" fromId="135" toId="35">
</dataflow>
<dataflow id="179" from="input" to="output_V" fromId="10" toId="35">
</dataflow>
<dataflow id="180" from="w_conv1" to="output_V" fromId="46" toId="35">
</dataflow>
<dataflow id="181" from="w_conv2" to="output_V" fromId="47" toId="35">
</dataflow>
<dataflow id="182" from="threshold1_V" to="output_V" fromId="48" toId="35">
</dataflow>
<dataflow id="183" from="threshold2_V" to="output_V" fromId="49" toId="35">
</dataflow>
<dataflow id="184" from="w_fc1" to="output_V" fromId="50" toId="35">
</dataflow>
<dataflow id="185" from="b_fc1" to="output_V" fromId="51" toId="35">
</dataflow>
<dataflow id="186" from="w_fc2" to="output_V" fromId="52" toId="35">
</dataflow>
<dataflow id="187" from="b_fc2" to="output_V" fromId="53" toId="35">
</dataflow>
<dataflow id="189" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_36" fromId="188" toId="36">
</dataflow>
<dataflow id="190" from="strm_out_V_V" to="stg_36" fromId="45" toId="36">
</dataflow>
<dataflow id="191" from="output_V" to="stg_36" fromId="35" toId="36">
</dataflow>
<dataflow id="192" from="exitcond1" to="stg_2" fromId="13" toId="2">
</dataflow>
<dataflow id="193" from="exitcond" to="stg_3" fromId="25" toId="3">
</dataflow>
</dataflows>


</stg>
