// Seed: 4019720672
module module_0;
  assign id_1 = 1;
  module_2(
      id_1, id_1
  );
  assign id_1 = 1 && 1'b0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0();
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  module_3(
      id_3, id_3, id_1, id_1
  );
  wire id_4;
  wire id_5;
  assign id_3 = id_5;
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
