// Seed: 298176848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      .id_0(1), .id_1(id_1 - id_1)
  );
  assign id_4 = 1'b0 - 1;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
