{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394755050480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394755050480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 17:57:30 2014 " "Processing started: Thu Mar 13 17:57:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394755050480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394755050480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394755050480 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394755051213 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(49) " "Verilog HDL information at spi.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1394755051400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394755051400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394755051400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi " "Elaborating entity \"spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394755051478 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg spi.v(27) " "Verilog HDL Always Construct warning at spi.v(27): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "spi.v(45) " "Verilog HDL warning at spi.v(45): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 45 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\] spi.v(27) " "Inferred latch for \"data_reg\[0\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\] spi.v(27) " "Inferred latch for \"data_reg\[1\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\] spi.v(27) " "Inferred latch for \"data_reg\[2\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\] spi.v(27) " "Inferred latch for \"data_reg\[3\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\] spi.v(27) " "Inferred latch for \"data_reg\[4\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\] spi.v(27) " "Inferred latch for \"data_reg\[5\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\] spi.v(27) " "Inferred latch for \"data_reg\[6\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\] spi.v(27) " "Inferred latch for \"data_reg\[7\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\] spi.v(27) " "Inferred latch for \"data_reg\[8\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\] spi.v(27) " "Inferred latch for \"data_reg\[9\]\" at spi.v(27)" {  } { { "spi.v" "" { Text "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/spi.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394755051494 "|spi"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1394755053990 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/output_files/spi.map.smsg " "Generated suppressed messages file Z:/Users/austinglaser/src/ecen3000/labs/lab6/spi/output_files/spi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1394755054520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1394755054817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394755054817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394755054941 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394755054941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394755054941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394755054941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394755054988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 17:57:34 2014 " "Processing ended: Thu Mar 13 17:57:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394755054988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394755054988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394755054988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394755054988 ""}
