#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 16 09:47:27 2020
# Process ID: 19628
# Current directory: C:/Users/masao/Desktop/Assignment_1
# Command line: vivado.exe -mode tcl -source benchtest/run_simulation.tcl ./Assignment_1.xpr
# Log file: C:/Users/masao/Desktop/Assignment_1/vivado.log
# Journal file: C:/Users/masao/Desktop/Assignment_1\vivado.jou
#-----------------------------------------------------------
open_project ./Assignment_1.xpr
Scanning sources...
Finished scanning sources
source benchtest/run_simulation.tcl
# update_compile_order -fileset sources_1
# set simulations [get_fileset $env(SIMULATION)]
# if { [llength simulations] != 0} {
# 	foreach sim $simulations {
#                 update_compile_order -fileset $sim
#                 launch_simulation -simset $sim
#                 # make simulation complete
#                 run all
# 	}
# }
INFO: [Vivado 12-5682] Launching behavioral simulation iexit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 16:48:06 2020...

INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/masao/Desktop/Assignment_1/Assignment_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/masao/Desktop/Assignment_1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/masao/Desktop/Assignment_1/Assignment_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/masao/Desktop/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21053131875a4b90af7c137fbcce6bde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mips.v" Line 23. Module mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/controller.sv" Line 23. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/maindec.sv" Line 23. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/aludec.sv" Line 23. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/datapath.sv" Line 23. Module datapath has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mux2.sv" Line 23. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mux2.sv" Line 23. Module mux2(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/isjr.sv" Line 23. Module isjr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mux2.sv" Line 23. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/flopr.sv" Line 23. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/adder.sv" Line 23. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/sl2.sv" Line 23. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/adder.sv" Line 23. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mux2.sv" Line 23. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mux2.sv" Line 23. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/shifter.sv" Line 23. Module shifter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/regfile.sv" Line 23. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mux2.sv" Line 23. Module mux2(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mux2.sv" Line 23. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/signext.sv" Line 23. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/mux2.sv" Line 23. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/alu.sv" Line 23. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/imem.sv" Line 23. Module imem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/dmem.sv" Line 23. Module dmem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/masao/Desktop/Assignment_1/Assignment_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.isjr
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/Assignment_1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/Assignment_1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/Assignment_1/benchtest/cpu_tb.sv" Line 108. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/Assignment_1/benchtest/cpu_tb.sv" Line 118. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/Assignment_1/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/masao/Desktop/Assignment_1/Assignment_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
## current_wave_config
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
========== Test: ad hoc ==========
WARNING: file C:/Users/masao/Desktop/Assignment_1/benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
         19 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 257.613 ; gain = 0.000
FAILURE: Testbench Failed to finish before ddl!
$finish called at time : 10 ms : File "C:/Users/masao/Desktop/Assignment_1/benchtest/cpu_tb.sv" Line 93
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 09:47:44 2020...
