// Seed: 3346198930
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    output tri id_4
);
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    input uwire id_3,
    input wor _id_4,
    output tri0 id_5,
    input tri id_6,
    output wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    input uwire id_12,
    input wor id_13,
    input supply0 id_14,
    input supply0 id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri id_18,
    input tri id_19,
    output supply0 id_20,
    output tri id_21,
    output wor id_22,
    output wand id_23,
    input supply1 id_24,
    input tri0 id_25,
    input wire id_26,
    output tri id_27
);
  wire id_29;
  module_0 modCall_1 (
      id_22,
      id_25,
      id_23,
      id_1,
      id_5
  );
  assign modCall_1.id_1 = 0;
  logic [7:0] id_30;
  wire id_31;
  ;
  assign id_30[id_4] = -id_15;
  assign id_7 = -1;
endmodule
