0.6
2018.2
Jun 14 2018
20:41:02
F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.sim/sim_1/synth/func/xsim/ddu_sim_func_synth.v,1558598771,verilog,,F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sim_1/new/ddu_sim.v,,ALU;ALU_control;DDU;RF;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;control_unit;cpu;dist_mem_gen_0;dist_mem_gen_0_dist_mem_gen_v8_0_12;dist_mem_gen_0_dist_mem_gen_v8_0_12_synth;dist_mem_gen_0_dpram;glbl;seg,,,../../../../../MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/COD/lab5/MUL_MIPS_CPU/MUL_MIPS_CPU.srcs/sim_1/new/ddu_sim.v,1558598665,verilog,,,,ddu_sim,,,../../../../../MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
