// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bin_dense_wrapper,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.299500,HLS_SYN_LAT=5055,HLS_SYN_TPT=none,HLS_SYN_MEM=34,HLS_SYN_DSP=2,HLS_SYN_FF=982,HLS_SYN_LUT=4728,HLS_VERSION=2018_2}" *)

module bin_dense_wrapper (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_V,
        Input_1_V_V_ap_vld,
        Input_1_V_V_ap_ack,
        Input_2_V_V,
        Input_2_V_V_ap_vld,
        Input_2_V_V_ap_ack,
        Output_1_V_V,
        Output_1_V_V_ap_vld,
        Output_1_V_V_ap_ack
);

parameter    ap_ST_fsm_state1 = 73'd1;
parameter    ap_ST_fsm_state2 = 73'd2;
parameter    ap_ST_fsm_state3 = 73'd4;
parameter    ap_ST_fsm_state4 = 73'd8;
parameter    ap_ST_fsm_state5 = 73'd16;
parameter    ap_ST_fsm_state6 = 73'd32;
parameter    ap_ST_fsm_state7 = 73'd64;
parameter    ap_ST_fsm_state8 = 73'd128;
parameter    ap_ST_fsm_state9 = 73'd256;
parameter    ap_ST_fsm_state10 = 73'd512;
parameter    ap_ST_fsm_state11 = 73'd1024;
parameter    ap_ST_fsm_state12 = 73'd2048;
parameter    ap_ST_fsm_state13 = 73'd4096;
parameter    ap_ST_fsm_state14 = 73'd8192;
parameter    ap_ST_fsm_state15 = 73'd16384;
parameter    ap_ST_fsm_state16 = 73'd32768;
parameter    ap_ST_fsm_state17 = 73'd65536;
parameter    ap_ST_fsm_state18 = 73'd131072;
parameter    ap_ST_fsm_state19 = 73'd262144;
parameter    ap_ST_fsm_state20 = 73'd524288;
parameter    ap_ST_fsm_state21 = 73'd1048576;
parameter    ap_ST_fsm_state22 = 73'd2097152;
parameter    ap_ST_fsm_state23 = 73'd4194304;
parameter    ap_ST_fsm_state24 = 73'd8388608;
parameter    ap_ST_fsm_state25 = 73'd16777216;
parameter    ap_ST_fsm_state26 = 73'd33554432;
parameter    ap_ST_fsm_state27 = 73'd67108864;
parameter    ap_ST_fsm_state28 = 73'd134217728;
parameter    ap_ST_fsm_state29 = 73'd268435456;
parameter    ap_ST_fsm_state30 = 73'd536870912;
parameter    ap_ST_fsm_state31 = 73'd1073741824;
parameter    ap_ST_fsm_state32 = 73'd2147483648;
parameter    ap_ST_fsm_state33 = 73'd4294967296;
parameter    ap_ST_fsm_state34 = 73'd8589934592;
parameter    ap_ST_fsm_state35 = 73'd17179869184;
parameter    ap_ST_fsm_state36 = 73'd34359738368;
parameter    ap_ST_fsm_state37 = 73'd68719476736;
parameter    ap_ST_fsm_state38 = 73'd137438953472;
parameter    ap_ST_fsm_state39 = 73'd274877906944;
parameter    ap_ST_fsm_state40 = 73'd549755813888;
parameter    ap_ST_fsm_state41 = 73'd1099511627776;
parameter    ap_ST_fsm_state42 = 73'd2199023255552;
parameter    ap_ST_fsm_state43 = 73'd4398046511104;
parameter    ap_ST_fsm_state44 = 73'd8796093022208;
parameter    ap_ST_fsm_state45 = 73'd17592186044416;
parameter    ap_ST_fsm_state46 = 73'd35184372088832;
parameter    ap_ST_fsm_state47 = 73'd70368744177664;
parameter    ap_ST_fsm_state48 = 73'd140737488355328;
parameter    ap_ST_fsm_state49 = 73'd281474976710656;
parameter    ap_ST_fsm_state50 = 73'd562949953421312;
parameter    ap_ST_fsm_state51 = 73'd1125899906842624;
parameter    ap_ST_fsm_state52 = 73'd2251799813685248;
parameter    ap_ST_fsm_state53 = 73'd4503599627370496;
parameter    ap_ST_fsm_state54 = 73'd9007199254740992;
parameter    ap_ST_fsm_state55 = 73'd18014398509481984;
parameter    ap_ST_fsm_state56 = 73'd36028797018963968;
parameter    ap_ST_fsm_state57 = 73'd72057594037927936;
parameter    ap_ST_fsm_state58 = 73'd144115188075855872;
parameter    ap_ST_fsm_state59 = 73'd288230376151711744;
parameter    ap_ST_fsm_state60 = 73'd576460752303423488;
parameter    ap_ST_fsm_state61 = 73'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 73'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 73'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 73'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 73'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 73'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 73'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 73'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 73'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 73'd590295810358705651712;
parameter    ap_ST_fsm_pp2_stage0 = 73'd1180591620717411303424;
parameter    ap_ST_fsm_pp2_stage1 = 73'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 73'd4722366482869645213696;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] Input_1_V_V;
input   Input_1_V_V_ap_vld;
output   Input_1_V_V_ap_ack;
input  [63:0] Input_2_V_V;
input   Input_2_V_V_ap_vld;
output   Input_2_V_V_ap_ack;
output  [127:0] Output_1_V_V;
output   Output_1_V_V_ap_vld;
input   Output_1_V_V_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_V_V_ap_ack;
reg Input_2_V_V_ap_ack;
reg[127:0] Output_1_V_V;
reg Output_1_V_V_ap_vld;

(* fsm_encoding = "none" *) reg   [72:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] bin_dense_cnt;
reg   [5:0] dmem_V_0_0_address0;
reg    dmem_V_0_0_ce0;
reg    dmem_V_0_0_we0;
reg   [63:0] dmem_V_0_0_d0;
wire   [63:0] dmem_V_0_0_q0;
reg   [5:0] dmem_V_0_1_address0;
reg    dmem_V_0_1_ce0;
reg    dmem_V_0_1_we0;
reg   [63:0] dmem_V_0_1_d0;
wire   [63:0] dmem_V_0_1_q0;
reg   [5:0] dmem_V_1_0_address0;
reg    dmem_V_1_0_ce0;
reg    dmem_V_1_0_we0;
reg   [63:0] dmem_V_1_0_d0;
wire   [63:0] dmem_V_1_0_q0;
reg   [5:0] dmem_V_1_1_address0;
reg    dmem_V_1_1_ce0;
reg    dmem_V_1_1_we0;
reg   [63:0] dmem_V_1_1_d0;
wire   [63:0] dmem_V_1_1_q0;
reg    Input_1_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond_flatten_fu_1120_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_4_fu_1176_p2;
reg    Input_2_V_V_blk_n;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state5;
wire   [0:0] exitcond_flatten8_fu_1203_p2;
reg    Output_1_V_V_blk_n;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] exitcond_flatten1_reg_1431;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [7:0] indvar_flatten1_reg_1066;
reg   [1:0] j5_reg_1077;
reg   [6:0] k6_reg_1088;
wire   [12:0] indvar_flatten_next_fu_1126_p2;
reg    ap_block_state2;
wire   [1:0] wt_mem_i_t_mid2_v_fu_1152_p3;
wire   [11:0] wt_mem_j_1_fu_1170_p2;
reg    ap_block_state4;
wire   [6:0] kh_i_1_fu_1182_p2;
reg   [7:0] bin_dense_cnt_load_reg_1386;
wire   [0:0] tmp_6_fu_1197_p2;
wire   [2:0] indvar_flatten_next7_fu_1209_p2;
reg   [2:0] indvar_flatten_next7_reg_1399;
reg    ap_block_state5;
wire   [1:0] j_mid2_fu_1221_p3;
reg   [1:0] j_mid2_reg_1404;
wire   [1:0] i_t_mid2_v_fu_1235_p3;
reg   [1:0] i_t_mid2_v_reg_1409;
wire   [0:0] tmp_12_fu_1243_p1;
reg   [0:0] tmp_12_reg_1414;
wire   [0:0] tmp_13_fu_1247_p1;
reg   [0:0] tmp_13_reg_1418;
wire   [1:0] j_1_fu_1251_p2;
wire   [0:0] tmp_9_fu_1256_p2;
wire    ap_CS_fsm_state70;
wire    grp_bin_dense_fu_1099_ap_idle;
wire    grp_bin_dense_fu_1099_ap_ready;
wire    grp_bin_dense_fu_1099_ap_done;
wire   [0:0] exitcond_flatten1_fu_1261_p2;
wire    ap_block_state71_pp2_stage0_iter0;
wire    ap_block_state73_pp2_stage0_iter1;
reg    ap_sig_ioackin_Output_1_V_V_ap_ack;
reg    ap_block_state73_io;
reg    ap_block_pp2_stage0_11001;
wire   [7:0] indvar_flatten_next1_fu_1267_p2;
reg   [7:0] indvar_flatten_next1_reg_1435;
wire   [6:0] k6_mid2_fu_1279_p3;
reg   [6:0] k6_mid2_reg_1440;
wire   [1:0] j5_t_mid2_v_fu_1293_p3;
reg   [1:0] j5_t_mid2_v_reg_1446;
wire   [0:0] tmp_14_fu_1301_p1;
reg   [0:0] tmp_14_reg_1451;
wire    ap_block_state72_pp2_stage1_iter0;
reg    ap_block_state72_io;
reg    ap_block_pp2_stage1_11001;
wire   [6:0] k_fu_1310_p2;
reg   [6:0] k_reg_1466;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state71;
reg    ap_block_pp2_stage1_subdone;
reg   [11:0] wt_mem_0_V_address0;
reg    wt_mem_0_V_ce0;
reg    wt_mem_0_V_we0;
wire   [63:0] wt_mem_0_V_q0;
reg   [11:0] wt_mem_1_V_address0;
reg    wt_mem_1_V_ce0;
reg    wt_mem_1_V_we0;
wire   [63:0] wt_mem_1_V_q0;
reg   [5:0] kh_mem_V_address0;
reg    kh_mem_V_ce0;
reg    kh_mem_V_we0;
wire   [63:0] kh_mem_V_q0;
wire    grp_bin_dense_fu_1099_ap_start;
wire   [11:0] grp_bin_dense_fu_1099_wt_mem_0_V_address0;
wire    grp_bin_dense_fu_1099_wt_mem_0_V_ce0;
wire   [11:0] grp_bin_dense_fu_1099_wt_mem_1_V_address0;
wire    grp_bin_dense_fu_1099_wt_mem_1_V_ce0;
wire   [5:0] grp_bin_dense_fu_1099_kh_mem_V_address0;
wire    grp_bin_dense_fu_1099_kh_mem_V_ce0;
wire   [5:0] grp_bin_dense_fu_1099_dmem_0_0_V_address0;
wire    grp_bin_dense_fu_1099_dmem_0_0_V_ce0;
wire    grp_bin_dense_fu_1099_dmem_0_0_V_we0;
wire   [63:0] grp_bin_dense_fu_1099_dmem_0_0_V_d0;
wire   [5:0] grp_bin_dense_fu_1099_dmem_0_1_V_address0;
wire    grp_bin_dense_fu_1099_dmem_0_1_V_ce0;
wire    grp_bin_dense_fu_1099_dmem_0_1_V_we0;
wire   [63:0] grp_bin_dense_fu_1099_dmem_0_1_V_d0;
wire   [5:0] grp_bin_dense_fu_1099_dmem_1_0_V_address0;
wire    grp_bin_dense_fu_1099_dmem_1_0_V_ce0;
wire    grp_bin_dense_fu_1099_dmem_1_0_V_we0;
wire   [63:0] grp_bin_dense_fu_1099_dmem_1_0_V_d0;
wire   [5:0] grp_bin_dense_fu_1099_dmem_1_1_V_address0;
wire    grp_bin_dense_fu_1099_dmem_1_1_V_ce0;
wire    grp_bin_dense_fu_1099_dmem_1_1_V_we0;
wire   [63:0] grp_bin_dense_fu_1099_dmem_1_1_V_d0;
reg   [12:0] indvar_flatten_reg_989;
reg   [1:0] wt_mem_i_reg_1000;
reg   [11:0] wt_mem_j_reg_1011;
reg   [6:0] kh_i_reg_1022;
wire    ap_CS_fsm_state3;
reg   [2:0] indvar_flatten6_reg_1033;
reg   [1:0] i_reg_1044;
reg   [1:0] j_reg_1055;
reg   [7:0] ap_phi_mux_indvar_flatten1_phi_fu_1070_p4;
reg   [1:0] ap_phi_mux_j5_phi_fu_1081_p4;
reg   [6:0] ap_phi_mux_k6_phi_fu_1092_p4;
reg    grp_bin_dense_fu_1099_ap_start_reg;
wire    ap_CS_fsm_state69;
wire   [63:0] tmp_s_fu_1164_p1;
wire   [63:0] tmp_7_fu_1188_p1;
wire   [63:0] tmp_10_fu_1305_p1;
wire   [7:0] p_s_fu_1342_p3;
wire    ap_CS_fsm_state74;
wire    ap_block_pp2_stage1_01001;
wire   [127:0] p_Result_s_fu_1322_p3;
wire    ap_block_pp2_stage0_01001;
reg    ap_reg_ioackin_Output_1_V_V_ap_ack;
wire   [0:0] tmp_11_fu_1160_p1;
wire   [0:0] tmp_5_fu_1132_p2;
wire   [1:0] wt_mem_i_s_fu_1146_p2;
wire   [11:0] wt_mem_j_mid2_fu_1138_p3;
wire   [0:0] exitcond_fu_1215_p2;
wire   [1:0] i_s_fu_1229_p2;
wire   [0:0] exitcond1_fu_1273_p2;
wire   [1:0] j_s_fu_1287_p2;
wire   [63:0] dmem_V_load_phi_fu_1315_p3;
wire   [7:0] tmp_1_fu_1331_p2;
wire   [0:0] tmp_3_fu_1336_p2;
reg   [72:0] ap_NS_fsm;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_978;
reg    ap_condition_984;

// power-on initialization
initial begin
#0 ap_CS_fsm = 73'd1;
#0 bin_dense_cnt = 8'd0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 grp_bin_dense_fu_1099_ap_start_reg = 1'b0;
#0 ap_reg_ioackin_Output_1_V_V_ap_ack = 1'b0;
end

bin_dense_wrapperdEe #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dmem_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_V_0_0_address0),
    .ce0(dmem_V_0_0_ce0),
    .we0(dmem_V_0_0_we0),
    .d0(dmem_V_0_0_d0),
    .q0(dmem_V_0_0_q0)
);

bin_dense_wrapperdEe #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dmem_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_V_0_1_address0),
    .ce0(dmem_V_0_1_ce0),
    .we0(dmem_V_0_1_we0),
    .d0(dmem_V_0_1_d0),
    .q0(dmem_V_0_1_q0)
);

bin_dense_wrapperdEe #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dmem_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_V_1_0_address0),
    .ce0(dmem_V_1_0_ce0),
    .we0(dmem_V_1_0_we0),
    .d0(dmem_V_1_0_d0),
    .q0(dmem_V_1_0_q0)
);

bin_dense_wrapperdEe #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dmem_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_V_1_1_address0),
    .ce0(dmem_V_1_1_ce0),
    .we0(dmem_V_1_1_we0),
    .d0(dmem_V_1_1_d0),
    .q0(dmem_V_1_1_q0)
);

bin_dense_wrapperhbi #(
    .DataWidth( 64 ),
    .AddressRange( 2341 ),
    .AddressWidth( 12 ))
wt_mem_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wt_mem_0_V_address0),
    .ce0(wt_mem_0_V_ce0),
    .we0(wt_mem_0_V_we0),
    .d0(Input_1_V_V),
    .q0(wt_mem_0_V_q0)
);

bin_dense_wrapperhbi #(
    .DataWidth( 64 ),
    .AddressRange( 2341 ),
    .AddressWidth( 12 ))
wt_mem_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wt_mem_1_V_address0),
    .ce0(wt_mem_1_V_ce0),
    .we0(wt_mem_1_V_we0),
    .d0(Input_1_V_V),
    .q0(wt_mem_1_V_q0)
);

bin_dense_wrapperjbC #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
kh_mem_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kh_mem_V_address0),
    .ce0(kh_mem_V_ce0),
    .we0(kh_mem_V_we0),
    .d0(Input_1_V_V),
    .q0(kh_mem_V_q0)
);

bin_dense grp_bin_dense_fu_1099(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_dense_fu_1099_ap_start),
    .ap_done(grp_bin_dense_fu_1099_ap_done),
    .ap_idle(grp_bin_dense_fu_1099_ap_idle),
    .ap_ready(grp_bin_dense_fu_1099_ap_ready),
    .wt_mem_0_V_address0(grp_bin_dense_fu_1099_wt_mem_0_V_address0),
    .wt_mem_0_V_ce0(grp_bin_dense_fu_1099_wt_mem_0_V_ce0),
    .wt_mem_0_V_q0(wt_mem_0_V_q0),
    .wt_mem_1_V_address0(grp_bin_dense_fu_1099_wt_mem_1_V_address0),
    .wt_mem_1_V_ce0(grp_bin_dense_fu_1099_wt_mem_1_V_ce0),
    .wt_mem_1_V_q0(wt_mem_1_V_q0),
    .kh_mem_V_address0(grp_bin_dense_fu_1099_kh_mem_V_address0),
    .kh_mem_V_ce0(grp_bin_dense_fu_1099_kh_mem_V_ce0),
    .kh_mem_V_q0(kh_mem_V_q0),
    .dmem_0_0_V_address0(grp_bin_dense_fu_1099_dmem_0_0_V_address0),
    .dmem_0_0_V_ce0(grp_bin_dense_fu_1099_dmem_0_0_V_ce0),
    .dmem_0_0_V_we0(grp_bin_dense_fu_1099_dmem_0_0_V_we0),
    .dmem_0_0_V_d0(grp_bin_dense_fu_1099_dmem_0_0_V_d0),
    .dmem_0_0_V_q0(dmem_V_0_0_q0),
    .dmem_0_1_V_address0(grp_bin_dense_fu_1099_dmem_0_1_V_address0),
    .dmem_0_1_V_ce0(grp_bin_dense_fu_1099_dmem_0_1_V_ce0),
    .dmem_0_1_V_we0(grp_bin_dense_fu_1099_dmem_0_1_V_we0),
    .dmem_0_1_V_d0(grp_bin_dense_fu_1099_dmem_0_1_V_d0),
    .dmem_0_1_V_q0(dmem_V_0_1_q0),
    .dmem_1_0_V_address0(grp_bin_dense_fu_1099_dmem_1_0_V_address0),
    .dmem_1_0_V_ce0(grp_bin_dense_fu_1099_dmem_1_0_V_ce0),
    .dmem_1_0_V_we0(grp_bin_dense_fu_1099_dmem_1_0_V_we0),
    .dmem_1_0_V_d0(grp_bin_dense_fu_1099_dmem_1_0_V_d0),
    .dmem_1_0_V_q0(dmem_V_1_0_q0),
    .dmem_1_1_V_address0(grp_bin_dense_fu_1099_dmem_1_1_V_address0),
    .dmem_1_1_V_ce0(grp_bin_dense_fu_1099_dmem_1_1_V_ce0),
    .dmem_1_1_V_we0(grp_bin_dense_fu_1099_dmem_1_1_V_we0),
    .dmem_1_1_V_d0(grp_bin_dense_fu_1099_dmem_1_1_V_d0),
    .dmem_1_1_V_q0(dmem_V_1_1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state71) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((grp_bin_dense_fu_1099_ap_done == 1'b1) & (tmp_9_fu_1256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state71) & (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_CS_fsm_pp2_stage1))))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state71);
        end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((grp_bin_dense_fu_1099_ap_done == 1'b1) & (tmp_9_fu_1256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond_flatten1_reg_1431 == 1'd0)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
        end else if ((((1'b0 == ap_block_pp2_stage0_01001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == Output_1_V_V_ap_ack) & (exitcond_flatten1_reg_1431 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1_01001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == Output_1_V_V_ap_ack) & (exitcond_flatten1_reg_1431 == 1'd0)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_dense_fu_1099_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state69)) begin
            grp_bin_dense_fu_1099_ap_start_reg <= 1'b1;
        end else if ((grp_bin_dense_fu_1099_ap_ready == 1'b1)) begin
            grp_bin_dense_fu_1099_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (tmp_6_fu_1197_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd1))) begin
        i_reg_1044 <= 2'd0;
    end else if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68))) begin
        i_reg_1044 <= i_t_mid2_v_reg_1409;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bin_dense_fu_1099_ap_done == 1'b1) & (tmp_9_fu_1256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        indvar_flatten1_reg_1066 <= 8'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0))) begin
        indvar_flatten1_reg_1066 <= indvar_flatten_next1_reg_1435;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (tmp_6_fu_1197_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd1))) begin
        indvar_flatten6_reg_1033 <= 3'd0;
    end else if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68))) begin
        indvar_flatten6_reg_1033 <= indvar_flatten_next7_reg_1399;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond_flatten_fu_1120_p2 == 1'd0))) begin
        indvar_flatten_reg_989 <= indvar_flatten_next_fu_1126_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_989 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bin_dense_fu_1099_ap_done == 1'b1) & (tmp_9_fu_1256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        j5_reg_1077 <= 2'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0))) begin
        j5_reg_1077 <= j5_t_mid2_v_reg_1446;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (tmp_6_fu_1197_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd1))) begin
        j_reg_1055 <= 2'd0;
    end else if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68))) begin
        j_reg_1055 <= j_1_fu_1251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_bin_dense_fu_1099_ap_done == 1'b1) & (tmp_9_fu_1256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        k6_reg_1088 <= 7'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0))) begin
        k6_reg_1088 <= k_reg_1466;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kh_i_reg_1022 <= 7'd0;
    end else if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd0))) begin
        kh_i_reg_1022 <= kh_i_1_fu_1182_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond_flatten_fu_1120_p2 == 1'd0))) begin
        wt_mem_i_reg_1000 <= wt_mem_i_t_mid2_v_fu_1152_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wt_mem_i_reg_1000 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond_flatten_fu_1120_p2 == 1'd0))) begin
        wt_mem_j_reg_1011 <= wt_mem_j_1_fu_1170_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wt_mem_j_reg_1011 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        bin_dense_cnt <= p_s_fu_1342_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd1))) begin
        bin_dense_cnt_load_reg_1386 <= bin_dense_cnt;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond_flatten1_reg_1431 <= exitcond_flatten1_fu_1261_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (exitcond_flatten8_fu_1203_p2 == 1'd0))) begin
        i_t_mid2_v_reg_1409 <= i_t_mid2_v_fu_1235_p3;
        j_mid2_reg_1404 <= j_mid2_fu_1221_p3;
        tmp_12_reg_1414 <= tmp_12_fu_1243_p1;
        tmp_13_reg_1418 <= tmp_13_fu_1247_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        indvar_flatten_next1_reg_1435 <= indvar_flatten_next1_fu_1267_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5))) begin
        indvar_flatten_next7_reg_1399 <= indvar_flatten_next7_fu_1209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond_flatten1_fu_1261_p2 == 1'd0))) begin
        j5_t_mid2_v_reg_1446 <= j5_t_mid2_v_fu_1293_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_fu_1261_p2 == 1'd0))) begin
        k6_mid2_reg_1440 <= k6_mid2_fu_1279_p3;
        tmp_14_reg_1451 <= tmp_14_fu_1301_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond_flatten1_reg_1431 == 1'd0))) begin
        k_reg_1466 <= k_fu_1310_p2;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd0)) | (~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond_flatten_fu_1120_p2 == 1'd0)))) begin
        Input_1_V_V_ap_ack = 1'b1;
    end else begin
        Input_1_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state2) & (exitcond_flatten_fu_1120_p2 == 1'd0)))) begin
        Input_1_V_V_blk_n = Input_1_V_V_ap_vld;
    end else begin
        Input_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state66)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state65)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state64)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state63)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state62)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state61)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state60)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state59)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state58)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state57)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state56)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state55)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state54)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state53)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state52)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state50)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state49)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state48)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state47)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state46)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state45)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state44)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state42)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state41)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state39)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6)))) begin
        Input_2_V_V_ap_ack = 1'b1;
    end else begin
        Input_2_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state5) & (exitcond_flatten8_fu_1203_p2 == 1'd0)))) begin
        Input_2_V_V_blk_n = Input_2_V_V_ap_vld;
    end else begin
        Input_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_flatten1_reg_1431 == 1'd0)) begin
        if ((1'b1 == ap_condition_984)) begin
            Output_1_V_V = p_Result_s_fu_1322_p3;
        end else if ((1'b1 == ap_condition_978)) begin
            Output_1_V_V = 128'd16384;
        end else begin
            Output_1_V_V = 'bx;
        end
    end else begin
        Output_1_V_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_01001) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1_01001) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond_flatten1_reg_1431 == 1'd0)))) begin
        Output_1_V_V_ap_vld = 1'b1;
    end else begin
        Output_1_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0)) | ((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond_flatten1_reg_1431 == 1'd0)))) begin
        Output_1_V_V_blk_n = Output_1_V_V_ap_ack;
    end else begin
        Output_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_flatten1_fu_1261_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state71 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state71 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0))) begin
        ap_phi_mux_indvar_flatten1_phi_fu_1070_p4 = indvar_flatten_next1_reg_1435;
    end else begin
        ap_phi_mux_indvar_flatten1_phi_fu_1070_p4 = indvar_flatten1_reg_1066;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0))) begin
        ap_phi_mux_j5_phi_fu_1081_p4 = j5_t_mid2_v_reg_1446;
    end else begin
        ap_phi_mux_j5_phi_fu_1081_p4 = j5_reg_1077;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond_flatten1_reg_1431 == 1'd0))) begin
        ap_phi_mux_k6_phi_fu_1092_p4 = k_reg_1466;
    end else begin
        ap_phi_mux_k6_phi_fu_1092_p4 = k6_reg_1088;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = Output_1_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        dmem_V_0_0_address0 = tmp_10_fu_1305_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        dmem_V_0_0_address0 = 6'd63;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        dmem_V_0_0_address0 = 6'd62;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        dmem_V_0_0_address0 = 6'd61;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        dmem_V_0_0_address0 = 6'd60;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        dmem_V_0_0_address0 = 6'd59;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        dmem_V_0_0_address0 = 6'd58;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        dmem_V_0_0_address0 = 6'd57;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        dmem_V_0_0_address0 = 6'd56;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dmem_V_0_0_address0 = 6'd55;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        dmem_V_0_0_address0 = 6'd54;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        dmem_V_0_0_address0 = 6'd53;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        dmem_V_0_0_address0 = 6'd52;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        dmem_V_0_0_address0 = 6'd51;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        dmem_V_0_0_address0 = 6'd50;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        dmem_V_0_0_address0 = 6'd49;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dmem_V_0_0_address0 = 6'd48;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        dmem_V_0_0_address0 = 6'd47;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dmem_V_0_0_address0 = 6'd46;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dmem_V_0_0_address0 = 6'd45;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        dmem_V_0_0_address0 = 6'd44;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        dmem_V_0_0_address0 = 6'd43;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        dmem_V_0_0_address0 = 6'd42;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        dmem_V_0_0_address0 = 6'd41;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dmem_V_0_0_address0 = 6'd40;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        dmem_V_0_0_address0 = 6'd39;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        dmem_V_0_0_address0 = 6'd38;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dmem_V_0_0_address0 = 6'd37;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dmem_V_0_0_address0 = 6'd36;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        dmem_V_0_0_address0 = 6'd35;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_0_address0 = 6'd34;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dmem_V_0_0_address0 = 6'd33;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dmem_V_0_0_address0 = 6'd32;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dmem_V_0_0_address0 = 6'd31;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dmem_V_0_0_address0 = 6'd30;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dmem_V_0_0_address0 = 6'd29;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        dmem_V_0_0_address0 = 6'd28;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dmem_V_0_0_address0 = 6'd27;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dmem_V_0_0_address0 = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        dmem_V_0_0_address0 = 6'd25;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dmem_V_0_0_address0 = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dmem_V_0_0_address0 = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        dmem_V_0_0_address0 = 6'd22;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        dmem_V_0_0_address0 = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        dmem_V_0_0_address0 = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        dmem_V_0_0_address0 = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dmem_V_0_0_address0 = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dmem_V_0_0_address0 = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dmem_V_0_0_address0 = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dmem_V_0_0_address0 = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dmem_V_0_0_address0 = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dmem_V_0_0_address0 = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dmem_V_0_0_address0 = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dmem_V_0_0_address0 = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        dmem_V_0_0_address0 = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_0_address0 = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dmem_V_0_0_address0 = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_V_0_0_address0 = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dmem_V_0_0_address0 = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dmem_V_0_0_address0 = 6'd5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dmem_V_0_0_address0 = 6'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dmem_V_0_0_address0 = 6'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dmem_V_0_0_address0 = 6'd2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dmem_V_0_0_address0 = 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dmem_V_0_0_address0 = 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_0_0_address0 = grp_bin_dense_fu_1099_dmem_0_0_V_address0;
    end else begin
        dmem_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state66)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state65)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state64)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state63)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state62)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state61)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state60)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state59)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state58)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state57)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state56)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state55)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state54)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state53)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state52)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state50)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state49)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state48)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state47)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state46)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state45)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state44)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state42)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state41)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state39)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6)))) begin
        dmem_V_0_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_0_0_ce0 = grp_bin_dense_fu_1099_dmem_0_0_V_ce0;
    end else begin
        dmem_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        dmem_V_0_0_d0 = Input_2_V_V;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_0_0_d0 = grp_bin_dense_fu_1099_dmem_0_0_V_d0;
    end else begin
        dmem_V_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_fu_1247_p1 == 1'd0) & (tmp_12_fu_1243_p1 == 1'd0) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state67) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state66) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state65) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state64) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state63) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state62) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state61) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state60) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state59) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state58) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state57) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state56) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state55) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state54) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state53) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state52) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state51) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state50) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state49) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state48) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state47) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state46) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state45) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state44) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state43) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state42) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state41) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state40) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state39) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state38) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state37) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state36) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state35) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state34) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state33) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state32) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state31) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state30) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state29) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state28) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state27) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state26) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state25) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state24) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state23) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state22) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state21) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state20) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state19) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state18) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state17) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state16) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state15) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state14) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state13) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state12) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state11) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state10) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state9) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6) & (tmp_13_reg_1418 == 1'd0) & (tmp_12_reg_1414 == 1'd0)))) begin
        dmem_V_0_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_0_0_we0 = grp_bin_dense_fu_1099_dmem_0_0_V_we0;
    end else begin
        dmem_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        dmem_V_0_1_address0 = tmp_10_fu_1305_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        dmem_V_0_1_address0 = 6'd63;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        dmem_V_0_1_address0 = 6'd62;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        dmem_V_0_1_address0 = 6'd61;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        dmem_V_0_1_address0 = 6'd60;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        dmem_V_0_1_address0 = 6'd59;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        dmem_V_0_1_address0 = 6'd58;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        dmem_V_0_1_address0 = 6'd57;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        dmem_V_0_1_address0 = 6'd56;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dmem_V_0_1_address0 = 6'd55;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        dmem_V_0_1_address0 = 6'd54;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        dmem_V_0_1_address0 = 6'd53;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        dmem_V_0_1_address0 = 6'd52;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        dmem_V_0_1_address0 = 6'd51;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        dmem_V_0_1_address0 = 6'd50;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        dmem_V_0_1_address0 = 6'd49;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dmem_V_0_1_address0 = 6'd48;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        dmem_V_0_1_address0 = 6'd47;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dmem_V_0_1_address0 = 6'd46;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dmem_V_0_1_address0 = 6'd45;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        dmem_V_0_1_address0 = 6'd44;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        dmem_V_0_1_address0 = 6'd43;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        dmem_V_0_1_address0 = 6'd42;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        dmem_V_0_1_address0 = 6'd41;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dmem_V_0_1_address0 = 6'd40;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        dmem_V_0_1_address0 = 6'd39;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        dmem_V_0_1_address0 = 6'd38;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dmem_V_0_1_address0 = 6'd37;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dmem_V_0_1_address0 = 6'd36;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        dmem_V_0_1_address0 = 6'd35;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_0_1_address0 = 6'd34;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dmem_V_0_1_address0 = 6'd33;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dmem_V_0_1_address0 = 6'd32;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dmem_V_0_1_address0 = 6'd31;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dmem_V_0_1_address0 = 6'd30;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dmem_V_0_1_address0 = 6'd29;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        dmem_V_0_1_address0 = 6'd28;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dmem_V_0_1_address0 = 6'd27;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dmem_V_0_1_address0 = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        dmem_V_0_1_address0 = 6'd25;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dmem_V_0_1_address0 = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dmem_V_0_1_address0 = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        dmem_V_0_1_address0 = 6'd22;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        dmem_V_0_1_address0 = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        dmem_V_0_1_address0 = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        dmem_V_0_1_address0 = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dmem_V_0_1_address0 = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dmem_V_0_1_address0 = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dmem_V_0_1_address0 = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dmem_V_0_1_address0 = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dmem_V_0_1_address0 = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dmem_V_0_1_address0 = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dmem_V_0_1_address0 = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dmem_V_0_1_address0 = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        dmem_V_0_1_address0 = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_1_address0 = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dmem_V_0_1_address0 = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_V_0_1_address0 = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dmem_V_0_1_address0 = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dmem_V_0_1_address0 = 6'd5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dmem_V_0_1_address0 = 6'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dmem_V_0_1_address0 = 6'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dmem_V_0_1_address0 = 6'd2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dmem_V_0_1_address0 = 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dmem_V_0_1_address0 = 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_0_1_address0 = grp_bin_dense_fu_1099_dmem_0_1_V_address0;
    end else begin
        dmem_V_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state66)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state65)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state64)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state63)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state62)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state61)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state60)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state59)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state58)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state57)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state56)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state55)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state54)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state53)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state52)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state50)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state49)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state48)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state47)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state46)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state45)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state44)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state42)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state41)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state39)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6)))) begin
        dmem_V_0_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_0_1_ce0 = grp_bin_dense_fu_1099_dmem_0_1_V_ce0;
    end else begin
        dmem_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        dmem_V_0_1_d0 = Input_2_V_V;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_0_1_d0 = grp_bin_dense_fu_1099_dmem_0_1_V_d0;
    end else begin
        dmem_V_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (tmp_13_fu_1247_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (tmp_12_fu_1243_p1 == 1'd0) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state68) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state67) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state66) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state65) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state64) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state61) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state60) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state59) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state58) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state57) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state56) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state55) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state54) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state52) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state50) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state49) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state48) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state46) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state45) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state43) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state42) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state41) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state40) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state39) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state38) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state37) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state35) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state34) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state33) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state32) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state31) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state30) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state29) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state28) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state27) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state26) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state24) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state23) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state18) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state13) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (tmp_12_reg_1414 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (tmp_12_reg_1414 == 1'd0)))) begin
        dmem_V_0_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_0_1_we0 = grp_bin_dense_fu_1099_dmem_0_1_V_we0;
    end else begin
        dmem_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        dmem_V_1_0_address0 = 6'd63;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        dmem_V_1_0_address0 = 6'd62;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        dmem_V_1_0_address0 = 6'd61;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        dmem_V_1_0_address0 = 6'd60;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        dmem_V_1_0_address0 = 6'd59;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        dmem_V_1_0_address0 = 6'd58;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        dmem_V_1_0_address0 = 6'd57;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        dmem_V_1_0_address0 = 6'd56;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dmem_V_1_0_address0 = 6'd55;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        dmem_V_1_0_address0 = 6'd54;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        dmem_V_1_0_address0 = 6'd53;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        dmem_V_1_0_address0 = 6'd52;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        dmem_V_1_0_address0 = 6'd51;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        dmem_V_1_0_address0 = 6'd50;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        dmem_V_1_0_address0 = 6'd49;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dmem_V_1_0_address0 = 6'd48;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        dmem_V_1_0_address0 = 6'd47;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dmem_V_1_0_address0 = 6'd46;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dmem_V_1_0_address0 = 6'd45;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        dmem_V_1_0_address0 = 6'd44;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        dmem_V_1_0_address0 = 6'd43;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        dmem_V_1_0_address0 = 6'd42;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        dmem_V_1_0_address0 = 6'd41;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dmem_V_1_0_address0 = 6'd40;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        dmem_V_1_0_address0 = 6'd39;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        dmem_V_1_0_address0 = 6'd38;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dmem_V_1_0_address0 = 6'd37;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dmem_V_1_0_address0 = 6'd36;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        dmem_V_1_0_address0 = 6'd35;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_0_address0 = 6'd34;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dmem_V_1_0_address0 = 6'd33;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dmem_V_1_0_address0 = 6'd32;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dmem_V_1_0_address0 = 6'd31;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dmem_V_1_0_address0 = 6'd30;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dmem_V_1_0_address0 = 6'd29;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        dmem_V_1_0_address0 = 6'd28;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dmem_V_1_0_address0 = 6'd27;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dmem_V_1_0_address0 = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        dmem_V_1_0_address0 = 6'd25;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dmem_V_1_0_address0 = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dmem_V_1_0_address0 = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        dmem_V_1_0_address0 = 6'd22;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        dmem_V_1_0_address0 = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        dmem_V_1_0_address0 = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        dmem_V_1_0_address0 = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dmem_V_1_0_address0 = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dmem_V_1_0_address0 = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dmem_V_1_0_address0 = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dmem_V_1_0_address0 = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dmem_V_1_0_address0 = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dmem_V_1_0_address0 = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dmem_V_1_0_address0 = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dmem_V_1_0_address0 = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        dmem_V_1_0_address0 = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_0_address0 = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dmem_V_1_0_address0 = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_V_1_0_address0 = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dmem_V_1_0_address0 = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dmem_V_1_0_address0 = 6'd5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dmem_V_1_0_address0 = 6'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dmem_V_1_0_address0 = 6'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dmem_V_1_0_address0 = 6'd2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dmem_V_1_0_address0 = 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dmem_V_1_0_address0 = 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_1_0_address0 = grp_bin_dense_fu_1099_dmem_1_0_V_address0;
    end else begin
        dmem_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state66)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state65)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state64)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state63)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state62)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state61)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state60)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state59)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state58)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state57)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state56)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state55)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state54)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state53)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state52)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state50)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state49)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state48)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state47)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state46)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state45)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state44)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state42)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state41)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state39)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6)))) begin
        dmem_V_1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_1_0_ce0 = grp_bin_dense_fu_1099_dmem_1_0_V_ce0;
    end else begin
        dmem_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        dmem_V_1_0_d0 = Input_2_V_V;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_1_0_d0 = grp_bin_dense_fu_1099_dmem_1_0_V_d0;
    end else begin
        dmem_V_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (tmp_12_fu_1243_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_fu_1247_p1 == 1'd0) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state68) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state67) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state66) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state65) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state64) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state63) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state61) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state60) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state59) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state58) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state57) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state56) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state55) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state54) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state52) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state51) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state50) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state49) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state48) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state46) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state45) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state43) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state42) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state41) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state40) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state39) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state38) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state37) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state35) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state34) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state33) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state32) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state31) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state30) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state29) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state28) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state27) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state26) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state24) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state23) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state22) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state21) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state20) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state19) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state18) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state14) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state13) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (tmp_13_reg_1418 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (tmp_13_reg_1418 == 1'd0)))) begin
        dmem_V_1_0_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_1_0_we0 = grp_bin_dense_fu_1099_dmem_1_0_V_we0;
    end else begin
        dmem_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        dmem_V_1_1_address0 = 6'd63;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        dmem_V_1_1_address0 = 6'd62;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        dmem_V_1_1_address0 = 6'd61;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        dmem_V_1_1_address0 = 6'd60;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        dmem_V_1_1_address0 = 6'd59;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        dmem_V_1_1_address0 = 6'd58;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        dmem_V_1_1_address0 = 6'd57;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        dmem_V_1_1_address0 = 6'd56;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dmem_V_1_1_address0 = 6'd55;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        dmem_V_1_1_address0 = 6'd54;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        dmem_V_1_1_address0 = 6'd53;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        dmem_V_1_1_address0 = 6'd52;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        dmem_V_1_1_address0 = 6'd51;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        dmem_V_1_1_address0 = 6'd50;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        dmem_V_1_1_address0 = 6'd49;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        dmem_V_1_1_address0 = 6'd48;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        dmem_V_1_1_address0 = 6'd47;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dmem_V_1_1_address0 = 6'd46;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        dmem_V_1_1_address0 = 6'd45;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        dmem_V_1_1_address0 = 6'd44;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        dmem_V_1_1_address0 = 6'd43;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        dmem_V_1_1_address0 = 6'd42;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        dmem_V_1_1_address0 = 6'd41;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dmem_V_1_1_address0 = 6'd40;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        dmem_V_1_1_address0 = 6'd39;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        dmem_V_1_1_address0 = 6'd38;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dmem_V_1_1_address0 = 6'd37;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        dmem_V_1_1_address0 = 6'd36;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        dmem_V_1_1_address0 = 6'd35;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dmem_V_1_1_address0 = 6'd34;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        dmem_V_1_1_address0 = 6'd33;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dmem_V_1_1_address0 = 6'd32;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dmem_V_1_1_address0 = 6'd31;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        dmem_V_1_1_address0 = 6'd30;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dmem_V_1_1_address0 = 6'd29;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        dmem_V_1_1_address0 = 6'd28;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dmem_V_1_1_address0 = 6'd27;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dmem_V_1_1_address0 = 6'd26;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        dmem_V_1_1_address0 = 6'd25;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dmem_V_1_1_address0 = 6'd24;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dmem_V_1_1_address0 = 6'd23;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        dmem_V_1_1_address0 = 6'd22;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        dmem_V_1_1_address0 = 6'd21;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        dmem_V_1_1_address0 = 6'd20;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        dmem_V_1_1_address0 = 6'd19;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dmem_V_1_1_address0 = 6'd18;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dmem_V_1_1_address0 = 6'd17;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dmem_V_1_1_address0 = 6'd16;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dmem_V_1_1_address0 = 6'd15;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dmem_V_1_1_address0 = 6'd14;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dmem_V_1_1_address0 = 6'd13;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dmem_V_1_1_address0 = 6'd12;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dmem_V_1_1_address0 = 6'd11;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        dmem_V_1_1_address0 = 6'd10;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_1_address0 = 6'd9;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dmem_V_1_1_address0 = 6'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_V_1_1_address0 = 6'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dmem_V_1_1_address0 = 6'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dmem_V_1_1_address0 = 6'd5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dmem_V_1_1_address0 = 6'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dmem_V_1_1_address0 = 6'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dmem_V_1_1_address0 = 6'd2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dmem_V_1_1_address0 = 6'd1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dmem_V_1_1_address0 = 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_1_1_address0 = grp_bin_dense_fu_1099_dmem_1_1_V_address0;
    end else begin
        dmem_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state66)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state65)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state64)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state63)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state62)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state61)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state60)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state59)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state58)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state57)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state56)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state55)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state54)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state53)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state52)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state50)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state49)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state48)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state47)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state46)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state45)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state44)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state42)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state41)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state39)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6)))) begin
        dmem_V_1_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_1_1_ce0 = grp_bin_dense_fu_1099_dmem_1_1_V_ce0;
    end else begin
        dmem_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        dmem_V_1_1_d0 = Input_2_V_V;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_1_1_d0 = grp_bin_dense_fu_1099_dmem_1_1_V_d0;
    end else begin
        dmem_V_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (tmp_13_fu_1247_p1 == 1'd1) & (tmp_12_fu_1243_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state68)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state66)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state65)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state64)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state63)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state62)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state61)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state60)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state59)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state58)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state55)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state54)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state52)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state50)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state47)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state46)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state44)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state42)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state41)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state27)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == Input_2_V_V_ap_vld) & (tmp_13_reg_1418 == 1'd1) & (tmp_12_reg_1414 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        dmem_V_1_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        dmem_V_1_1_we0 = grp_bin_dense_fu_1099_dmem_1_1_V_we0;
    end else begin
        dmem_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        kh_mem_V_address0 = tmp_7_fu_1188_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        kh_mem_V_address0 = grp_bin_dense_fu_1099_kh_mem_V_address0;
    end else begin
        kh_mem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state4))) begin
        kh_mem_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        kh_mem_V_ce0 = grp_bin_dense_fu_1099_kh_mem_V_ce0;
    end else begin
        kh_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd0))) begin
        kh_mem_V_we0 = 1'b1;
    end else begin
        kh_mem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wt_mem_0_V_address0 = tmp_s_fu_1164_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        wt_mem_0_V_address0 = grp_bin_dense_fu_1099_wt_mem_0_V_address0;
    end else begin
        wt_mem_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2))) begin
        wt_mem_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        wt_mem_0_V_ce0 = grp_bin_dense_fu_1099_wt_mem_0_V_ce0;
    end else begin
        wt_mem_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (tmp_11_fu_1160_p1 == 1'd0) & (exitcond_flatten_fu_1120_p2 == 1'd0))) begin
        wt_mem_0_V_we0 = 1'b1;
    end else begin
        wt_mem_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wt_mem_1_V_address0 = tmp_s_fu_1164_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        wt_mem_1_V_address0 = grp_bin_dense_fu_1099_wt_mem_1_V_address0;
    end else begin
        wt_mem_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2))) begin
        wt_mem_1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        wt_mem_1_V_ce0 = grp_bin_dense_fu_1099_wt_mem_1_V_ce0;
    end else begin
        wt_mem_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (tmp_11_fu_1160_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (exitcond_flatten_fu_1120_p2 == 1'd0))) begin
        wt_mem_1_V_we0 = 1'b1;
    end else begin
        wt_mem_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond_flatten_fu_1120_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond_flatten_fu_1120_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (tmp_6_fu_1197_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd1) & (tmp_6_fu_1197_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else if ((~((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state4) & (tmp_4_fu_1176_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state5) & (exitcond_flatten8_fu_1203_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0)) & (exitcond_flatten8_fu_1203_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((1'b1 == Input_2_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            if (((grp_bin_dense_fu_1099_ap_done == 1'b1) & (tmp_9_fu_1256_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((grp_bin_dense_fu_1099_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state70) & (tmp_9_fu_1256_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond_flatten1_fu_1261_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (exitcond_flatten1_fu_1261_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((1'b1 == ap_block_state73_io) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((1'b1 == ap_block_state73_io) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_11001 = ((1'b1 == ap_block_state72_io) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = ((1'b1 == ap_block_state72_io) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((1'b0 == Input_1_V_V_ap_vld) & (exitcond_flatten_fu_1120_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state4 = ((1'b0 == Input_1_V_V_ap_vld) & (tmp_4_fu_1176_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state5 = ((1'b0 == Input_2_V_V_ap_vld) & (exitcond_flatten8_fu_1203_p2 == 1'd0));
end

assign ap_block_state71_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state72_io = ((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0) & (exitcond_flatten1_reg_1431 == 1'd0));
end

assign ap_block_state72_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state73_io = ((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0) & (exitcond_flatten1_reg_1431 == 1'd0));
end

assign ap_block_state73_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_978 = ((1'b0 == ap_block_pp2_stage1_01001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1));
end

always @ (*) begin
    ap_condition_984 = ((1'b0 == ap_block_pp2_stage0_01001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign dmem_V_load_phi_fu_1315_p3 = ((tmp_14_reg_1451[0:0] === 1'b1) ? dmem_V_0_1_q0 : dmem_V_0_0_q0);

assign exitcond1_fu_1273_p2 = ((ap_phi_mux_k6_phi_fu_1092_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_1261_p2 = ((ap_phi_mux_indvar_flatten1_phi_fu_1070_p4 == 8'd128) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_1203_p2 = ((indvar_flatten6_reg_1033 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1120_p2 = ((indvar_flatten_reg_989 == 13'd4682) ? 1'b1 : 1'b0);

assign exitcond_fu_1215_p2 = ((j_reg_1055 == 2'd2) ? 1'b1 : 1'b0);

assign grp_bin_dense_fu_1099_ap_start = grp_bin_dense_fu_1099_ap_start_reg;

assign i_s_fu_1229_p2 = (2'd1 + i_reg_1044);

assign i_t_mid2_v_fu_1235_p3 = ((exitcond_fu_1215_p2[0:0] === 1'b1) ? i_s_fu_1229_p2 : i_reg_1044);

assign indvar_flatten_next1_fu_1267_p2 = (ap_phi_mux_indvar_flatten1_phi_fu_1070_p4 + 8'd1);

assign indvar_flatten_next7_fu_1209_p2 = (indvar_flatten6_reg_1033 + 3'd1);

assign indvar_flatten_next_fu_1126_p2 = (indvar_flatten_reg_989 + 13'd1);

assign j5_t_mid2_v_fu_1293_p3 = ((exitcond1_fu_1273_p2[0:0] === 1'b1) ? j_s_fu_1287_p2 : ap_phi_mux_j5_phi_fu_1081_p4);

assign j_1_fu_1251_p2 = (j_mid2_reg_1404 + 2'd1);

assign j_mid2_fu_1221_p3 = ((exitcond_fu_1215_p2[0:0] === 1'b1) ? 2'd0 : j_reg_1055);

assign j_s_fu_1287_p2 = (2'd1 + ap_phi_mux_j5_phi_fu_1081_p4);

assign k6_mid2_fu_1279_p3 = ((exitcond1_fu_1273_p2[0:0] === 1'b1) ? 7'd0 : ap_phi_mux_k6_phi_fu_1092_p4);

assign k_fu_1310_p2 = (7'd1 + k6_mid2_reg_1440);

assign kh_i_1_fu_1182_p2 = (kh_i_reg_1022 + 7'd1);

assign p_Result_s_fu_1322_p3 = {{64'd0}, {dmem_V_load_phi_fu_1315_p3}};

assign p_s_fu_1342_p3 = ((tmp_3_fu_1336_p2[0:0] === 1'b1) ? 8'd0 : tmp_1_fu_1331_p2);

assign tmp_10_fu_1305_p1 = k6_mid2_reg_1440;

assign tmp_11_fu_1160_p1 = wt_mem_i_t_mid2_v_fu_1152_p3[0:0];

assign tmp_12_fu_1243_p1 = i_t_mid2_v_fu_1235_p3[0:0];

assign tmp_13_fu_1247_p1 = j_mid2_fu_1221_p3[0:0];

assign tmp_14_fu_1301_p1 = j5_t_mid2_v_fu_1293_p3[0:0];

assign tmp_1_fu_1331_p2 = (bin_dense_cnt_load_reg_1386 + 8'd1);

assign tmp_3_fu_1336_p2 = ((tmp_1_fu_1331_p2 == 8'd37) ? 1'b1 : 1'b0);

assign tmp_4_fu_1176_p2 = ((kh_i_reg_1022 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_5_fu_1132_p2 = ((wt_mem_j_reg_1011 == 12'd2341) ? 1'b1 : 1'b0);

assign tmp_6_fu_1197_p2 = ((bin_dense_cnt == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1188_p1 = kh_i_reg_1022;

assign tmp_9_fu_1256_p2 = ((bin_dense_cnt_load_reg_1386 == 8'd36) ? 1'b1 : 1'b0);

assign tmp_s_fu_1164_p1 = wt_mem_j_mid2_fu_1138_p3;

assign wt_mem_i_s_fu_1146_p2 = (2'd1 + wt_mem_i_reg_1000);

assign wt_mem_i_t_mid2_v_fu_1152_p3 = ((tmp_5_fu_1132_p2[0:0] === 1'b1) ? wt_mem_i_s_fu_1146_p2 : wt_mem_i_reg_1000);

assign wt_mem_j_1_fu_1170_p2 = (wt_mem_j_mid2_fu_1138_p3 + 12'd1);

assign wt_mem_j_mid2_fu_1138_p3 = ((tmp_5_fu_1132_p2[0:0] === 1'b1) ? 12'd0 : wt_mem_j_reg_1011);

endmodule //bin_dense_wrapper
