# Opening a text file for simulation in VHDL


