Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon Mar 14 01:41:29 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.096        0.000                      0                  158        0.237        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.096        0.000                      0                  158        0.237        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.978ns (19.217%)  route 4.111ns (80.783%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.620     5.204    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.352    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.476 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.784    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.908 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.479    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.067    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.150     8.217 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          2.076    10.293    alu16/adder/E[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542    14.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.701    14.390    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.978ns (19.654%)  route 3.998ns (80.346%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.620     5.204    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.352    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.476 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.784    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.908 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.479    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.067    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.150     8.217 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.963    10.180    inputstorer/E[0]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y45         FDRE (Setup_fdre_C_CE)      -0.373    14.629    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.978ns (19.654%)  route 3.998ns (80.346%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.620     5.204    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.352    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.476 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.784    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.908 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.479    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.067    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.150     8.217 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.963    10.180    inputstorer/E[0]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y45         FDRE (Setup_fdre_C_CE)      -0.373    14.629    inputstorer/M_storeA_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.978ns (19.654%)  route 3.998ns (80.346%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.620     5.204    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.352    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.476 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.784    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.908 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.479    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.067    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.150     8.217 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.963    10.180    inputstorer/E[0]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y45         FDRE (Setup_fdre_C_CE)      -0.373    14.629    inputstorer/M_storeA_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.978ns (20.441%)  route 3.807ns (79.559%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.620     5.204    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.352    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.476 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.784    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.908 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.479    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.067    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.150     8.217 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.771     9.989    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.978ns (20.441%)  route 3.807ns (79.559%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.620     5.204    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.352    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.476 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.784    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.908 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.479    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.067    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.150     8.217 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.771     9.989    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.978ns (20.441%)  route 3.807ns (79.559%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.620     5.204    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.352    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.476 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.784    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.908 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.479    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.067    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.150     8.217 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.771     9.989    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.014ns (21.624%)  route 3.675ns (78.376%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.552     5.136    inputstorer/btnB/CLK
    SLICE_X56Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.348    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X57Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.472 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.873    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.997 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.716     7.713    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.837 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.281    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.405 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.420     9.825    alu16/adder/s0_16[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542    14.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    14.577    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.978ns (21.060%)  route 3.666ns (78.940%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.620     5.204    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.352    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.124     6.476 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.784    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X60Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.908 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.572     7.479    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.603 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.464     8.067    inputstorer/btnA/M_detector_a_in
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.150     8.217 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.631     9.848    inputstorer/E[0]
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X59Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y46         FDRE (Setup_fdre_C_CE)      -0.409    14.658    inputstorer/M_storeA_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.014ns (21.447%)  route 3.714ns (78.553%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.552     5.136    inputstorer/btnB/CLK
    SLICE_X56Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.348    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X57Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.472 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.873    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.997 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.716     7.713    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.837 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.281    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.124     8.405 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.459     9.864    inputstorer/M_last_q_reg[0]
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.205    14.796    inputstorer/M_storeB_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  4.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inputstorer/btnA/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.779%)  route 0.159ns (49.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnA/sync/CLK
    SLICE_X64Y66         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  inputstorer/btnA/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.159     1.855    inputstorer/btnA/sync/M_pipe_d[1]
    SLICE_X62Y64         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     2.048    inputstorer/btnA/sync/CLK
    SLICE_X62Y64         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X62Y64         FDRE (Hold_fdre_C_D)         0.070     1.618    inputstorer/btnA/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnA/CLK
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnA/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.792    inputstorer/btnA/M_ctr_q_reg[3]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  inputstorer/btnA/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.900    inputstorer/btnA/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnA/CLK
    SLICE_X61Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnA/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnA/CLK
    SLICE_X61Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  inputstorer/btnA/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.792    inputstorer/btnA/M_ctr_q_reg[15]
    SLICE_X61Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    inputstorer/btnA/CLK
    SLICE_X61Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.105     1.637    inputstorer/btnA/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.792    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    inputstorer/btnA/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    inputstorer/btnA/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnA/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.794    inputstorer/btnA/M_ctr_q_reg[7]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  inputstorer/btnA/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    inputstorer/btnA/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnA/CLK
    SLICE_X61Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnA/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.589     1.533    inputstorer/btnA/CLK
    SLICE_X61Y62         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  inputstorer/btnA/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.793    inputstorer/btnA/M_ctr_q_reg[11]
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  inputstorer/btnA/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    inputstorer/btnA/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y62         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     2.047    inputstorer/btnA/CLK
    SLICE_X61Y62         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.105     1.638    inputstorer/btnA/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.562     1.506    inputstorer/btnB/CLK
    SLICE_X56Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  inputstorer/btnB/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.795    inputstorer/btnB/M_ctr_q_reg[10]
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.905    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X56Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.829     2.019    inputstorer/btnB/CLK
    SLICE_X56Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.134     1.640    inputstorer/btnB/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.562     1.506    inputstorer/btnB/CLK
    SLICE_X56Y64         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  inputstorer/btnB/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.795    inputstorer/btnB/M_ctr_q_reg[14]
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  inputstorer/btnB/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.905    inputstorer/btnB/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X56Y64         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.829     2.019    inputstorer/btnB/CLK
    SLICE_X56Y64         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.134     1.640    inputstorer/btnB/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.562     1.506    inputstorer/btnB/CLK
    SLICE_X56Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  inputstorer/btnB/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.795    inputstorer/btnB/M_ctr_q_reg[18]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  inputstorer/btnB/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.905    inputstorer/btnB/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X56Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.828     2.018    inputstorer/btnB/CLK
    SLICE_X56Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.134     1.640    inputstorer/btnB/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnB/CLK
    SLICE_X56Y62         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  inputstorer/btnB/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.796    inputstorer/btnB/M_ctr_q_reg[6]
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  inputstorer/btnB/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.906    inputstorer/btnB/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X56Y62         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.830     2.020    inputstorer/btnB/CLK
    SLICE_X56Y62         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.134     1.641    inputstorer/btnB/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y48   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y49   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y50   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y45   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.839ns  (logic 6.803ns (40.398%)  route 10.036ns (59.602%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          3.338     4.812    alu16/adder/io_dip_IBUF[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     5.447 r  alu16/adder/__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.447    alu16/adder/__13_carry_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.686 f  alu16/adder/__13_carry__0/O[2]
                         net (fo=1, routed)           0.501     6.187    alu16/adder/data0[6]
    SLICE_X59Y45         LUT6 (Prop_lut6_I1_O)        0.302     6.489 f  alu16/adder/io_led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.865     7.354    alu16/adder/s0_6
    SLICE_X59Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.478 r  alu16/adder/io_led_OBUF[8]_inst_i_10/O
                         net (fo=2, routed)           1.151     8.629    alu16/adder/io_led_OBUF[8]_inst_i_10_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.753 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.282    10.035    alu16/adder/M_adder_z
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.150    10.185 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.899    13.084    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.755    16.839 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.839    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.358ns  (logic 6.120ns (39.851%)  route 9.238ns (60.149%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          4.435     5.906    io_dip_IBUF[1]
    SLICE_X60Y48         LUT3 (Prop_lut3_I2_O)        0.152     6.058 r  io_led_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.633     6.691    alu16/adder/io_led_OBUF[23]_inst_i_1_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.348     7.039 f  alu16/adder/io_led_OBUF[23]_inst_i_2/O
                         net (fo=7, routed)           0.844     7.883    alu16/adder/s0_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.152     8.035 r  alu16/adder/io_led_OBUF[8]_inst_i_13/O
                         net (fo=2, routed)           0.448     8.483    alu16/adder/io_led_OBUF[8]_inst_i_13_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I4_O)        0.326     8.809 r  alu16/adder/io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.433     9.242    inputstorer/io_led[8]
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.366 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.444    11.811    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    15.358 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.358    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.885ns  (logic 5.641ns (37.894%)  route 9.245ns (62.106%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          4.435     5.906    io_dip_IBUF[1]
    SLICE_X60Y48         LUT3 (Prop_lut3_I2_O)        0.152     6.058 r  io_led_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.633     6.691    alu16/adder/io_led_OBUF[23]_inst_i_1_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.348     7.039 r  alu16/adder/io_led_OBUF[23]_inst_i_2/O
                         net (fo=7, routed)           1.355     8.394    alu16/adder/s0_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.124     8.518 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.822    11.340    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.885 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.885    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.641ns  (logic 5.731ns (39.140%)  route 8.911ns (60.860%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 f  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          3.958     5.429    inputstorer/io_dip_IBUF[1]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.152     5.581 r  inputstorer/io_led_OBUF[23]_inst_i_10/O
                         net (fo=4, routed)           1.131     6.712    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I0_O)        0.326     7.038 r  inputstorer/io_led_OBUF[20]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.705    inputstorer/io_led_OBUF[20]_inst_i_8_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  inputstorer/io_led_OBUF[20]_inst_i_4/O
                         net (fo=1, routed)           1.240     9.069    inputstorer/M_shifter_out[12]
    SLICE_X63Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.193 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.914    11.108    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         3.534    14.641 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000    14.641    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.639ns  (logic 5.346ns (36.518%)  route 9.293ns (63.482%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 f  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          4.809     6.280    inputstorer/io_dip_IBUF[1]
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.404 r  inputstorer/io_led_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.800     7.203    inputstorer/io_led_OBUF[14]_inst_i_7_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.327 r  inputstorer/io_led_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.567     7.895    inputstorer/M_shifter_out[6]
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.019 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.117    11.136    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    14.639 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.639    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.609ns  (logic 5.641ns (38.612%)  route 8.968ns (61.388%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          4.435     5.906    io_dip_IBUF[1]
    SLICE_X60Y48         LUT3 (Prop_lut3_I2_O)        0.152     6.058 r  io_led_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.633     6.691    alu16/adder/io_led_OBUF[23]_inst_i_1_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I1_O)        0.348     7.039 r  alu16/adder/io_led_OBUF[23]_inst_i_2/O
                         net (fo=7, routed)           1.070     8.109    inputstorer/M_adder_n
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.233 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.830    11.063    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    14.609 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.609    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.421ns  (logic 5.402ns (37.456%)  route 9.019ns (62.544%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          4.658     6.129    inputstorer/io_dip_IBUF[1]
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.253 r  inputstorer/io_led_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.797     7.050    inputstorer/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.174 r  inputstorer/io_led_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.505     7.679    inputstorer/M_shifter_out[3]
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.803 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.059    10.862    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    14.421 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.421    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.370ns  (logic 5.393ns (37.528%)  route 8.977ns (62.472%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          4.498     5.969    inputstorer/io_dip_IBUF[1]
    SLICE_X59Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.093 r  inputstorer/io_led_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.433     6.526    inputstorer/io_led_OBUF[10]_inst_i_6_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.650 r  inputstorer/io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           1.088     7.738    inputstorer/M_shifter_out[2]
    SLICE_X59Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.862 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.958    10.820    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    14.370 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.370    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.344ns  (logic 5.396ns (37.621%)  route 8.948ns (62.379%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 f  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          4.816     6.287    inputstorer/io_dip_IBUF[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.411 r  inputstorer/io_led_OBUF[13]_inst_i_7/O
                         net (fo=1, routed)           0.574     6.986    inputstorer/io_led_OBUF[13]_inst_i_7_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.110 r  inputstorer/io_led_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.783     7.893    inputstorer/M_shifter_out[5]
    SLICE_X61Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.017 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.774    10.791    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    14.344 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.344    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.179ns  (logic 5.387ns (37.994%)  route 8.792ns (62.006%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=69, routed)          4.814     6.284    inputstorer/io_dip_IBUF[1]
    SLICE_X61Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.408 r  inputstorer/io_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.263     6.671    inputstorer/io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.795 r  inputstorer/io_led_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           1.087     7.882    inputstorer/M_shifter_out[4]
    SLICE_X60Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.006 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.629    10.635    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    14.179 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.179    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.513ns (56.833%)  route 1.149ns (43.167%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.749     0.985    inputstorer/io_dip_IBUF[4]
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.030 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.430    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.662 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.662    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.515ns (56.180%)  route 1.182ns (43.820%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.738     0.974    inputstorer/io_dip_IBUF[4]
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.444     1.463    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.697 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.697    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.767ns  (logic 1.511ns (54.601%)  route 1.256ns (45.399%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.844     1.080    inputstorer/io_dip_IBUF[4]
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.125 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.537    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.767 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.767    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.483ns (52.787%)  route 1.326ns (47.213%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.916     1.151    inputstorer/io_dip_IBUF[4]
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.196 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.607    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.809 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.809    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.510ns (52.782%)  route 1.351ns (47.218%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.907     1.143    inputstorer/io_dip_IBUF[4]
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.188 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.444     1.632    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.862 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.862    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.521ns (52.457%)  route 1.379ns (47.543%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 f  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  io_dip_IBUF[2]_inst/O
                         net (fo=35, routed)          0.872     1.125    inputstorer/io_dip_IBUF[2]
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.170 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.677    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.900 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.900    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.527ns (52.535%)  route 1.380ns (47.465%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.584     0.820    alu16/adder/io_dip_IBUF[4]
    SLICE_X64Y57         LUT3 (Prop_lut3_I1_O)        0.045     0.865 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.796     1.661    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     2.907 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.907    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.960ns  (logic 1.566ns (52.921%)  route 1.393ns (47.079%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=34, routed)          0.751     1.005    inputstorer/io_dip_IBUF[3]
    SLICE_X65Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  inputstorer/io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.135     1.185    inputstorer/alu16/boolean/out__196[10]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.230 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.737    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.960 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.960    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.529ns (51.063%)  route 1.465ns (48.937%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.811     1.047    inputstorer/io_dip_IBUF[4]
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.092 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.654     1.746    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.995 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.995    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.948ns  (logic 25.897ns (44.690%)  route 32.051ns (55.310%))
  Logic Levels:           96  (CARRY4=77 LUT1=1 LUT3=14 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.668    33.935    alu16/adder/data2[7]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.264 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    34.264    inputstorer/io_led_OBUF[13]_inst_i_31[2]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.665 r  inputstorer/io_led_OBUF[14]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.665    inputstorer/io_led_OBUF[14]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.779 r  inputstorer/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.779    inputstorer/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.893    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.001    35.008    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.165 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.859    37.024    alu16/adder/data2[6]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    37.353 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    37.353    inputstorer/io_led_OBUF[12]_inst_i_32[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.886 r  inputstorer/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.886    inputstorer/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.003 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.003    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.237 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.237    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.394 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.454    39.848    alu16/adder/data2[5]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.332    40.180 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.180    inputstorer/io_led_OBUF[11]_inst_i_36[0]
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.730 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.730    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.844 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.844    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.958 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.958    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.072 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.072    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.229 r  inputstorer/io_led_OBUF[12]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.187    42.416    alu16/adder/data2[4]
    SLICE_X56Y43         LUT3 (Prop_lut3_I0_O)        0.329    42.745 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    42.745    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.278 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.278    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.395 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.395    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.512 r  inputstorer/io_led_OBUF[11]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.512    inputstorer/io_led_OBUF[11]_inst_i_18_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.629 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.629    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.786 r  inputstorer/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.728    45.514    alu16/adder/data2[3]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.332    45.846 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    45.846    inputstorer/io_led_OBUF[9]_inst_i_29[2]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.247 r  inputstorer/io_led_OBUF[10]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.247    inputstorer/io_led_OBUF[10]_inst_i_25_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.361 r  inputstorer/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.361    inputstorer/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  inputstorer/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.475    inputstorer/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.589 r  inputstorer/io_led_OBUF[10]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.589    inputstorer/io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.746 r  inputstorer/io_led_OBUF[10]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.290    48.036    inputstorer/data2[2]
    SLICE_X54Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.836 r  inputstorer/io_led_OBUF[9]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.836    inputstorer/io_led_OBUF[9]_inst_i_23_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.953 r  inputstorer/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.953    inputstorer/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.070 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.070    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.187 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.187    inputstorer/io_led_OBUF[9]_inst_i_8_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.344 r  inputstorer/io_led_OBUF[9]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.743    51.087    alu16/adder/data2[1]
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.332    51.419 r  alu16/adder/io_led_OBUF[8]_inst_i_38/O
                         net (fo=1, routed)           0.000    51.419    inputstorer/io_led_OBUF[8]_inst_i_26_0[1]
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.952 r  inputstorer/io_led_OBUF[8]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.952    inputstorer/io_led_OBUF[8]_inst_i_31_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  inputstorer/io_led_OBUF[8]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.069    inputstorer/io_led_OBUF[8]_inst_i_26_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.186 r  inputstorer/io_led_OBUF[8]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.186    inputstorer/io_led_OBUF[8]_inst_i_21_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  inputstorer/io_led_OBUF[8]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.303    inputstorer/io_led_OBUF[8]_inst_i_19_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.557 f  inputstorer/io_led_OBUF[8]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.286    52.843    alu16/adder/data2[0]
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.367    53.210 f  alu16/adder/io_led_OBUF[8]_inst_i_8/O
                         net (fo=2, routed)           0.809    54.019    alu16/adder/s0_2
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124    54.143 r  alu16/adder/io_led_OBUF[8]_inst_i_11/O
                         net (fo=2, routed)           0.750    54.893    alu16/adder/io_led_OBUF[8]_inst_i_11_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I2_O)        0.124    55.017 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.282    56.299    alu16/adder/M_adder_z
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.150    56.449 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.899    59.348    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.755    63.103 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    63.103    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.295ns  (logic 25.663ns (45.587%)  route 30.632ns (54.413%))
  Logic Levels:           96  (CARRY4=77 LUT1=1 LUT3=13 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.668    33.935    alu16/adder/data2[7]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.264 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    34.264    inputstorer/io_led_OBUF[13]_inst_i_31[2]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.665 r  inputstorer/io_led_OBUF[14]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.665    inputstorer/io_led_OBUF[14]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.779 r  inputstorer/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.779    inputstorer/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.893    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.001    35.008    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.165 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.859    37.024    alu16/adder/data2[6]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    37.353 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    37.353    inputstorer/io_led_OBUF[12]_inst_i_32[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.886 r  inputstorer/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.886    inputstorer/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.003 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.003    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.237 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.237    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.394 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.454    39.848    alu16/adder/data2[5]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.332    40.180 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.180    inputstorer/io_led_OBUF[11]_inst_i_36[0]
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.730 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.730    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.844 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.844    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.958 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.958    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.072 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.072    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.229 r  inputstorer/io_led_OBUF[12]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.187    42.416    alu16/adder/data2[4]
    SLICE_X56Y43         LUT3 (Prop_lut3_I0_O)        0.329    42.745 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    42.745    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.278 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.278    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.395 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.395    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.512 r  inputstorer/io_led_OBUF[11]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.512    inputstorer/io_led_OBUF[11]_inst_i_18_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.629 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.629    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.786 r  inputstorer/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.728    45.514    alu16/adder/data2[3]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.332    45.846 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    45.846    inputstorer/io_led_OBUF[9]_inst_i_29[2]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.247 r  inputstorer/io_led_OBUF[10]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.247    inputstorer/io_led_OBUF[10]_inst_i_25_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.361 r  inputstorer/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.361    inputstorer/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  inputstorer/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.475    inputstorer/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.589 r  inputstorer/io_led_OBUF[10]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.589    inputstorer/io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.746 r  inputstorer/io_led_OBUF[10]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.290    48.036    inputstorer/data2[2]
    SLICE_X54Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.836 r  inputstorer/io_led_OBUF[9]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.836    inputstorer/io_led_OBUF[9]_inst_i_23_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.953 r  inputstorer/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.953    inputstorer/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.070 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.070    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.187 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.187    inputstorer/io_led_OBUF[9]_inst_i_8_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.344 r  inputstorer/io_led_OBUF[9]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.743    51.087    alu16/adder/data2[1]
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.332    51.419 r  alu16/adder/io_led_OBUF[8]_inst_i_38/O
                         net (fo=1, routed)           0.000    51.419    inputstorer/io_led_OBUF[8]_inst_i_26_0[1]
    SLICE_X60Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.952 r  inputstorer/io_led_OBUF[8]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.952    inputstorer/io_led_OBUF[8]_inst_i_31_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  inputstorer/io_led_OBUF[8]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.069    inputstorer/io_led_OBUF[8]_inst_i_26_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.186 r  inputstorer/io_led_OBUF[8]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.186    inputstorer/io_led_OBUF[8]_inst_i_21_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.303 r  inputstorer/io_led_OBUF[8]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.303    inputstorer/io_led_OBUF[8]_inst_i_19_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.557 f  inputstorer/io_led_OBUF[8]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.286    52.843    alu16/adder/data2[0]
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.367    53.210 f  alu16/adder/io_led_OBUF[8]_inst_i_8/O
                         net (fo=2, routed)           0.809    54.019    alu16/adder/s0_2
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124    54.143 r  alu16/adder/io_led_OBUF[8]_inst_i_11/O
                         net (fo=2, routed)           0.634    54.777    alu16/adder/io_led_OBUF[8]_inst_i_11_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I2_O)        0.124    54.901 r  alu16/adder/io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.433    55.335    inputstorer/io_led[8]
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    55.459 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.444    57.903    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    61.451 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    61.451    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.508ns  (logic 23.912ns (45.540%)  route 28.596ns (54.460%))
  Logic Levels:           88  (CARRY4=72 LUT1=1 LUT3=12 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.668    33.935    alu16/adder/data2[7]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.264 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    34.264    inputstorer/io_led_OBUF[13]_inst_i_31[2]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.665 r  inputstorer/io_led_OBUF[14]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.665    inputstorer/io_led_OBUF[14]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.779 r  inputstorer/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.779    inputstorer/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.893    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.001    35.008    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.165 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.859    37.024    alu16/adder/data2[6]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    37.353 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    37.353    inputstorer/io_led_OBUF[12]_inst_i_32[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.886 r  inputstorer/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.886    inputstorer/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.003 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.003    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.237 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.237    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.394 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.454    39.848    alu16/adder/data2[5]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.332    40.180 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.180    inputstorer/io_led_OBUF[11]_inst_i_36[0]
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.730 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.730    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.844 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.844    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.958 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.958    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.072 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.072    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.229 r  inputstorer/io_led_OBUF[12]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.187    42.416    alu16/adder/data2[4]
    SLICE_X56Y43         LUT3 (Prop_lut3_I0_O)        0.329    42.745 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    42.745    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.278 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.278    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.395 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.395    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.512 r  inputstorer/io_led_OBUF[11]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.512    inputstorer/io_led_OBUF[11]_inst_i_18_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.629 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.629    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.786 r  inputstorer/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.728    45.514    alu16/adder/data2[3]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.332    45.846 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    45.846    inputstorer/io_led_OBUF[9]_inst_i_29[2]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.247 r  inputstorer/io_led_OBUF[10]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.247    inputstorer/io_led_OBUF[10]_inst_i_25_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.361 r  inputstorer/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.361    inputstorer/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  inputstorer/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.475    inputstorer/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.589 r  inputstorer/io_led_OBUF[10]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.589    inputstorer/io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.746 r  inputstorer/io_led_OBUF[10]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.290    48.036    inputstorer/data2[2]
    SLICE_X54Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.836 r  inputstorer/io_led_OBUF[9]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.836    inputstorer/io_led_OBUF[9]_inst_i_23_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.953 r  inputstorer/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.953    inputstorer/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.070 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.070    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.187 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.187    inputstorer/io_led_OBUF[9]_inst_i_8_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.344 r  inputstorer/io_led_OBUF[9]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.147    50.492    alu16/adder/data2[1]
    SLICE_X59Y44         LUT6 (Prop_lut6_I2_O)        0.332    50.824 r  alu16/adder/io_led_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.662    51.485    inputstorer/io_led[9]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124    51.609 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.505    54.114    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    57.664 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    57.664    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.866ns  (logic 22.602ns (45.325%)  route 27.264ns (54.675%))
  Logic Levels:           83  (CARRY4=67 LUT1=1 LUT3=12 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.668    33.935    alu16/adder/data2[7]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.264 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    34.264    inputstorer/io_led_OBUF[13]_inst_i_31[2]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.665 r  inputstorer/io_led_OBUF[14]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.665    inputstorer/io_led_OBUF[14]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.779 r  inputstorer/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.779    inputstorer/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.893    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.001    35.008    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.165 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.859    37.024    alu16/adder/data2[6]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    37.353 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    37.353    inputstorer/io_led_OBUF[12]_inst_i_32[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.886 r  inputstorer/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.886    inputstorer/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.003 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.003    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.237 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.237    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.394 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.454    39.848    alu16/adder/data2[5]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.332    40.180 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.180    inputstorer/io_led_OBUF[11]_inst_i_36[0]
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.730 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.730    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.844 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.844    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.958 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.958    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.072 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.072    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.229 r  inputstorer/io_led_OBUF[12]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.187    42.416    alu16/adder/data2[4]
    SLICE_X56Y43         LUT3 (Prop_lut3_I0_O)        0.329    42.745 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    42.745    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.278 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.278    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.395 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.395    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.512 r  inputstorer/io_led_OBUF[11]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.512    inputstorer/io_led_OBUF[11]_inst_i_18_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.629 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.629    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.786 r  inputstorer/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.728    45.514    alu16/adder/data2[3]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.332    45.846 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    45.846    inputstorer/io_led_OBUF[9]_inst_i_29[2]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.247 r  inputstorer/io_led_OBUF[10]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.247    inputstorer/io_led_OBUF[10]_inst_i_25_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.361 r  inputstorer/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.361    inputstorer/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  inputstorer/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.475    inputstorer/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.589 r  inputstorer/io_led_OBUF[10]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.589    inputstorer/io_led_OBUF[10]_inst_i_9_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.746 r  inputstorer/io_led_OBUF[10]_inst_i_5/CO[1]
                         net (fo=20, routed)          0.902    47.649    alu16/adder/data2[2]
    SLICE_X59Y44         LUT6 (Prop_lut6_I2_O)        0.329    47.978 r  alu16/adder/io_led_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.412    48.389    inputstorer/io_led[10]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124    48.513 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.958    51.472    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    55.021 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    55.021    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.021ns  (logic 21.382ns (44.526%)  route 26.639ns (55.474%))
  Logic Levels:           77  (CARRY4=62 LUT1=1 LUT3=11 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.668    33.935    alu16/adder/data2[7]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.264 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    34.264    inputstorer/io_led_OBUF[13]_inst_i_31[2]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.665 r  inputstorer/io_led_OBUF[14]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.665    inputstorer/io_led_OBUF[14]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.779 r  inputstorer/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.779    inputstorer/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.893    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.001    35.008    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.165 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.859    37.024    alu16/adder/data2[6]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    37.353 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    37.353    inputstorer/io_led_OBUF[12]_inst_i_32[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.886 r  inputstorer/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.886    inputstorer/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.003 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.003    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.237 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.237    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.394 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.454    39.848    alu16/adder/data2[5]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.332    40.180 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.180    inputstorer/io_led_OBUF[11]_inst_i_36[0]
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.730 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.730    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.844 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.844    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.958 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.958    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.072 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.072    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.229 r  inputstorer/io_led_OBUF[12]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.187    42.416    alu16/adder/data2[4]
    SLICE_X56Y43         LUT3 (Prop_lut3_I0_O)        0.329    42.745 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    42.745    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.278 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.278    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.395 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.395    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.512 r  inputstorer/io_led_OBUF[11]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.512    inputstorer/io_led_OBUF[11]_inst_i_18_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.629 r  inputstorer/io_led_OBUF[11]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.629    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.786 r  inputstorer/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.733    45.520    alu16/adder/data2[3]
    SLICE_X59Y44         LUT6 (Prop_lut6_I2_O)        0.332    45.852 r  alu16/adder/io_led_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.583    46.434    inputstorer/io_led[11]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124    46.558 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.059    49.618    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    53.176 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    53.176    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.763ns  (logic 19.994ns (44.666%)  route 24.769ns (55.334%))
  Logic Levels:           71  (CARRY4=57 LUT1=1 LUT3=10 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.668    33.935    alu16/adder/data2[7]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.264 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    34.264    inputstorer/io_led_OBUF[13]_inst_i_31[2]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.665 r  inputstorer/io_led_OBUF[14]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.665    inputstorer/io_led_OBUF[14]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.779 r  inputstorer/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.779    inputstorer/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.893    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.001    35.008    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.165 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.859    37.024    alu16/adder/data2[6]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    37.353 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    37.353    inputstorer/io_led_OBUF[12]_inst_i_32[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.886 r  inputstorer/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.886    inputstorer/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.003 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.003    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.237 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.237    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.394 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.454    39.848    alu16/adder/data2[5]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.332    40.180 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.180    inputstorer/io_led_OBUF[11]_inst_i_36[0]
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.730 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.730    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.844 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.844    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.958 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.958    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.072 r  inputstorer/io_led_OBUF[12]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.072    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.229 r  inputstorer/io_led_OBUF[12]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.100    42.329    alu16/adder/data2[4]
    SLICE_X59Y46         LUT6 (Prop_lut6_I2_O)        0.329    42.658 r  alu16/adder/io_led_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.963    43.622    inputstorer/io_led[12]
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.124    43.746 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.629    46.375    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    49.919 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    49.919    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.146ns  (logic 18.625ns (44.192%)  route 23.521ns (55.808%))
  Logic Levels:           65  (CARRY4=52 LUT1=1 LUT3=9 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.668    33.935    alu16/adder/data2[7]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.264 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    34.264    inputstorer/io_led_OBUF[13]_inst_i_31[2]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.665 r  inputstorer/io_led_OBUF[14]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.665    inputstorer/io_led_OBUF[14]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.779 r  inputstorer/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.779    inputstorer/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.893    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.001    35.008    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.165 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.859    37.024    alu16/adder/data2[6]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    37.353 r  alu16/adder/io_led_OBUF[13]_inst_i_32/O
                         net (fo=1, routed)           0.000    37.353    inputstorer/io_led_OBUF[12]_inst_i_32[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.886 r  inputstorer/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.886    inputstorer/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.003 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.003    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.237 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.237    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.394 r  inputstorer/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.316    39.710    alu16/adder/data2[5]
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.332    40.042 r  alu16/adder/io_led_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.809    40.851    inputstorer/io_led[13]
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.124    40.975 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.774    43.748    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    47.302 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    47.302    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.021ns  (logic 17.202ns (42.982%)  route 22.819ns (57.018%))
  Logic Levels:           59  (CARRY4=47 LUT1=1 LUT3=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.668    33.935    alu16/adder/data2[7]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    34.264 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    34.264    inputstorer/io_led_OBUF[13]_inst_i_31[2]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.665 r  inputstorer/io_led_OBUF[14]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.665    inputstorer/io_led_OBUF[14]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.779 r  inputstorer/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.779    inputstorer/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  inputstorer/io_led_OBUF[14]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.893    inputstorer/io_led_OBUF[14]_inst_i_15_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.001    35.008    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.165 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          2.141    37.306    alu16/adder/data2[6]
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.329    37.635 r  alu16/adder/io_led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.797    38.432    inputstorer/io_led[14]
    SLICE_X61Y45         LUT6 (Prop_lut6_I1_O)        0.124    38.556 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.117    41.673    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    45.176 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    45.176    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.141ns  (logic 15.971ns (45.447%)  route 19.170ns (54.553%))
  Logic Levels:           53  (CARRY4=42 LUT1=1 LUT3=7 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.549    30.999    alu16/adder/data2[8]
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.332    31.331 r  alu16/adder/io_led_OBUF[15]_inst_i_30/O
                         net (fo=1, routed)           0.000    31.331    inputstorer/io_led_OBUF[14]_inst_i_29[1]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.881 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    31.882    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.996    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.110 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.110    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.580    33.847    alu16/adder/data2[7]
    SLICE_X59Y46         LUT6 (Prop_lut6_I2_O)        0.329    34.176 r  alu16/adder/io_led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.638    34.814    inputstorer/io_led[15]
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    34.938 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.858    36.796    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    40.296 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    40.296    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.962ns  (logic 14.731ns (44.689%)  route 18.232ns (55.311%))
  Logic Levels:           48  (CARRY4=38 LUT1=1 LUT3=6 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=81, routed)          3.594     9.205    inputstorer/M_storeB_q_reg[15]_0[3]
    SLICE_X54Y49         LUT1 (Prop_lut1_I0_O)        0.124     9.329 r  inputstorer/io_led_OBUF[23]_inst_i_47/O
                         net (fo=1, routed)           0.000     9.329    inputstorer/io_led_OBUF[23]_inst_i_47_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.705 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.001     9.706    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.823 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.823    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  inputstorer/io_led_OBUF[23]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.940    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.057    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.311 r  inputstorer/io_led_OBUF[23]_inst_i_7/CO[0]
                         net (fo=20, routed)          1.248    11.559    alu16/adder/data2[15]
    SLICE_X55Y50         LUT3 (Prop_lut3_I0_O)        0.367    11.926 r  alu16/adder/io_led_OBUF[22]_inst_i_26/O
                         net (fo=1, routed)           0.000    11.926    inputstorer/io_led_OBUF[21]_inst_i_31[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  inputstorer/io_led_OBUF[22]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.590    inputstorer/io_led_OBUF[22]_inst_i_13_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  inputstorer/io_led_OBUF[22]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.704    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.861 r  inputstorer/io_led_OBUF[22]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.444    14.305    alu16/adder/data2[14]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.634 r  alu16/adder/io_led_OBUF[21]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.634    inputstorer/io_led_OBUF[20]_inst_i_30[2]
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.010 r  inputstorer/io_led_OBUF[21]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.010    inputstorer/io_led_OBUF[21]_inst_i_28_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.127 r  inputstorer/io_led_OBUF[21]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.127    inputstorer/io_led_OBUF[21]_inst_i_23_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.244 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.244    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.361    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.518 r  inputstorer/io_led_OBUF[21]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.189    16.708    alu16/adder/data2[13]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.332    17.040 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    17.040    inputstorer/io_led_OBUF[19]_inst_i_34[0]
    SLICE_X57Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.590 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.590    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.704 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.704    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.818 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.818    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.932 r  inputstorer/io_led_OBUF[20]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.932    inputstorer/io_led_OBUF[20]_inst_i_9_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.089 r  inputstorer/io_led_OBUF[20]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.459    19.548    inputstorer/data2[12]
    SLICE_X59Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.333 r  inputstorer/io_led_OBUF[19]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.333    inputstorer/io_led_OBUF[19]_inst_i_28_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.447 r  inputstorer/io_led_OBUF[19]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.447    inputstorer/io_led_OBUF[19]_inst_i_23_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.561 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.561    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.675 r  inputstorer/io_led_OBUF[19]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.675    inputstorer/io_led_OBUF[19]_inst_i_12_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.832 r  inputstorer/io_led_OBUF[19]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.561    22.393    alu16/adder/data2[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  alu16/adder/io_led_OBUF[18]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.722    inputstorer/io_led_OBUF[17]_inst_i_32[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.272 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.272    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.386    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.500    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.614    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.771 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.548    25.319    alu16/adder/data2[10]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.648 r  alu16/adder/io_led_OBUF[17]_inst_i_33/O
                         net (fo=1, routed)           0.000    25.648    inputstorer/io_led_OBUF[16]_inst_i_33[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.198 r  inputstorer/io_led_OBUF[17]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.198    inputstorer/io_led_OBUF[17]_inst_i_26_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.312 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.312    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.426 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.426    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.540 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    26.540    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.697 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.500    28.197    alu16/adder/data2[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.526 r  alu16/adder/io_led_OBUF[16]_inst_i_30/O
                         net (fo=1, routed)           0.000    28.526    inputstorer/io_led_OBUF[15]_inst_i_30[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.059 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.059    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.176 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.176    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.293    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.450 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.276    30.726    alu16/adder/data2[8]
    SLICE_X59Y47         LUT6 (Prop_lut6_I2_O)        0.332    31.058 r  alu16/adder/io_led_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.108    32.166    inputstorer/io_led[16]
    SLICE_X65Y45         LUT6 (Prop_lut6_I1_O)        0.124    32.290 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.303    34.593    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    38.118 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    38.118    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.461ns (68.767%)  route 0.664ns (31.233%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[14]/Q
                         net (fo=19, routed)          0.170     1.849    inputstorer/Q[14]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  inputstorer/io_led_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.976    inputstorer/alu16/boolean/out__196[14]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.021 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.433    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.663 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.663    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.456ns (63.515%)  route 0.836ns (36.485%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.568     1.512    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  inputstorer/M_storeA_q_reg[7]/Q
                         net (fo=13, routed)          0.291     1.966    inputstorer/Q[7]
    SLICE_X61Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.011 r  inputstorer/io_led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.146    inputstorer/alu16/boolean/out__196[7]
    SLICE_X61Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.191 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.602    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.804 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.804    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.466ns (62.183%)  route 0.891ns (37.817%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[12]/Q
                         net (fo=18, routed)          0.312     1.992    inputstorer/Q[12]
    SLICE_X63Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.037 r  inputstorer/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.172    inputstorer/alu16/boolean/out__196[12]
    SLICE_X63Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.217 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.661    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.895 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.895    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.458ns (59.839%)  route 0.978ns (40.161%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.596     1.540    inputstorer/CLK
    SLICE_X62Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  inputstorer/M_storeA_q_reg[9]/Q
                         net (fo=14, routed)          0.297     1.978    inputstorer/Q[9]
    SLICE_X60Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.023 r  inputstorer/io_led_OBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.089     2.112    inputstorer/alu16/boolean/out__196[9]
    SLICE_X60Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.157 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.749    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.976 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.976    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.476ns (59.542%)  route 1.003ns (40.458%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[4]/Q
                         net (fo=13, routed)          0.128     1.807    inputstorer/Q[4]
    SLICE_X60Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  inputstorer/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.140     1.992    inputstorer/alu16/boolean/out__196[4]
    SLICE_X60Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.037 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.735     2.771    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.016 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.016    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.476ns (59.359%)  route 1.011ns (40.641%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.596     1.540    inputstorer/CLK
    SLICE_X64Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  inputstorer/M_storeA_q_reg[10]/Q
                         net (fo=14, routed)          0.368     2.072    inputstorer/Q[10]
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.117 r  inputstorer/io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.252    inputstorer/alu16/boolean/out__196[10]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.297 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.804    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     4.027 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.027    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.486ns (57.846%)  route 1.083ns (42.154%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.569     1.513    inputstorer/CLK
    SLICE_X56Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 f  inputstorer/M_storeB_q_reg[1]/Q
                         net (fo=70, routed)          0.346     2.023    inputstorer/M_storeB_q_reg[15]_0[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.068 r  inputstorer/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.336     2.404    inputstorer/M_shifter_out[15]
    SLICE_X63Y49         LUT5 (Prop_lut5_I2_O)        0.045     2.449 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.850    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.082 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.082    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.483ns (57.691%)  route 1.088ns (42.309%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X56Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  inputstorer/M_storeB_q_reg[13]/Q
                         net (fo=19, routed)          0.509     2.183    inputstorer/M_storeB_q_reg[15]_0[13]
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.228 r  inputstorer/io_led_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.363    inputstorer/alu16/boolean/out__196[13]
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.408 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.853    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.082 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.082    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.454ns (56.780%)  route 1.107ns (43.220%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[11]/Q
                         net (fo=15, routed)          0.465     2.144    inputstorer/Q[11]
    SLICE_X65Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.189 r  inputstorer/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.324    inputstorer/alu16/boolean/out__196[11]
    SLICE_X65Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.369 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.877    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.100 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.100    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.480ns (57.332%)  route 1.101ns (42.668%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.596     1.540    inputstorer/CLK
    SLICE_X64Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  inputstorer/M_storeA_q_reg[8]/Q
                         net (fo=14, routed)          0.359     2.062    inputstorer/Q[8]
    SLICE_X65Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.107 r  inputstorer/io_led_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.242    inputstorer/alu16/boolean/out__196[8]
    SLICE_X65Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.287 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.608     2.895    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.121 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.121    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.660ns  (logic 1.501ns (26.514%)  route 4.159ns (73.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.159     5.660    alu16/adder/SR[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.475ns  (logic 1.501ns (27.411%)  route 3.974ns (72.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.974     5.475    alu16/adder/SR[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.501ns (27.420%)  route 3.972ns (72.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.972     5.473    inputstorer/io_button_IBUF[0]
    SLICE_X56Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.444     4.848    inputstorer/CLK
    SLICE_X56Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.501ns (27.420%)  route 3.972ns (72.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.972     5.473    inputstorer/io_button_IBUF[0]
    SLICE_X56Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.444     4.848    inputstorer/CLK
    SLICE_X56Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.370ns  (logic 1.534ns (28.571%)  route 3.836ns (71.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.836     5.370    inputstorer/io_dip_IBUF[13]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.327ns  (logic 1.501ns (28.175%)  route 3.826ns (71.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.826     5.327    inputstorer/io_button_IBUF[0]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.327ns  (logic 1.501ns (28.175%)  route 3.826ns (71.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.826     5.327    inputstorer/io_button_IBUF[0]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.327ns  (logic 1.501ns (28.175%)  route 3.826ns (71.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.826     5.327    inputstorer/io_button_IBUF[0]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 1.536ns (29.159%)  route 3.732ns (70.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.732     5.268    inputstorer/io_dip_IBUF[12]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            inputstorer/btnB/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 1.529ns (29.285%)  route 3.692ns (70.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.692     5.221    inputstorer/btnB/sync/io_button_IBUF[0]
    SLICE_X54Y62         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.438     4.842    inputstorer/btnB/sync/CLK
    SLICE_X54Y62         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.232ns (28.163%)  route 0.591ns (71.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.591     0.823    inputstorer/io_dip_IBUF[21]
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     2.025    inputstorer/CLK
    SLICE_X55Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.221ns (25.779%)  route 0.635ns (74.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.635     0.856    inputstorer/io_dip_IBUF[20]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.254ns (28.908%)  route 0.625ns (71.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.625     0.880    inputstorer/io_dip_IBUF[16]
    SLICE_X64Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.057    inputstorer/CLK
    SLICE_X64Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.244ns (27.095%)  route 0.657ns (72.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=4, routed)           0.657     0.901    inputstorer/io_dip_IBUF[15]
    SLICE_X62Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.057    inputstorer/CLK
    SLICE_X62Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.254ns (27.991%)  route 0.654ns (72.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.654     0.908    inputstorer/io_dip_IBUF[14]
    SLICE_X64Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.867     2.057    inputstorer/CLK
    SLICE_X64Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.243ns (26.699%)  route 0.667ns (73.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.667     0.910    inputstorer/io_dip_IBUF[18]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            alu16/adder/s0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.221ns (23.675%)  route 0.712ns (76.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.712     0.932    alu16/adder/io_dip_IBUF[20]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.926     2.116    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.257ns (27.343%)  route 0.682ns (72.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.682     0.939    inputstorer/io_dip_IBUF[17]
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.240ns (24.533%)  route 0.738ns (75.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.738     0.978    inputstorer/io_dip_IBUF[19]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            alu16/adder/s0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.221ns (22.233%)  route 0.772ns (77.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.772     0.993    alu16/adder/io_dip_IBUF[20]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.926     2.116    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK





