// Seed: 2339587906
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8
);
  assign id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 ();
  assign id_1 = id_1;
  assign id_2 = -1'b0;
  wire id_3;
  always assert (-1) id_1 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
