Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 14 15:37:24 2021
| Host         : 104PC25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.234        0.000                      0                   22        0.184        0.000                      0                   22        3.000        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.234        0.000                      0                   22        0.184        0.000                      0                   22       19.500        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.234ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_40/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.890ns (25.886%)  route 2.548ns (74.114%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.827     0.457    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     0.581 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.700     1.282    digsel/slowit/XLXI_38/CE
    SLICE_X63Y63         LUT2 (Prop_lut2_I0_O)        0.124     1.406 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.430     1.836    digsel/slowit/XLXI_39/CE
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     1.960 r  digsel/slowit/XLXI_39/I_36_67/O
                         net (fo=1, routed)           0.591     2.550    digsel/slowit/XLXI_40/I_Q0/CE
    SLICE_X65Y64         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X65Y64         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X65Y64         FDCE (Setup_fdce_C_CE)      -0.205    38.785    digsel/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 36.234    

Slack (MET) :             36.871ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.766ns (26.991%)  route 2.072ns (73.009%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.827     0.457    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     0.581 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.700     1.282    digsel/slowit/XLXI_38/CE
    SLICE_X63Y63         LUT2 (Prop_lut2_I0_O)        0.124     1.406 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.544     1.950    digsel/slowit/XLXI_39/I_Q1/CE
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X64Y64         FDCE (Setup_fdce_C_CE)      -0.169    38.821    digsel/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 36.871    

Slack (MET) :             36.871ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.766ns (26.991%)  route 2.072ns (73.009%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.827     0.457    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     0.581 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.700     1.282    digsel/slowit/XLXI_38/CE
    SLICE_X63Y63         LUT2 (Prop_lut2_I0_O)        0.124     1.406 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.544     1.950    digsel/slowit/XLXI_39/I_Q3/CE
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X64Y64         FDCE (Setup_fdce_C_CE)      -0.169    38.821    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 36.871    

Slack (MET) :             37.035ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.766ns (29.045%)  route 1.871ns (70.955%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.827     0.457    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     0.581 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.700     1.282    digsel/slowit/XLXI_38/CE
    SLICE_X63Y63         LUT2 (Prop_lut2_I0_O)        0.124     1.406 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.344     1.749    digsel/slowit/XLXI_39/I_Q0/CE
    SLICE_X63Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X63Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X63Y64         FDCE (Setup_fdce_C_CE)      -0.205    38.785    digsel/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -1.749    
  -------------------------------------------------------------------
                         slack                                 37.035    

Slack (MET) :             37.035ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.766ns (29.045%)  route 1.871ns (70.955%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.827     0.457    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     0.581 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.700     1.282    digsel/slowit/XLXI_38/CE
    SLICE_X63Y63         LUT2 (Prop_lut2_I0_O)        0.124     1.406 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.344     1.749    digsel/slowit/XLXI_39/I_Q2/CE
    SLICE_X63Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_39/I_Q2/C
    SLICE_X63Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X63Y64         FDCE (Setup_fdce_C_CE)      -0.205    38.785    digsel/slowit/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -1.749    
  -------------------------------------------------------------------
                         slack                                 37.035    

Slack (MET) :             37.388ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.642ns (28.101%)  route 1.643ns (71.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.827     0.457    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     0.581 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.815     1.397    digsel/slowit/XLXI_38/I_Q3/CE
    SLICE_X63Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X63Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X63Y63         FDCE (Setup_fdce_C_CE)      -0.205    38.785    digsel/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                 37.388    

Slack (MET) :             37.494ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.704ns (29.160%)  route 1.710ns (70.840%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.622    -0.890    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y62         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.856     0.422    digsel/slowit/XLXI_38/I_Q0_n_0
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.124     0.546 r  digsel/slowit/XLXI_38/I_36_32/O
                         net (fo=1, routed)           0.855     1.400    digsel/slowit/XLXI_38/I_Q3/T
    SLICE_X63Y63         LUT2 (Prop_lut2_I0_O)        0.124     1.524 r  digsel/slowit/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.524    digsel/slowit/XLXI_38/I_Q3/TQ
    SLICE_X63Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X63Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X63Y63         FDCE (Setup_fdce_C_D)        0.029    39.019    digsel/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                 37.494    

Slack (MET) :             37.577ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.640%)  route 1.453ns (69.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.624    -0.888    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.827     0.457    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124     0.581 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.626     1.207    digsel/slowit/XLXI_38/I_Q2/CE
    SLICE_X62Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X62Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X62Y63         FDCE (Setup_fdce_C_CE)      -0.205    38.785    digsel/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 37.577    

Slack (MET) :             37.673ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.704ns (31.496%)  route 1.531ns (68.504%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.622    -0.890    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y62         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.434 r  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.857     0.423    digsel/slowit/XLXI_38/I_Q0_n_0
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.547 r  digsel/slowit/XLXI_38/I_36_33/O
                         net (fo=1, routed)           0.674     1.221    digsel/slowit/XLXI_38/I_Q2/T
    SLICE_X62Y63         LUT2 (Prop_lut2_I0_O)        0.124     1.345 r  digsel/slowit/XLXI_38/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000     1.345    digsel/slowit/XLXI_38/I_Q2/TQ
    SLICE_X62Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X62Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.029    39.019    digsel/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                 37.673    

Slack (MET) :             37.708ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.766ns (33.619%)  route 1.512ns (66.381%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.621    -0.891    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  digsel/slowit/XLXI_39/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.842     0.470    digsel/slowit/XLXI_39/I_Q1_n_0
    SLICE_X64Y64         LUT3 (Prop_lut3_I1_O)        0.124     0.594 r  digsel/slowit/XLXI_39/I_36_32/O
                         net (fo=1, routed)           0.670     1.264    digsel/slowit/XLXI_39/I_Q3/T
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.124     1.388 r  digsel/slowit/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.388    digsel/slowit/XLXI_39/I_Q3/TQ
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.504    38.508    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.601    39.109    
                         clock uncertainty           -0.094    39.015    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.081    39.096    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                 37.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.590    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X65Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.131    -0.318    digsel/slowit/XLXI_37/I_Q1/Q0
    SLICE_X64Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.273 r  digsel/slowit/XLXI_37/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.273    digsel/slowit/XLXI_37/I_Q1/TQ
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.828    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                         clock pessimism              0.251    -0.577    
    SLICE_X64Y60         FDCE (Hold_fdce_C_D)         0.120    -0.457    digsel/slowit/XLXI_37/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.592    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X63Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  digsel/slowit/XLXI_38/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.167    -0.284    digsel/slowit/XLXI_38/I_Q3/Q
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  digsel/slowit/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.239    digsel/slowit/XLXI_38/I_Q3/TQ
    SLICE_X63Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.831    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X63Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.239    -0.592    
    SLICE_X63Y63         FDCE (Hold_fdce_C_D)         0.091    -0.501    digsel/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.592    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X63Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.180    -0.271    digsel/slowit/XLXI_39/I_Q0/Q
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.045    -0.226 r  digsel/slowit/XLXI_39/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.226    digsel/slowit/XLXI_39/I_Q0/TQ
    SLICE_X63Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.831    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X63Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.592    
    SLICE_X63Y64         FDCE (Hold_fdce_C_D)         0.091    -0.501    digsel/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.592    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  digsel/slowit/XLXI_39/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.187    -0.241    digsel/slowit/XLXI_39/I_Q1/Q
    SLICE_X64Y64         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  digsel/slowit/XLXI_39/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.196    digsel/slowit/XLXI_39/I_Q1/TQ
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.831    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X64Y64         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y64         FDCE (Hold_fdce_C_D)         0.120    -0.472    digsel/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.590    -0.591    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y62         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.185    -0.265    digsel/slowit/XLXI_38/I_Q1/Q0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  digsel/slowit/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.220    digsel/slowit/XLXI_38/I_Q1/TQ
    SLICE_X62Y62         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.830    digsel/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y62         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.591    
    SLICE_X62Y62         FDCE (Hold_fdce_C_D)         0.092    -0.499    digsel/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_40/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.592    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X65Y64         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.451 f  digsel/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=11, routed)          0.185    -0.266    digsel/slowit/XLXI_40/I_Q0/Q
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045    -0.221 r  digsel/slowit/XLXI_40/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.221    digsel/slowit/XLXI_40/I_Q0/TQ
    SLICE_X65Y64         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.831    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X65Y64         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.592    
    SLICE_X65Y64         FDCE (Hold_fdce_C_D)         0.091    -0.501    digsel/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.592    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X62Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  digsel/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.196    -0.255    digsel/slowit/XLXI_38/I_Q2/Q
    SLICE_X62Y63         LUT2 (Prop_lut2_I1_O)        0.045    -0.210 r  digsel/slowit/XLXI_38/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.210    digsel/slowit/XLXI_38/I_Q2/TQ
    SLICE_X62Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.831    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X62Y63         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.592    
    SLICE_X62Y63         FDCE (Hold_fdce_C_D)         0.091    -0.501    digsel/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.590    -0.591    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y62         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.196    -0.254    digsel/slowit/XLXI_38/I_Q0/Q
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.209 r  digsel/slowit/XLXI_38/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.209    digsel/slowit/XLXI_38/I_Q0/TQ
    SLICE_X62Y62         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.830    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y62         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.591    
    SLICE_X62Y62         FDCE (Hold_fdce_C_D)         0.091    -0.500    digsel/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.590    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X65Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.200    -0.249    digsel/slowit/XLXI_37/I_Q0/Q
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045    -0.204 r  digsel/slowit/XLXI_37/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.204    digsel/slowit/XLXI_37/I_Q0/TQ
    SLICE_X65Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.828    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X65Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                         clock pessimism              0.238    -0.590    
    SLICE_X65Y60         FDCE (Hold_fdce_C_D)         0.091    -0.499    digsel/slowit/XLXI_37/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.591    -0.590    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  digsel/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.232    -0.194    digsel/slowit/XLXI_37/I_Q3/Q
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  digsel/slowit/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.149    digsel/slowit/XLXI_37/I_Q3/TQ
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.861    -0.828    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X64Y60         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.238    -0.590    
    SLICE_X64Y60         FDCE (Hold_fdce_C_D)         0.121    -0.469    digsel/slowit/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    digsel/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y60     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y60     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y60     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y60     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y62     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y62     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y63     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y63     digsel/slowit/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y62     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y62     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y63     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y63     digsel/slowit/XLXI_38/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y64     digsel/slowit/XLXI_39/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y64     digsel/slowit/XLXI_39/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y64     digsel/slowit/XLXI_39/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y64     digsel/slowit/XLXI_39/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y64     digsel/slowit/XLXI_40/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y60     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y60     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y60     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y60     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y60     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y60     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y60     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y60     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y60     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y62     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y62     digsel/slowit/XLXI_38/I_Q0/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    digsel/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT



