
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.317860                       # Number of seconds simulated
sim_ticks                                317860043500                       # Number of ticks simulated
final_tick                               979294296000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 230556                       # Simulator instruction rate (inst/s)
host_op_rate                                   256396                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36642339                       # Simulator tick rate (ticks/s)
host_mem_usage                                2259752                       # Number of bytes of host memory used
host_seconds                                  8674.67                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2224147473                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       112192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst      1587328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       819904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2519424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1587328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1587328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       156992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          156992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         1753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst        24802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        12811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        352960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst      4993795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      2579450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7926205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      4993795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4993795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          493903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               493903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          493903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       352960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      4993795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      2579450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8420108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       39366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2453                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2453                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2514176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  155072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2519424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               156992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               73                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  317847417500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2453                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   35933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.383042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.654308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    63.839527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25988     82.16%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5103     16.13%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          316      1.00%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           69      0.22%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      0.23%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.06%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.03%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           45      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     276.869231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    976.118372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           119     91.54%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      1.54%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      3.08%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.77%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      1.54%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.77%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.638462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.335475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.593565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     26.15%     26.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.77%     26.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58     44.62%     71.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15     11.54%     83.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      6.15%     89.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      3.08%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      2.31%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.77%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.77%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      1.54%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.77%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.77%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                1      0.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6773441865                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7510016865                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  196420000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    172422.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               191172.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         7.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9202                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     872                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    7600550.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                148997520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 79190265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               191494800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3831480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13855214880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3046042950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            783222240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     30765865140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     22715892000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      46865265165                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           118460710140                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            372.681976                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         309127089172                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1538827250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5894676000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 182502887750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  59156005573                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1298685578                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  67468961349                       # Time in different power states
system.mem_ctrls_1.actEnergy                 76862100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 40849380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                88992960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                8816580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11613622800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2444445000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            713022720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23859548490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18833892960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      53161795770                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           110845801260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            348.725178                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         310631212402                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1460002250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4944926000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 209263692750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  49046631215                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     821209848                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52323581437                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2131955                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           495735089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2132979                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.414426                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.181099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.818901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1000683385                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1000683385                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    361481540                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       361481540                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    131627699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      131627699                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        12665                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         12665                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1055614                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1055614                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    493109239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        493109239                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    493121904                       # number of overall hits
system.cpu.dcache.overall_hits::total       493121904                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2264782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2264782                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1777567                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1777567                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          234                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          674                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          674                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4042349                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4042349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4042583                       # number of overall misses
system.cpu.dcache.overall_misses::total       4042583                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  20000215500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20000215500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  14419874545                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14419874545                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6066000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6066000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  34420090045                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34420090045                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  34420090045                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34420090045                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    363746322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    363746322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    133405266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    133405266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        12899                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        12899                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    497151588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    497151588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    497164487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    497164487                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006226                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013325                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.018141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008131                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8830.967175                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8830.967175                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8112.141227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8112.141227                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8514.873418                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8514.873418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8514.380545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8514.380545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24912                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        83055                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7719                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            5771                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.227361                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    14.391787                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2131955                       # number of writebacks
system.cpu.dcache.writebacks::total           2131955                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1266701                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1266701                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       644472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       644472                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1911173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1911173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1911173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1911173                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       998081                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       998081                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1133095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1133095                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2131176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2131176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2131283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2131283                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11357297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11357297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9309542160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9309542160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1016500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1016500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  20666839660                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20666839660                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  20667856160                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20667856160                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002744                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002744                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.008494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.008295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004287                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004287                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004287                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004287                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11379.134058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11379.134058                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8216.029689                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8216.029689                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data         9500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  9697.387574                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9697.387574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  9697.377664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9697.377664                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            799013                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           368354239                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            799525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            460.716349                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.363126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   496.636874                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.030006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.969994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         504006065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        504006065                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    250792021                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       250792021                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    250792021                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        250792021                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    250792021                       # number of overall hits
system.cpu.icache.overall_hits::total       250792021                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       811505                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        811505                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       811505                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         811505                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       811505                       # number of overall misses
system.cpu.icache.overall_misses::total        811505                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  12689919357                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12689919357                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  12689919357                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12689919357                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  12689919357                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12689919357                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    251603526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    251603526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    251603526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    251603526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    251603526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    251603526                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003225                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003225                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003225                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003225                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003225                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003225                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15637.512224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15637.512224                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15637.512224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15637.512224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15637.512224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15637.512224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       202654                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1565                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             17155                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.813116                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   142.272727                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       799013                       # number of writebacks
system.cpu.icache.writebacks::total            799013                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        12492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12492                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        12492                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12492                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        12492                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12492                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       799013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       799013                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       799013                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       799013                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       799013                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       799013                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  11405361419                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11405361419                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  11405361419                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11405361419                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  11405361419                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11405361419                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14274.312707                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14274.312707                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14274.312707                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14274.312707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14274.312707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14274.312707                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          5119053                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             5119277                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  144                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                752819                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2971                       # number of replacements
system.l2.tags.tagsinuse                 31275.447389                       # Cycle average of tags in use
system.l2.tags.total_refs                     3853308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34229                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    112.574367                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31238.874634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    36.572755                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.953335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954451                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.952576                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49499719                       # Number of tag accesses
system.l2.tags.data_accesses                 49499719                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2091532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2091532                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       802937                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           802937                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1132905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1132905                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       774210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             774210                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       986147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            986147                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        774210                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2119052                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2893262                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       774210                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2119052                       # number of overall hits
system.l2.overall_hits::total                 2893262                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 223                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        24803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        12680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12680                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        24803                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        12903                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37706                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        24803                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        12903                       # number of overall misses
system.l2.overall_misses::total                 37706                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        33000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        33000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     46621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      46621000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   5533680500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5533680500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   3245018000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3245018000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   5533680500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   3291639000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8825319500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   5533680500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   3291639000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8825319500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2091532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2091532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       802937                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       802937                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1133128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1133128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       799013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         799013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data       998827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        998827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       799013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2131955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2930968                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       799013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2131955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2930968                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000197                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.031042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031042                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.012695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012695                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.031042                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.006052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012865                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.031042                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.006052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012865                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 209062.780269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 209062.780269                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 223105.289683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 223105.289683                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 255916.246057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 255916.246057                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 223105.289683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 255106.486864                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 234056.105129                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 223105.289683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 255106.486864                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 234056.105129                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         9                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 2453                       # number of writebacks
system.l2.writebacks::total                      2453                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data           68                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               68                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  75                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 75                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       584245                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         584245                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            155                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        24802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        12674                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12674                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        24802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        12829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37631                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       584245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        24802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        12829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           621876                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    187627515                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    187627515                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     31120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     31120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   5384805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5384805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   3168272500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3168272500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   5384805000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   3199392500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8584197500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    187627515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   5384805000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   3199392500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8771825015                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.031041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.012689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012689                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.031041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.006017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012839                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.031041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.006017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212174                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher   321.145264                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total   321.145264                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 200774.193548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 200774.193548                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 217111.724861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 217111.724861                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 249982.049866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 249982.049866                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 217111.724861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 249387.520461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 228115.051420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher   321.145264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 217111.724861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 249387.520461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14105.424578                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         42357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        39487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2453                       # Transaction distribution
system.membus.trans_dist::CleanEvict              518                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               20                       # Transaction distribution
system.membus.trans_dist::ReadExReq               137                       # Transaction distribution
system.membus.trans_dist::ReadExResp              137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39229                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        81723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2676416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2676416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39386                       # Request fanout histogram
system.membus.reqLayer0.occupancy            26829261                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100937635                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        90092522                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     78231084                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2208895                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     55755691                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        50063064                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.790052                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3860614                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       626700                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       620548                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         6152                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        31392                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 979294296000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                635720087                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     13865937                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1084613194                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            90092522                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     54544226                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             609851928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         4547194                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         2773                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          260                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         7796                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         251603571                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        108760                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    626002291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.832751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.240839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        155237247     24.80%     24.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         77315042     12.35%     37.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        110358838     17.63%     54.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        283091164     45.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    626002291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.141717                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.706118                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         69060548                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     169435271                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         316035683                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      69314560                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        2156223                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     47455770                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        117998                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1104039451                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       9759352                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        2156223                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        111238182                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        32681038                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     35004492                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         340583994                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     104338358                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1094984510                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       3878542                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      14734736                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         210483                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       33859054                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       20242412                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      4400538                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1590678670                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6657299832                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1218132282                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    555270445                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1535259785                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         55418860                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1129881                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1129514                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         148620156                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    384556075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    137027991                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15813297                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10957075                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1087499316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3329787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1073848846                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2956630                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     33940052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    112899396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       162938                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    626002291                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.715407                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.119009                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    107250288     17.13%     17.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    153365609     24.50%     41.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    204057297     32.60%     74.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    135738076     21.68%     95.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     22871646      3.65%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2652537      0.42%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        62720      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4118      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    626002291                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        37495686      8.34%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1904399      0.42%      8.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv          269896      0.06%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       457479      0.10%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2444      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         2402      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        20106      0.00%      8.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       217514      0.05%      8.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       172225      0.04%      9.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        45220      0.01%      9.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt           41      0.00%      9.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      250988288     55.81%     64.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      41130943      9.15%     73.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    102663530     22.83%     96.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     14330353      3.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     437699241     40.76%     40.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9328208      0.87%     41.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        158376      0.01%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5817590      0.54%     42.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3253080      0.30%     42.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1725778      0.16%     42.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1645105      0.15%     42.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     15474405      1.44%     44.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     37643520      3.51%     47.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     44308653      4.13%     51.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       943689      0.09%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    253324613     23.59%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     91272910      8.50%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    126886545     11.82%     95.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     44367133      4.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1073848846                       # Type of FU issued
system.switch_cpus.iq.rate                   1.689185                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           449700526                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.418775                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2550500178                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    840257336                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    789769202                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    675856957                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    284580870                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    277746153                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1126821555                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       396727817                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13169391                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     11535631                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        27553                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        69511                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2381681                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        19585                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34588                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        2156223                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2801508                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2433580                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1090831627                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     384556075                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    137027991                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1127402                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          15468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2411944                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        69511                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1420309                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       741835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2162144                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1069602704                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     377884116                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4246138                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  2524                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            513156309                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         79789358                       # Number of branches executed
system.switch_cpus.iew.exec_stores          135272193                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.682506                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1068324592                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1067515355                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         667918647                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1028674024                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.679222                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.649301                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     29377699                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3166849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2091521                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    621210456                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.701341                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.358334                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    276535497     44.52%     44.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    117527371     18.92%     63.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     83364491     13.42%     76.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46948761      7.56%     84.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     18616300      3.00%     87.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13742506      2.21%     89.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9835582      1.58%     91.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7522842      1.21%     92.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47117106      7.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    621210456                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000001568                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1056890600                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              507666743                       # Number of memory references committed
system.switch_cpus.commit.loads             373020437                       # Number of loads committed
system.switch_cpus.commit.membars             2111228                       # Number of memory barriers committed
system.switch_cpus.commit.branches           78539885                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          277019135                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         876645109                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3369340                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    429456749     40.63%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      9272930      0.88%     41.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       157483      0.01%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5812158      0.55%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3238820      0.31%     42.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1721728      0.16%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      1632692      0.15%     42.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     15288693      1.45%     44.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     37403751      3.54%     47.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     44295585      4.19%     51.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       943268      0.09%     51.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    247438956     23.41%     75.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     90306527      8.54%     83.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    125581481     11.88%     95.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     44339779      4.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1056890600                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      47117106                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1660361558                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2177334510                       # The number of ROB writes
system.switch_cpus.timesIdled                   39110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 9717796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1056889032                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.635720                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.635720                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.573019                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.573019                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1180898443                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       563983933                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         548998610                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        443475231                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4339427649                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        445663535                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2548600257                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       99405272                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      5861938                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2930972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        36499                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         582492                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       582492                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 979294296000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1797840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2093985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       839436                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             518                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           584455                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1133128                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1133128                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        799013                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       998827                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2397039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6395890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8792929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    102273664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    272891584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              375165248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          587447                       # Total snoops (count)
system.tol2bus.snoopTraffic                    158336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3518396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.175930                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380761                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2899403     82.41%     82.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 618993     17.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3518396                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5861937027                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31566                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1198788461                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3197946474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
