==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric lab7_z4/Mult temp_mult 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.506 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.642 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_int<512>::ap_int<512, true>(ap_int_base<512, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:20)
INFO: [HLS 214-131] Inlining function 'ap_int<256>::ap_int<512>(ap_int<512> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:15)
INFO: [HLS 214-241] Aggregating bram variable 'c' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a' with compact=bit mode in 256-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.731 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (24.3ns)  of 'mul' operation ('ret') exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1ns, effective cycle time: 9ns).

WARNING: [HLS 200-871] Estimated clock period (24.261ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [HLS 200-1016] The critical path in module 'lab7_z4' consists of the following:	'mul' operation ('ret') [28]  (24.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_256s_256s_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.074 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z4.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 41.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.273 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 24.337 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2 
INFO: [HLS 200-10] Creating and opening solution 'C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol2'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol2/sol2.aps file found.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z4/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric lab7_z4/Mult temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z4 lab7_z4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.951 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_int<512>::ap_int<512, true>(ap_int_base<512, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, true>::ap_int_base<256, true>(ap_int_base<256, true> const&)' into 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' (G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, true>::RType<256, true>::mult operator*<256, true, 256, true>(ap_int_base<256, true> const&, ap_int_base<256, true> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:20)
INFO: [HLS 214-131] Inlining function 'ap_int<256>::ap_int<512>(ap_int<512> const&)' into 'lab7_z4(ap_int<256>*, ap_int<256>*, ap_int<256>*)' (./source/lab7_z4.cpp:10:15)
INFO: [HLS 214-241] Aggregating bram variable 'c' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'b' with compact=bit mode in 256-bits
INFO: [HLS 214-241] Aggregating bram variable 'a' with compact=bit mode in 256-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (24.3ns)  of 'mul' operation ('ret') exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1ns, effective cycle time: 9ns).

WARNING: [HLS 200-871] Estimated clock period (24.261ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [HLS 200-1016] The critical path in module 'lab7_z4' consists of the following:	'mul' operation ('ret') [28]  (24.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z4/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_256s_256s_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z4.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 41.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.263 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.517 seconds; peak allocated memory: 1.255 GB.
