
STM32H745_ADC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1b0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800b450  0800b450  0001b450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4ec  0800b4ec  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  0800b4ec  0800b4ec  0001b4ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4f4  0800b4f4  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4f4  0800b4f4  0001b4f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b4f8  0800b4f8  0001b4f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  24000000  0800b4fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023ac  24000060  0800b55c  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400240c  0800b55c  0002240c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008e  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001baf0  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002edc  00000000  00000000  0003bbc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001280  00000000  00000000  0003eaa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e4d  00000000  00000000  0003fd20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003d51e  00000000  00000000  00040b6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a3bd  00000000  00000000  0007e08b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0019af1a  00000000  00000000  00098448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053f8  00000000  00000000  00233364  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0023875c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b438 	.word	0x0800b438

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	0800b438 	.word	0x0800b438

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b970 	b.w	8000688 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	460d      	mov	r5, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	460f      	mov	r7, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4694      	mov	ip, r2
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0xe2>
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	b143      	cbz	r3, 80003ee <__udivmoddi4+0x2e>
 80003dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003e0:	f1c3 0220 	rsb	r2, r3, #32
 80003e4:	409f      	lsls	r7, r3
 80003e6:	fa20 f202 	lsr.w	r2, r0, r2
 80003ea:	4317      	orrs	r7, r2
 80003ec:	409c      	lsls	r4, r3
 80003ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003f2:	fa1f f58c 	uxth.w	r5, ip
 80003f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003fa:	0c22      	lsrs	r2, r4, #16
 80003fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000400:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000404:	fb01 f005 	mul.w	r0, r1, r5
 8000408:	4290      	cmp	r0, r2
 800040a:	d90a      	bls.n	8000422 <__udivmoddi4+0x62>
 800040c:	eb1c 0202 	adds.w	r2, ip, r2
 8000410:	f101 37ff 	add.w	r7, r1, #4294967295
 8000414:	f080 811c 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000418:	4290      	cmp	r0, r2
 800041a:	f240 8119 	bls.w	8000650 <__udivmoddi4+0x290>
 800041e:	3902      	subs	r1, #2
 8000420:	4462      	add	r2, ip
 8000422:	1a12      	subs	r2, r2, r0
 8000424:	b2a4      	uxth	r4, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000432:	fb00 f505 	mul.w	r5, r0, r5
 8000436:	42a5      	cmp	r5, r4
 8000438:	d90a      	bls.n	8000450 <__udivmoddi4+0x90>
 800043a:	eb1c 0404 	adds.w	r4, ip, r4
 800043e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000442:	f080 8107 	bcs.w	8000654 <__udivmoddi4+0x294>
 8000446:	42a5      	cmp	r5, r4
 8000448:	f240 8104 	bls.w	8000654 <__udivmoddi4+0x294>
 800044c:	4464      	add	r4, ip
 800044e:	3802      	subs	r0, #2
 8000450:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000454:	1b64      	subs	r4, r4, r5
 8000456:	2100      	movs	r1, #0
 8000458:	b11e      	cbz	r6, 8000462 <__udivmoddi4+0xa2>
 800045a:	40dc      	lsrs	r4, r3
 800045c:	2300      	movs	r3, #0
 800045e:	e9c6 4300 	strd	r4, r3, [r6]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0xbc>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80ed 	beq.w	800064a <__udivmoddi4+0x28a>
 8000470:	2100      	movs	r1, #0
 8000472:	e9c6 0500 	strd	r0, r5, [r6]
 8000476:	4608      	mov	r0, r1
 8000478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047c:	fab3 f183 	clz	r1, r3
 8000480:	2900      	cmp	r1, #0
 8000482:	d149      	bne.n	8000518 <__udivmoddi4+0x158>
 8000484:	42ab      	cmp	r3, r5
 8000486:	d302      	bcc.n	800048e <__udivmoddi4+0xce>
 8000488:	4282      	cmp	r2, r0
 800048a:	f200 80f8 	bhi.w	800067e <__udivmoddi4+0x2be>
 800048e:	1a84      	subs	r4, r0, r2
 8000490:	eb65 0203 	sbc.w	r2, r5, r3
 8000494:	2001      	movs	r0, #1
 8000496:	4617      	mov	r7, r2
 8000498:	2e00      	cmp	r6, #0
 800049a:	d0e2      	beq.n	8000462 <__udivmoddi4+0xa2>
 800049c:	e9c6 4700 	strd	r4, r7, [r6]
 80004a0:	e7df      	b.n	8000462 <__udivmoddi4+0xa2>
 80004a2:	b902      	cbnz	r2, 80004a6 <__udivmoddi4+0xe6>
 80004a4:	deff      	udf	#255	; 0xff
 80004a6:	fab2 f382 	clz	r3, r2
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	f040 8090 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b0:	1a8a      	subs	r2, r1, r2
 80004b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004b6:	fa1f fe8c 	uxth.w	lr, ip
 80004ba:	2101      	movs	r1, #1
 80004bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004c0:	fb07 2015 	mls	r0, r7, r5, r2
 80004c4:	0c22      	lsrs	r2, r4, #16
 80004c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ca:	fb0e f005 	mul.w	r0, lr, r5
 80004ce:	4290      	cmp	r0, r2
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d2:	eb1c 0202 	adds.w	r2, ip, r2
 80004d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4290      	cmp	r0, r2
 80004de:	f200 80cb 	bhi.w	8000678 <__udivmoddi4+0x2b8>
 80004e2:	4645      	mov	r5, r8
 80004e4:	1a12      	subs	r2, r2, r0
 80004e6:	b2a4      	uxth	r4, r4
 80004e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004ec:	fb07 2210 	mls	r2, r7, r0, r2
 80004f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004f4:	fb0e fe00 	mul.w	lr, lr, r0
 80004f8:	45a6      	cmp	lr, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x14e>
 80004fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000500:	f100 32ff 	add.w	r2, r0, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x14c>
 8000506:	45a6      	cmp	lr, r4
 8000508:	f200 80bb 	bhi.w	8000682 <__udivmoddi4+0x2c2>
 800050c:	4610      	mov	r0, r2
 800050e:	eba4 040e 	sub.w	r4, r4, lr
 8000512:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000516:	e79f      	b.n	8000458 <__udivmoddi4+0x98>
 8000518:	f1c1 0720 	rsb	r7, r1, #32
 800051c:	408b      	lsls	r3, r1
 800051e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000522:	ea4c 0c03 	orr.w	ip, ip, r3
 8000526:	fa05 f401 	lsl.w	r4, r5, r1
 800052a:	fa20 f307 	lsr.w	r3, r0, r7
 800052e:	40fd      	lsrs	r5, r7
 8000530:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000534:	4323      	orrs	r3, r4
 8000536:	fbb5 f8f9 	udiv	r8, r5, r9
 800053a:	fa1f fe8c 	uxth.w	lr, ip
 800053e:	fb09 5518 	mls	r5, r9, r8, r5
 8000542:	0c1c      	lsrs	r4, r3, #16
 8000544:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000548:	fb08 f50e 	mul.w	r5, r8, lr
 800054c:	42a5      	cmp	r5, r4
 800054e:	fa02 f201 	lsl.w	r2, r2, r1
 8000552:	fa00 f001 	lsl.w	r0, r0, r1
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1c 0404 	adds.w	r4, ip, r4
 800055c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000560:	f080 8088 	bcs.w	8000674 <__udivmoddi4+0x2b4>
 8000564:	42a5      	cmp	r5, r4
 8000566:	f240 8085 	bls.w	8000674 <__udivmoddi4+0x2b4>
 800056a:	f1a8 0802 	sub.w	r8, r8, #2
 800056e:	4464      	add	r4, ip
 8000570:	1b64      	subs	r4, r4, r5
 8000572:	b29d      	uxth	r5, r3
 8000574:	fbb4 f3f9 	udiv	r3, r4, r9
 8000578:	fb09 4413 	mls	r4, r9, r3, r4
 800057c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000580:	fb03 fe0e 	mul.w	lr, r3, lr
 8000584:	45a6      	cmp	lr, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1c 0404 	adds.w	r4, ip, r4
 800058c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000590:	d26c      	bcs.n	800066c <__udivmoddi4+0x2ac>
 8000592:	45a6      	cmp	lr, r4
 8000594:	d96a      	bls.n	800066c <__udivmoddi4+0x2ac>
 8000596:	3b02      	subs	r3, #2
 8000598:	4464      	add	r4, ip
 800059a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800059e:	fba3 9502 	umull	r9, r5, r3, r2
 80005a2:	eba4 040e 	sub.w	r4, r4, lr
 80005a6:	42ac      	cmp	r4, r5
 80005a8:	46c8      	mov	r8, r9
 80005aa:	46ae      	mov	lr, r5
 80005ac:	d356      	bcc.n	800065c <__udivmoddi4+0x29c>
 80005ae:	d053      	beq.n	8000658 <__udivmoddi4+0x298>
 80005b0:	b156      	cbz	r6, 80005c8 <__udivmoddi4+0x208>
 80005b2:	ebb0 0208 	subs.w	r2, r0, r8
 80005b6:	eb64 040e 	sbc.w	r4, r4, lr
 80005ba:	fa04 f707 	lsl.w	r7, r4, r7
 80005be:	40ca      	lsrs	r2, r1
 80005c0:	40cc      	lsrs	r4, r1
 80005c2:	4317      	orrs	r7, r2
 80005c4:	e9c6 7400 	strd	r7, r4, [r6]
 80005c8:	4618      	mov	r0, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005d0:	f1c3 0120 	rsb	r1, r3, #32
 80005d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005d8:	fa20 f201 	lsr.w	r2, r0, r1
 80005dc:	fa25 f101 	lsr.w	r1, r5, r1
 80005e0:	409d      	lsls	r5, r3
 80005e2:	432a      	orrs	r2, r5
 80005e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e8:	fa1f fe8c 	uxth.w	lr, ip
 80005ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80005f0:	fb07 1510 	mls	r5, r7, r0, r1
 80005f4:	0c11      	lsrs	r1, r2, #16
 80005f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005fa:	fb00 f50e 	mul.w	r5, r0, lr
 80005fe:	428d      	cmp	r5, r1
 8000600:	fa04 f403 	lsl.w	r4, r4, r3
 8000604:	d908      	bls.n	8000618 <__udivmoddi4+0x258>
 8000606:	eb1c 0101 	adds.w	r1, ip, r1
 800060a:	f100 38ff 	add.w	r8, r0, #4294967295
 800060e:	d22f      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000610:	428d      	cmp	r5, r1
 8000612:	d92d      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000614:	3802      	subs	r0, #2
 8000616:	4461      	add	r1, ip
 8000618:	1b49      	subs	r1, r1, r5
 800061a:	b292      	uxth	r2, r2
 800061c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000620:	fb07 1115 	mls	r1, r7, r5, r1
 8000624:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000628:	fb05 f10e 	mul.w	r1, r5, lr
 800062c:	4291      	cmp	r1, r2
 800062e:	d908      	bls.n	8000642 <__udivmoddi4+0x282>
 8000630:	eb1c 0202 	adds.w	r2, ip, r2
 8000634:	f105 38ff 	add.w	r8, r5, #4294967295
 8000638:	d216      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 800063a:	4291      	cmp	r1, r2
 800063c:	d914      	bls.n	8000668 <__udivmoddi4+0x2a8>
 800063e:	3d02      	subs	r5, #2
 8000640:	4462      	add	r2, ip
 8000642:	1a52      	subs	r2, r2, r1
 8000644:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000648:	e738      	b.n	80004bc <__udivmoddi4+0xfc>
 800064a:	4631      	mov	r1, r6
 800064c:	4630      	mov	r0, r6
 800064e:	e708      	b.n	8000462 <__udivmoddi4+0xa2>
 8000650:	4639      	mov	r1, r7
 8000652:	e6e6      	b.n	8000422 <__udivmoddi4+0x62>
 8000654:	4610      	mov	r0, r2
 8000656:	e6fb      	b.n	8000450 <__udivmoddi4+0x90>
 8000658:	4548      	cmp	r0, r9
 800065a:	d2a9      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 800065c:	ebb9 0802 	subs.w	r8, r9, r2
 8000660:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000664:	3b01      	subs	r3, #1
 8000666:	e7a3      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000668:	4645      	mov	r5, r8
 800066a:	e7ea      	b.n	8000642 <__udivmoddi4+0x282>
 800066c:	462b      	mov	r3, r5
 800066e:	e794      	b.n	800059a <__udivmoddi4+0x1da>
 8000670:	4640      	mov	r0, r8
 8000672:	e7d1      	b.n	8000618 <__udivmoddi4+0x258>
 8000674:	46d0      	mov	r8, sl
 8000676:	e77b      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000678:	3d02      	subs	r5, #2
 800067a:	4462      	add	r2, ip
 800067c:	e732      	b.n	80004e4 <__udivmoddi4+0x124>
 800067e:	4608      	mov	r0, r1
 8000680:	e70a      	b.n	8000498 <__udivmoddi4+0xd8>
 8000682:	4464      	add	r4, ip
 8000684:	3802      	subs	r0, #2
 8000686:	e742      	b.n	800050e <__udivmoddi4+0x14e>

08000688 <__aeabi_idiv0>:
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop

0800068c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000690:	4b3d      	ldr	r3, [pc, #244]	; (8000788 <SystemInit+0xfc>)
 8000692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000696:	4a3c      	ldr	r2, [pc, #240]	; (8000788 <SystemInit+0xfc>)
 8000698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800069c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006a0:	4b39      	ldr	r3, [pc, #228]	; (8000788 <SystemInit+0xfc>)
 80006a2:	691b      	ldr	r3, [r3, #16]
 80006a4:	4a38      	ldr	r2, [pc, #224]	; (8000788 <SystemInit+0xfc>)
 80006a6:	f043 0310 	orr.w	r3, r3, #16
 80006aa:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ac:	4b37      	ldr	r3, [pc, #220]	; (800078c <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f003 030f 	and.w	r3, r3, #15
 80006b4:	2b06      	cmp	r3, #6
 80006b6:	d807      	bhi.n	80006c8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006b8:	4b34      	ldr	r3, [pc, #208]	; (800078c <SystemInit+0x100>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f023 030f 	bic.w	r3, r3, #15
 80006c0:	4a32      	ldr	r2, [pc, #200]	; (800078c <SystemInit+0x100>)
 80006c2:	f043 0307 	orr.w	r3, r3, #7
 80006c6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006c8:	4b31      	ldr	r3, [pc, #196]	; (8000790 <SystemInit+0x104>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a30      	ldr	r2, [pc, #192]	; (8000790 <SystemInit+0x104>)
 80006ce:	f043 0301 	orr.w	r3, r3, #1
 80006d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006d4:	4b2e      	ldr	r3, [pc, #184]	; (8000790 <SystemInit+0x104>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006da:	4b2d      	ldr	r3, [pc, #180]	; (8000790 <SystemInit+0x104>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	492c      	ldr	r1, [pc, #176]	; (8000790 <SystemInit+0x104>)
 80006e0:	4b2c      	ldr	r3, [pc, #176]	; (8000794 <SystemInit+0x108>)
 80006e2:	4013      	ands	r3, r2
 80006e4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006e6:	4b29      	ldr	r3, [pc, #164]	; (800078c <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f003 0308 	and.w	r3, r3, #8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d007      	beq.n	8000702 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006f2:	4b26      	ldr	r3, [pc, #152]	; (800078c <SystemInit+0x100>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	f023 030f 	bic.w	r3, r3, #15
 80006fa:	4a24      	ldr	r2, [pc, #144]	; (800078c <SystemInit+0x100>)
 80006fc:	f043 0307 	orr.w	r3, r3, #7
 8000700:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000702:	4b23      	ldr	r3, [pc, #140]	; (8000790 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000708:	4b21      	ldr	r3, [pc, #132]	; (8000790 <SystemInit+0x104>)
 800070a:	2200      	movs	r2, #0
 800070c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800070e:	4b20      	ldr	r3, [pc, #128]	; (8000790 <SystemInit+0x104>)
 8000710:	2200      	movs	r2, #0
 8000712:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000714:	4b1e      	ldr	r3, [pc, #120]	; (8000790 <SystemInit+0x104>)
 8000716:	4a20      	ldr	r2, [pc, #128]	; (8000798 <SystemInit+0x10c>)
 8000718:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800071a:	4b1d      	ldr	r3, [pc, #116]	; (8000790 <SystemInit+0x104>)
 800071c:	4a1f      	ldr	r2, [pc, #124]	; (800079c <SystemInit+0x110>)
 800071e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000720:	4b1b      	ldr	r3, [pc, #108]	; (8000790 <SystemInit+0x104>)
 8000722:	4a1f      	ldr	r2, [pc, #124]	; (80007a0 <SystemInit+0x114>)
 8000724:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000726:	4b1a      	ldr	r3, [pc, #104]	; (8000790 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800072c:	4b18      	ldr	r3, [pc, #96]	; (8000790 <SystemInit+0x104>)
 800072e:	4a1c      	ldr	r2, [pc, #112]	; (80007a0 <SystemInit+0x114>)
 8000730:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000732:	4b17      	ldr	r3, [pc, #92]	; (8000790 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000738:	4b15      	ldr	r3, [pc, #84]	; (8000790 <SystemInit+0x104>)
 800073a:	4a19      	ldr	r2, [pc, #100]	; (80007a0 <SystemInit+0x114>)
 800073c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800073e:	4b14      	ldr	r3, [pc, #80]	; (8000790 <SystemInit+0x104>)
 8000740:	2200      	movs	r2, #0
 8000742:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000744:	4b12      	ldr	r3, [pc, #72]	; (8000790 <SystemInit+0x104>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a11      	ldr	r2, [pc, #68]	; (8000790 <SystemInit+0x104>)
 800074a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800074e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <SystemInit+0x104>)
 8000752:	2200      	movs	r2, #0
 8000754:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000756:	4b13      	ldr	r3, [pc, #76]	; (80007a4 <SystemInit+0x118>)
 8000758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800075a:	4a12      	ldr	r2, [pc, #72]	; (80007a4 <SystemInit+0x118>)
 800075c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000760:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000762:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <SystemInit+0x11c>)
 8000764:	681a      	ldr	r2, [r3, #0]
 8000766:	4b11      	ldr	r3, [pc, #68]	; (80007ac <SystemInit+0x120>)
 8000768:	4013      	ands	r3, r2
 800076a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800076e:	d202      	bcs.n	8000776 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000770:	4b0f      	ldr	r3, [pc, #60]	; (80007b0 <SystemInit+0x124>)
 8000772:	2201      	movs	r2, #1
 8000774:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000776:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <SystemInit+0x128>)
 8000778:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800077c:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800077e:	bf00      	nop
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	e000ed00 	.word	0xe000ed00
 800078c:	52002000 	.word	0x52002000
 8000790:	58024400 	.word	0x58024400
 8000794:	eaf6ed7f 	.word	0xeaf6ed7f
 8000798:	02020200 	.word	0x02020200
 800079c:	01ff0000 	.word	0x01ff0000
 80007a0:	01010280 	.word	0x01010280
 80007a4:	580000c0 	.word	0x580000c0
 80007a8:	5c001000 	.word	0x5c001000
 80007ac:	ffff0000 	.word	0xffff0000
 80007b0:	51008108 	.word	0x51008108
 80007b4:	52004000 	.word	0x52004000

080007b8 <myprintf2>:
  _write(0, (char*)buffer,len);
  //HAL_USART_Transmit(&husart2, (uint8_t*)buffer, len, -1);

}

void myprintf2(const char *fmt, ...) {
 80007b8:	b40f      	push	{r0, r1, r2, r3}
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b082      	sub	sp, #8
 80007be:	af00      	add	r7, sp, #0
  static char buffer[100];
  va_list args;
  va_start(args, fmt);
 80007c0:	f107 0314 	add.w	r3, r7, #20
 80007c4:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	693a      	ldr	r2, [r7, #16]
 80007ca:	2164      	movs	r1, #100	; 0x64
 80007cc:	480b      	ldr	r0, [pc, #44]	; (80007fc <myprintf2+0x44>)
 80007ce:	f00a f9a1 	bl	800ab14 <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 80007d2:	480a      	ldr	r0, [pc, #40]	; (80007fc <myprintf2+0x44>)
 80007d4:	f7ff fd84 	bl	80002e0 <strlen>
 80007d8:	4603      	mov	r3, r0
 80007da:	607b      	str	r3, [r7, #4]
//  _write(0, (char*)buffer,len);
  HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, -1);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	b29a      	uxth	r2, r3
 80007e0:	f04f 33ff 	mov.w	r3, #4294967295
 80007e4:	4905      	ldr	r1, [pc, #20]	; (80007fc <myprintf2+0x44>)
 80007e6:	4806      	ldr	r0, [pc, #24]	; (8000800 <myprintf2+0x48>)
 80007e8:	f009 f853 	bl	8009892 <HAL_UART_Transmit>

}
 80007ec:	bf00      	nop
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007f6:	b004      	add	sp, #16
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	24002254 	.word	0x24002254
 8000800:	24002188 	.word	0x24002188

08000804 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b088      	sub	sp, #32
 8000808:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef _time;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800080a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800080e:	61fb      	str	r3, [r7, #28]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000810:	bf00      	nop
 8000812:	4b45      	ldr	r3, [pc, #276]	; (8000928 <main+0x124>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800081a:	2b00      	cmp	r3, #0
 800081c:	d004      	beq.n	8000828 <main+0x24>
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	1e5a      	subs	r2, r3, #1
 8000822:	61fa      	str	r2, [r7, #28]
 8000824:	2b00      	cmp	r3, #0
 8000826:	dcf4      	bgt.n	8000812 <main+0xe>
  if ( timeout < 0 )
 8000828:	69fb      	ldr	r3, [r7, #28]
 800082a:	2b00      	cmp	r3, #0
 800082c:	da01      	bge.n	8000832 <main+0x2e>
  {
  Error_Handler();
 800082e:	f000 fbe9 	bl	8001004 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000832:	f000 fe8d 	bl	8001550 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000836:	f000 f88d 	bl	8000954 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800083a:	f000 f905 	bl	8000a48 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800083e:	4b3a      	ldr	r3, [pc, #232]	; (8000928 <main+0x124>)
 8000840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000844:	4a38      	ldr	r2, [pc, #224]	; (8000928 <main+0x124>)
 8000846:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800084a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800084e:	4b36      	ldr	r3, [pc, #216]	; (8000928 <main+0x124>)
 8000850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000858:	603b      	str	r3, [r7, #0]
 800085a:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800085c:	2000      	movs	r0, #0
 800085e:	f004 fef3 	bl	8005648 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000862:	2100      	movs	r1, #0
 8000864:	2000      	movs	r0, #0
 8000866:	f004 ff09 	bl	800567c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800086a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800086e:	61fb      	str	r3, [r7, #28]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000870:	bf00      	nop
 8000872:	4b2d      	ldr	r3, [pc, #180]	; (8000928 <main+0x124>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800087a:	2b00      	cmp	r3, #0
 800087c:	d104      	bne.n	8000888 <main+0x84>
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	1e5a      	subs	r2, r3, #1
 8000882:	61fa      	str	r2, [r7, #28]
 8000884:	2b00      	cmp	r3, #0
 8000886:	dcf4      	bgt.n	8000872 <main+0x6e>
if ( timeout < 0 )
 8000888:	69fb      	ldr	r3, [r7, #28]
 800088a:	2b00      	cmp	r3, #0
 800088c:	da01      	bge.n	8000892 <main+0x8e>
{
Error_Handler();
 800088e:	f000 fbb9 	bl	8001004 <Error_Handler>
  //SWD_Init();
  //write(0,"Hello",5);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000892:	f000 fad1 	bl	8000e38 <MX_GPIO_Init>
  MX_DMA_Init();
 8000896:	f000 faaf 	bl	8000df8 <MX_DMA_Init>
  //MX_LPUART1_UART_Init();
  MX_USART3_UART_Init();
 800089a:	f000 fa61 	bl	8000d60 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 800089e:	f000 f969 	bl	8000b74 <MX_ADC1_Init>
  MX_ADC2_Init();
 80008a2:	f000 f9f1 	bl	8000c88 <MX_ADC2_Init>
  MX_RTC_Init();
 80008a6:	f000 f8ff 	bl	8000aa8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_RTC_GetTime(&hrtc, &_time, RTC_FORMAT_BCD);
 80008aa:	1d3b      	adds	r3, r7, #4
 80008ac:	2201      	movs	r2, #1
 80008ae:	4619      	mov	r1, r3
 80008b0:	481e      	ldr	r0, [pc, #120]	; (800092c <main+0x128>)
 80008b2:	f008 fd55 	bl	8009360 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &_date, RTC_FORMAT_BCD);
 80008b6:	f107 0318 	add.w	r3, r7, #24
 80008ba:	2201      	movs	r2, #1
 80008bc:	4619      	mov	r1, r3
 80008be:	481b      	ldr	r0, [pc, #108]	; (800092c <main+0x128>)
 80008c0:	f008 fe32 	bl	8009528 <HAL_RTC_GetDate>
  HAL_ADCEx_MultiModeStart_DMA(&hadc1,(uint32_t *)ADC_DualModeVal,4);
 80008c4:	2204      	movs	r2, #4
 80008c6:	491a      	ldr	r1, [pc, #104]	; (8000930 <main+0x12c>)
 80008c8:	481a      	ldr	r0, [pc, #104]	; (8000934 <main+0x130>)
 80008ca:	f002 f94b 	bl	8002b64 <HAL_ADCEx_MultiModeStart_DMA>

  //a_shot = HAL_GetTick();

  myprintf2("STARTING : \r\n");
 80008ce:	481a      	ldr	r0, [pc, #104]	; (8000938 <main+0x134>)
 80008d0:	f7ff ff72 	bl	80007b8 <myprintf2>

  while (1)
  {

	  //if(ctr==BUFFER_SIZE)
	  if(gidxA == BFR_SIZE)
 80008d4:	4b19      	ldr	r3, [pc, #100]	; (800093c <main+0x138>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80008dc:	d102      	bne.n	80008e4 <main+0xe0>
#endif
		//TransferDataADC();

		////printBuffers(buffer1, buffer2, 100);
		////HAL_Delay(3000);
		ctr=0;
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <main+0x13c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
		////gidxA = 0;
		////MX_DMA_Init();
	  }

	if(HAL_GetTick() > (a_shot + 1000))
 80008e4:	f000 feba 	bl	800165c <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	4b16      	ldr	r3, [pc, #88]	; (8000944 <main+0x140>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d9ee      	bls.n	80008d4 <main+0xd0>
	{
	  a_shot = HAL_GetTick();
 80008f6:	f000 feb1 	bl	800165c <HAL_GetTick>
 80008fa:	4603      	mov	r3, r0
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <main+0x140>)
 8000900:	601a      	str	r2, [r3, #0]
	  myprintf2("rate:%d\r\n", rateB);
 8000902:	4b11      	ldr	r3, [pc, #68]	; (8000948 <main+0x144>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4619      	mov	r1, r3
 8000908:	4810      	ldr	r0, [pc, #64]	; (800094c <main+0x148>)
 800090a:	f7ff ff55 	bl	80007b8 <myprintf2>
	  HAL_Delay(1000);
 800090e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000912:	f000 feaf 	bl	8001674 <HAL_Delay>
	  b_shot  = HAL_GetTick();
 8000916:	f000 fea1 	bl	800165c <HAL_GetTick>
 800091a:	4603      	mov	r3, r0
 800091c:	461a      	mov	r2, r3
 800091e:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <main+0x14c>)
 8000920:	601a      	str	r2, [r3, #0]
	  MX_DMA_Init();
 8000922:	f000 fa69 	bl	8000df8 <MX_DMA_Init>
	  if(gidxA == BFR_SIZE)
 8000926:	e7d5      	b.n	80008d4 <main+0xd0>
 8000928:	58024400 	.word	0x58024400
 800092c:	2400221c 	.word	0x2400221c
 8000930:	24002240 	.word	0x24002240
 8000934:	24001fd0 	.word	0x24001fd0
 8000938:	0800b450 	.word	0x0800b450
 800093c:	24001fbc 	.word	0x24001fbc
 8000940:	24002250 	.word	0x24002250
 8000944:	24001fc8 	.word	0x24001fc8
 8000948:	24001fc4 	.word	0x24001fc4
 800094c:	0800b460 	.word	0x0800b460
 8000950:	24001fcc 	.word	0x24001fcc

08000954 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b09c      	sub	sp, #112	; 0x70
 8000958:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800095e:	224c      	movs	r2, #76	; 0x4c
 8000960:	2100      	movs	r1, #0
 8000962:	4618      	mov	r0, r3
 8000964:	f00a f8e4 	bl	800ab30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	2220      	movs	r2, #32
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f00a f8de 	bl	800ab30 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000974:	2004      	movs	r0, #4
 8000976:	f004 fe95 	bl	80056a4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800097a:	2300      	movs	r3, #0
 800097c:	603b      	str	r3, [r7, #0]
 800097e:	4b30      	ldr	r3, [pc, #192]	; (8000a40 <SystemClock_Config+0xec>)
 8000980:	699b      	ldr	r3, [r3, #24]
 8000982:	4a2f      	ldr	r2, [pc, #188]	; (8000a40 <SystemClock_Config+0xec>)
 8000984:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000988:	6193      	str	r3, [r2, #24]
 800098a:	4b2d      	ldr	r3, [pc, #180]	; (8000a40 <SystemClock_Config+0xec>)
 800098c:	699b      	ldr	r3, [r3, #24]
 800098e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000992:	603b      	str	r3, [r7, #0]
 8000994:	4b2b      	ldr	r3, [pc, #172]	; (8000a44 <SystemClock_Config+0xf0>)
 8000996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000998:	4a2a      	ldr	r2, [pc, #168]	; (8000a44 <SystemClock_Config+0xf0>)
 800099a:	f043 0301 	orr.w	r3, r3, #1
 800099e:	62d3      	str	r3, [r2, #44]	; 0x2c
 80009a0:	4b28      	ldr	r3, [pc, #160]	; (8000a44 <SystemClock_Config+0xf0>)
 80009a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009a4:	f003 0301 	and.w	r3, r3, #1
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009ac:	bf00      	nop
 80009ae:	4b24      	ldr	r3, [pc, #144]	; (8000a40 <SystemClock_Config+0xec>)
 80009b0:	699b      	ldr	r3, [r3, #24]
 80009b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80009b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80009ba:	d1f8      	bne.n	80009ae <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009bc:	2301      	movs	r3, #1
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009c0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80009c4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009c6:	2302      	movs	r3, #2
 80009c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ca:	2302      	movs	r3, #2
 80009cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009ce:	2301      	movs	r3, #1
 80009d0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 80009d2:	2378      	movs	r3, #120	; 0x78
 80009d4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009d6:	2302      	movs	r3, #2
 80009d8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80009da:	2302      	movs	r3, #2
 80009dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009de:	2302      	movs	r3, #2
 80009e0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80009e2:	230c      	movs	r3, #12
 80009e4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009e6:	2300      	movs	r3, #0
 80009e8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009ea:	2300      	movs	r3, #0
 80009ec:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f2:	4618      	mov	r0, r3
 80009f4:	f004 feb0 	bl	8005758 <HAL_RCC_OscConfig>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80009fe:	f000 fb01 	bl	8001004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a02:	233f      	movs	r3, #63	; 0x3f
 8000a04:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a06:	2303      	movs	r3, #3
 8000a08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a0e:	2308      	movs	r3, #8
 8000a10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a12:	2340      	movs	r3, #64	; 0x40
 8000a14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a16:	2340      	movs	r3, #64	; 0x40
 8000a18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a1e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a20:	2340      	movs	r3, #64	; 0x40
 8000a22:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	2104      	movs	r1, #4
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f005 faef 	bl	800600c <HAL_RCC_ClockConfig>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000a34:	f000 fae6 	bl	8001004 <Error_Handler>
  }

   //HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_8);

}
 8000a38:	bf00      	nop
 8000a3a:	3770      	adds	r7, #112	; 0x70
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	58024800 	.word	0x58024800
 8000a44:	58000400 	.word	0x58000400

08000a48 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b0b0      	sub	sp, #192	; 0xc0
 8000a4c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a4e:	463b      	mov	r3, r7
 8000a50:	22c0      	movs	r2, #192	; 0xc0
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f00a f86b 	bl	800ab30 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a5a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000a5e:	f04f 0300 	mov.w	r3, #0
 8000a62:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000a66:	2301      	movs	r3, #1
 8000a68:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 20;
 8000a6a:	2314      	movs	r3, #20
 8000a6c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000a7a:	23c0      	movs	r3, #192	; 0xc0
 8000a7c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000a7e:	2320      	movs	r3, #32
 8000a80:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000a86:	2300      	movs	r3, #0
 8000a88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a8c:	463b      	mov	r3, r7
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f005 fe48 	bl	8006724 <HAL_RCCEx_PeriphCLKConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000a9a:	f000 fab3 	bl	8001004 <Error_Handler>
  }
}
 8000a9e:	bf00      	nop
 8000aa0:	37c0      	adds	r7, #192	; 0xc0
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
	...

08000aa8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000aae:	1d3b      	adds	r3, r7, #4
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000abc:	2300      	movs	r3, #0
 8000abe:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ac0:	4b2a      	ldr	r3, [pc, #168]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000ac2:	4a2b      	ldr	r2, [pc, #172]	; (8000b70 <MX_RTC_Init+0xc8>)
 8000ac4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000ac6:	4b29      	ldr	r3, [pc, #164]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000acc:	4b27      	ldr	r3, [pc, #156]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000ace:	227f      	movs	r2, #127	; 0x7f
 8000ad0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000ad2:	4b26      	ldr	r3, [pc, #152]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000ad4:	22ff      	movs	r2, #255	; 0xff
 8000ad6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ad8:	4b24      	ldr	r3, [pc, #144]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000ade:	4b23      	ldr	r3, [pc, #140]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000ae4:	4b21      	ldr	r3, [pc, #132]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_POS1;
 8000aea:	4b20      	ldr	r3, [pc, #128]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000aec:	2202      	movs	r2, #2
 8000aee:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000af0:	481e      	ldr	r0, [pc, #120]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000af2:	f008 fb15 	bl	8009120 <HAL_RTC_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000afc:	f000 fa82 	bl	8001004 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = HOURS;
 8000b00:	2310      	movs	r3, #16
 8000b02:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = MINUTES;
 8000b04:	2306      	movs	r3, #6
 8000b06:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000b10:	2300      	movs	r3, #0
 8000b12:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	2201      	movs	r2, #1
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4814      	ldr	r0, [pc, #80]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000b1c:	f008 fb82 	bl	8009224 <HAL_RTC_SetTime>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000b26:	f000 fa6d 	bl	8001004 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8000b2a:	2307      	movs	r3, #7
 8000b2c:	703b      	strb	r3, [r7, #0]
  sDate.Month = MONTH;
 8000b2e:	2310      	movs	r3, #16
 8000b30:	707b      	strb	r3, [r7, #1]
  sDate.Date = DATE;
 8000b32:	2310      	movs	r3, #16
 8000b34:	70bb      	strb	r3, [r7, #2]
  sDate.Year = YEAR;
 8000b36:	2323      	movs	r3, #35	; 0x23
 8000b38:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000b3a:	463b      	mov	r3, r7
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	4619      	mov	r1, r3
 8000b40:	480a      	ldr	r0, [pc, #40]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000b42:	f008 fc69 	bl	8009418 <HAL_RTC_SetDate>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000b4c:	f000 fa5a 	bl	8001004 <Error_Handler>
  }

  /** Enable Calibrartion
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 8000b50:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8000b54:	4805      	ldr	r0, [pc, #20]	; (8000b6c <MX_RTC_Init+0xc4>)
 8000b56:	f008 fe05 	bl	8009764 <HAL_RTCEx_SetCalibrationOutPut>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_RTC_Init+0xbc>
  {
    Error_Handler();
 8000b60:	f000 fa50 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b64:	bf00      	nop
 8000b66:	3718      	adds	r7, #24
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	2400221c 	.word	0x2400221c
 8000b70:	58004000 	.word	0x58004000

08000b74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	; 0x28
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b7a:	f107 031c 	add.w	r3, r7, #28
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b86:	463b      	mov	r3, r7
 8000b88:	2200      	movs	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]
 8000b8c:	605a      	str	r2, [r3, #4]
 8000b8e:	609a      	str	r2, [r3, #8]
 8000b90:	60da      	str	r2, [r3, #12]
 8000b92:	611a      	str	r2, [r3, #16]
 8000b94:	615a      	str	r2, [r3, #20]
 8000b96:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b98:	4b38      	ldr	r3, [pc, #224]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000b9a:	4a39      	ldr	r2, [pc, #228]	; (8000c80 <MX_ADC1_Init+0x10c>)
 8000b9c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b9e:	4b37      	ldr	r3, [pc, #220]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ba4:	4b35      	ldr	r3, [pc, #212]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000ba6:	2208      	movs	r2, #8
 8000ba8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000baa:	4b34      	ldr	r3, [pc, #208]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bb0:	4b32      	ldr	r3, [pc, #200]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bb2:	2204      	movs	r2, #4
 8000bb4:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bb6:	4b31      	ldr	r3, [pc, #196]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bbc:	4b2f      	ldr	r3, [pc, #188]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000bc2:	4b2e      	ldr	r3, [pc, #184]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bc8:	4b2c      	ldr	r3, [pc, #176]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bce:	4b2b      	ldr	r3, [pc, #172]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bd4:	4b29      	ldr	r3, [pc, #164]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000bda:	4b28      	ldr	r3, [pc, #160]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bdc:	2203      	movs	r2, #3
 8000bde:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000be0:	4b26      	ldr	r3, [pc, #152]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000be6:	4b25      	ldr	r3, [pc, #148]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000bec:	4b23      	ldr	r3, [pc, #140]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bf4:	4821      	ldr	r0, [pc, #132]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000bf6:	f000 ff53 	bl	8001aa0 <HAL_ADC_Init>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000c00:	f000 fa00 	bl	8001004 <Error_Handler>



  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c04:	4b1f      	ldr	r3, [pc, #124]	; (8000c84 <MX_ADC1_Init+0x110>)
 8000c06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c08:	2306      	movs	r3, #6
 8000c0a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c10:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000c14:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c16:	2304      	movs	r3, #4
 8000c18:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c22:	463b      	mov	r3, r7
 8000c24:	4619      	mov	r1, r3
 8000c26:	4815      	ldr	r0, [pc, #84]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000c28:	f001 f8f0 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000c32:	f000 f9e7 	bl	8001004 <Error_Handler>
  }

/* Run the ADC calibration in single-ended mode */
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8000c36:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8000c3a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000c3e:	480f      	ldr	r0, [pc, #60]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000c40:	f001 ff2c 	bl	8002a9c <HAL_ADCEx_Calibration_Start>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_ADC1_Init+0xda>
  {
    /* Calibration Error */
    Error_Handler();
 8000c4a:	f000 f9db 	bl	8001004 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_INTERL;
 8000c4e:	2307      	movs	r3, #7
 8000c50:	61fb      	str	r3, [r7, #28]
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8000c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c56:	623b      	str	r3, [r7, #32]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c5c:	f107 031c 	add.w	r3, r7, #28
 8000c60:	4619      	mov	r1, r3
 8000c62:	4806      	ldr	r0, [pc, #24]	; (8000c7c <MX_ADC1_Init+0x108>)
 8000c64:	f002 f82e 	bl	8002cc4 <HAL_ADCEx_MultiModeConfigChannel>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000c6e:	f000 f9c9 	bl	8001004 <Error_Handler>

  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	3728      	adds	r7, #40	; 0x28
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	24001fd0 	.word	0x24001fd0
 8000c80:	40022000 	.word	0x40022000
 8000c84:	0c900008 	.word	0x0c900008

08000c88 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c8e:	1d3b      	adds	r3, r7, #4
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
 8000c9c:	615a      	str	r2, [r3, #20]
 8000c9e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000ca0:	4b2c      	ldr	r3, [pc, #176]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000ca2:	4a2d      	ldr	r2, [pc, #180]	; (8000d58 <MX_ADC2_Init+0xd0>)
 8000ca4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ca6:	4b2b      	ldr	r3, [pc, #172]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000cac:	4b29      	ldr	r3, [pc, #164]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cae:	2208      	movs	r2, #8
 8000cb0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cb2:	4b28      	ldr	r3, [pc, #160]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cb8:	4b26      	ldr	r3, [pc, #152]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cba:	2204      	movs	r2, #4
 8000cbc:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000cbe:	4b25      	ldr	r3, [pc, #148]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000cc4:	4b23      	ldr	r3, [pc, #140]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8000cca:	4b22      	ldr	r3, [pc, #136]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000cd0:	4b20      	ldr	r3, [pc, #128]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000cd6:	4b1f      	ldr	r3, [pc, #124]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cdc:	4b1d      	ldr	r3, [pc, #116]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000ce2:	4b1c      	ldr	r3, [pc, #112]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000ce8:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000cf0:	4818      	ldr	r0, [pc, #96]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000cf2:	f000 fed5 	bl	8001aa0 <HAL_ADC_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_ADC2_Init+0x78>
  {
    Error_Handler();
 8000cfc:	f000 f982 	bl	8001004 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d00:	4b16      	ldr	r3, [pc, #88]	; (8000d5c <MX_ADC2_Init+0xd4>)
 8000d02:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d04:	2306      	movs	r3, #6
 8000d06:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d0c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000d10:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d12:	2304      	movs	r3, #4
 8000d14:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d1e:	1d3b      	adds	r3, r7, #4
 8000d20:	4619      	mov	r1, r3
 8000d22:	480c      	ldr	r0, [pc, #48]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000d24:	f001 f872 	bl	8001e0c <HAL_ADC_ConfigChannel>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000d2e:	f000 f969 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */
/* Run the ADC calibration in single-ended mode */
  if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8000d32:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8000d36:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000d3a:	4806      	ldr	r0, [pc, #24]	; (8000d54 <MX_ADC2_Init+0xcc>)
 8000d3c:	f001 feae 	bl	8002a9c <HAL_ADCEx_Calibration_Start>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_ADC2_Init+0xc2>
  {
    /* Calibration Error */
    Error_Handler();
 8000d46:	f000 f95d 	bl	8001004 <Error_Handler>
  }
  /* USER CODE END ADC2_Init 2 */

}
 8000d4a:	bf00      	nop
 8000d4c:	3720      	adds	r7, #32
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	24002034 	.word	0x24002034
 8000d58:	40022100 	.word	0x40022100
 8000d5c:	0c900008 	.word	0x0c900008

08000d60 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d64:	4b22      	ldr	r3, [pc, #136]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d66:	4a23      	ldr	r2, [pc, #140]	; (8000df4 <MX_USART3_UART_Init+0x94>)
 8000d68:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d70:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d84:	4b1a      	ldr	r3, [pc, #104]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d86:	220c      	movs	r2, #12
 8000d88:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d8a:	4b19      	ldr	r3, [pc, #100]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d90:	4b17      	ldr	r3, [pc, #92]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d96:	4b16      	ldr	r3, [pc, #88]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000da2:	4b13      	ldr	r3, [pc, #76]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000da8:	4811      	ldr	r0, [pc, #68]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000daa:	f008 fd22 	bl	80097f2 <HAL_UART_Init>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000db4:	f000 f926 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000db8:	2100      	movs	r1, #0
 8000dba:	480d      	ldr	r0, [pc, #52]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000dbc:	f009 fdb3 	bl	800a926 <HAL_UARTEx_SetTxFifoThreshold>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000dc6:	f000 f91d 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dca:	2100      	movs	r1, #0
 8000dcc:	4808      	ldr	r0, [pc, #32]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000dce:	f009 fde8 	bl	800a9a2 <HAL_UARTEx_SetRxFifoThreshold>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000dd8:	f000 f914 	bl	8001004 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ddc:	4804      	ldr	r0, [pc, #16]	; (8000df0 <MX_USART3_UART_Init+0x90>)
 8000dde:	f009 fd69 	bl	800a8b4 <HAL_UARTEx_DisableFifoMode>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000de8:	f000 f90c 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	24002188 	.word	0x24002188
 8000df4:	40004800 	.word	0x40004800

08000df8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	; (8000e34 <MX_DMA_Init+0x3c>)
 8000e00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e04:	4a0b      	ldr	r2, [pc, #44]	; (8000e34 <MX_DMA_Init+0x3c>)
 8000e06:	f043 0301 	orr.w	r3, r3, #1
 8000e0a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <MX_DMA_Init+0x3c>)
 8000e10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2100      	movs	r1, #0
 8000e20:	200b      	movs	r0, #11
 8000e22:	f002 f92c 	bl	800307e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e26:	200b      	movs	r0, #11
 8000e28:	f002 f943 	bl	80030b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  //HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
  //HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);

}
 8000e2c:	bf00      	nop
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	58024400 	.word	0x58024400

08000e38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08c      	sub	sp, #48	; 0x30
 8000e3c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3e:	4b45      	ldr	r3, [pc, #276]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e44:	4a43      	ldr	r2, [pc, #268]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e46:	f043 0304 	orr.w	r3, r3, #4
 8000e4a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e4e:	4b41      	ldr	r3, [pc, #260]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e54:	f003 0304 	and.w	r3, r3, #4
 8000e58:	61bb      	str	r3, [r7, #24]
 8000e5a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e5c:	4b3d      	ldr	r3, [pc, #244]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e62:	4a3c      	ldr	r2, [pc, #240]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e68:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e6c:	4b39      	ldr	r3, [pc, #228]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7a:	4b36      	ldr	r3, [pc, #216]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e80:	4a34      	ldr	r2, [pc, #208]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e82:	f043 0301 	orr.w	r3, r3, #1
 8000e86:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e8a:	4b32      	ldr	r3, [pc, #200]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e90:	f003 0301 	and.w	r3, r3, #1
 8000e94:	613b      	str	r3, [r7, #16]
 8000e96:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e98:	4b2e      	ldr	r3, [pc, #184]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e9e:	4a2d      	ldr	r2, [pc, #180]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000ea0:	f043 0302 	orr.w	r3, r3, #2
 8000ea4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ea8:	4b2a      	ldr	r3, [pc, #168]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000eaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eae:	f003 0302 	and.w	r3, r3, #2
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb6:	4b27      	ldr	r3, [pc, #156]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ebc:	4a25      	ldr	r2, [pc, #148]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000ebe:	f043 0308 	orr.w	r3, r3, #8
 8000ec2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ec6:	4b23      	ldr	r3, [pc, #140]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ecc:	f003 0308 	and.w	r3, r3, #8
 8000ed0:	60bb      	str	r3, [r7, #8]
 8000ed2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ed4:	4b1f      	ldr	r3, [pc, #124]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000ed6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eda:	4a1e      	ldr	r2, [pc, #120]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000edc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ee0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ee4:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]


 GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable GPIOC clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef2:	4b18      	ldr	r3, [pc, #96]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000ef4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ef8:	4a16      	ldr	r2, [pc, #88]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000efa:	f043 0301 	orr.w	r3, r3, #1
 8000efe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f02:	4b14      	ldr	r3, [pc, #80]	; (8000f54 <MX_GPIO_Init+0x11c>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f08:	f003 0301 	and.w	r3, r3, #1
 8000f0c:	603b      	str	r3, [r7, #0]
 8000f0e:	683b      	ldr	r3, [r7, #0]

  /* Configure PC.13 pin as the EXTI input event line in interrupt mode for both CPU1 and CPU2*/
  GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;    /* current CPU (CM7) config in IT rising */
 8000f10:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f14:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Pin = GPIO_PIN_5;
 8000f1a:	2320      	movs	r3, #32
 8000f1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	62bb      	str	r3, [r7, #40]	; 0x28
  //HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);

    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;    /* current CPU (CM7) config in IT rising */
 8000f22:	2301      	movs	r3, #1
 8000f24:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Pin = GPIO_PIN_9;
 8000f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f30:	2303      	movs	r3, #3
 8000f32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000f34:	f107 031c 	add.w	r3, r7, #28
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4807      	ldr	r0, [pc, #28]	; (8000f58 <MX_GPIO_Init+0x120>)
 8000f3c:	f004 f9ba 	bl	80052b4 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000f40:	2201      	movs	r2, #1
 8000f42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f46:	4804      	ldr	r0, [pc, #16]	; (8000f58 <MX_GPIO_Init+0x120>)
 8000f48:	f004 fb64 	bl	8005614 <HAL_GPIO_WritePin>
  /* Configure the second CPU (CM4) EXTI line for IT*/
 // HAL_EXTI_D1_EventInputConfig(EXTI_LINE5 , EXTI_MODE_IT,  ENABLE);

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f4c:	bf00      	nop
 8000f4e:	3730      	adds	r7, #48	; 0x30
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	58024400 	.word	0x58024400
 8000f58:	58020800 	.word	0x58020800

08000f5c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
		//HAL_ADC_Stop(&hadc2);
    	//HAL_ADCEx_MultiModeStop_DMA(&hdma_adc1);
    }
    */

	if( HAL_GetTick() > (b_shot + 1000))
 8000f64:	f000 fb7a 	bl	800165c <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d910      	bls.n	8000f98 <HAL_ADC_ConvCpltCallback+0x3c>
	{
		b_shot  = HAL_GetTick();
 8000f76:	f000 fb71 	bl	800165c <HAL_GetTick>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000f80:	601a      	str	r2, [r3, #0]
		HAL_NVIC_DisableIRQ(DMA1_Stream0_IRQn);
 8000f82:	200b      	movs	r0, #11
 8000f84:	f002 f8a3 	bl	80030ce <HAL_NVIC_DisableIRQ>
		rateB = rateA;
 8000f88:	4b18      	ldr	r3, [pc, #96]	; (8000fec <HAL_ADC_ConvCpltCallback+0x90>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a18      	ldr	r2, [pc, #96]	; (8000ff0 <HAL_ADC_ConvCpltCallback+0x94>)
 8000f8e:	6013      	str	r3, [r2, #0]
		rateA = 0;
 8000f90:	4b16      	ldr	r3, [pc, #88]	; (8000fec <HAL_ADC_ConvCpltCallback+0x90>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	e004      	b.n	8000fa2 <HAL_ADC_ConvCpltCallback+0x46>
	}
	else
	{
		rateA++;
 8000f98:	4b14      	ldr	r3, [pc, #80]	; (8000fec <HAL_ADC_ConvCpltCallback+0x90>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	4a13      	ldr	r2, [pc, #76]	; (8000fec <HAL_ADC_ConvCpltCallback+0x90>)
 8000fa0:	6013      	str	r3, [r2, #0]
	}

    if(gidxA < BFR_SIZE)
 8000fa2:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <HAL_ADC_ConvCpltCallback+0x98>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000faa:	da15      	bge.n	8000fd8 <HAL_ADC_ConvCpltCallback+0x7c>
    {
    	buffer1[gidxA] = (ADC_DualModeVal[0] >> 16);
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b10      	ldr	r3, [pc, #64]	; (8000ff4 <HAL_ADC_ConvCpltCallback+0x98>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	0c12      	lsrs	r2, r2, #16
 8000fb6:	4911      	ldr	r1, [pc, #68]	; (8000ffc <HAL_ADC_ConvCpltCallback+0xa0>)
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	buffer2[gidxA] = (ADC_DualModeVal[1] >> 16);
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <HAL_ADC_ConvCpltCallback+0x98>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	0c12      	lsrs	r2, r2, #16
 8000fc6:	490e      	ldr	r1, [pc, #56]	; (8001000 <HAL_ADC_ConvCpltCallback+0xa4>)
 8000fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	gidxA++;
 8000fcc:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <HAL_ADC_ConvCpltCallback+0x98>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	4a08      	ldr	r2, [pc, #32]	; (8000ff4 <HAL_ADC_ConvCpltCallback+0x98>)
 8000fd4:	6013      	str	r3, [r2, #0]
    {
    	//HAL_NVIC_DisableIRQ(DMA1_Stream0_IRQn);

    	gidxA = 0;
    }
}
 8000fd6:	e002      	b.n	8000fde <HAL_ADC_ConvCpltCallback+0x82>
    	gidxA = 0;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <HAL_ADC_ConvCpltCallback+0x98>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
}
 8000fde:	bf00      	nop
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	24001fcc 	.word	0x24001fcc
 8000fec:	24001fc0 	.word	0x24001fc0
 8000ff0:	24001fc4 	.word	0x24001fc4
 8000ff4:	24001fbc 	.word	0x24001fbc
 8000ff8:	24002240 	.word	0x24002240
 8000ffc:	2400007c 	.word	0x2400007c
 8001000:	2400101c 	.word	0x2400101c

08001004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001008:	b672      	cpsid	i
}
 800100a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800100c:	e7fe      	b.n	800100c <Error_Handler+0x8>
	...

08001010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001016:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <HAL_MspInit+0x30>)
 8001018:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800101c:	4a08      	ldr	r2, [pc, #32]	; (8001040 <HAL_MspInit+0x30>)
 800101e:	f043 0302 	orr.w	r3, r3, #2
 8001022:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001026:	4b06      	ldr	r3, [pc, #24]	; (8001040 <HAL_MspInit+0x30>)
 8001028:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	58024400 	.word	0x58024400

08001044 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08c      	sub	sp, #48	; 0x30
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a58      	ldr	r2, [pc, #352]	; (80011c4 <HAL_ADC_MspInit+0x180>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d17d      	bne.n	8001162 <HAL_ADC_MspInit+0x11e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */
    __HAL_RCC_DMA1_CLK_ENABLE();
 8001066:	4b58      	ldr	r3, [pc, #352]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 8001068:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800106c:	4a56      	ldr	r2, [pc, #344]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001076:	4b54      	ldr	r3, [pc, #336]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 8001078:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	61bb      	str	r3, [r7, #24]
 8001082:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001084:	4b51      	ldr	r3, [pc, #324]	; (80011cc <HAL_ADC_MspInit+0x188>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	3301      	adds	r3, #1
 800108a:	4a50      	ldr	r2, [pc, #320]	; (80011cc <HAL_ADC_MspInit+0x188>)
 800108c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800108e:	4b4f      	ldr	r3, [pc, #316]	; (80011cc <HAL_ADC_MspInit+0x188>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d10e      	bne.n	80010b4 <HAL_ADC_MspInit+0x70>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001096:	4b4c      	ldr	r3, [pc, #304]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 8001098:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800109c:	4a4a      	ldr	r2, [pc, #296]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 800109e:	f043 0320 	orr.w	r3, r3, #32
 80010a2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80010a6:	4b48      	ldr	r3, [pc, #288]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 80010a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80010ac:	f003 0320 	and.w	r3, r3, #32
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	4b44      	ldr	r3, [pc, #272]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 80010b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010ba:	4a43      	ldr	r2, [pc, #268]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010c4:	4b40      	ldr	r3, [pc, #256]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 80010c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010d2:	2340      	movs	r3, #64	; 0x40
 80010d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010d6:	2303      	movs	r3, #3
 80010d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010de:	f107 031c 	add.w	r3, r7, #28
 80010e2:	4619      	mov	r1, r3
 80010e4:	483a      	ldr	r0, [pc, #232]	; (80011d0 <HAL_ADC_MspInit+0x18c>)
 80010e6:	f004 f8e5 	bl	80052b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 80010ea:	4b3a      	ldr	r3, [pc, #232]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 80010ec:	4a3a      	ldr	r2, [pc, #232]	; (80011d8 <HAL_ADC_MspInit+0x194>)
 80010ee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80010f0:	4b38      	ldr	r3, [pc, #224]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 80010f2:	2209      	movs	r2, #9
 80010f4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010f6:	4b37      	ldr	r3, [pc, #220]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010fc:	4b35      	ldr	r3, [pc, #212]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001102:	4b34      	ldr	r3, [pc, #208]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 8001104:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001108:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800110a:	4b32      	ldr	r3, [pc, #200]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 800110c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001110:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_PDATAALIGN_WORD;
 8001112:	4b30      	ldr	r3, [pc, #192]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 8001114:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001118:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800111a:	4b2e      	ldr	r3, [pc, #184]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 800111c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001120:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001122:	4b2c      	ldr	r3, [pc, #176]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 8001124:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001128:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800112a:	4b2a      	ldr	r3, [pc, #168]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 800112c:	2204      	movs	r2, #4
 800112e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001130:	4b28      	ldr	r3, [pc, #160]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 8001132:	2203      	movs	r2, #3
 8001134:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8001136:	4b27      	ldr	r3, [pc, #156]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 8001138:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800113c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800113e:	4b25      	ldr	r3, [pc, #148]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 8001140:	2200      	movs	r2, #0
 8001142:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001144:	4823      	ldr	r0, [pc, #140]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 8001146:	f001 ffdd 	bl	8003104 <HAL_DMA_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <HAL_ADC_MspInit+0x110>
    {
      Error_Handler();
 8001150:	f7ff ff58 	bl	8001004 <Error_Handler>
    }

   __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4a1f      	ldr	r2, [pc, #124]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 8001158:	64da      	str	r2, [r3, #76]	; 0x4c
 800115a:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <HAL_ADC_MspInit+0x190>)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6393      	str	r3, [r2, #56]	; 0x38
    // HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
    // HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001160:	e02b      	b.n	80011ba <HAL_ADC_MspInit+0x176>
  else if(hadc->Instance==ADC2)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a1d      	ldr	r2, [pc, #116]	; (80011dc <HAL_ADC_MspInit+0x198>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d126      	bne.n	80011ba <HAL_ADC_MspInit+0x176>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800116c:	4b17      	ldr	r3, [pc, #92]	; (80011cc <HAL_ADC_MspInit+0x188>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	3301      	adds	r3, #1
 8001172:	4a16      	ldr	r2, [pc, #88]	; (80011cc <HAL_ADC_MspInit+0x188>)
 8001174:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001176:	4b15      	ldr	r3, [pc, #84]	; (80011cc <HAL_ADC_MspInit+0x188>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d10e      	bne.n	800119c <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800117e:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 8001180:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001184:	4a10      	ldr	r2, [pc, #64]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 8001186:	f043 0320 	orr.w	r3, r3, #32
 800118a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 8001190:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001194:	f003 0320 	and.w	r3, r3, #32
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119c:	4b0a      	ldr	r3, [pc, #40]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 800119e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011a2:	4a09      	ldr	r2, [pc, #36]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_ADC_MspInit+0x184>)
 80011ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
}
 80011ba:	bf00      	nop
 80011bc:	3730      	adds	r7, #48	; 0x30
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40022000 	.word	0x40022000
 80011c8:	58024400 	.word	0x58024400
 80011cc:	240022b8 	.word	0x240022b8
 80011d0:	58020000 	.word	0x58020000
 80011d4:	24002098 	.word	0x24002098
 80011d8:	40020010 	.word	0x40020010
 80011dc:	40022100 	.word	0x40022100

080011e0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b0ba      	sub	sp, #232	; 0xe8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	22c0      	movs	r2, #192	; 0xc0
 80011fe:	2100      	movs	r1, #0
 8001200:	4618      	mov	r0, r3
 8001202:	f009 fc95 	bl	800ab30 <memset>
  if(hrtc->Instance==RTC)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a22      	ldr	r2, [pc, #136]	; (8001294 <HAL_RTC_MspInit+0xb4>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d13d      	bne.n	800128c <HAL_RTC_MspInit+0xac>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001210:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001214:	f04f 0300 	mov.w	r3, #0
 8001218:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800121c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001220:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001224:	f107 0310 	add.w	r3, r7, #16
 8001228:	4618      	mov	r0, r3
 800122a:	f005 fa7b 	bl	8006724 <HAL_RCCEx_PeriphCLKConfig>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <HAL_RTC_MspInit+0x58>
    {
      Error_Handler();
 8001234:	f7ff fee6 	bl	8001004 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001238:	4b17      	ldr	r3, [pc, #92]	; (8001298 <HAL_RTC_MspInit+0xb8>)
 800123a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800123c:	4a16      	ldr	r2, [pc, #88]	; (8001298 <HAL_RTC_MspInit+0xb8>)
 800123e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001242:	6713      	str	r3, [r2, #112]	; 0x70

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001244:	4b14      	ldr	r3, [pc, #80]	; (8001298 <HAL_RTC_MspInit+0xb8>)
 8001246:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800124a:	4a13      	ldr	r2, [pc, #76]	; (8001298 <HAL_RTC_MspInit+0xb8>)
 800124c:	f043 0302 	orr.w	r3, r3, #2
 8001250:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001254:	4b10      	ldr	r3, [pc, #64]	; (8001298 <HAL_RTC_MspInit+0xb8>)
 8001256:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
    /**RTC GPIO Configuration
    PB2     ------> RTC_OUT_CALIB
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001262:	2304      	movs	r3, #4
 8001264:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
 800127a:	2300      	movs	r3, #0
 800127c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001280:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001284:	4619      	mov	r1, r3
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <HAL_RTC_MspInit+0xbc>)
 8001288:	f004 f814 	bl	80052b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800128c:	bf00      	nop
 800128e:	37e8      	adds	r7, #232	; 0xe8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	58004000 	.word	0x58004000
 8001298:	58024400 	.word	0x58024400
 800129c:	58020400 	.word	0x58020400

080012a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b0bc      	sub	sp, #240	; 0xf0
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012b8:	f107 0318 	add.w	r3, r7, #24
 80012bc:	22c0      	movs	r2, #192	; 0xc0
 80012be:	2100      	movs	r1, #0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f009 fc35 	bl	800ab30 <memset>

  if(huart->Instance==LPUART1)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a4d      	ldr	r2, [pc, #308]	; (8001400 <HAL_UART_MspInit+0x160>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d146      	bne.n	800135e <HAL_UART_MspInit+0xbe>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80012d0:	f04f 0204 	mov.w	r2, #4
 80012d4:	f04f 0300 	mov.w	r3, #0
 80012d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_D3PCLK1;
 80012dc:	2300      	movs	r3, #0
 80012de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012e2:	f107 0318 	add.w	r3, r7, #24
 80012e6:	4618      	mov	r0, r3
 80012e8:	f005 fa1c 	bl	8006724 <HAL_RCCEx_PeriphCLKConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80012f2:	f7ff fe87 	bl	8001004 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80012f6:	4b43      	ldr	r3, [pc, #268]	; (8001404 <HAL_UART_MspInit+0x164>)
 80012f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80012fc:	4a41      	ldr	r2, [pc, #260]	; (8001404 <HAL_UART_MspInit+0x164>)
 80012fe:	f043 0308 	orr.w	r3, r3, #8
 8001302:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001306:	4b3f      	ldr	r3, [pc, #252]	; (8001404 <HAL_UART_MspInit+0x164>)
 8001308:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800130c:	f003 0308 	and.w	r3, r3, #8
 8001310:	617b      	str	r3, [r7, #20]
 8001312:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001314:	4b3b      	ldr	r3, [pc, #236]	; (8001404 <HAL_UART_MspInit+0x164>)
 8001316:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800131a:	4a3a      	ldr	r2, [pc, #232]	; (8001404 <HAL_UART_MspInit+0x164>)
 800131c:	f043 0302 	orr.w	r3, r3, #2
 8001320:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001324:	4b37      	ldr	r3, [pc, #220]	; (8001404 <HAL_UART_MspInit+0x164>)
 8001326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB6     ------> LPUART1_TX
    PB7     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001332:	23c0      	movs	r3, #192	; 0xc0
 8001334:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001338:	2302      	movs	r3, #2
 800133a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001344:	2300      	movs	r3, #0
 8001346:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART;
 800134a:	2308      	movs	r3, #8
 800134c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001350:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001354:	4619      	mov	r1, r3
 8001356:	482c      	ldr	r0, [pc, #176]	; (8001408 <HAL_UART_MspInit+0x168>)
 8001358:	f003 ffac 	bl	80052b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800135c:	e04b      	b.n	80013f6 <HAL_UART_MspInit+0x156>
  if(huart->Instance==USART3)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a2a      	ldr	r2, [pc, #168]	; (800140c <HAL_UART_MspInit+0x16c>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d146      	bne.n	80013f6 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001368:	f04f 0202 	mov.w	r2, #2
 800136c:	f04f 0300 	mov.w	r3, #0
 8001370:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001374:	2300      	movs	r3, #0
 8001376:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800137a:	f107 0318 	add.w	r3, r7, #24
 800137e:	4618      	mov	r0, r3
 8001380:	f005 f9d0 	bl	8006724 <HAL_RCCEx_PeriphCLKConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_UART_MspInit+0xee>
      Error_Handler();
 800138a:	f7ff fe3b 	bl	8001004 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800138e:	4b1d      	ldr	r3, [pc, #116]	; (8001404 <HAL_UART_MspInit+0x164>)
 8001390:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001394:	4a1b      	ldr	r2, [pc, #108]	; (8001404 <HAL_UART_MspInit+0x164>)
 8001396:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800139a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800139e:	4b19      	ldr	r3, [pc, #100]	; (8001404 <HAL_UART_MspInit+0x164>)
 80013a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80013a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ac:	4b15      	ldr	r3, [pc, #84]	; (8001404 <HAL_UART_MspInit+0x164>)
 80013ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013b2:	4a14      	ldr	r2, [pc, #80]	; (8001404 <HAL_UART_MspInit+0x164>)
 80013b4:	f043 0308 	orr.w	r3, r3, #8
 80013b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013bc:	4b11      	ldr	r3, [pc, #68]	; (8001404 <HAL_UART_MspInit+0x164>)
 80013be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80013ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d2:	2302      	movs	r3, #2
 80013d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013e4:	2307      	movs	r3, #7
 80013e6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ea:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80013ee:	4619      	mov	r1, r3
 80013f0:	4807      	ldr	r0, [pc, #28]	; (8001410 <HAL_UART_MspInit+0x170>)
 80013f2:	f003 ff5f 	bl	80052b4 <HAL_GPIO_Init>
}
 80013f6:	bf00      	nop
 80013f8:	37f0      	adds	r7, #240	; 0xf0
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	58000c00 	.word	0x58000c00
 8001404:	58024400 	.word	0x58024400
 8001408:	58020400 	.word	0x58020400
 800140c:	40004800 	.word	0x40004800
 8001410:	58020c00 	.word	0x58020c00

08001414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001418:	e7fe      	b.n	8001418 <NMI_Handler+0x4>

0800141a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800141e:	e7fe      	b.n	800141e <HardFault_Handler+0x4>

08001420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001424:	e7fe      	b.n	8001424 <MemManage_Handler+0x4>

08001426 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800142a:	e7fe      	b.n	800142a <BusFault_Handler+0x4>

0800142c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <UsageFault_Handler+0x4>

08001432 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001436:	bf00      	nop
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001460:	f000 f8e8 	bl	8001634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}

08001468 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800146c:	4802      	ldr	r0, [pc, #8]	; (8001478 <DMA1_Stream0_IRQHandler+0x10>)
 800146e:	f002 fc0f 	bl	8003c90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	24002098 	.word	0x24002098

0800147c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001480:	4802      	ldr	r0, [pc, #8]	; (800148c <DMA1_Stream1_IRQHandler+0x10>)
 8001482:	f002 fc05 	bl	8003c90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	24002110 	.word	0x24002110

08001490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001498:	4a14      	ldr	r2, [pc, #80]	; (80014ec <_sbrk+0x5c>)
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <_sbrk+0x60>)
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a4:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014ac:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <_sbrk+0x64>)
 80014ae:	4a12      	ldr	r2, [pc, #72]	; (80014f8 <_sbrk+0x68>)
 80014b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b2:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d207      	bcs.n	80014d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c0:	f009 fb3e 	bl	800ab40 <__errno>
 80014c4:	4603      	mov	r3, r0
 80014c6:	220c      	movs	r2, #12
 80014c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295
 80014ce:	e009      	b.n	80014e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d0:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014d6:	4b07      	ldr	r3, [pc, #28]	; (80014f4 <_sbrk+0x64>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	4a05      	ldr	r2, [pc, #20]	; (80014f4 <_sbrk+0x64>)
 80014e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014e2:	68fb      	ldr	r3, [r7, #12]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	24080000 	.word	0x24080000
 80014f0:	00000400 	.word	0x00000400
 80014f4:	240022bc 	.word	0x240022bc
 80014f8:	24002410 	.word	0x24002410

080014fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001534 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001500:	f7ff f8c4 	bl	800068c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001504:	480c      	ldr	r0, [pc, #48]	; (8001538 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001506:	490d      	ldr	r1, [pc, #52]	; (800153c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001508:	4a0d      	ldr	r2, [pc, #52]	; (8001540 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800150c:	e002      	b.n	8001514 <LoopCopyDataInit>

0800150e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800150e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001512:	3304      	adds	r3, #4

08001514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001518:	d3f9      	bcc.n	800150e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800151a:	4a0a      	ldr	r2, [pc, #40]	; (8001544 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800151c:	4c0a      	ldr	r4, [pc, #40]	; (8001548 <LoopFillZerobss+0x22>)
  movs r3, #0
 800151e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001520:	e001      	b.n	8001526 <LoopFillZerobss>

08001522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001524:	3204      	adds	r2, #4

08001526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001528:	d3fb      	bcc.n	8001522 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800152a:	f009 fb0f 	bl	800ab4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800152e:	f7ff f969 	bl	8000804 <main>
  bx  lr
 8001532:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001534:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001538:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800153c:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001540:	0800b4fc 	.word	0x0800b4fc
  ldr r2, =_sbss
 8001544:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001548:	2400240c 	.word	0x2400240c

0800154c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800154c:	e7fe      	b.n	800154c <ADC3_IRQHandler>
	...

08001550 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001556:	2003      	movs	r0, #3
 8001558:	f001 fd86 	bl	8003068 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800155c:	f004 ff0c 	bl	8006378 <HAL_RCC_GetSysClockFreq>
 8001560:	4602      	mov	r2, r0
 8001562:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <HAL_Init+0x68>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	0a1b      	lsrs	r3, r3, #8
 8001568:	f003 030f 	and.w	r3, r3, #15
 800156c:	4913      	ldr	r1, [pc, #76]	; (80015bc <HAL_Init+0x6c>)
 800156e:	5ccb      	ldrb	r3, [r1, r3]
 8001570:	f003 031f 	and.w	r3, r3, #31
 8001574:	fa22 f303 	lsr.w	r3, r2, r3
 8001578:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <HAL_Init+0x68>)
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	4a0e      	ldr	r2, [pc, #56]	; (80015bc <HAL_Init+0x6c>)
 8001584:	5cd3      	ldrb	r3, [r2, r3]
 8001586:	f003 031f 	and.w	r3, r3, #31
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	fa22 f303 	lsr.w	r3, r2, r3
 8001590:	4a0b      	ldr	r2, [pc, #44]	; (80015c0 <HAL_Init+0x70>)
 8001592:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001594:	4a0b      	ldr	r2, [pc, #44]	; (80015c4 <HAL_Init+0x74>)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800159a:	2000      	movs	r0, #0
 800159c:	f000 f814 	bl	80015c8 <HAL_InitTick>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e002      	b.n	80015b0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80015aa:	f7ff fd31 	bl	8001010 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	58024400 	.word	0x58024400
 80015bc:	0800b478 	.word	0x0800b478
 80015c0:	24000004 	.word	0x24000004
 80015c4:	24000000 	.word	0x24000000

080015c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80015d0:	4b15      	ldr	r3, [pc, #84]	; (8001628 <HAL_InitTick+0x60>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e021      	b.n	8001620 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80015dc:	4b13      	ldr	r3, [pc, #76]	; (800162c <HAL_InitTick+0x64>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	4b11      	ldr	r3, [pc, #68]	; (8001628 <HAL_InitTick+0x60>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	4619      	mov	r1, r3
 80015e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f2:	4618      	mov	r0, r3
 80015f4:	f001 fd79 	bl	80030ea <HAL_SYSTICK_Config>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e00e      	b.n	8001620 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2b0f      	cmp	r3, #15
 8001606:	d80a      	bhi.n	800161e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001608:	2200      	movs	r2, #0
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	f04f 30ff 	mov.w	r0, #4294967295
 8001610:	f001 fd35 	bl	800307e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001614:	4a06      	ldr	r2, [pc, #24]	; (8001630 <HAL_InitTick+0x68>)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800161a:	2300      	movs	r3, #0
 800161c:	e000      	b.n	8001620 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
}
 8001620:	4618      	mov	r0, r3
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	2400000c 	.word	0x2400000c
 800162c:	24000000 	.word	0x24000000
 8001630:	24000008 	.word	0x24000008

08001634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <HAL_IncTick+0x20>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	461a      	mov	r2, r3
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <HAL_IncTick+0x24>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4413      	add	r3, r2
 8001644:	4a04      	ldr	r2, [pc, #16]	; (8001658 <HAL_IncTick+0x24>)
 8001646:	6013      	str	r3, [r2, #0]
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	2400000c 	.word	0x2400000c
 8001658:	240022c0 	.word	0x240022c0

0800165c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  return uwTick;
 8001660:	4b03      	ldr	r3, [pc, #12]	; (8001670 <HAL_GetTick+0x14>)
 8001662:	681b      	ldr	r3, [r3, #0]
}
 8001664:	4618      	mov	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	240022c0 	.word	0x240022c0

08001674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800167c:	f7ff ffee 	bl	800165c <HAL_GetTick>
 8001680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800168c:	d005      	beq.n	800169a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800168e:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <HAL_Delay+0x44>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	461a      	mov	r2, r3
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4413      	add	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800169a:	bf00      	nop
 800169c:	f7ff ffde 	bl	800165c <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d8f7      	bhi.n	800169c <HAL_Delay+0x28>
  {
  }
}
 80016ac:	bf00      	nop
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	2400000c 	.word	0x2400000c

080016bc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80016c0:	4b03      	ldr	r3, [pc, #12]	; (80016d0 <HAL_GetREVID+0x14>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	0c1b      	lsrs	r3, r3, #16
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	5c001000 	.word	0x5c001000

080016d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	431a      	orrs	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	609a      	str	r2, [r3, #8]
}
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	431a      	orrs	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	609a      	str	r2, [r3, #8]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800173c:	b480      	push	{r7}
 800173e:	b087      	sub	sp, #28
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
 8001748:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	3360      	adds	r3, #96	; 0x60
 800174e:	461a      	mov	r2, r3
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	430b      	orrs	r3, r1
 800176a:	431a      	orrs	r2, r3
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001770:	bf00      	nop
 8001772:	371c      	adds	r7, #28
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	f003 031f 	and.w	r3, r3, #31
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	fa01 f303 	lsl.w	r3, r1, r3
 800179c:	431a      	orrs	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	611a      	str	r2, [r3, #16]
}
 80017a2:	bf00      	nop
 80017a4:	3714      	adds	r7, #20
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b087      	sub	sp, #28
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	60f8      	str	r0, [r7, #12]
 80017b6:	60b9      	str	r1, [r7, #8]
 80017b8:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	3360      	adds	r3, #96	; 0x60
 80017be:	461a      	mov	r2, r3
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	431a      	orrs	r2, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	601a      	str	r2, [r3, #0]
  }
}
 80017d8:	bf00      	nop
 80017da:	371c      	adds	r7, #28
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017f8:	2301      	movs	r3, #1
 80017fa:	e000      	b.n	80017fe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800180a:	b480      	push	{r7}
 800180c:	b087      	sub	sp, #28
 800180e:	af00      	add	r7, sp, #0
 8001810:	60f8      	str	r0, [r7, #12]
 8001812:	60b9      	str	r1, [r7, #8]
 8001814:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	3330      	adds	r3, #48	; 0x30
 800181a:	461a      	mov	r2, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	0a1b      	lsrs	r3, r3, #8
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	4413      	add	r3, r2
 8001828:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	f003 031f 	and.w	r3, r3, #31
 8001834:	211f      	movs	r1, #31
 8001836:	fa01 f303 	lsl.w	r3, r1, r3
 800183a:	43db      	mvns	r3, r3
 800183c:	401a      	ands	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	0e9b      	lsrs	r3, r3, #26
 8001842:	f003 011f 	and.w	r1, r3, #31
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	f003 031f 	and.w	r3, r3, #31
 800184c:	fa01 f303 	lsl.w	r3, r1, r3
 8001850:	431a      	orrs	r2, r3
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001856:	bf00      	nop
 8001858:	371c      	adds	r7, #28
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001862:	b480      	push	{r7}
 8001864:	b087      	sub	sp, #28
 8001866:	af00      	add	r7, sp, #0
 8001868:	60f8      	str	r0, [r7, #12]
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	3314      	adds	r3, #20
 8001872:	461a      	mov	r2, r3
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	0e5b      	lsrs	r3, r3, #25
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	f003 0304 	and.w	r3, r3, #4
 800187e:	4413      	add	r3, r2
 8001880:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	0d1b      	lsrs	r3, r3, #20
 800188a:	f003 031f 	and.w	r3, r3, #31
 800188e:	2107      	movs	r1, #7
 8001890:	fa01 f303 	lsl.w	r3, r1, r3
 8001894:	43db      	mvns	r3, r3
 8001896:	401a      	ands	r2, r3
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	0d1b      	lsrs	r3, r3, #20
 800189c:	f003 031f 	and.w	r3, r3, #31
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	fa01 f303 	lsl.w	r3, r1, r3
 80018a6:	431a      	orrs	r2, r3
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018ac:	bf00      	nop
 80018ae:	371c      	adds	r7, #28
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018d0:	43db      	mvns	r3, r3
 80018d2:	401a      	ands	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0318 	and.w	r3, r3, #24
 80018da:	4908      	ldr	r1, [pc, #32]	; (80018fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80018dc:	40d9      	lsrs	r1, r3
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	400b      	ands	r3, r1
 80018e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018e6:	431a      	orrs	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80018ee:	bf00      	nop
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	000fffff 	.word	0x000fffff

08001900 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 031f 	and.w	r3, r3, #31
}
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689a      	ldr	r2, [r3, #8]
 8001928:	4b04      	ldr	r3, [pc, #16]	; (800193c <LL_ADC_DisableDeepPowerDown+0x20>)
 800192a:	4013      	ands	r3, r2
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	6093      	str	r3, [r2, #8]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	5fffffc0 	.word	0x5fffffc0

08001940 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001950:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001954:	d101      	bne.n	800195a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001956:	2301      	movs	r3, #1
 8001958:	e000      	b.n	800195c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689a      	ldr	r2, [r3, #8]
 8001974:	4b05      	ldr	r3, [pc, #20]	; (800198c <LL_ADC_EnableInternalRegulator+0x24>)
 8001976:	4013      	ands	r3, r2
 8001978:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	6fffffc0 	.word	0x6fffffc0

08001990 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80019a4:	d101      	bne.n	80019aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80019a6:	2301      	movs	r3, #1
 80019a8:	e000      	b.n	80019ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689a      	ldr	r2, [r3, #8]
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <LL_ADC_Enable+0x24>)
 80019c6:	4013      	ands	r3, r2
 80019c8:	f043 0201 	orr.w	r2, r3, #1
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	7fffffc0 	.word	0x7fffffc0

080019e0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <LL_ADC_Disable+0x24>)
 80019ee:	4013      	ands	r3, r2
 80019f0:	f043 0202 	orr.w	r2, r3, #2
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	7fffffc0 	.word	0x7fffffc0

08001a08 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d101      	bne.n	8001a20 <LL_ADC_IsEnabled+0x18>
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e000      	b.n	8001a22 <LL_ADC_IsEnabled+0x1a>
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d101      	bne.n	8001a46 <LL_ADC_IsDisableOngoing+0x18>
 8001a42:	2301      	movs	r3, #1
 8001a44:	e000      	b.n	8001a48 <LL_ADC_IsDisableOngoing+0x1a>
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d101      	bne.n	8001a6c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e000      	b.n	8001a6e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 0308 	and.w	r3, r3, #8
 8001a8a:	2b08      	cmp	r3, #8
 8001a8c:	d101      	bne.n	8001a92 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e000      	b.n	8001a94 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001aa0:	b590      	push	{r4, r7, lr}
 8001aa2:	b089      	sub	sp, #36	; 0x24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e18f      	b.n	8001dda <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d109      	bne.n	8001adc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f7ff fabb 	bl	8001044 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff2d 	bl	8001940 <LL_ADC_IsDeepPowerDownEnabled>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d004      	beq.n	8001af6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff ff13 	bl	800191c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff ff48 	bl	8001990 <LL_ADC_IsInternalRegulatorEnabled>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d114      	bne.n	8001b30 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff ff2c 	bl	8001968 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b10:	4b87      	ldr	r3, [pc, #540]	; (8001d30 <HAL_ADC_Init+0x290>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	099b      	lsrs	r3, r3, #6
 8001b16:	4a87      	ldr	r2, [pc, #540]	; (8001d34 <HAL_ADC_Init+0x294>)
 8001b18:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1c:	099b      	lsrs	r3, r3, #6
 8001b1e:	3301      	adds	r3, #1
 8001b20:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b22:	e002      	b.n	8001b2a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d1f9      	bne.n	8001b24 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff2b 	bl	8001990 <LL_ADC_IsInternalRegulatorEnabled>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d10d      	bne.n	8001b5c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b44:	f043 0210 	orr.w	r2, r3, #16
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b50:	f043 0201 	orr.w	r2, r3, #1
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ff77 	bl	8001a54 <LL_ADC_REG_IsConversionOngoing>
 8001b66:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b6c:	f003 0310 	and.w	r3, r3, #16
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f040 8129 	bne.w	8001dc8 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f040 8125 	bne.w	8001dc8 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b82:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b86:	f043 0202 	orr.w	r2, r3, #2
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff ff38 	bl	8001a08 <LL_ADC_IsEnabled>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d136      	bne.n	8001c0c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a65      	ldr	r2, [pc, #404]	; (8001d38 <HAL_ADC_Init+0x298>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d004      	beq.n	8001bb2 <HAL_ADC_Init+0x112>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a63      	ldr	r2, [pc, #396]	; (8001d3c <HAL_ADC_Init+0x29c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d10e      	bne.n	8001bd0 <HAL_ADC_Init+0x130>
 8001bb2:	4861      	ldr	r0, [pc, #388]	; (8001d38 <HAL_ADC_Init+0x298>)
 8001bb4:	f7ff ff28 	bl	8001a08 <LL_ADC_IsEnabled>
 8001bb8:	4604      	mov	r4, r0
 8001bba:	4860      	ldr	r0, [pc, #384]	; (8001d3c <HAL_ADC_Init+0x29c>)
 8001bbc:	f7ff ff24 	bl	8001a08 <LL_ADC_IsEnabled>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	4323      	orrs	r3, r4
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	bf0c      	ite	eq
 8001bc8:	2301      	moveq	r3, #1
 8001bca:	2300      	movne	r3, #0
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	e008      	b.n	8001be2 <HAL_ADC_Init+0x142>
 8001bd0:	485b      	ldr	r0, [pc, #364]	; (8001d40 <HAL_ADC_Init+0x2a0>)
 8001bd2:	f7ff ff19 	bl	8001a08 <LL_ADC_IsEnabled>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	bf0c      	ite	eq
 8001bdc:	2301      	moveq	r3, #1
 8001bde:	2300      	movne	r3, #0
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d012      	beq.n	8001c0c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a53      	ldr	r2, [pc, #332]	; (8001d38 <HAL_ADC_Init+0x298>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d004      	beq.n	8001bfa <HAL_ADC_Init+0x15a>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a51      	ldr	r2, [pc, #324]	; (8001d3c <HAL_ADC_Init+0x29c>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d101      	bne.n	8001bfe <HAL_ADC_Init+0x15e>
 8001bfa:	4a52      	ldr	r2, [pc, #328]	; (8001d44 <HAL_ADC_Init+0x2a4>)
 8001bfc:	e000      	b.n	8001c00 <HAL_ADC_Init+0x160>
 8001bfe:	4a52      	ldr	r2, [pc, #328]	; (8001d48 <HAL_ADC_Init+0x2a8>)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	4619      	mov	r1, r3
 8001c06:	4610      	mov	r0, r2
 8001c08:	f7ff fd64 	bl	80016d4 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001c0c:	f7ff fd56 	bl	80016bc <HAL_GetREVID>
 8001c10:	4603      	mov	r3, r0
 8001c12:	f241 0203 	movw	r2, #4099	; 0x1003
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d914      	bls.n	8001c44 <HAL_ADC_Init+0x1a4>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	2b10      	cmp	r3, #16
 8001c20:	d110      	bne.n	8001c44 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	7d5b      	ldrb	r3, [r3, #21]
 8001c26:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c2c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001c32:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	7f1b      	ldrb	r3, [r3, #28]
 8001c38:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001c3a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c3c:	f043 030c 	orr.w	r3, r3, #12
 8001c40:	61bb      	str	r3, [r7, #24]
 8001c42:	e00d      	b.n	8001c60 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	7d5b      	ldrb	r3, [r3, #21]
 8001c48:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c4e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001c54:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	7f1b      	ldrb	r3, [r3, #28]
 8001c5a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	7f1b      	ldrb	r3, [r3, #28]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d106      	bne.n	8001c76 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a1b      	ldr	r3, [r3, #32]
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	045b      	lsls	r3, r3, #17
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d009      	beq.n	8001c92 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c82:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68da      	ldr	r2, [r3, #12]
 8001c98:	4b2c      	ldr	r3, [pc, #176]	; (8001d4c <HAL_ADC_Init+0x2ac>)
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	69b9      	ldr	r1, [r7, #24]
 8001ca2:	430b      	orrs	r3, r1
 8001ca4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff fed2 	bl	8001a54 <LL_ADC_REG_IsConversionOngoing>
 8001cb0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fedf 	bl	8001a7a <LL_ADC_INJ_IsConversionOngoing>
 8001cbc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d15f      	bne.n	8001d84 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d15c      	bne.n	8001d84 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	7d1b      	ldrb	r3, [r3, #20]
 8001cce:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68da      	ldr	r2, [r3, #12]
 8001cde:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <HAL_ADC_Init+0x2b0>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	69b9      	ldr	r1, [r7, #24]
 8001ce8:	430b      	orrs	r3, r1
 8001cea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d130      	bne.n	8001d58 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfa:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	691a      	ldr	r2, [r3, #16]
 8001d02:	4b14      	ldr	r3, [pc, #80]	; (8001d54 <HAL_ADC_Init+0x2b4>)
 8001d04:	4013      	ands	r3, r2
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001d0a:	3a01      	subs	r2, #1
 8001d0c:	0411      	lsls	r1, r2, #16
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d12:	4311      	orrs	r1, r2
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001d18:	4311      	orrs	r1, r2
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	431a      	orrs	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f042 0201 	orr.w	r2, r2, #1
 8001d2a:	611a      	str	r2, [r3, #16]
 8001d2c:	e01c      	b.n	8001d68 <HAL_ADC_Init+0x2c8>
 8001d2e:	bf00      	nop
 8001d30:	24000000 	.word	0x24000000
 8001d34:	053e2d63 	.word	0x053e2d63
 8001d38:	40022000 	.word	0x40022000
 8001d3c:	40022100 	.word	0x40022100
 8001d40:	58026000 	.word	0x58026000
 8001d44:	40022300 	.word	0x40022300
 8001d48:	58026300 	.word	0x58026300
 8001d4c:	fff0c003 	.word	0xfff0c003
 8001d50:	ffffbffc 	.word	0xffffbffc
 8001d54:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	691a      	ldr	r2, [r3, #16]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f022 0201 	bic.w	r2, r2, #1
 8001d66:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f000 fd12 	bl	80027a8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d10c      	bne.n	8001da6 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	f023 010f 	bic.w	r1, r3, #15
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	1e5a      	subs	r2, r3, #1
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	631a      	str	r2, [r3, #48]	; 0x30
 8001da4:	e007      	b.n	8001db6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f022 020f 	bic.w	r2, r2, #15
 8001db4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dba:	f023 0303 	bic.w	r3, r3, #3
 8001dbe:	f043 0201 	orr.w	r2, r3, #1
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	655a      	str	r2, [r3, #84]	; 0x54
 8001dc6:	e007      	b.n	8001dd8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dcc:	f043 0210 	orr.w	r2, r3, #16
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001dd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3724      	adds	r7, #36	; 0x24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd90      	pop	{r4, r7, pc}
 8001de2:	bf00      	nop

08001de4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e0c:	b590      	push	{r4, r7, lr}
 8001e0e:	b0a1      	sub	sp, #132	; 0x84
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	4a9d      	ldr	r2, [pc, #628]	; (800209c <HAL_ADC_ConfigChannel+0x290>)
 8001e26:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d101      	bne.n	8001e36 <HAL_ADC_ConfigChannel+0x2a>
 8001e32:	2302      	movs	r3, #2
 8001e34:	e321      	b.n	800247a <HAL_ADC_ConfigChannel+0x66e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7ff fe06 	bl	8001a54 <LL_ADC_REG_IsConversionOngoing>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f040 8306 	bne.w	800245c <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d108      	bne.n	8001e6e <HAL_ADC_ConfigChannel+0x62>
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	0e9b      	lsrs	r3, r3, #26
 8001e62:	f003 031f 	and.w	r3, r3, #31
 8001e66:	2201      	movs	r2, #1
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	e016      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x90>
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001e76:	fa93 f3a3 	rbit	r3, r3
 8001e7a:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e7c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e7e:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8001e86:	2320      	movs	r3, #32
 8001e88:	e003      	b.n	8001e92 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8001e8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e8c:	fab3 f383 	clz	r3, r3
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	f003 031f 	and.w	r3, r3, #31
 8001e96:	2201      	movs	r2, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6812      	ldr	r2, [r2, #0]
 8001ea0:	69d1      	ldr	r1, [r2, #28]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	430b      	orrs	r3, r1
 8001ea8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6818      	ldr	r0, [r3, #0]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	6859      	ldr	r1, [r3, #4]
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	f7ff fca7 	bl	800180a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7ff fdc7 	bl	8001a54 <LL_ADC_REG_IsConversionOngoing>
 8001ec6:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fdd4 	bl	8001a7a <LL_ADC_INJ_IsConversionOngoing>
 8001ed2:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ed4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f040 80b3 	bne.w	8002042 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f040 80af 	bne.w	8002042 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6818      	ldr	r0, [r3, #0]
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	6819      	ldr	r1, [r3, #0]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	f7ff fcb6 	bl	8001862 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001ef6:	4b6a      	ldr	r3, [pc, #424]	; (80020a0 <HAL_ADC_ConfigChannel+0x294>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001efe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f02:	d10b      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x110>
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	695a      	ldr	r2, [r3, #20]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	089b      	lsrs	r3, r3, #2
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	e01d      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x14c>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	f003 0310 	and.w	r3, r3, #16
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10b      	bne.n	8001f42 <HAL_ADC_ConfigChannel+0x136>
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	695a      	ldr	r2, [r3, #20]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	089b      	lsrs	r3, r3, #2
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	e00a      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x14c>
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	695a      	ldr	r2, [r3, #20]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	089b      	lsrs	r3, r3, #2
 8001f4e:	f003 0304 	and.w	r3, r3, #4
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	d027      	beq.n	8001fb2 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6818      	ldr	r0, [r3, #0]
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	6919      	ldr	r1, [r3, #16]
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f70:	f7ff fbe4 	bl	800173c <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6818      	ldr	r0, [r3, #0]
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	6919      	ldr	r1, [r3, #16]
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	7e5b      	ldrb	r3, [r3, #25]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d102      	bne.n	8001f8a <HAL_ADC_ConfigChannel+0x17e>
 8001f84:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001f88:	e000      	b.n	8001f8c <HAL_ADC_ConfigChannel+0x180>
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	f7ff fc0e 	bl	80017ae <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6818      	ldr	r0, [r3, #0]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	6919      	ldr	r1, [r3, #16]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	7e1b      	ldrb	r3, [r3, #24]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d102      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x19c>
 8001fa2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fa6:	e000      	b.n	8001faa <HAL_ADC_ConfigChannel+0x19e>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	461a      	mov	r2, r3
 8001fac:	f7ff fbe6 	bl	800177c <LL_ADC_SetDataRightShift>
 8001fb0:	e047      	b.n	8002042 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fb8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	069b      	lsls	r3, r3, #26
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d107      	bne.n	8001fd6 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001fd4:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001fdc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	069b      	lsls	r3, r3, #26
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d107      	bne.n	8001ffa <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ff8:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002000:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	069b      	lsls	r3, r3, #26
 800200a:	429a      	cmp	r2, r3
 800200c:	d107      	bne.n	800201e <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800201c:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002024:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	069b      	lsls	r3, r3, #26
 800202e:	429a      	cmp	r2, r3
 8002030:	d107      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002040:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fcde 	bl	8001a08 <LL_ADC_IsEnabled>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	f040 820d 	bne.w	800246e <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	6819      	ldr	r1, [r3, #0]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	461a      	mov	r2, r3
 8002062:	f7ff fc29 	bl	80018b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	4a0c      	ldr	r2, [pc, #48]	; (800209c <HAL_ADC_ConfigChannel+0x290>)
 800206c:	4293      	cmp	r3, r2
 800206e:	f040 8133 	bne.w	80022d8 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800207e:	2b00      	cmp	r3, #0
 8002080:	d110      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x298>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	0e9b      	lsrs	r3, r3, #26
 8002088:	3301      	adds	r3, #1
 800208a:	f003 031f 	and.w	r3, r3, #31
 800208e:	2b09      	cmp	r3, #9
 8002090:	bf94      	ite	ls
 8002092:	2301      	movls	r3, #1
 8002094:	2300      	movhi	r3, #0
 8002096:	b2db      	uxtb	r3, r3
 8002098:	e01e      	b.n	80020d8 <HAL_ADC_ConfigChannel+0x2cc>
 800209a:	bf00      	nop
 800209c:	47ff0000 	.word	0x47ff0000
 80020a0:	5c001000 	.word	0x5c001000
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020ac:	fa93 f3a3 	rbit	r3, r3
 80020b0:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80020b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020b4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80020b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d101      	bne.n	80020c0 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 80020bc:	2320      	movs	r3, #32
 80020be:	e003      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80020c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020c2:	fab3 f383 	clz	r3, r3
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	3301      	adds	r3, #1
 80020ca:	f003 031f 	and.w	r3, r3, #31
 80020ce:	2b09      	cmp	r3, #9
 80020d0:	bf94      	ite	ls
 80020d2:	2301      	movls	r3, #1
 80020d4:	2300      	movhi	r3, #0
 80020d6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d079      	beq.n	80021d0 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d107      	bne.n	80020f8 <HAL_ADC_ConfigChannel+0x2ec>
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	0e9b      	lsrs	r3, r3, #26
 80020ee:	3301      	adds	r3, #1
 80020f0:	069b      	lsls	r3, r3, #26
 80020f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020f6:	e015      	b.n	8002124 <HAL_ADC_ConfigChannel+0x318>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002100:	fa93 f3a3 	rbit	r3, r3
 8002104:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002106:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002108:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800210a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8002110:	2320      	movs	r3, #32
 8002112:	e003      	b.n	800211c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002114:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002116:	fab3 f383 	clz	r3, r3
 800211a:	b2db      	uxtb	r3, r3
 800211c:	3301      	adds	r3, #1
 800211e:	069b      	lsls	r3, r3, #26
 8002120:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800212c:	2b00      	cmp	r3, #0
 800212e:	d109      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x338>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	0e9b      	lsrs	r3, r3, #26
 8002136:	3301      	adds	r3, #1
 8002138:	f003 031f 	and.w	r3, r3, #31
 800213c:	2101      	movs	r1, #1
 800213e:	fa01 f303 	lsl.w	r3, r1, r3
 8002142:	e017      	b.n	8002174 <HAL_ADC_ConfigChannel+0x368>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800214c:	fa93 f3a3 	rbit	r3, r3
 8002150:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002154:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002156:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 800215c:	2320      	movs	r3, #32
 800215e:	e003      	b.n	8002168 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8002160:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002162:	fab3 f383 	clz	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	3301      	adds	r3, #1
 800216a:	f003 031f 	and.w	r3, r3, #31
 800216e:	2101      	movs	r1, #1
 8002170:	fa01 f303 	lsl.w	r3, r1, r3
 8002174:	ea42 0103 	orr.w	r1, r2, r3
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002180:	2b00      	cmp	r3, #0
 8002182:	d10a      	bne.n	800219a <HAL_ADC_ConfigChannel+0x38e>
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	0e9b      	lsrs	r3, r3, #26
 800218a:	3301      	adds	r3, #1
 800218c:	f003 021f 	and.w	r2, r3, #31
 8002190:	4613      	mov	r3, r2
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4413      	add	r3, r2
 8002196:	051b      	lsls	r3, r3, #20
 8002198:	e018      	b.n	80021cc <HAL_ADC_ConfigChannel+0x3c0>
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021a2:	fa93 f3a3 	rbit	r3, r3
 80021a6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80021a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80021ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80021b2:	2320      	movs	r3, #32
 80021b4:	e003      	b.n	80021be <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 80021b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021b8:	fab3 f383 	clz	r3, r3
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	3301      	adds	r3, #1
 80021c0:	f003 021f 	and.w	r2, r3, #31
 80021c4:	4613      	mov	r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4413      	add	r3, r2
 80021ca:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021cc:	430b      	orrs	r3, r1
 80021ce:	e07e      	b.n	80022ce <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d107      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x3e0>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	0e9b      	lsrs	r3, r3, #26
 80021e2:	3301      	adds	r3, #1
 80021e4:	069b      	lsls	r3, r3, #26
 80021e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021ea:	e015      	b.n	8002218 <HAL_ADC_ConfigChannel+0x40c>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f4:	fa93 f3a3 	rbit	r3, r3
 80021f8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80021fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80021fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002200:	2b00      	cmp	r3, #0
 8002202:	d101      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002204:	2320      	movs	r3, #32
 8002206:	e003      	b.n	8002210 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800220a:	fab3 f383 	clz	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	3301      	adds	r3, #1
 8002212:	069b      	lsls	r3, r3, #26
 8002214:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002220:	2b00      	cmp	r3, #0
 8002222:	d109      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x42c>
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	0e9b      	lsrs	r3, r3, #26
 800222a:	3301      	adds	r3, #1
 800222c:	f003 031f 	and.w	r3, r3, #31
 8002230:	2101      	movs	r1, #1
 8002232:	fa01 f303 	lsl.w	r3, r1, r3
 8002236:	e017      	b.n	8002268 <HAL_ADC_ConfigChannel+0x45c>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	fa93 f3a3 	rbit	r3, r3
 8002244:	61bb      	str	r3, [r7, #24]
  return result;
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800224a:	6a3b      	ldr	r3, [r7, #32]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8002250:	2320      	movs	r3, #32
 8002252:	e003      	b.n	800225c <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8002254:	6a3b      	ldr	r3, [r7, #32]
 8002256:	fab3 f383 	clz	r3, r3
 800225a:	b2db      	uxtb	r3, r3
 800225c:	3301      	adds	r3, #1
 800225e:	f003 031f 	and.w	r3, r3, #31
 8002262:	2101      	movs	r1, #1
 8002264:	fa01 f303 	lsl.w	r3, r1, r3
 8002268:	ea42 0103 	orr.w	r1, r2, r3
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002274:	2b00      	cmp	r3, #0
 8002276:	d10d      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x488>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	0e9b      	lsrs	r3, r3, #26
 800227e:	3301      	adds	r3, #1
 8002280:	f003 021f 	and.w	r2, r3, #31
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	3b1e      	subs	r3, #30
 800228c:	051b      	lsls	r3, r3, #20
 800228e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002292:	e01b      	b.n	80022cc <HAL_ADC_ConfigChannel+0x4c0>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	fa93 f3a3 	rbit	r3, r3
 80022a0:	60fb      	str	r3, [r7, #12]
  return result;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d101      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80022ac:	2320      	movs	r3, #32
 80022ae:	e003      	b.n	80022b8 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	fab3 f383 	clz	r3, r3
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	3301      	adds	r3, #1
 80022ba:	f003 021f 	and.w	r2, r3, #31
 80022be:	4613      	mov	r3, r2
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	4413      	add	r3, r2
 80022c4:	3b1e      	subs	r3, #30
 80022c6:	051b      	lsls	r3, r3, #20
 80022c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022cc:	430b      	orrs	r3, r1
 80022ce:	683a      	ldr	r2, [r7, #0]
 80022d0:	6892      	ldr	r2, [r2, #8]
 80022d2:	4619      	mov	r1, r3
 80022d4:	f7ff fac5 	bl	8001862 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f280 80c6 	bge.w	800246e <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a67      	ldr	r2, [pc, #412]	; (8002484 <HAL_ADC_ConfigChannel+0x678>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d004      	beq.n	80022f6 <HAL_ADC_ConfigChannel+0x4ea>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a65      	ldr	r2, [pc, #404]	; (8002488 <HAL_ADC_ConfigChannel+0x67c>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d101      	bne.n	80022fa <HAL_ADC_ConfigChannel+0x4ee>
 80022f6:	4b65      	ldr	r3, [pc, #404]	; (800248c <HAL_ADC_ConfigChannel+0x680>)
 80022f8:	e000      	b.n	80022fc <HAL_ADC_ConfigChannel+0x4f0>
 80022fa:	4b65      	ldr	r3, [pc, #404]	; (8002490 <HAL_ADC_ConfigChannel+0x684>)
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff fa0f 	bl	8001720 <LL_ADC_GetCommonPathInternalCh>
 8002302:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a5e      	ldr	r2, [pc, #376]	; (8002484 <HAL_ADC_ConfigChannel+0x678>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d004      	beq.n	8002318 <HAL_ADC_ConfigChannel+0x50c>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a5d      	ldr	r2, [pc, #372]	; (8002488 <HAL_ADC_ConfigChannel+0x67c>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d10e      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x52a>
 8002318:	485a      	ldr	r0, [pc, #360]	; (8002484 <HAL_ADC_ConfigChannel+0x678>)
 800231a:	f7ff fb75 	bl	8001a08 <LL_ADC_IsEnabled>
 800231e:	4604      	mov	r4, r0
 8002320:	4859      	ldr	r0, [pc, #356]	; (8002488 <HAL_ADC_ConfigChannel+0x67c>)
 8002322:	f7ff fb71 	bl	8001a08 <LL_ADC_IsEnabled>
 8002326:	4603      	mov	r3, r0
 8002328:	4323      	orrs	r3, r4
 800232a:	2b00      	cmp	r3, #0
 800232c:	bf0c      	ite	eq
 800232e:	2301      	moveq	r3, #1
 8002330:	2300      	movne	r3, #0
 8002332:	b2db      	uxtb	r3, r3
 8002334:	e008      	b.n	8002348 <HAL_ADC_ConfigChannel+0x53c>
 8002336:	4857      	ldr	r0, [pc, #348]	; (8002494 <HAL_ADC_ConfigChannel+0x688>)
 8002338:	f7ff fb66 	bl	8001a08 <LL_ADC_IsEnabled>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	bf0c      	ite	eq
 8002342:	2301      	moveq	r3, #1
 8002344:	2300      	movne	r3, #0
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b00      	cmp	r3, #0
 800234a:	d07d      	beq.n	8002448 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a51      	ldr	r2, [pc, #324]	; (8002498 <HAL_ADC_ConfigChannel+0x68c>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d130      	bne.n	80023b8 <HAL_ADC_ConfigChannel+0x5ac>
 8002356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002358:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d12b      	bne.n	80023b8 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a4b      	ldr	r2, [pc, #300]	; (8002494 <HAL_ADC_ConfigChannel+0x688>)
 8002366:	4293      	cmp	r3, r2
 8002368:	f040 8081 	bne.w	800246e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a44      	ldr	r2, [pc, #272]	; (8002484 <HAL_ADC_ConfigChannel+0x678>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d004      	beq.n	8002380 <HAL_ADC_ConfigChannel+0x574>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a43      	ldr	r2, [pc, #268]	; (8002488 <HAL_ADC_ConfigChannel+0x67c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d101      	bne.n	8002384 <HAL_ADC_ConfigChannel+0x578>
 8002380:	4a42      	ldr	r2, [pc, #264]	; (800248c <HAL_ADC_ConfigChannel+0x680>)
 8002382:	e000      	b.n	8002386 <HAL_ADC_ConfigChannel+0x57a>
 8002384:	4a42      	ldr	r2, [pc, #264]	; (8002490 <HAL_ADC_ConfigChannel+0x684>)
 8002386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002388:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800238c:	4619      	mov	r1, r3
 800238e:	4610      	mov	r0, r2
 8002390:	f7ff f9b3 	bl	80016fa <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002394:	4b41      	ldr	r3, [pc, #260]	; (800249c <HAL_ADC_ConfigChannel+0x690>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	099b      	lsrs	r3, r3, #6
 800239a:	4a41      	ldr	r2, [pc, #260]	; (80024a0 <HAL_ADC_ConfigChannel+0x694>)
 800239c:	fba2 2303 	umull	r2, r3, r2, r3
 80023a0:	099b      	lsrs	r3, r3, #6
 80023a2:	3301      	adds	r3, #1
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80023a8:	e002      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	3b01      	subs	r3, #1
 80023ae:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f9      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023b6:	e05a      	b.n	800246e <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a39      	ldr	r2, [pc, #228]	; (80024a4 <HAL_ADC_ConfigChannel+0x698>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d11e      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x5f4>
 80023c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d119      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a30      	ldr	r2, [pc, #192]	; (8002494 <HAL_ADC_ConfigChannel+0x688>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d14b      	bne.n	800246e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a2a      	ldr	r2, [pc, #168]	; (8002484 <HAL_ADC_ConfigChannel+0x678>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d004      	beq.n	80023ea <HAL_ADC_ConfigChannel+0x5de>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a28      	ldr	r2, [pc, #160]	; (8002488 <HAL_ADC_ConfigChannel+0x67c>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d101      	bne.n	80023ee <HAL_ADC_ConfigChannel+0x5e2>
 80023ea:	4a28      	ldr	r2, [pc, #160]	; (800248c <HAL_ADC_ConfigChannel+0x680>)
 80023ec:	e000      	b.n	80023f0 <HAL_ADC_ConfigChannel+0x5e4>
 80023ee:	4a28      	ldr	r2, [pc, #160]	; (8002490 <HAL_ADC_ConfigChannel+0x684>)
 80023f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023f6:	4619      	mov	r1, r3
 80023f8:	4610      	mov	r0, r2
 80023fa:	f7ff f97e 	bl	80016fa <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80023fe:	e036      	b.n	800246e <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a28      	ldr	r2, [pc, #160]	; (80024a8 <HAL_ADC_ConfigChannel+0x69c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d131      	bne.n	800246e <HAL_ADC_ConfigChannel+0x662>
 800240a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800240c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d12c      	bne.n	800246e <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a1e      	ldr	r2, [pc, #120]	; (8002494 <HAL_ADC_ConfigChannel+0x688>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d127      	bne.n	800246e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a18      	ldr	r2, [pc, #96]	; (8002484 <HAL_ADC_ConfigChannel+0x678>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d004      	beq.n	8002432 <HAL_ADC_ConfigChannel+0x626>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a16      	ldr	r2, [pc, #88]	; (8002488 <HAL_ADC_ConfigChannel+0x67c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d101      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x62a>
 8002432:	4a16      	ldr	r2, [pc, #88]	; (800248c <HAL_ADC_ConfigChannel+0x680>)
 8002434:	e000      	b.n	8002438 <HAL_ADC_ConfigChannel+0x62c>
 8002436:	4a16      	ldr	r2, [pc, #88]	; (8002490 <HAL_ADC_ConfigChannel+0x684>)
 8002438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800243a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800243e:	4619      	mov	r1, r3
 8002440:	4610      	mov	r0, r2
 8002442:	f7ff f95a 	bl	80016fa <LL_ADC_SetCommonPathInternalCh>
 8002446:	e012      	b.n	800246e <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800244c:	f043 0220 	orr.w	r2, r3, #32
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800245a:	e008      	b.n	800246e <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002460:	f043 0220 	orr.w	r2, r3, #32
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002476:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800247a:	4618      	mov	r0, r3
 800247c:	3784      	adds	r7, #132	; 0x84
 800247e:	46bd      	mov	sp, r7
 8002480:	bd90      	pop	{r4, r7, pc}
 8002482:	bf00      	nop
 8002484:	40022000 	.word	0x40022000
 8002488:	40022100 	.word	0x40022100
 800248c:	40022300 	.word	0x40022300
 8002490:	58026300 	.word	0x58026300
 8002494:	58026000 	.word	0x58026000
 8002498:	cb840000 	.word	0xcb840000
 800249c:	24000000 	.word	0x24000000
 80024a0:	053e2d63 	.word	0x053e2d63
 80024a4:	c7520000 	.word	0xc7520000
 80024a8:	cfb80000 	.word	0xcfb80000

080024ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff faa5 	bl	8001a08 <LL_ADC_IsEnabled>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d16e      	bne.n	80025a2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	4b38      	ldr	r3, [pc, #224]	; (80025ac <ADC_Enable+0x100>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00d      	beq.n	80024ee <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d6:	f043 0210 	orr.w	r2, r3, #16
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e2:	f043 0201 	orr.w	r2, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e05a      	b.n	80025a4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff fa60 	bl	80019b8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80024f8:	f7ff f8b0 	bl	800165c <HAL_GetTick>
 80024fc:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a2b      	ldr	r2, [pc, #172]	; (80025b0 <ADC_Enable+0x104>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d004      	beq.n	8002512 <ADC_Enable+0x66>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a29      	ldr	r2, [pc, #164]	; (80025b4 <ADC_Enable+0x108>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d101      	bne.n	8002516 <ADC_Enable+0x6a>
 8002512:	4b29      	ldr	r3, [pc, #164]	; (80025b8 <ADC_Enable+0x10c>)
 8002514:	e000      	b.n	8002518 <ADC_Enable+0x6c>
 8002516:	4b29      	ldr	r3, [pc, #164]	; (80025bc <ADC_Enable+0x110>)
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff f9f1 	bl	8001900 <LL_ADC_GetMultimode>
 800251e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a23      	ldr	r2, [pc, #140]	; (80025b4 <ADC_Enable+0x108>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d002      	beq.n	8002530 <ADC_Enable+0x84>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	e000      	b.n	8002532 <ADC_Enable+0x86>
 8002530:	4b1f      	ldr	r3, [pc, #124]	; (80025b0 <ADC_Enable+0x104>)
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	6812      	ldr	r2, [r2, #0]
 8002536:	4293      	cmp	r3, r2
 8002538:	d02c      	beq.n	8002594 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d130      	bne.n	80025a2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002540:	e028      	b.n	8002594 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff fa5e 	bl	8001a08 <LL_ADC_IsEnabled>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d104      	bne.n	800255c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff fa2e 	bl	80019b8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800255c:	f7ff f87e 	bl	800165c <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d914      	bls.n	8002594 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	2b01      	cmp	r3, #1
 8002576:	d00d      	beq.n	8002594 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800257c:	f043 0210 	orr.w	r2, r3, #16
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002588:	f043 0201 	orr.w	r2, r3, #1
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e007      	b.n	80025a4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d1cf      	bne.n	8002542 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	8000003f 	.word	0x8000003f
 80025b0:	40022000 	.word	0x40022000
 80025b4:	40022100 	.word	0x40022100
 80025b8:	40022300 	.word	0x40022300
 80025bc:	58026300 	.word	0x58026300

080025c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fa2e 	bl	8001a2e <LL_ADC_IsDisableOngoing>
 80025d2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff fa15 	bl	8001a08 <LL_ADC_IsEnabled>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d047      	beq.n	8002674 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d144      	bne.n	8002674 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 030d 	and.w	r3, r3, #13
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d10c      	bne.n	8002612 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff f9ef 	bl	80019e0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2203      	movs	r2, #3
 8002608:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800260a:	f7ff f827 	bl	800165c <HAL_GetTick>
 800260e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002610:	e029      	b.n	8002666 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002616:	f043 0210 	orr.w	r2, r3, #16
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002622:	f043 0201 	orr.w	r2, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e023      	b.n	8002676 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800262e:	f7ff f815 	bl	800165c <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d914      	bls.n	8002666 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00d      	beq.n	8002666 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800264e:	f043 0210 	orr.w	r2, r3, #16
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800265a:	f043 0201 	orr.w	r2, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e007      	b.n	8002676 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 0301 	and.w	r3, r3, #1
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1dc      	bne.n	800262e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3710      	adds	r7, #16
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b084      	sub	sp, #16
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800268a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002690:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002694:	2b00      	cmp	r3, #0
 8002696:	d14b      	bne.n	8002730 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800269c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0308 	and.w	r3, r3, #8
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d021      	beq.n	80026f6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff f894 	bl	80017e4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d032      	beq.n	8002728 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d12b      	bne.n	8002728 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d11f      	bne.n	8002728 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ec:	f043 0201 	orr.w	r2, r3, #1
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	655a      	str	r2, [r3, #84]	; 0x54
 80026f4:	e018      	b.n	8002728 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d111      	bne.n	8002728 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002708:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002714:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d105      	bne.n	8002728 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002720:	f043 0201 	orr.w	r2, r3, #1
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002728:	68f8      	ldr	r0, [r7, #12]
 800272a:	f7fe fc17 	bl	8000f5c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800272e:	e00e      	b.n	800274e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002734:	f003 0310 	and.w	r3, r3, #16
 8002738:	2b00      	cmp	r3, #0
 800273a:	d003      	beq.n	8002744 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f7ff fb5b 	bl	8001df8 <HAL_ADC_ErrorCallback>
}
 8002742:	e004      	b.n	800274e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	4798      	blx	r3
}
 800274e:	bf00      	nop
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b084      	sub	sp, #16
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002762:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f7ff fb3d 	bl	8001de4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800276a:	bf00      	nop
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b084      	sub	sp, #16
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800277e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002784:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002790:	f043 0204 	orr.w	r2, r3, #4
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f7ff fb2d 	bl	8001df8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
	...

080027a8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a7a      	ldr	r2, [pc, #488]	; (80029a0 <ADC_ConfigureBoostMode+0x1f8>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d004      	beq.n	80027c4 <ADC_ConfigureBoostMode+0x1c>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a79      	ldr	r2, [pc, #484]	; (80029a4 <ADC_ConfigureBoostMode+0x1fc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d109      	bne.n	80027d8 <ADC_ConfigureBoostMode+0x30>
 80027c4:	4b78      	ldr	r3, [pc, #480]	; (80029a8 <ADC_ConfigureBoostMode+0x200>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	bf14      	ite	ne
 80027d0:	2301      	movne	r3, #1
 80027d2:	2300      	moveq	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	e008      	b.n	80027ea <ADC_ConfigureBoostMode+0x42>
 80027d8:	4b74      	ldr	r3, [pc, #464]	; (80029ac <ADC_ConfigureBoostMode+0x204>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	bf14      	ite	ne
 80027e4:	2301      	movne	r3, #1
 80027e6:	2300      	moveq	r3, #0
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d01c      	beq.n	8002828 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80027ee:	f003 ff3d 	bl	800666c <HAL_RCC_GetHCLKFreq>
 80027f2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80027fc:	d010      	beq.n	8002820 <ADC_ConfigureBoostMode+0x78>
 80027fe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002802:	d873      	bhi.n	80028ec <ADC_ConfigureBoostMode+0x144>
 8002804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002808:	d002      	beq.n	8002810 <ADC_ConfigureBoostMode+0x68>
 800280a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800280e:	d16d      	bne.n	80028ec <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	0c1b      	lsrs	r3, r3, #16
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	fbb2 f3f3 	udiv	r3, r2, r3
 800281c:	60fb      	str	r3, [r7, #12]
        break;
 800281e:	e068      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	089b      	lsrs	r3, r3, #2
 8002824:	60fb      	str	r3, [r7, #12]
        break;
 8002826:	e064      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002828:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800282c:	f04f 0100 	mov.w	r1, #0
 8002830:	f005 f982 	bl	8007b38 <HAL_RCCEx_GetPeriphCLKFreq>
 8002834:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800283e:	d051      	beq.n	80028e4 <ADC_ConfigureBoostMode+0x13c>
 8002840:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002844:	d854      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 8002846:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800284a:	d047      	beq.n	80028dc <ADC_ConfigureBoostMode+0x134>
 800284c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002850:	d84e      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 8002852:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002856:	d03d      	beq.n	80028d4 <ADC_ConfigureBoostMode+0x12c>
 8002858:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800285c:	d848      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 800285e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002862:	d033      	beq.n	80028cc <ADC_ConfigureBoostMode+0x124>
 8002864:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002868:	d842      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 800286a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800286e:	d029      	beq.n	80028c4 <ADC_ConfigureBoostMode+0x11c>
 8002870:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002874:	d83c      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 8002876:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800287a:	d01a      	beq.n	80028b2 <ADC_ConfigureBoostMode+0x10a>
 800287c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002880:	d836      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 8002882:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002886:	d014      	beq.n	80028b2 <ADC_ConfigureBoostMode+0x10a>
 8002888:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800288c:	d830      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 800288e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002892:	d00e      	beq.n	80028b2 <ADC_ConfigureBoostMode+0x10a>
 8002894:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002898:	d82a      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 800289a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800289e:	d008      	beq.n	80028b2 <ADC_ConfigureBoostMode+0x10a>
 80028a0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80028a4:	d824      	bhi.n	80028f0 <ADC_ConfigureBoostMode+0x148>
 80028a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80028aa:	d002      	beq.n	80028b2 <ADC_ConfigureBoostMode+0x10a>
 80028ac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80028b0:	d11e      	bne.n	80028f0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	0c9b      	lsrs	r3, r3, #18
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c0:	60fb      	str	r3, [r7, #12]
        break;
 80028c2:	e016      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	60fb      	str	r3, [r7, #12]
        break;
 80028ca:	e012      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	60fb      	str	r3, [r7, #12]
        break;
 80028d2:	e00e      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	099b      	lsrs	r3, r3, #6
 80028d8:	60fb      	str	r3, [r7, #12]
        break;
 80028da:	e00a      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	09db      	lsrs	r3, r3, #7
 80028e0:	60fb      	str	r3, [r7, #12]
        break;
 80028e2:	e006      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	0a1b      	lsrs	r3, r3, #8
 80028e8:	60fb      	str	r3, [r7, #12]
        break;
 80028ea:	e002      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80028ec:	bf00      	nop
 80028ee:	e000      	b.n	80028f2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80028f0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80028f2:	f7fe fee3 	bl	80016bc <HAL_GetREVID>
 80028f6:	4603      	mov	r3, r0
 80028f8:	f241 0203 	movw	r2, #4099	; 0x1003
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d815      	bhi.n	800292c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4a2b      	ldr	r2, [pc, #172]	; (80029b0 <ADC_ConfigureBoostMode+0x208>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d908      	bls.n	800291a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689a      	ldr	r2, [r3, #8]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002916:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002918:	e03e      	b.n	8002998 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002928:	609a      	str	r2, [r3, #8]
}
 800292a:	e035      	b.n	8002998 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	085b      	lsrs	r3, r3, #1
 8002930:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4a1f      	ldr	r2, [pc, #124]	; (80029b4 <ADC_ConfigureBoostMode+0x20c>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d808      	bhi.n	800294c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002948:	609a      	str	r2, [r3, #8]
}
 800294a:	e025      	b.n	8002998 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4a1a      	ldr	r2, [pc, #104]	; (80029b8 <ADC_ConfigureBoostMode+0x210>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d80a      	bhi.n	800296a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002966:	609a      	str	r2, [r3, #8]
}
 8002968:	e016      	b.n	8002998 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	4a13      	ldr	r2, [pc, #76]	; (80029bc <ADC_ConfigureBoostMode+0x214>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d80a      	bhi.n	8002988 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002984:	609a      	str	r2, [r3, #8]
}
 8002986:	e007      	b.n	8002998 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689a      	ldr	r2, [r3, #8]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8002996:	609a      	str	r2, [r3, #8]
}
 8002998:	bf00      	nop
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40022000 	.word	0x40022000
 80029a4:	40022100 	.word	0x40022100
 80029a8:	40022300 	.word	0x40022300
 80029ac:	58026300 	.word	0x58026300
 80029b0:	01312d00 	.word	0x01312d00
 80029b4:	005f5e10 	.word	0x005f5e10
 80029b8:	00bebc20 	.word	0x00bebc20
 80029bc:	017d7840 	.word	0x017d7840

080029c0 <LL_ADC_IsEnabled>:
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d101      	bne.n	80029d8 <LL_ADC_IsEnabled+0x18>
 80029d4:	2301      	movs	r3, #1
 80029d6:	e000      	b.n	80029da <LL_ADC_IsEnabled+0x1a>
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
	...

080029e8 <LL_ADC_StartCalibration>:
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <LL_ADC_StartCalibration+0x38>)
 80029fa:	4013      	ands	r3, r2
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	609a      	str	r2, [r3, #8]
}
 8002a14:	bf00      	nop
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	3ffeffc0 	.word	0x3ffeffc0

08002a24 <LL_ADC_IsCalibrationOnGoing>:
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002a34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a38:	d101      	bne.n	8002a3e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e000      	b.n	8002a40 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <LL_ADC_REG_StartConversion>:
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689a      	ldr	r2, [r3, #8]
 8002a58:	4b05      	ldr	r3, [pc, #20]	; (8002a70 <LL_ADC_REG_StartConversion+0x24>)
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	f043 0204 	orr.w	r2, r3, #4
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	609a      	str	r2, [r3, #8]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	7fffffc0 	.word	0x7fffffc0

08002a74 <LL_ADC_REG_IsConversionOngoing>:
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 0304 	and.w	r3, r3, #4
 8002a84:	2b04      	cmp	r3, #4
 8002a86:	d101      	bne.n	8002a8c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e000      	b.n	8002a8e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
	...

08002a9c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d101      	bne.n	8002aba <HAL_ADCEx_Calibration_Start+0x1e>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e04c      	b.n	8002b54 <HAL_ADCEx_Calibration_Start+0xb8>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f7ff fd7c 	bl	80025c0 <ADC_Disable>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002acc:	7dfb      	ldrb	r3, [r7, #23]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d135      	bne.n	8002b3e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002ad6:	4b21      	ldr	r3, [pc, #132]	; (8002b5c <HAL_ADCEx_Calibration_Start+0xc0>)
 8002ad8:	4013      	ands	r3, r2
 8002ada:	f043 0202 	orr.w	r2, r3, #2
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	68b9      	ldr	r1, [r7, #8]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff ff7c 	bl	80029e8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002af0:	e014      	b.n	8002b1c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	3301      	adds	r3, #1
 8002af6:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	4a19      	ldr	r2, [pc, #100]	; (8002b60 <HAL_ADCEx_Calibration_Start+0xc4>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d30d      	bcc.n	8002b1c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b04:	f023 0312 	bic.w	r3, r3, #18
 8002b08:	f043 0210 	orr.w	r2, r3, #16
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e01b      	b.n	8002b54 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff ff7f 	bl	8002a24 <LL_ADC_IsCalibrationOnGoing>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1e2      	bne.n	8002af2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b30:	f023 0303 	bic.w	r3, r3, #3
 8002b34:	f043 0201 	orr.w	r2, r3, #1
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	655a      	str	r2, [r3, #84]	; 0x54
 8002b3c:	e005      	b.n	8002b4a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b42:	f043 0210 	orr.w	r2, r3, #16
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3718      	adds	r7, #24
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	ffffeefd 	.word	0xffffeefd
 8002b60:	25c3f800 	.word	0x25c3f800

08002b64 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b0a0      	sub	sp, #128	; 0x80
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff ff7d 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <HAL_ADCEx_MultiModeStart_DMA+0x20>
  {
    return HAL_BUSY;
 8002b80:	2302      	movs	r3, #2
 8002b82:	e08a      	b.n	8002c9a <HAL_ADCEx_MultiModeStart_DMA+0x136>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d101      	bne.n	8002b92 <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 8002b8e:	2302      	movs	r3, #2
 8002b90:	e083      	b.n	8002c9a <HAL_ADCEx_MultiModeStart_DMA+0x136>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	66bb      	str	r3, [r7, #104]	; 0x68
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	66fb      	str	r3, [r7, #108]	; 0x6c
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a3f      	ldr	r2, [pc, #252]	; (8002ca4 <HAL_ADCEx_MultiModeStart_DMA+0x140>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d102      	bne.n	8002bb2 <HAL_ADCEx_MultiModeStart_DMA+0x4e>
 8002bac:	4b3e      	ldr	r3, [pc, #248]	; (8002ca8 <HAL_ADCEx_MultiModeStart_DMA+0x144>)
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	e001      	b.n	8002bb6 <HAL_ADCEx_MultiModeStart_DMA+0x52>
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]

    if (tmphadcSlave.Instance == NULL)
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10b      	bne.n	8002bd4 <HAL_ADCEx_MultiModeStart_DMA+0x70>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bc0:	f043 0220 	orr.w	r2, r3, #32
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e062      	b.n	8002c9a <HAL_ADCEx_MultiModeStart_DMA+0x136>
    }

    /* Enable the ADC peripherals: master and slave (in case if not already   */
    /* enabled previously)                                                    */
    tmp_hal_status = ADC_Enable(hadc);
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f7ff fc69 	bl	80024ac <ADC_Enable>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    if (tmp_hal_status == HAL_OK)
 8002be0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d107      	bne.n	8002bf8 <HAL_ADCEx_MultiModeStart_DMA+0x94>
    {
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8002be8:	f107 0314 	add.w	r3, r7, #20
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff fc5d 	bl	80024ac <ADC_Enable>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    }

    /* Start multimode conversion of ADCs pair */
    if (tmp_hal_status == HAL_OK)
 8002bf8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d146      	bne.n	8002c8e <HAL_ADCEx_MultiModeStart_DMA+0x12a>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c04:	4b29      	ldr	r3, [pc, #164]	; (8002cac <HAL_ADCEx_MultiModeStart_DMA+0x148>)
 8002c06:	4013      	ands	r3, r2
 8002c08:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	655a      	str	r2, [r3, #84]	; 0x54
                        (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP),
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1a:	4a25      	ldr	r2, [pc, #148]	; (8002cb0 <HAL_ADCEx_MultiModeStart_DMA+0x14c>)
 8002c1c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c22:	4a24      	ldr	r2, [pc, #144]	; (8002cb4 <HAL_ADCEx_MultiModeStart_DMA+0x150>)
 8002c24:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c2a:	4a23      	ldr	r2, [pc, #140]	; (8002cb8 <HAL_ADCEx_MultiModeStart_DMA+0x154>)
 8002c2c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Pointer to the common control register  */
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a1c      	ldr	r2, [pc, #112]	; (8002ca4 <HAL_ADCEx_MultiModeStart_DMA+0x140>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d004      	beq.n	8002c42 <HAL_ADCEx_MultiModeStart_DMA+0xde>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a1a      	ldr	r2, [pc, #104]	; (8002ca8 <HAL_ADCEx_MultiModeStart_DMA+0x144>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d101      	bne.n	8002c46 <HAL_ADCEx_MultiModeStart_DMA+0xe2>
 8002c42:	4b1e      	ldr	r3, [pc, #120]	; (8002cbc <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8002c44:	e000      	b.n	8002c48 <HAL_ADCEx_MultiModeStart_DMA+0xe4>
 8002c46:	4b1e      	ldr	r3, [pc, #120]	; (8002cc0 <HAL_ADCEx_MultiModeStart_DMA+0x15c>)
 8002c48:	67bb      	str	r3, [r7, #120]	; 0x78
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
      /* start (in case of SW start):                                           */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	221c      	movs	r2, #28
 8002c50:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f042 0210 	orr.w	r2, r2, #16
 8002c68:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002c6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c70:	330c      	adds	r3, #12
 8002c72:	4619      	mov	r1, r3
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f000 fda0 	bl	80037bc <HAL_DMA_Start_IT>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      /* Enable conversion of regular group.                                    */
      /* If software start has been selected, conversion starts immediately.    */
      /* If external trigger has been selected, conversion will start at next   */
      /* trigger event.                                                         */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff fee0 	bl	8002a4c <LL_ADC_REG_StartConversion>
 8002c8c:	e003      	b.n	8002c96 <HAL_ADCEx_MultiModeStart_DMA+0x132>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }

    /* Return function status */
    return tmp_hal_status;
 8002c96:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  }
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3780      	adds	r7, #128	; 0x80
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40022000 	.word	0x40022000
 8002ca8:	40022100 	.word	0x40022100
 8002cac:	fffff0fe 	.word	0xfffff0fe
 8002cb0:	0800267f 	.word	0x0800267f
 8002cb4:	08002757 	.word	0x08002757
 8002cb8:	08002773 	.word	0x08002773
 8002cbc:	40022300 	.word	0x40022300
 8002cc0:	58026300 	.word	0x58026300

08002cc4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002cc4:	b590      	push	{r4, r7, lr}
 8002cc6:	b09f      	sub	sp, #124	; 0x7c
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d101      	bne.n	8002ce2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002cde:	2302      	movs	r3, #2
 8002ce0:	e0be      	b.n	8002e60 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002cea:	2300      	movs	r3, #0
 8002cec:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a5c      	ldr	r2, [pc, #368]	; (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d102      	bne.n	8002d02 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002cfc:	4b5b      	ldr	r3, [pc, #364]	; (8002e6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002cfe:	60bb      	str	r3, [r7, #8]
 8002d00:	e001      	b.n	8002d06 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002d02:	2300      	movs	r3, #0
 8002d04:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10b      	bne.n	8002d24 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d10:	f043 0220 	orr.w	r2, r3, #32
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e09d      	b.n	8002e60 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff fea4 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8002d2c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff fe9e 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d17f      	bne.n	8002e3e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002d3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d17c      	bne.n	8002e3e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a47      	ldr	r2, [pc, #284]	; (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d004      	beq.n	8002d58 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a46      	ldr	r2, [pc, #280]	; (8002e6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d101      	bne.n	8002d5c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002d58:	4b45      	ldr	r3, [pc, #276]	; (8002e70 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002d5a:	e000      	b.n	8002d5e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002d5c:	4b45      	ldr	r3, [pc, #276]	; (8002e74 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002d5e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d039      	beq.n	8002ddc <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002d68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	431a      	orrs	r2, r3
 8002d76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d78:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a3a      	ldr	r2, [pc, #232]	; (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d004      	beq.n	8002d8e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a38      	ldr	r2, [pc, #224]	; (8002e6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d10e      	bne.n	8002dac <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002d8e:	4836      	ldr	r0, [pc, #216]	; (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002d90:	f7ff fe16 	bl	80029c0 <LL_ADC_IsEnabled>
 8002d94:	4604      	mov	r4, r0
 8002d96:	4835      	ldr	r0, [pc, #212]	; (8002e6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002d98:	f7ff fe12 	bl	80029c0 <LL_ADC_IsEnabled>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	4323      	orrs	r3, r4
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	bf0c      	ite	eq
 8002da4:	2301      	moveq	r3, #1
 8002da6:	2300      	movne	r3, #0
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	e008      	b.n	8002dbe <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002dac:	4832      	ldr	r0, [pc, #200]	; (8002e78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002dae:	f7ff fe07 	bl	80029c0 <LL_ADC_IsEnabled>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bf0c      	ite	eq
 8002db8:	2301      	moveq	r3, #1
 8002dba:	2300      	movne	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d047      	beq.n	8002e52 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	; (8002e7c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	683a      	ldr	r2, [r7, #0]
 8002dcc:	6811      	ldr	r1, [r2, #0]
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	6892      	ldr	r2, [r2, #8]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	431a      	orrs	r2, r3
 8002dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dd8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002dda:	e03a      	b.n	8002e52 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002ddc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002de4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002de6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a1e      	ldr	r2, [pc, #120]	; (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d004      	beq.n	8002dfc <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a1d      	ldr	r2, [pc, #116]	; (8002e6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d10e      	bne.n	8002e1a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002dfc:	481a      	ldr	r0, [pc, #104]	; (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002dfe:	f7ff fddf 	bl	80029c0 <LL_ADC_IsEnabled>
 8002e02:	4604      	mov	r4, r0
 8002e04:	4819      	ldr	r0, [pc, #100]	; (8002e6c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002e06:	f7ff fddb 	bl	80029c0 <LL_ADC_IsEnabled>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	4323      	orrs	r3, r4
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	bf0c      	ite	eq
 8002e12:	2301      	moveq	r3, #1
 8002e14:	2300      	movne	r3, #0
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	e008      	b.n	8002e2c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002e1a:	4817      	ldr	r0, [pc, #92]	; (8002e78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002e1c:	f7ff fdd0 	bl	80029c0 <LL_ADC_IsEnabled>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	bf0c      	ite	eq
 8002e26:	2301      	moveq	r3, #1
 8002e28:	2300      	movne	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d010      	beq.n	8002e52 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	4b11      	ldr	r3, [pc, #68]	; (8002e7c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002e36:	4013      	ands	r3, r2
 8002e38:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002e3a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e3c:	e009      	b.n	8002e52 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e42:	f043 0220 	orr.w	r2, r3, #32
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002e50:	e000      	b.n	8002e54 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e52:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e5c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	377c      	adds	r7, #124	; 0x7c
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd90      	pop	{r4, r7, pc}
 8002e68:	40022000 	.word	0x40022000
 8002e6c:	40022100 	.word	0x40022100
 8002e70:	40022300 	.word	0x40022300
 8002e74:	58026300 	.word	0x58026300
 8002e78:	58026000 	.word	0x58026000
 8002e7c:	fffff0e0 	.word	0xfffff0e0

08002e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e90:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <__NVIC_SetPriorityGrouping+0x40>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002ea8:	4b06      	ldr	r3, [pc, #24]	; (8002ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eae:	4a04      	ldr	r2, [pc, #16]	; (8002ec0 <__NVIC_SetPriorityGrouping+0x40>)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	60d3      	str	r3, [r2, #12]
}
 8002eb4:	bf00      	nop
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	e000ed00 	.word	0xe000ed00
 8002ec4:	05fa0000 	.word	0x05fa0000

08002ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ecc:	4b04      	ldr	r3, [pc, #16]	; (8002ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	0a1b      	lsrs	r3, r3, #8
 8002ed2:	f003 0307 	and.w	r3, r3, #7
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	4603      	mov	r3, r0
 8002eec:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002eee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	db0b      	blt.n	8002f0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ef6:	88fb      	ldrh	r3, [r7, #6]
 8002ef8:	f003 021f 	and.w	r2, r3, #31
 8002efc:	4907      	ldr	r1, [pc, #28]	; (8002f1c <__NVIC_EnableIRQ+0x38>)
 8002efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f02:	095b      	lsrs	r3, r3, #5
 8002f04:	2001      	movs	r0, #1
 8002f06:	fa00 f202 	lsl.w	r2, r0, r2
 8002f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f0e:	bf00      	nop
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	e000e100 	.word	0xe000e100

08002f20 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	db12      	blt.n	8002f58 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f32:	88fb      	ldrh	r3, [r7, #6]
 8002f34:	f003 021f 	and.w	r2, r3, #31
 8002f38:	490a      	ldr	r1, [pc, #40]	; (8002f64 <__NVIC_DisableIRQ+0x44>)
 8002f3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f3e:	095b      	lsrs	r3, r3, #5
 8002f40:	2001      	movs	r0, #1
 8002f42:	fa00 f202 	lsl.w	r2, r0, r2
 8002f46:	3320      	adds	r3, #32
 8002f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002f4c:	f3bf 8f4f 	dsb	sy
}
 8002f50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f52:	f3bf 8f6f 	isb	sy
}
 8002f56:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	e000e100 	.word	0xe000e100

08002f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	6039      	str	r1, [r7, #0]
 8002f72:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f74:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	db0a      	blt.n	8002f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	b2da      	uxtb	r2, r3
 8002f80:	490c      	ldr	r1, [pc, #48]	; (8002fb4 <__NVIC_SetPriority+0x4c>)
 8002f82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f86:	0112      	lsls	r2, r2, #4
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f90:	e00a      	b.n	8002fa8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	4908      	ldr	r1, [pc, #32]	; (8002fb8 <__NVIC_SetPriority+0x50>)
 8002f98:	88fb      	ldrh	r3, [r7, #6]
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	3b04      	subs	r3, #4
 8002fa0:	0112      	lsls	r2, r2, #4
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	761a      	strb	r2, [r3, #24]
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	e000e100 	.word	0xe000e100
 8002fb8:	e000ed00 	.word	0xe000ed00

08002fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b089      	sub	sp, #36	; 0x24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	f1c3 0307 	rsb	r3, r3, #7
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	bf28      	it	cs
 8002fda:	2304      	movcs	r3, #4
 8002fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	3304      	adds	r3, #4
 8002fe2:	2b06      	cmp	r3, #6
 8002fe4:	d902      	bls.n	8002fec <NVIC_EncodePriority+0x30>
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3b03      	subs	r3, #3
 8002fea:	e000      	b.n	8002fee <NVIC_EncodePriority+0x32>
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	43da      	mvns	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	401a      	ands	r2, r3
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003004:	f04f 31ff 	mov.w	r1, #4294967295
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	43d9      	mvns	r1, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003014:	4313      	orrs	r3, r2
         );
}
 8003016:	4618      	mov	r0, r3
 8003018:	3724      	adds	r7, #36	; 0x24
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
	...

08003024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3b01      	subs	r3, #1
 8003030:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003034:	d301      	bcc.n	800303a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003036:	2301      	movs	r3, #1
 8003038:	e00f      	b.n	800305a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800303a:	4a0a      	ldr	r2, [pc, #40]	; (8003064 <SysTick_Config+0x40>)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3b01      	subs	r3, #1
 8003040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003042:	210f      	movs	r1, #15
 8003044:	f04f 30ff 	mov.w	r0, #4294967295
 8003048:	f7ff ff8e 	bl	8002f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800304c:	4b05      	ldr	r3, [pc, #20]	; (8003064 <SysTick_Config+0x40>)
 800304e:	2200      	movs	r2, #0
 8003050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003052:	4b04      	ldr	r3, [pc, #16]	; (8003064 <SysTick_Config+0x40>)
 8003054:	2207      	movs	r2, #7
 8003056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	e000e010 	.word	0xe000e010

08003068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f7ff ff05 	bl	8002e80 <__NVIC_SetPriorityGrouping>
}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	b086      	sub	sp, #24
 8003082:	af00      	add	r7, sp, #0
 8003084:	4603      	mov	r3, r0
 8003086:	60b9      	str	r1, [r7, #8]
 8003088:	607a      	str	r2, [r7, #4]
 800308a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800308c:	f7ff ff1c 	bl	8002ec8 <__NVIC_GetPriorityGrouping>
 8003090:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	68b9      	ldr	r1, [r7, #8]
 8003096:	6978      	ldr	r0, [r7, #20]
 8003098:	f7ff ff90 	bl	8002fbc <NVIC_EncodePriority>
 800309c:	4602      	mov	r2, r0
 800309e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80030a2:	4611      	mov	r1, r2
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff ff5f 	bl	8002f68 <__NVIC_SetPriority>
}
 80030aa:	bf00      	nop
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b082      	sub	sp, #8
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	4603      	mov	r3, r0
 80030ba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff ff0f 	bl	8002ee4 <__NVIC_EnableIRQ>
}
 80030c6:	bf00      	nop
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b082      	sub	sp, #8
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	4603      	mov	r3, r0
 80030d6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80030d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff ff1f 	bl	8002f20 <__NVIC_DisableIRQ>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b082      	sub	sp, #8
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff ff96 	bl	8003024 <SysTick_Config>
 80030f8:	4603      	mov	r3, r0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
	...

08003104 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800310c:	f7fe faa6 	bl	800165c <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d101      	bne.n	800311c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e316      	b.n	800374a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a66      	ldr	r2, [pc, #408]	; (80032bc <HAL_DMA_Init+0x1b8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d04a      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a65      	ldr	r2, [pc, #404]	; (80032c0 <HAL_DMA_Init+0x1bc>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d045      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a63      	ldr	r2, [pc, #396]	; (80032c4 <HAL_DMA_Init+0x1c0>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d040      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a62      	ldr	r2, [pc, #392]	; (80032c8 <HAL_DMA_Init+0x1c4>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d03b      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a60      	ldr	r2, [pc, #384]	; (80032cc <HAL_DMA_Init+0x1c8>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d036      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a5f      	ldr	r2, [pc, #380]	; (80032d0 <HAL_DMA_Init+0x1cc>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d031      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a5d      	ldr	r2, [pc, #372]	; (80032d4 <HAL_DMA_Init+0x1d0>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d02c      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a5c      	ldr	r2, [pc, #368]	; (80032d8 <HAL_DMA_Init+0x1d4>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d027      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a5a      	ldr	r2, [pc, #360]	; (80032dc <HAL_DMA_Init+0x1d8>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d022      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a59      	ldr	r2, [pc, #356]	; (80032e0 <HAL_DMA_Init+0x1dc>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d01d      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a57      	ldr	r2, [pc, #348]	; (80032e4 <HAL_DMA_Init+0x1e0>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d018      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a56      	ldr	r2, [pc, #344]	; (80032e8 <HAL_DMA_Init+0x1e4>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d013      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a54      	ldr	r2, [pc, #336]	; (80032ec <HAL_DMA_Init+0x1e8>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00e      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a53      	ldr	r2, [pc, #332]	; (80032f0 <HAL_DMA_Init+0x1ec>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d009      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a51      	ldr	r2, [pc, #324]	; (80032f4 <HAL_DMA_Init+0x1f0>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d004      	beq.n	80031bc <HAL_DMA_Init+0xb8>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a50      	ldr	r2, [pc, #320]	; (80032f8 <HAL_DMA_Init+0x1f4>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d101      	bne.n	80031c0 <HAL_DMA_Init+0xbc>
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <HAL_DMA_Init+0xbe>
 80031c0:	2300      	movs	r3, #0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 813b 	beq.w	800343e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a37      	ldr	r2, [pc, #220]	; (80032bc <HAL_DMA_Init+0x1b8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d04a      	beq.n	8003278 <HAL_DMA_Init+0x174>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a36      	ldr	r2, [pc, #216]	; (80032c0 <HAL_DMA_Init+0x1bc>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d045      	beq.n	8003278 <HAL_DMA_Init+0x174>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a34      	ldr	r2, [pc, #208]	; (80032c4 <HAL_DMA_Init+0x1c0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d040      	beq.n	8003278 <HAL_DMA_Init+0x174>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a33      	ldr	r2, [pc, #204]	; (80032c8 <HAL_DMA_Init+0x1c4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d03b      	beq.n	8003278 <HAL_DMA_Init+0x174>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a31      	ldr	r2, [pc, #196]	; (80032cc <HAL_DMA_Init+0x1c8>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d036      	beq.n	8003278 <HAL_DMA_Init+0x174>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a30      	ldr	r2, [pc, #192]	; (80032d0 <HAL_DMA_Init+0x1cc>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d031      	beq.n	8003278 <HAL_DMA_Init+0x174>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a2e      	ldr	r2, [pc, #184]	; (80032d4 <HAL_DMA_Init+0x1d0>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d02c      	beq.n	8003278 <HAL_DMA_Init+0x174>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a2d      	ldr	r2, [pc, #180]	; (80032d8 <HAL_DMA_Init+0x1d4>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d027      	beq.n	8003278 <HAL_DMA_Init+0x174>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a2b      	ldr	r2, [pc, #172]	; (80032dc <HAL_DMA_Init+0x1d8>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d022      	beq.n	8003278 <HAL_DMA_Init+0x174>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a2a      	ldr	r2, [pc, #168]	; (80032e0 <HAL_DMA_Init+0x1dc>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d01d      	beq.n	8003278 <HAL_DMA_Init+0x174>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a28      	ldr	r2, [pc, #160]	; (80032e4 <HAL_DMA_Init+0x1e0>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d018      	beq.n	8003278 <HAL_DMA_Init+0x174>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a27      	ldr	r2, [pc, #156]	; (80032e8 <HAL_DMA_Init+0x1e4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d013      	beq.n	8003278 <HAL_DMA_Init+0x174>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a25      	ldr	r2, [pc, #148]	; (80032ec <HAL_DMA_Init+0x1e8>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d00e      	beq.n	8003278 <HAL_DMA_Init+0x174>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a24      	ldr	r2, [pc, #144]	; (80032f0 <HAL_DMA_Init+0x1ec>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d009      	beq.n	8003278 <HAL_DMA_Init+0x174>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a22      	ldr	r2, [pc, #136]	; (80032f4 <HAL_DMA_Init+0x1f0>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d004      	beq.n	8003278 <HAL_DMA_Init+0x174>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a21      	ldr	r2, [pc, #132]	; (80032f8 <HAL_DMA_Init+0x1f4>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d108      	bne.n	800328a <HAL_DMA_Init+0x186>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	e007      	b.n	800329a <HAL_DMA_Init+0x196>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0201 	bic.w	r2, r2, #1
 8003298:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800329a:	e02f      	b.n	80032fc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800329c:	f7fe f9de 	bl	800165c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b05      	cmp	r3, #5
 80032a8:	d928      	bls.n	80032fc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2203      	movs	r2, #3
 80032b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e246      	b.n	800374a <HAL_DMA_Init+0x646>
 80032bc:	40020010 	.word	0x40020010
 80032c0:	40020028 	.word	0x40020028
 80032c4:	40020040 	.word	0x40020040
 80032c8:	40020058 	.word	0x40020058
 80032cc:	40020070 	.word	0x40020070
 80032d0:	40020088 	.word	0x40020088
 80032d4:	400200a0 	.word	0x400200a0
 80032d8:	400200b8 	.word	0x400200b8
 80032dc:	40020410 	.word	0x40020410
 80032e0:	40020428 	.word	0x40020428
 80032e4:	40020440 	.word	0x40020440
 80032e8:	40020458 	.word	0x40020458
 80032ec:	40020470 	.word	0x40020470
 80032f0:	40020488 	.word	0x40020488
 80032f4:	400204a0 	.word	0x400204a0
 80032f8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1c8      	bne.n	800329c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4b83      	ldr	r3, [pc, #524]	; (8003524 <HAL_DMA_Init+0x420>)
 8003316:	4013      	ands	r3, r2
 8003318:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003322:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800332e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800333a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	4313      	orrs	r3, r2
 8003346:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	2b04      	cmp	r3, #4
 800334e:	d107      	bne.n	8003360 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003358:	4313      	orrs	r3, r2
 800335a:	697a      	ldr	r2, [r7, #20]
 800335c:	4313      	orrs	r3, r2
 800335e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003360:	4b71      	ldr	r3, [pc, #452]	; (8003528 <HAL_DMA_Init+0x424>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	4b71      	ldr	r3, [pc, #452]	; (800352c <HAL_DMA_Init+0x428>)
 8003366:	4013      	ands	r3, r2
 8003368:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800336c:	d328      	bcc.n	80033c0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b28      	cmp	r3, #40	; 0x28
 8003374:	d903      	bls.n	800337e <HAL_DMA_Init+0x27a>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2b2e      	cmp	r3, #46	; 0x2e
 800337c:	d917      	bls.n	80033ae <HAL_DMA_Init+0x2aa>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2b3e      	cmp	r3, #62	; 0x3e
 8003384:	d903      	bls.n	800338e <HAL_DMA_Init+0x28a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b42      	cmp	r3, #66	; 0x42
 800338c:	d90f      	bls.n	80033ae <HAL_DMA_Init+0x2aa>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2b46      	cmp	r3, #70	; 0x46
 8003394:	d903      	bls.n	800339e <HAL_DMA_Init+0x29a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b48      	cmp	r3, #72	; 0x48
 800339c:	d907      	bls.n	80033ae <HAL_DMA_Init+0x2aa>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	2b4e      	cmp	r3, #78	; 0x4e
 80033a4:	d905      	bls.n	80033b2 <HAL_DMA_Init+0x2ae>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	2b52      	cmp	r3, #82	; 0x52
 80033ac:	d801      	bhi.n	80033b2 <HAL_DMA_Init+0x2ae>
 80033ae:	2301      	movs	r3, #1
 80033b0:	e000      	b.n	80033b4 <HAL_DMA_Init+0x2b0>
 80033b2:	2300      	movs	r3, #0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033be:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f023 0307 	bic.w	r3, r3, #7
 80033d6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	4313      	orrs	r3, r2
 80033e0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d117      	bne.n	800341a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00e      	beq.n	800341a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f001 fdcf 	bl	8004fa0 <DMA_CheckFifoParam>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d008      	beq.n	800341a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2240      	movs	r2, #64	; 0x40
 800340c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e197      	b.n	800374a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f001 fd0a 	bl	8004e3c <DMA_CalcBaseAndBitshift>
 8003428:	4603      	mov	r3, r0
 800342a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	223f      	movs	r2, #63	; 0x3f
 8003436:	409a      	lsls	r2, r3
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	609a      	str	r2, [r3, #8]
 800343c:	e0cd      	b.n	80035da <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a3b      	ldr	r2, [pc, #236]	; (8003530 <HAL_DMA_Init+0x42c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d022      	beq.n	800348e <HAL_DMA_Init+0x38a>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a39      	ldr	r2, [pc, #228]	; (8003534 <HAL_DMA_Init+0x430>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d01d      	beq.n	800348e <HAL_DMA_Init+0x38a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a38      	ldr	r2, [pc, #224]	; (8003538 <HAL_DMA_Init+0x434>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d018      	beq.n	800348e <HAL_DMA_Init+0x38a>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a36      	ldr	r2, [pc, #216]	; (800353c <HAL_DMA_Init+0x438>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d013      	beq.n	800348e <HAL_DMA_Init+0x38a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a35      	ldr	r2, [pc, #212]	; (8003540 <HAL_DMA_Init+0x43c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d00e      	beq.n	800348e <HAL_DMA_Init+0x38a>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a33      	ldr	r2, [pc, #204]	; (8003544 <HAL_DMA_Init+0x440>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d009      	beq.n	800348e <HAL_DMA_Init+0x38a>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a32      	ldr	r2, [pc, #200]	; (8003548 <HAL_DMA_Init+0x444>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d004      	beq.n	800348e <HAL_DMA_Init+0x38a>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a30      	ldr	r2, [pc, #192]	; (800354c <HAL_DMA_Init+0x448>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d101      	bne.n	8003492 <HAL_DMA_Init+0x38e>
 800348e:	2301      	movs	r3, #1
 8003490:	e000      	b.n	8003494 <HAL_DMA_Init+0x390>
 8003492:	2300      	movs	r3, #0
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 8097 	beq.w	80035c8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a24      	ldr	r2, [pc, #144]	; (8003530 <HAL_DMA_Init+0x42c>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d021      	beq.n	80034e8 <HAL_DMA_Init+0x3e4>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a22      	ldr	r2, [pc, #136]	; (8003534 <HAL_DMA_Init+0x430>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d01c      	beq.n	80034e8 <HAL_DMA_Init+0x3e4>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a21      	ldr	r2, [pc, #132]	; (8003538 <HAL_DMA_Init+0x434>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d017      	beq.n	80034e8 <HAL_DMA_Init+0x3e4>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1f      	ldr	r2, [pc, #124]	; (800353c <HAL_DMA_Init+0x438>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d012      	beq.n	80034e8 <HAL_DMA_Init+0x3e4>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1e      	ldr	r2, [pc, #120]	; (8003540 <HAL_DMA_Init+0x43c>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d00d      	beq.n	80034e8 <HAL_DMA_Init+0x3e4>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a1c      	ldr	r2, [pc, #112]	; (8003544 <HAL_DMA_Init+0x440>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d008      	beq.n	80034e8 <HAL_DMA_Init+0x3e4>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a1b      	ldr	r2, [pc, #108]	; (8003548 <HAL_DMA_Init+0x444>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d003      	beq.n	80034e8 <HAL_DMA_Init+0x3e4>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a19      	ldr	r2, [pc, #100]	; (800354c <HAL_DMA_Init+0x448>)
 80034e6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	4b13      	ldr	r3, [pc, #76]	; (8003550 <HAL_DMA_Init+0x44c>)
 8003504:	4013      	ands	r3, r2
 8003506:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	2b40      	cmp	r3, #64	; 0x40
 800350e:	d021      	beq.n	8003554 <HAL_DMA_Init+0x450>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	2b80      	cmp	r3, #128	; 0x80
 8003516:	d102      	bne.n	800351e <HAL_DMA_Init+0x41a>
 8003518:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800351c:	e01b      	b.n	8003556 <HAL_DMA_Init+0x452>
 800351e:	2300      	movs	r3, #0
 8003520:	e019      	b.n	8003556 <HAL_DMA_Init+0x452>
 8003522:	bf00      	nop
 8003524:	fe10803f 	.word	0xfe10803f
 8003528:	5c001000 	.word	0x5c001000
 800352c:	ffff0000 	.word	0xffff0000
 8003530:	58025408 	.word	0x58025408
 8003534:	5802541c 	.word	0x5802541c
 8003538:	58025430 	.word	0x58025430
 800353c:	58025444 	.word	0x58025444
 8003540:	58025458 	.word	0x58025458
 8003544:	5802546c 	.word	0x5802546c
 8003548:	58025480 	.word	0x58025480
 800354c:	58025494 	.word	0x58025494
 8003550:	fffe000f 	.word	0xfffe000f
 8003554:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	68d2      	ldr	r2, [r2, #12]
 800355a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800355c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003564:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800356c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003574:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800357c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003584:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	4313      	orrs	r3, r2
 800358a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	461a      	mov	r2, r3
 800359a:	4b6e      	ldr	r3, [pc, #440]	; (8003754 <HAL_DMA_Init+0x650>)
 800359c:	4413      	add	r3, r2
 800359e:	4a6e      	ldr	r2, [pc, #440]	; (8003758 <HAL_DMA_Init+0x654>)
 80035a0:	fba2 2303 	umull	r2, r3, r2, r3
 80035a4:	091b      	lsrs	r3, r3, #4
 80035a6:	009a      	lsls	r2, r3, #2
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f001 fc45 	bl	8004e3c <DMA_CalcBaseAndBitshift>
 80035b2:	4603      	mov	r3, r0
 80035b4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ba:	f003 031f 	and.w	r3, r3, #31
 80035be:	2201      	movs	r2, #1
 80035c0:	409a      	lsls	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	605a      	str	r2, [r3, #4]
 80035c6:	e008      	b.n	80035da <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2240      	movs	r2, #64	; 0x40
 80035cc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2203      	movs	r2, #3
 80035d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e0b7      	b.n	800374a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a5f      	ldr	r2, [pc, #380]	; (800375c <HAL_DMA_Init+0x658>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d072      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a5d      	ldr	r2, [pc, #372]	; (8003760 <HAL_DMA_Init+0x65c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d06d      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a5c      	ldr	r2, [pc, #368]	; (8003764 <HAL_DMA_Init+0x660>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d068      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a5a      	ldr	r2, [pc, #360]	; (8003768 <HAL_DMA_Init+0x664>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d063      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a59      	ldr	r2, [pc, #356]	; (800376c <HAL_DMA_Init+0x668>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d05e      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a57      	ldr	r2, [pc, #348]	; (8003770 <HAL_DMA_Init+0x66c>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d059      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a56      	ldr	r2, [pc, #344]	; (8003774 <HAL_DMA_Init+0x670>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d054      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a54      	ldr	r2, [pc, #336]	; (8003778 <HAL_DMA_Init+0x674>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d04f      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a53      	ldr	r2, [pc, #332]	; (800377c <HAL_DMA_Init+0x678>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d04a      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a51      	ldr	r2, [pc, #324]	; (8003780 <HAL_DMA_Init+0x67c>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d045      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a50      	ldr	r2, [pc, #320]	; (8003784 <HAL_DMA_Init+0x680>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d040      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a4e      	ldr	r2, [pc, #312]	; (8003788 <HAL_DMA_Init+0x684>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d03b      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a4d      	ldr	r2, [pc, #308]	; (800378c <HAL_DMA_Init+0x688>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d036      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a4b      	ldr	r2, [pc, #300]	; (8003790 <HAL_DMA_Init+0x68c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d031      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a4a      	ldr	r2, [pc, #296]	; (8003794 <HAL_DMA_Init+0x690>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d02c      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a48      	ldr	r2, [pc, #288]	; (8003798 <HAL_DMA_Init+0x694>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d027      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a47      	ldr	r2, [pc, #284]	; (800379c <HAL_DMA_Init+0x698>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d022      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a45      	ldr	r2, [pc, #276]	; (80037a0 <HAL_DMA_Init+0x69c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d01d      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a44      	ldr	r2, [pc, #272]	; (80037a4 <HAL_DMA_Init+0x6a0>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d018      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a42      	ldr	r2, [pc, #264]	; (80037a8 <HAL_DMA_Init+0x6a4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d013      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a41      	ldr	r2, [pc, #260]	; (80037ac <HAL_DMA_Init+0x6a8>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d00e      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a3f      	ldr	r2, [pc, #252]	; (80037b0 <HAL_DMA_Init+0x6ac>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d009      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a3e      	ldr	r2, [pc, #248]	; (80037b4 <HAL_DMA_Init+0x6b0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d004      	beq.n	80036ca <HAL_DMA_Init+0x5c6>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a3c      	ldr	r2, [pc, #240]	; (80037b8 <HAL_DMA_Init+0x6b4>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d101      	bne.n	80036ce <HAL_DMA_Init+0x5ca>
 80036ca:	2301      	movs	r3, #1
 80036cc:	e000      	b.n	80036d0 <HAL_DMA_Init+0x5cc>
 80036ce:	2300      	movs	r3, #0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d032      	beq.n	800373a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f001 fcdf 	bl	8005098 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	2b80      	cmp	r3, #128	; 0x80
 80036e0:	d102      	bne.n	80036e8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036f0:	b2d2      	uxtb	r2, r2
 80036f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80036fc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d010      	beq.n	8003728 <HAL_DMA_Init+0x624>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b08      	cmp	r3, #8
 800370c:	d80c      	bhi.n	8003728 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f001 fd5c 	bl	80051cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003724:	605a      	str	r2, [r3, #4]
 8003726:	e008      	b.n	800373a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3718      	adds	r7, #24
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	a7fdabf8 	.word	0xa7fdabf8
 8003758:	cccccccd 	.word	0xcccccccd
 800375c:	40020010 	.word	0x40020010
 8003760:	40020028 	.word	0x40020028
 8003764:	40020040 	.word	0x40020040
 8003768:	40020058 	.word	0x40020058
 800376c:	40020070 	.word	0x40020070
 8003770:	40020088 	.word	0x40020088
 8003774:	400200a0 	.word	0x400200a0
 8003778:	400200b8 	.word	0x400200b8
 800377c:	40020410 	.word	0x40020410
 8003780:	40020428 	.word	0x40020428
 8003784:	40020440 	.word	0x40020440
 8003788:	40020458 	.word	0x40020458
 800378c:	40020470 	.word	0x40020470
 8003790:	40020488 	.word	0x40020488
 8003794:	400204a0 	.word	0x400204a0
 8003798:	400204b8 	.word	0x400204b8
 800379c:	58025408 	.word	0x58025408
 80037a0:	5802541c 	.word	0x5802541c
 80037a4:	58025430 	.word	0x58025430
 80037a8:	58025444 	.word	0x58025444
 80037ac:	58025458 	.word	0x58025458
 80037b0:	5802546c 	.word	0x5802546c
 80037b4:	58025480 	.word	0x58025480
 80037b8:	58025494 	.word	0x58025494

080037bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e226      	b.n	8003c26 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_DMA_Start_IT+0x2a>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e21f      	b.n	8003c26 <HAL_DMA_Start_IT+0x46a>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	f040 820a 	bne.w	8003c10 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a68      	ldr	r2, [pc, #416]	; (80039b0 <HAL_DMA_Start_IT+0x1f4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d04a      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a66      	ldr	r2, [pc, #408]	; (80039b4 <HAL_DMA_Start_IT+0x1f8>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d045      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a65      	ldr	r2, [pc, #404]	; (80039b8 <HAL_DMA_Start_IT+0x1fc>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d040      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a63      	ldr	r2, [pc, #396]	; (80039bc <HAL_DMA_Start_IT+0x200>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d03b      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a62      	ldr	r2, [pc, #392]	; (80039c0 <HAL_DMA_Start_IT+0x204>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d036      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a60      	ldr	r2, [pc, #384]	; (80039c4 <HAL_DMA_Start_IT+0x208>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d031      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a5f      	ldr	r2, [pc, #380]	; (80039c8 <HAL_DMA_Start_IT+0x20c>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d02c      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a5d      	ldr	r2, [pc, #372]	; (80039cc <HAL_DMA_Start_IT+0x210>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d027      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a5c      	ldr	r2, [pc, #368]	; (80039d0 <HAL_DMA_Start_IT+0x214>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d022      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a5a      	ldr	r2, [pc, #360]	; (80039d4 <HAL_DMA_Start_IT+0x218>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d01d      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a59      	ldr	r2, [pc, #356]	; (80039d8 <HAL_DMA_Start_IT+0x21c>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d018      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a57      	ldr	r2, [pc, #348]	; (80039dc <HAL_DMA_Start_IT+0x220>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d013      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a56      	ldr	r2, [pc, #344]	; (80039e0 <HAL_DMA_Start_IT+0x224>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d00e      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a54      	ldr	r2, [pc, #336]	; (80039e4 <HAL_DMA_Start_IT+0x228>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d009      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a53      	ldr	r2, [pc, #332]	; (80039e8 <HAL_DMA_Start_IT+0x22c>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d004      	beq.n	80038aa <HAL_DMA_Start_IT+0xee>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a51      	ldr	r2, [pc, #324]	; (80039ec <HAL_DMA_Start_IT+0x230>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d108      	bne.n	80038bc <HAL_DMA_Start_IT+0x100>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0201 	bic.w	r2, r2, #1
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	e007      	b.n	80038cc <HAL_DMA_Start_IT+0x110>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 0201 	bic.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	68b9      	ldr	r1, [r7, #8]
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f001 f906 	bl	8004ae4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a34      	ldr	r2, [pc, #208]	; (80039b0 <HAL_DMA_Start_IT+0x1f4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d04a      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a33      	ldr	r2, [pc, #204]	; (80039b4 <HAL_DMA_Start_IT+0x1f8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d045      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a31      	ldr	r2, [pc, #196]	; (80039b8 <HAL_DMA_Start_IT+0x1fc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d040      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a30      	ldr	r2, [pc, #192]	; (80039bc <HAL_DMA_Start_IT+0x200>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d03b      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a2e      	ldr	r2, [pc, #184]	; (80039c0 <HAL_DMA_Start_IT+0x204>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d036      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a2d      	ldr	r2, [pc, #180]	; (80039c4 <HAL_DMA_Start_IT+0x208>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d031      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a2b      	ldr	r2, [pc, #172]	; (80039c8 <HAL_DMA_Start_IT+0x20c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d02c      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a2a      	ldr	r2, [pc, #168]	; (80039cc <HAL_DMA_Start_IT+0x210>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d027      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a28      	ldr	r2, [pc, #160]	; (80039d0 <HAL_DMA_Start_IT+0x214>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d022      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a27      	ldr	r2, [pc, #156]	; (80039d4 <HAL_DMA_Start_IT+0x218>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d01d      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a25      	ldr	r2, [pc, #148]	; (80039d8 <HAL_DMA_Start_IT+0x21c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d018      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a24      	ldr	r2, [pc, #144]	; (80039dc <HAL_DMA_Start_IT+0x220>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d013      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a22      	ldr	r2, [pc, #136]	; (80039e0 <HAL_DMA_Start_IT+0x224>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00e      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a21      	ldr	r2, [pc, #132]	; (80039e4 <HAL_DMA_Start_IT+0x228>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d009      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a1f      	ldr	r2, [pc, #124]	; (80039e8 <HAL_DMA_Start_IT+0x22c>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d004      	beq.n	8003978 <HAL_DMA_Start_IT+0x1bc>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a1e      	ldr	r2, [pc, #120]	; (80039ec <HAL_DMA_Start_IT+0x230>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d101      	bne.n	800397c <HAL_DMA_Start_IT+0x1c0>
 8003978:	2301      	movs	r3, #1
 800397a:	e000      	b.n	800397e <HAL_DMA_Start_IT+0x1c2>
 800397c:	2300      	movs	r3, #0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d036      	beq.n	80039f0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f023 021e 	bic.w	r2, r3, #30
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f042 0216 	orr.w	r2, r2, #22
 8003994:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	2b00      	cmp	r3, #0
 800399c:	d03e      	beq.n	8003a1c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f042 0208 	orr.w	r2, r2, #8
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	e035      	b.n	8003a1c <HAL_DMA_Start_IT+0x260>
 80039b0:	40020010 	.word	0x40020010
 80039b4:	40020028 	.word	0x40020028
 80039b8:	40020040 	.word	0x40020040
 80039bc:	40020058 	.word	0x40020058
 80039c0:	40020070 	.word	0x40020070
 80039c4:	40020088 	.word	0x40020088
 80039c8:	400200a0 	.word	0x400200a0
 80039cc:	400200b8 	.word	0x400200b8
 80039d0:	40020410 	.word	0x40020410
 80039d4:	40020428 	.word	0x40020428
 80039d8:	40020440 	.word	0x40020440
 80039dc:	40020458 	.word	0x40020458
 80039e0:	40020470 	.word	0x40020470
 80039e4:	40020488 	.word	0x40020488
 80039e8:	400204a0 	.word	0x400204a0
 80039ec:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f023 020e 	bic.w	r2, r3, #14
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 020a 	orr.w	r2, r2, #10
 8003a02:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d007      	beq.n	8003a1c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f042 0204 	orr.w	r2, r2, #4
 8003a1a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a83      	ldr	r2, [pc, #524]	; (8003c30 <HAL_DMA_Start_IT+0x474>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d072      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a82      	ldr	r2, [pc, #520]	; (8003c34 <HAL_DMA_Start_IT+0x478>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d06d      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a80      	ldr	r2, [pc, #512]	; (8003c38 <HAL_DMA_Start_IT+0x47c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d068      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a7f      	ldr	r2, [pc, #508]	; (8003c3c <HAL_DMA_Start_IT+0x480>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d063      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a7d      	ldr	r2, [pc, #500]	; (8003c40 <HAL_DMA_Start_IT+0x484>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d05e      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a7c      	ldr	r2, [pc, #496]	; (8003c44 <HAL_DMA_Start_IT+0x488>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d059      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a7a      	ldr	r2, [pc, #488]	; (8003c48 <HAL_DMA_Start_IT+0x48c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d054      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a79      	ldr	r2, [pc, #484]	; (8003c4c <HAL_DMA_Start_IT+0x490>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d04f      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a77      	ldr	r2, [pc, #476]	; (8003c50 <HAL_DMA_Start_IT+0x494>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d04a      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a76      	ldr	r2, [pc, #472]	; (8003c54 <HAL_DMA_Start_IT+0x498>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d045      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a74      	ldr	r2, [pc, #464]	; (8003c58 <HAL_DMA_Start_IT+0x49c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d040      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a73      	ldr	r2, [pc, #460]	; (8003c5c <HAL_DMA_Start_IT+0x4a0>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d03b      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a71      	ldr	r2, [pc, #452]	; (8003c60 <HAL_DMA_Start_IT+0x4a4>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d036      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a70      	ldr	r2, [pc, #448]	; (8003c64 <HAL_DMA_Start_IT+0x4a8>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d031      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a6e      	ldr	r2, [pc, #440]	; (8003c68 <HAL_DMA_Start_IT+0x4ac>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d02c      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a6d      	ldr	r2, [pc, #436]	; (8003c6c <HAL_DMA_Start_IT+0x4b0>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d027      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a6b      	ldr	r2, [pc, #428]	; (8003c70 <HAL_DMA_Start_IT+0x4b4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d022      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a6a      	ldr	r2, [pc, #424]	; (8003c74 <HAL_DMA_Start_IT+0x4b8>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d01d      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a68      	ldr	r2, [pc, #416]	; (8003c78 <HAL_DMA_Start_IT+0x4bc>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d018      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a67      	ldr	r2, [pc, #412]	; (8003c7c <HAL_DMA_Start_IT+0x4c0>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d013      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a65      	ldr	r2, [pc, #404]	; (8003c80 <HAL_DMA_Start_IT+0x4c4>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d00e      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a64      	ldr	r2, [pc, #400]	; (8003c84 <HAL_DMA_Start_IT+0x4c8>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d009      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a62      	ldr	r2, [pc, #392]	; (8003c88 <HAL_DMA_Start_IT+0x4cc>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d004      	beq.n	8003b0c <HAL_DMA_Start_IT+0x350>
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a61      	ldr	r2, [pc, #388]	; (8003c8c <HAL_DMA_Start_IT+0x4d0>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d101      	bne.n	8003b10 <HAL_DMA_Start_IT+0x354>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e000      	b.n	8003b12 <HAL_DMA_Start_IT+0x356>
 8003b10:	2300      	movs	r3, #0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d01a      	beq.n	8003b4c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d007      	beq.n	8003b34 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b32:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d007      	beq.n	8003b4c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b4a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a37      	ldr	r2, [pc, #220]	; (8003c30 <HAL_DMA_Start_IT+0x474>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d04a      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a36      	ldr	r2, [pc, #216]	; (8003c34 <HAL_DMA_Start_IT+0x478>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d045      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a34      	ldr	r2, [pc, #208]	; (8003c38 <HAL_DMA_Start_IT+0x47c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d040      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a33      	ldr	r2, [pc, #204]	; (8003c3c <HAL_DMA_Start_IT+0x480>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d03b      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a31      	ldr	r2, [pc, #196]	; (8003c40 <HAL_DMA_Start_IT+0x484>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d036      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a30      	ldr	r2, [pc, #192]	; (8003c44 <HAL_DMA_Start_IT+0x488>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d031      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a2e      	ldr	r2, [pc, #184]	; (8003c48 <HAL_DMA_Start_IT+0x48c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d02c      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a2d      	ldr	r2, [pc, #180]	; (8003c4c <HAL_DMA_Start_IT+0x490>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d027      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a2b      	ldr	r2, [pc, #172]	; (8003c50 <HAL_DMA_Start_IT+0x494>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d022      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a2a      	ldr	r2, [pc, #168]	; (8003c54 <HAL_DMA_Start_IT+0x498>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d01d      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a28      	ldr	r2, [pc, #160]	; (8003c58 <HAL_DMA_Start_IT+0x49c>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d018      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a27      	ldr	r2, [pc, #156]	; (8003c5c <HAL_DMA_Start_IT+0x4a0>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d013      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a25      	ldr	r2, [pc, #148]	; (8003c60 <HAL_DMA_Start_IT+0x4a4>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00e      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a24      	ldr	r2, [pc, #144]	; (8003c64 <HAL_DMA_Start_IT+0x4a8>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d009      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a22      	ldr	r2, [pc, #136]	; (8003c68 <HAL_DMA_Start_IT+0x4ac>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d004      	beq.n	8003bec <HAL_DMA_Start_IT+0x430>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a21      	ldr	r2, [pc, #132]	; (8003c6c <HAL_DMA_Start_IT+0x4b0>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d108      	bne.n	8003bfe <HAL_DMA_Start_IT+0x442>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e012      	b.n	8003c24 <HAL_DMA_Start_IT+0x468>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f042 0201 	orr.w	r2, r2, #1
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	e009      	b.n	8003c24 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c16:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003c24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3718      	adds	r7, #24
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40020010 	.word	0x40020010
 8003c34:	40020028 	.word	0x40020028
 8003c38:	40020040 	.word	0x40020040
 8003c3c:	40020058 	.word	0x40020058
 8003c40:	40020070 	.word	0x40020070
 8003c44:	40020088 	.word	0x40020088
 8003c48:	400200a0 	.word	0x400200a0
 8003c4c:	400200b8 	.word	0x400200b8
 8003c50:	40020410 	.word	0x40020410
 8003c54:	40020428 	.word	0x40020428
 8003c58:	40020440 	.word	0x40020440
 8003c5c:	40020458 	.word	0x40020458
 8003c60:	40020470 	.word	0x40020470
 8003c64:	40020488 	.word	0x40020488
 8003c68:	400204a0 	.word	0x400204a0
 8003c6c:	400204b8 	.word	0x400204b8
 8003c70:	58025408 	.word	0x58025408
 8003c74:	5802541c 	.word	0x5802541c
 8003c78:	58025430 	.word	0x58025430
 8003c7c:	58025444 	.word	0x58025444
 8003c80:	58025458 	.word	0x58025458
 8003c84:	5802546c 	.word	0x5802546c
 8003c88:	58025480 	.word	0x58025480
 8003c8c:	58025494 	.word	0x58025494

08003c90 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b08a      	sub	sp, #40	; 0x28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c9c:	4b67      	ldr	r3, [pc, #412]	; (8003e3c <HAL_DMA_IRQHandler+0x1ac>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a67      	ldr	r2, [pc, #412]	; (8003e40 <HAL_DMA_IRQHandler+0x1b0>)
 8003ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca6:	0a9b      	lsrs	r3, r3, #10
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cae:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003cb6:	6a3b      	ldr	r3, [r7, #32]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a5f      	ldr	r2, [pc, #380]	; (8003e44 <HAL_DMA_IRQHandler+0x1b4>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d04a      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a5d      	ldr	r2, [pc, #372]	; (8003e48 <HAL_DMA_IRQHandler+0x1b8>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d045      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a5c      	ldr	r2, [pc, #368]	; (8003e4c <HAL_DMA_IRQHandler+0x1bc>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d040      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a5a      	ldr	r2, [pc, #360]	; (8003e50 <HAL_DMA_IRQHandler+0x1c0>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d03b      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a59      	ldr	r2, [pc, #356]	; (8003e54 <HAL_DMA_IRQHandler+0x1c4>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d036      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a57      	ldr	r2, [pc, #348]	; (8003e58 <HAL_DMA_IRQHandler+0x1c8>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d031      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a56      	ldr	r2, [pc, #344]	; (8003e5c <HAL_DMA_IRQHandler+0x1cc>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d02c      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a54      	ldr	r2, [pc, #336]	; (8003e60 <HAL_DMA_IRQHandler+0x1d0>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d027      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a53      	ldr	r2, [pc, #332]	; (8003e64 <HAL_DMA_IRQHandler+0x1d4>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d022      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a51      	ldr	r2, [pc, #324]	; (8003e68 <HAL_DMA_IRQHandler+0x1d8>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d01d      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a50      	ldr	r2, [pc, #320]	; (8003e6c <HAL_DMA_IRQHandler+0x1dc>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d018      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a4e      	ldr	r2, [pc, #312]	; (8003e70 <HAL_DMA_IRQHandler+0x1e0>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d013      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a4d      	ldr	r2, [pc, #308]	; (8003e74 <HAL_DMA_IRQHandler+0x1e4>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00e      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a4b      	ldr	r2, [pc, #300]	; (8003e78 <HAL_DMA_IRQHandler+0x1e8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d009      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a4a      	ldr	r2, [pc, #296]	; (8003e7c <HAL_DMA_IRQHandler+0x1ec>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d004      	beq.n	8003d62 <HAL_DMA_IRQHandler+0xd2>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a48      	ldr	r2, [pc, #288]	; (8003e80 <HAL_DMA_IRQHandler+0x1f0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d101      	bne.n	8003d66 <HAL_DMA_IRQHandler+0xd6>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <HAL_DMA_IRQHandler+0xd8>
 8003d66:	2300      	movs	r3, #0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 842b 	beq.w	80045c4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d72:	f003 031f 	and.w	r3, r3, #31
 8003d76:	2208      	movs	r2, #8
 8003d78:	409a      	lsls	r2, r3
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 80a2 	beq.w	8003ec8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a2e      	ldr	r2, [pc, #184]	; (8003e44 <HAL_DMA_IRQHandler+0x1b4>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d04a      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a2d      	ldr	r2, [pc, #180]	; (8003e48 <HAL_DMA_IRQHandler+0x1b8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d045      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a2b      	ldr	r2, [pc, #172]	; (8003e4c <HAL_DMA_IRQHandler+0x1bc>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d040      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a2a      	ldr	r2, [pc, #168]	; (8003e50 <HAL_DMA_IRQHandler+0x1c0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d03b      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a28      	ldr	r2, [pc, #160]	; (8003e54 <HAL_DMA_IRQHandler+0x1c4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d036      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a27      	ldr	r2, [pc, #156]	; (8003e58 <HAL_DMA_IRQHandler+0x1c8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d031      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a25      	ldr	r2, [pc, #148]	; (8003e5c <HAL_DMA_IRQHandler+0x1cc>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d02c      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a24      	ldr	r2, [pc, #144]	; (8003e60 <HAL_DMA_IRQHandler+0x1d0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d027      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a22      	ldr	r2, [pc, #136]	; (8003e64 <HAL_DMA_IRQHandler+0x1d4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d022      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a21      	ldr	r2, [pc, #132]	; (8003e68 <HAL_DMA_IRQHandler+0x1d8>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d01d      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a1f      	ldr	r2, [pc, #124]	; (8003e6c <HAL_DMA_IRQHandler+0x1dc>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d018      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a1e      	ldr	r2, [pc, #120]	; (8003e70 <HAL_DMA_IRQHandler+0x1e0>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d013      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a1c      	ldr	r2, [pc, #112]	; (8003e74 <HAL_DMA_IRQHandler+0x1e4>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00e      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a1b      	ldr	r2, [pc, #108]	; (8003e78 <HAL_DMA_IRQHandler+0x1e8>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d009      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a19      	ldr	r2, [pc, #100]	; (8003e7c <HAL_DMA_IRQHandler+0x1ec>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d004      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x194>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a18      	ldr	r2, [pc, #96]	; (8003e80 <HAL_DMA_IRQHandler+0x1f0>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d12f      	bne.n	8003e84 <HAL_DMA_IRQHandler+0x1f4>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0304 	and.w	r3, r3, #4
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	bf14      	ite	ne
 8003e32:	2301      	movne	r3, #1
 8003e34:	2300      	moveq	r3, #0
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	e02e      	b.n	8003e98 <HAL_DMA_IRQHandler+0x208>
 8003e3a:	bf00      	nop
 8003e3c:	24000000 	.word	0x24000000
 8003e40:	1b4e81b5 	.word	0x1b4e81b5
 8003e44:	40020010 	.word	0x40020010
 8003e48:	40020028 	.word	0x40020028
 8003e4c:	40020040 	.word	0x40020040
 8003e50:	40020058 	.word	0x40020058
 8003e54:	40020070 	.word	0x40020070
 8003e58:	40020088 	.word	0x40020088
 8003e5c:	400200a0 	.word	0x400200a0
 8003e60:	400200b8 	.word	0x400200b8
 8003e64:	40020410 	.word	0x40020410
 8003e68:	40020428 	.word	0x40020428
 8003e6c:	40020440 	.word	0x40020440
 8003e70:	40020458 	.word	0x40020458
 8003e74:	40020470 	.word	0x40020470
 8003e78:	40020488 	.word	0x40020488
 8003e7c:	400204a0 	.word	0x400204a0
 8003e80:	400204b8 	.word	0x400204b8
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	bf14      	ite	ne
 8003e92:	2301      	movne	r3, #1
 8003e94:	2300      	moveq	r3, #0
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d015      	beq.n	8003ec8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0204 	bic.w	r2, r2, #4
 8003eaa:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb0:	f003 031f 	and.w	r3, r3, #31
 8003eb4:	2208      	movs	r2, #8
 8003eb6:	409a      	lsls	r2, r3
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec0:	f043 0201 	orr.w	r2, r3, #1
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d06e      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a69      	ldr	r2, [pc, #420]	; (8004088 <HAL_DMA_IRQHandler+0x3f8>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d04a      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a67      	ldr	r2, [pc, #412]	; (800408c <HAL_DMA_IRQHandler+0x3fc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d045      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a66      	ldr	r2, [pc, #408]	; (8004090 <HAL_DMA_IRQHandler+0x400>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d040      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a64      	ldr	r2, [pc, #400]	; (8004094 <HAL_DMA_IRQHandler+0x404>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d03b      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a63      	ldr	r2, [pc, #396]	; (8004098 <HAL_DMA_IRQHandler+0x408>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d036      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a61      	ldr	r2, [pc, #388]	; (800409c <HAL_DMA_IRQHandler+0x40c>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d031      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a60      	ldr	r2, [pc, #384]	; (80040a0 <HAL_DMA_IRQHandler+0x410>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d02c      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a5e      	ldr	r2, [pc, #376]	; (80040a4 <HAL_DMA_IRQHandler+0x414>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d027      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a5d      	ldr	r2, [pc, #372]	; (80040a8 <HAL_DMA_IRQHandler+0x418>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d022      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a5b      	ldr	r2, [pc, #364]	; (80040ac <HAL_DMA_IRQHandler+0x41c>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d01d      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a5a      	ldr	r2, [pc, #360]	; (80040b0 <HAL_DMA_IRQHandler+0x420>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d018      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a58      	ldr	r2, [pc, #352]	; (80040b4 <HAL_DMA_IRQHandler+0x424>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d013      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a57      	ldr	r2, [pc, #348]	; (80040b8 <HAL_DMA_IRQHandler+0x428>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d00e      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a55      	ldr	r2, [pc, #340]	; (80040bc <HAL_DMA_IRQHandler+0x42c>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d009      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a54      	ldr	r2, [pc, #336]	; (80040c0 <HAL_DMA_IRQHandler+0x430>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d004      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x2ee>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a52      	ldr	r2, [pc, #328]	; (80040c4 <HAL_DMA_IRQHandler+0x434>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d10a      	bne.n	8003f94 <HAL_DMA_IRQHandler+0x304>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	bf14      	ite	ne
 8003f8c:	2301      	movne	r3, #1
 8003f8e:	2300      	moveq	r3, #0
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	e003      	b.n	8003f9c <HAL_DMA_IRQHandler+0x30c>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00d      	beq.n	8003fbc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa4:	f003 031f 	and.w	r3, r3, #31
 8003fa8:	2201      	movs	r2, #1
 8003faa:	409a      	lsls	r2, r3
 8003fac:	6a3b      	ldr	r3, [r7, #32]
 8003fae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb4:	f043 0202 	orr.w	r2, r3, #2
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc0:	f003 031f 	and.w	r3, r3, #31
 8003fc4:	2204      	movs	r2, #4
 8003fc6:	409a      	lsls	r2, r3
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 808f 	beq.w	80040f0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a2c      	ldr	r2, [pc, #176]	; (8004088 <HAL_DMA_IRQHandler+0x3f8>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d04a      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a2a      	ldr	r2, [pc, #168]	; (800408c <HAL_DMA_IRQHandler+0x3fc>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d045      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a29      	ldr	r2, [pc, #164]	; (8004090 <HAL_DMA_IRQHandler+0x400>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d040      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a27      	ldr	r2, [pc, #156]	; (8004094 <HAL_DMA_IRQHandler+0x404>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d03b      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a26      	ldr	r2, [pc, #152]	; (8004098 <HAL_DMA_IRQHandler+0x408>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d036      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a24      	ldr	r2, [pc, #144]	; (800409c <HAL_DMA_IRQHandler+0x40c>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d031      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a23      	ldr	r2, [pc, #140]	; (80040a0 <HAL_DMA_IRQHandler+0x410>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d02c      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a21      	ldr	r2, [pc, #132]	; (80040a4 <HAL_DMA_IRQHandler+0x414>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d027      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a20      	ldr	r2, [pc, #128]	; (80040a8 <HAL_DMA_IRQHandler+0x418>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d022      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a1e      	ldr	r2, [pc, #120]	; (80040ac <HAL_DMA_IRQHandler+0x41c>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d01d      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a1d      	ldr	r2, [pc, #116]	; (80040b0 <HAL_DMA_IRQHandler+0x420>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d018      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a1b      	ldr	r2, [pc, #108]	; (80040b4 <HAL_DMA_IRQHandler+0x424>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d013      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a1a      	ldr	r2, [pc, #104]	; (80040b8 <HAL_DMA_IRQHandler+0x428>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d00e      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a18      	ldr	r2, [pc, #96]	; (80040bc <HAL_DMA_IRQHandler+0x42c>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d009      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a17      	ldr	r2, [pc, #92]	; (80040c0 <HAL_DMA_IRQHandler+0x430>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d004      	beq.n	8004072 <HAL_DMA_IRQHandler+0x3e2>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a15      	ldr	r2, [pc, #84]	; (80040c4 <HAL_DMA_IRQHandler+0x434>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d12a      	bne.n	80040c8 <HAL_DMA_IRQHandler+0x438>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b00      	cmp	r3, #0
 800407e:	bf14      	ite	ne
 8004080:	2301      	movne	r3, #1
 8004082:	2300      	moveq	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	e023      	b.n	80040d0 <HAL_DMA_IRQHandler+0x440>
 8004088:	40020010 	.word	0x40020010
 800408c:	40020028 	.word	0x40020028
 8004090:	40020040 	.word	0x40020040
 8004094:	40020058 	.word	0x40020058
 8004098:	40020070 	.word	0x40020070
 800409c:	40020088 	.word	0x40020088
 80040a0:	400200a0 	.word	0x400200a0
 80040a4:	400200b8 	.word	0x400200b8
 80040a8:	40020410 	.word	0x40020410
 80040ac:	40020428 	.word	0x40020428
 80040b0:	40020440 	.word	0x40020440
 80040b4:	40020458 	.word	0x40020458
 80040b8:	40020470 	.word	0x40020470
 80040bc:	40020488 	.word	0x40020488
 80040c0:	400204a0 	.word	0x400204a0
 80040c4:	400204b8 	.word	0x400204b8
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2300      	movs	r3, #0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00d      	beq.n	80040f0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d8:	f003 031f 	and.w	r3, r3, #31
 80040dc:	2204      	movs	r2, #4
 80040de:	409a      	lsls	r2, r3
 80040e0:	6a3b      	ldr	r3, [r7, #32]
 80040e2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e8:	f043 0204 	orr.w	r2, r3, #4
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f4:	f003 031f 	and.w	r3, r3, #31
 80040f8:	2210      	movs	r2, #16
 80040fa:	409a      	lsls	r2, r3
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	4013      	ands	r3, r2
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 80a6 	beq.w	8004252 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a85      	ldr	r2, [pc, #532]	; (8004320 <HAL_DMA_IRQHandler+0x690>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d04a      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a83      	ldr	r2, [pc, #524]	; (8004324 <HAL_DMA_IRQHandler+0x694>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d045      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a82      	ldr	r2, [pc, #520]	; (8004328 <HAL_DMA_IRQHandler+0x698>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d040      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a80      	ldr	r2, [pc, #512]	; (800432c <HAL_DMA_IRQHandler+0x69c>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d03b      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a7f      	ldr	r2, [pc, #508]	; (8004330 <HAL_DMA_IRQHandler+0x6a0>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d036      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a7d      	ldr	r2, [pc, #500]	; (8004334 <HAL_DMA_IRQHandler+0x6a4>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d031      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a7c      	ldr	r2, [pc, #496]	; (8004338 <HAL_DMA_IRQHandler+0x6a8>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d02c      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a7a      	ldr	r2, [pc, #488]	; (800433c <HAL_DMA_IRQHandler+0x6ac>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d027      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a79      	ldr	r2, [pc, #484]	; (8004340 <HAL_DMA_IRQHandler+0x6b0>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d022      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a77      	ldr	r2, [pc, #476]	; (8004344 <HAL_DMA_IRQHandler+0x6b4>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d01d      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a76      	ldr	r2, [pc, #472]	; (8004348 <HAL_DMA_IRQHandler+0x6b8>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d018      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a74      	ldr	r2, [pc, #464]	; (800434c <HAL_DMA_IRQHandler+0x6bc>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d013      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a73      	ldr	r2, [pc, #460]	; (8004350 <HAL_DMA_IRQHandler+0x6c0>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d00e      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a71      	ldr	r2, [pc, #452]	; (8004354 <HAL_DMA_IRQHandler+0x6c4>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d009      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a70      	ldr	r2, [pc, #448]	; (8004358 <HAL_DMA_IRQHandler+0x6c8>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d004      	beq.n	80041a6 <HAL_DMA_IRQHandler+0x516>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a6e      	ldr	r2, [pc, #440]	; (800435c <HAL_DMA_IRQHandler+0x6cc>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d10a      	bne.n	80041bc <HAL_DMA_IRQHandler+0x52c>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0308 	and.w	r3, r3, #8
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	bf14      	ite	ne
 80041b4:	2301      	movne	r3, #1
 80041b6:	2300      	moveq	r3, #0
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	e009      	b.n	80041d0 <HAL_DMA_IRQHandler+0x540>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0304 	and.w	r3, r3, #4
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	bf14      	ite	ne
 80041ca:	2301      	movne	r3, #1
 80041cc:	2300      	moveq	r3, #0
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d03e      	beq.n	8004252 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d8:	f003 031f 	and.w	r3, r3, #31
 80041dc:	2210      	movs	r2, #16
 80041de:	409a      	lsls	r2, r3
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d018      	beq.n	8004224 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d108      	bne.n	8004212 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004204:	2b00      	cmp	r3, #0
 8004206:	d024      	beq.n	8004252 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	4798      	blx	r3
 8004210:	e01f      	b.n	8004252 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004216:	2b00      	cmp	r3, #0
 8004218:	d01b      	beq.n	8004252 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	4798      	blx	r3
 8004222:	e016      	b.n	8004252 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800422e:	2b00      	cmp	r3, #0
 8004230:	d107      	bne.n	8004242 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0208 	bic.w	r2, r2, #8
 8004240:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004256:	f003 031f 	and.w	r3, r3, #31
 800425a:	2220      	movs	r2, #32
 800425c:	409a      	lsls	r2, r3
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	4013      	ands	r3, r2
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 8110 	beq.w	8004488 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a2c      	ldr	r2, [pc, #176]	; (8004320 <HAL_DMA_IRQHandler+0x690>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d04a      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a2b      	ldr	r2, [pc, #172]	; (8004324 <HAL_DMA_IRQHandler+0x694>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d045      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a29      	ldr	r2, [pc, #164]	; (8004328 <HAL_DMA_IRQHandler+0x698>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d040      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a28      	ldr	r2, [pc, #160]	; (800432c <HAL_DMA_IRQHandler+0x69c>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d03b      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a26      	ldr	r2, [pc, #152]	; (8004330 <HAL_DMA_IRQHandler+0x6a0>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d036      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a25      	ldr	r2, [pc, #148]	; (8004334 <HAL_DMA_IRQHandler+0x6a4>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d031      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a23      	ldr	r2, [pc, #140]	; (8004338 <HAL_DMA_IRQHandler+0x6a8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d02c      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a22      	ldr	r2, [pc, #136]	; (800433c <HAL_DMA_IRQHandler+0x6ac>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d027      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a20      	ldr	r2, [pc, #128]	; (8004340 <HAL_DMA_IRQHandler+0x6b0>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d022      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a1f      	ldr	r2, [pc, #124]	; (8004344 <HAL_DMA_IRQHandler+0x6b4>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d01d      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a1d      	ldr	r2, [pc, #116]	; (8004348 <HAL_DMA_IRQHandler+0x6b8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d018      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a1c      	ldr	r2, [pc, #112]	; (800434c <HAL_DMA_IRQHandler+0x6bc>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d013      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a1a      	ldr	r2, [pc, #104]	; (8004350 <HAL_DMA_IRQHandler+0x6c0>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d00e      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a19      	ldr	r2, [pc, #100]	; (8004354 <HAL_DMA_IRQHandler+0x6c4>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d009      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a17      	ldr	r2, [pc, #92]	; (8004358 <HAL_DMA_IRQHandler+0x6c8>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d004      	beq.n	8004308 <HAL_DMA_IRQHandler+0x678>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a16      	ldr	r2, [pc, #88]	; (800435c <HAL_DMA_IRQHandler+0x6cc>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d12b      	bne.n	8004360 <HAL_DMA_IRQHandler+0x6d0>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0310 	and.w	r3, r3, #16
 8004312:	2b00      	cmp	r3, #0
 8004314:	bf14      	ite	ne
 8004316:	2301      	movne	r3, #1
 8004318:	2300      	moveq	r3, #0
 800431a:	b2db      	uxtb	r3, r3
 800431c:	e02a      	b.n	8004374 <HAL_DMA_IRQHandler+0x6e4>
 800431e:	bf00      	nop
 8004320:	40020010 	.word	0x40020010
 8004324:	40020028 	.word	0x40020028
 8004328:	40020040 	.word	0x40020040
 800432c:	40020058 	.word	0x40020058
 8004330:	40020070 	.word	0x40020070
 8004334:	40020088 	.word	0x40020088
 8004338:	400200a0 	.word	0x400200a0
 800433c:	400200b8 	.word	0x400200b8
 8004340:	40020410 	.word	0x40020410
 8004344:	40020428 	.word	0x40020428
 8004348:	40020440 	.word	0x40020440
 800434c:	40020458 	.word	0x40020458
 8004350:	40020470 	.word	0x40020470
 8004354:	40020488 	.word	0x40020488
 8004358:	400204a0 	.word	0x400204a0
 800435c:	400204b8 	.word	0x400204b8
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b00      	cmp	r3, #0
 800436c:	bf14      	ite	ne
 800436e:	2301      	movne	r3, #1
 8004370:	2300      	moveq	r3, #0
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 8087 	beq.w	8004488 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800437e:	f003 031f 	and.w	r3, r3, #31
 8004382:	2220      	movs	r2, #32
 8004384:	409a      	lsls	r2, r3
 8004386:	6a3b      	ldr	r3, [r7, #32]
 8004388:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b04      	cmp	r3, #4
 8004394:	d139      	bne.n	800440a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 0216 	bic.w	r2, r2, #22
 80043a4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	695a      	ldr	r2, [r3, #20]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043b4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d103      	bne.n	80043c6 <HAL_DMA_IRQHandler+0x736>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d007      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 0208 	bic.w	r2, r2, #8
 80043d4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043da:	f003 031f 	and.w	r3, r3, #31
 80043de:	223f      	movs	r2, #63	; 0x3f
 80043e0:	409a      	lsls	r2, r3
 80043e2:	6a3b      	ldr	r3, [r7, #32]
 80043e4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f000 834a 	beq.w	8004a94 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	4798      	blx	r3
          }
          return;
 8004408:	e344      	b.n	8004a94 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d018      	beq.n	800444a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d108      	bne.n	8004438 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442a:	2b00      	cmp	r3, #0
 800442c:	d02c      	beq.n	8004488 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	4798      	blx	r3
 8004436:	e027      	b.n	8004488 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443c:	2b00      	cmp	r3, #0
 800443e:	d023      	beq.n	8004488 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	4798      	blx	r3
 8004448:	e01e      	b.n	8004488 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10f      	bne.n	8004478 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f022 0210 	bic.w	r2, r2, #16
 8004466:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800447c:	2b00      	cmp	r3, #0
 800447e:	d003      	beq.n	8004488 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8306 	beq.w	8004a9e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	f000 8088 	beq.w	80045b0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2204      	movs	r2, #4
 80044a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a7a      	ldr	r2, [pc, #488]	; (8004698 <HAL_DMA_IRQHandler+0xa08>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d04a      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a79      	ldr	r2, [pc, #484]	; (800469c <HAL_DMA_IRQHandler+0xa0c>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d045      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a77      	ldr	r2, [pc, #476]	; (80046a0 <HAL_DMA_IRQHandler+0xa10>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d040      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a76      	ldr	r2, [pc, #472]	; (80046a4 <HAL_DMA_IRQHandler+0xa14>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d03b      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a74      	ldr	r2, [pc, #464]	; (80046a8 <HAL_DMA_IRQHandler+0xa18>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d036      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a73      	ldr	r2, [pc, #460]	; (80046ac <HAL_DMA_IRQHandler+0xa1c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d031      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a71      	ldr	r2, [pc, #452]	; (80046b0 <HAL_DMA_IRQHandler+0xa20>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d02c      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a70      	ldr	r2, [pc, #448]	; (80046b4 <HAL_DMA_IRQHandler+0xa24>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d027      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a6e      	ldr	r2, [pc, #440]	; (80046b8 <HAL_DMA_IRQHandler+0xa28>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d022      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a6d      	ldr	r2, [pc, #436]	; (80046bc <HAL_DMA_IRQHandler+0xa2c>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d01d      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a6b      	ldr	r2, [pc, #428]	; (80046c0 <HAL_DMA_IRQHandler+0xa30>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d018      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a6a      	ldr	r2, [pc, #424]	; (80046c4 <HAL_DMA_IRQHandler+0xa34>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d013      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a68      	ldr	r2, [pc, #416]	; (80046c8 <HAL_DMA_IRQHandler+0xa38>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d00e      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a67      	ldr	r2, [pc, #412]	; (80046cc <HAL_DMA_IRQHandler+0xa3c>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d009      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a65      	ldr	r2, [pc, #404]	; (80046d0 <HAL_DMA_IRQHandler+0xa40>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d004      	beq.n	8004548 <HAL_DMA_IRQHandler+0x8b8>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a64      	ldr	r2, [pc, #400]	; (80046d4 <HAL_DMA_IRQHandler+0xa44>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d108      	bne.n	800455a <HAL_DMA_IRQHandler+0x8ca>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 0201 	bic.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]
 8004558:	e007      	b.n	800456a <HAL_DMA_IRQHandler+0x8da>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 0201 	bic.w	r2, r2, #1
 8004568:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	3301      	adds	r3, #1
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004572:	429a      	cmp	r2, r3
 8004574:	d307      	bcc.n	8004586 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1f2      	bne.n	800456a <HAL_DMA_IRQHandler+0x8da>
 8004584:	e000      	b.n	8004588 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004586:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d004      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2203      	movs	r2, #3
 800459a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800459e:	e003      	b.n	80045a8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 8272 	beq.w	8004a9e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	4798      	blx	r3
 80045c2:	e26c      	b.n	8004a9e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a43      	ldr	r2, [pc, #268]	; (80046d8 <HAL_DMA_IRQHandler+0xa48>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d022      	beq.n	8004614 <HAL_DMA_IRQHandler+0x984>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a42      	ldr	r2, [pc, #264]	; (80046dc <HAL_DMA_IRQHandler+0xa4c>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d01d      	beq.n	8004614 <HAL_DMA_IRQHandler+0x984>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a40      	ldr	r2, [pc, #256]	; (80046e0 <HAL_DMA_IRQHandler+0xa50>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d018      	beq.n	8004614 <HAL_DMA_IRQHandler+0x984>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a3f      	ldr	r2, [pc, #252]	; (80046e4 <HAL_DMA_IRQHandler+0xa54>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d013      	beq.n	8004614 <HAL_DMA_IRQHandler+0x984>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a3d      	ldr	r2, [pc, #244]	; (80046e8 <HAL_DMA_IRQHandler+0xa58>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d00e      	beq.n	8004614 <HAL_DMA_IRQHandler+0x984>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a3c      	ldr	r2, [pc, #240]	; (80046ec <HAL_DMA_IRQHandler+0xa5c>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d009      	beq.n	8004614 <HAL_DMA_IRQHandler+0x984>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a3a      	ldr	r2, [pc, #232]	; (80046f0 <HAL_DMA_IRQHandler+0xa60>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d004      	beq.n	8004614 <HAL_DMA_IRQHandler+0x984>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a39      	ldr	r2, [pc, #228]	; (80046f4 <HAL_DMA_IRQHandler+0xa64>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d101      	bne.n	8004618 <HAL_DMA_IRQHandler+0x988>
 8004614:	2301      	movs	r3, #1
 8004616:	e000      	b.n	800461a <HAL_DMA_IRQHandler+0x98a>
 8004618:	2300      	movs	r3, #0
 800461a:	2b00      	cmp	r3, #0
 800461c:	f000 823f 	beq.w	8004a9e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800462c:	f003 031f 	and.w	r3, r3, #31
 8004630:	2204      	movs	r2, #4
 8004632:	409a      	lsls	r2, r3
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	4013      	ands	r3, r2
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 80cd 	beq.w	80047d8 <HAL_DMA_IRQHandler+0xb48>
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	f003 0304 	and.w	r3, r3, #4
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 80c7 	beq.w	80047d8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464e:	f003 031f 	and.w	r3, r3, #31
 8004652:	2204      	movs	r2, #4
 8004654:	409a      	lsls	r2, r3
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d049      	beq.n	80046f8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d109      	bne.n	8004682 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004672:	2b00      	cmp	r3, #0
 8004674:	f000 8210 	beq.w	8004a98 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004680:	e20a      	b.n	8004a98 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	2b00      	cmp	r3, #0
 8004688:	f000 8206 	beq.w	8004a98 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004694:	e200      	b.n	8004a98 <HAL_DMA_IRQHandler+0xe08>
 8004696:	bf00      	nop
 8004698:	40020010 	.word	0x40020010
 800469c:	40020028 	.word	0x40020028
 80046a0:	40020040 	.word	0x40020040
 80046a4:	40020058 	.word	0x40020058
 80046a8:	40020070 	.word	0x40020070
 80046ac:	40020088 	.word	0x40020088
 80046b0:	400200a0 	.word	0x400200a0
 80046b4:	400200b8 	.word	0x400200b8
 80046b8:	40020410 	.word	0x40020410
 80046bc:	40020428 	.word	0x40020428
 80046c0:	40020440 	.word	0x40020440
 80046c4:	40020458 	.word	0x40020458
 80046c8:	40020470 	.word	0x40020470
 80046cc:	40020488 	.word	0x40020488
 80046d0:	400204a0 	.word	0x400204a0
 80046d4:	400204b8 	.word	0x400204b8
 80046d8:	58025408 	.word	0x58025408
 80046dc:	5802541c 	.word	0x5802541c
 80046e0:	58025430 	.word	0x58025430
 80046e4:	58025444 	.word	0x58025444
 80046e8:	58025458 	.word	0x58025458
 80046ec:	5802546c 	.word	0x5802546c
 80046f0:	58025480 	.word	0x58025480
 80046f4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	f003 0320 	and.w	r3, r3, #32
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d160      	bne.n	80047c4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a7f      	ldr	r2, [pc, #508]	; (8004904 <HAL_DMA_IRQHandler+0xc74>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d04a      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a7d      	ldr	r2, [pc, #500]	; (8004908 <HAL_DMA_IRQHandler+0xc78>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d045      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a7c      	ldr	r2, [pc, #496]	; (800490c <HAL_DMA_IRQHandler+0xc7c>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d040      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a7a      	ldr	r2, [pc, #488]	; (8004910 <HAL_DMA_IRQHandler+0xc80>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d03b      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a79      	ldr	r2, [pc, #484]	; (8004914 <HAL_DMA_IRQHandler+0xc84>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d036      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a77      	ldr	r2, [pc, #476]	; (8004918 <HAL_DMA_IRQHandler+0xc88>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d031      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a76      	ldr	r2, [pc, #472]	; (800491c <HAL_DMA_IRQHandler+0xc8c>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d02c      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a74      	ldr	r2, [pc, #464]	; (8004920 <HAL_DMA_IRQHandler+0xc90>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d027      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a73      	ldr	r2, [pc, #460]	; (8004924 <HAL_DMA_IRQHandler+0xc94>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d022      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a71      	ldr	r2, [pc, #452]	; (8004928 <HAL_DMA_IRQHandler+0xc98>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d01d      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a70      	ldr	r2, [pc, #448]	; (800492c <HAL_DMA_IRQHandler+0xc9c>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d018      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a6e      	ldr	r2, [pc, #440]	; (8004930 <HAL_DMA_IRQHandler+0xca0>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d013      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a6d      	ldr	r2, [pc, #436]	; (8004934 <HAL_DMA_IRQHandler+0xca4>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d00e      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a6b      	ldr	r2, [pc, #428]	; (8004938 <HAL_DMA_IRQHandler+0xca8>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d009      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a6a      	ldr	r2, [pc, #424]	; (800493c <HAL_DMA_IRQHandler+0xcac>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d004      	beq.n	80047a2 <HAL_DMA_IRQHandler+0xb12>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a68      	ldr	r2, [pc, #416]	; (8004940 <HAL_DMA_IRQHandler+0xcb0>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d108      	bne.n	80047b4 <HAL_DMA_IRQHandler+0xb24>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f022 0208 	bic.w	r2, r2, #8
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	e007      	b.n	80047c4 <HAL_DMA_IRQHandler+0xb34>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 0204 	bic.w	r2, r2, #4
 80047c2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 8165 	beq.w	8004a98 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047d6:	e15f      	b.n	8004a98 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047dc:	f003 031f 	and.w	r3, r3, #31
 80047e0:	2202      	movs	r2, #2
 80047e2:	409a      	lsls	r2, r3
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	4013      	ands	r3, r2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 80c5 	beq.w	8004978 <HAL_DMA_IRQHandler+0xce8>
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 80bf 	beq.w	8004978 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047fe:	f003 031f 	and.w	r3, r3, #31
 8004802:	2202      	movs	r2, #2
 8004804:	409a      	lsls	r2, r3
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d018      	beq.n	8004846 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d109      	bne.n	8004832 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 813a 	beq.w	8004a9c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004830:	e134      	b.n	8004a9c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 8130 	beq.w	8004a9c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004844:	e12a      	b.n	8004a9c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	2b00      	cmp	r3, #0
 800484e:	f040 8089 	bne.w	8004964 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a2b      	ldr	r2, [pc, #172]	; (8004904 <HAL_DMA_IRQHandler+0xc74>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d04a      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a29      	ldr	r2, [pc, #164]	; (8004908 <HAL_DMA_IRQHandler+0xc78>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d045      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a28      	ldr	r2, [pc, #160]	; (800490c <HAL_DMA_IRQHandler+0xc7c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d040      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a26      	ldr	r2, [pc, #152]	; (8004910 <HAL_DMA_IRQHandler+0xc80>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d03b      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a25      	ldr	r2, [pc, #148]	; (8004914 <HAL_DMA_IRQHandler+0xc84>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d036      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a23      	ldr	r2, [pc, #140]	; (8004918 <HAL_DMA_IRQHandler+0xc88>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d031      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a22      	ldr	r2, [pc, #136]	; (800491c <HAL_DMA_IRQHandler+0xc8c>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d02c      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a20      	ldr	r2, [pc, #128]	; (8004920 <HAL_DMA_IRQHandler+0xc90>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d027      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a1f      	ldr	r2, [pc, #124]	; (8004924 <HAL_DMA_IRQHandler+0xc94>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d022      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a1d      	ldr	r2, [pc, #116]	; (8004928 <HAL_DMA_IRQHandler+0xc98>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d01d      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a1c      	ldr	r2, [pc, #112]	; (800492c <HAL_DMA_IRQHandler+0xc9c>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d018      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a1a      	ldr	r2, [pc, #104]	; (8004930 <HAL_DMA_IRQHandler+0xca0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d013      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a19      	ldr	r2, [pc, #100]	; (8004934 <HAL_DMA_IRQHandler+0xca4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d00e      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a17      	ldr	r2, [pc, #92]	; (8004938 <HAL_DMA_IRQHandler+0xca8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d009      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a16      	ldr	r2, [pc, #88]	; (800493c <HAL_DMA_IRQHandler+0xcac>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d004      	beq.n	80048f2 <HAL_DMA_IRQHandler+0xc62>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a14      	ldr	r2, [pc, #80]	; (8004940 <HAL_DMA_IRQHandler+0xcb0>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d128      	bne.n	8004944 <HAL_DMA_IRQHandler+0xcb4>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f022 0214 	bic.w	r2, r2, #20
 8004900:	601a      	str	r2, [r3, #0]
 8004902:	e027      	b.n	8004954 <HAL_DMA_IRQHandler+0xcc4>
 8004904:	40020010 	.word	0x40020010
 8004908:	40020028 	.word	0x40020028
 800490c:	40020040 	.word	0x40020040
 8004910:	40020058 	.word	0x40020058
 8004914:	40020070 	.word	0x40020070
 8004918:	40020088 	.word	0x40020088
 800491c:	400200a0 	.word	0x400200a0
 8004920:	400200b8 	.word	0x400200b8
 8004924:	40020410 	.word	0x40020410
 8004928:	40020428 	.word	0x40020428
 800492c:	40020440 	.word	0x40020440
 8004930:	40020458 	.word	0x40020458
 8004934:	40020470 	.word	0x40020470
 8004938:	40020488 	.word	0x40020488
 800493c:	400204a0 	.word	0x400204a0
 8004940:	400204b8 	.word	0x400204b8
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 020a 	bic.w	r2, r2, #10
 8004952:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 8097 	beq.w	8004a9c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004976:	e091      	b.n	8004a9c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800497c:	f003 031f 	and.w	r3, r3, #31
 8004980:	2208      	movs	r2, #8
 8004982:	409a      	lsls	r2, r3
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	4013      	ands	r3, r2
 8004988:	2b00      	cmp	r3, #0
 800498a:	f000 8088 	beq.w	8004a9e <HAL_DMA_IRQHandler+0xe0e>
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 8082 	beq.w	8004a9e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a41      	ldr	r2, [pc, #260]	; (8004aa4 <HAL_DMA_IRQHandler+0xe14>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d04a      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a3f      	ldr	r2, [pc, #252]	; (8004aa8 <HAL_DMA_IRQHandler+0xe18>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d045      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a3e      	ldr	r2, [pc, #248]	; (8004aac <HAL_DMA_IRQHandler+0xe1c>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d040      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a3c      	ldr	r2, [pc, #240]	; (8004ab0 <HAL_DMA_IRQHandler+0xe20>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d03b      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a3b      	ldr	r2, [pc, #236]	; (8004ab4 <HAL_DMA_IRQHandler+0xe24>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d036      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a39      	ldr	r2, [pc, #228]	; (8004ab8 <HAL_DMA_IRQHandler+0xe28>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d031      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a38      	ldr	r2, [pc, #224]	; (8004abc <HAL_DMA_IRQHandler+0xe2c>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d02c      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a36      	ldr	r2, [pc, #216]	; (8004ac0 <HAL_DMA_IRQHandler+0xe30>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d027      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a35      	ldr	r2, [pc, #212]	; (8004ac4 <HAL_DMA_IRQHandler+0xe34>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d022      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a33      	ldr	r2, [pc, #204]	; (8004ac8 <HAL_DMA_IRQHandler+0xe38>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d01d      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a32      	ldr	r2, [pc, #200]	; (8004acc <HAL_DMA_IRQHandler+0xe3c>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d018      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a30      	ldr	r2, [pc, #192]	; (8004ad0 <HAL_DMA_IRQHandler+0xe40>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d013      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a2f      	ldr	r2, [pc, #188]	; (8004ad4 <HAL_DMA_IRQHandler+0xe44>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d00e      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a2d      	ldr	r2, [pc, #180]	; (8004ad8 <HAL_DMA_IRQHandler+0xe48>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d009      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a2c      	ldr	r2, [pc, #176]	; (8004adc <HAL_DMA_IRQHandler+0xe4c>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d004      	beq.n	8004a3a <HAL_DMA_IRQHandler+0xdaa>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a2a      	ldr	r2, [pc, #168]	; (8004ae0 <HAL_DMA_IRQHandler+0xe50>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d108      	bne.n	8004a4c <HAL_DMA_IRQHandler+0xdbc>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f022 021c 	bic.w	r2, r2, #28
 8004a48:	601a      	str	r2, [r3, #0]
 8004a4a:	e007      	b.n	8004a5c <HAL_DMA_IRQHandler+0xdcc>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f022 020e 	bic.w	r2, r2, #14
 8004a5a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a60:	f003 031f 	and.w	r3, r3, #31
 8004a64:	2201      	movs	r2, #1
 8004a66:	409a      	lsls	r2, r3
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d009      	beq.n	8004a9e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	4798      	blx	r3
 8004a92:	e004      	b.n	8004a9e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004a94:	bf00      	nop
 8004a96:	e002      	b.n	8004a9e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a98:	bf00      	nop
 8004a9a:	e000      	b.n	8004a9e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a9c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004a9e:	3728      	adds	r7, #40	; 0x28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	40020010 	.word	0x40020010
 8004aa8:	40020028 	.word	0x40020028
 8004aac:	40020040 	.word	0x40020040
 8004ab0:	40020058 	.word	0x40020058
 8004ab4:	40020070 	.word	0x40020070
 8004ab8:	40020088 	.word	0x40020088
 8004abc:	400200a0 	.word	0x400200a0
 8004ac0:	400200b8 	.word	0x400200b8
 8004ac4:	40020410 	.word	0x40020410
 8004ac8:	40020428 	.word	0x40020428
 8004acc:	40020440 	.word	0x40020440
 8004ad0:	40020458 	.word	0x40020458
 8004ad4:	40020470 	.word	0x40020470
 8004ad8:	40020488 	.word	0x40020488
 8004adc:	400204a0 	.word	0x400204a0
 8004ae0:	400204b8 	.word	0x400204b8

08004ae4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b087      	sub	sp, #28
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
 8004af0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004afc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a7f      	ldr	r2, [pc, #508]	; (8004d00 <DMA_SetConfig+0x21c>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d072      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a7d      	ldr	r2, [pc, #500]	; (8004d04 <DMA_SetConfig+0x220>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d06d      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a7c      	ldr	r2, [pc, #496]	; (8004d08 <DMA_SetConfig+0x224>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d068      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a7a      	ldr	r2, [pc, #488]	; (8004d0c <DMA_SetConfig+0x228>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d063      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a79      	ldr	r2, [pc, #484]	; (8004d10 <DMA_SetConfig+0x22c>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d05e      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a77      	ldr	r2, [pc, #476]	; (8004d14 <DMA_SetConfig+0x230>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d059      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a76      	ldr	r2, [pc, #472]	; (8004d18 <DMA_SetConfig+0x234>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d054      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a74      	ldr	r2, [pc, #464]	; (8004d1c <DMA_SetConfig+0x238>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d04f      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a73      	ldr	r2, [pc, #460]	; (8004d20 <DMA_SetConfig+0x23c>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d04a      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a71      	ldr	r2, [pc, #452]	; (8004d24 <DMA_SetConfig+0x240>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d045      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a70      	ldr	r2, [pc, #448]	; (8004d28 <DMA_SetConfig+0x244>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d040      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a6e      	ldr	r2, [pc, #440]	; (8004d2c <DMA_SetConfig+0x248>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d03b      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6d      	ldr	r2, [pc, #436]	; (8004d30 <DMA_SetConfig+0x24c>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d036      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a6b      	ldr	r2, [pc, #428]	; (8004d34 <DMA_SetConfig+0x250>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d031      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a6a      	ldr	r2, [pc, #424]	; (8004d38 <DMA_SetConfig+0x254>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d02c      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a68      	ldr	r2, [pc, #416]	; (8004d3c <DMA_SetConfig+0x258>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d027      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a67      	ldr	r2, [pc, #412]	; (8004d40 <DMA_SetConfig+0x25c>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d022      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a65      	ldr	r2, [pc, #404]	; (8004d44 <DMA_SetConfig+0x260>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d01d      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a64      	ldr	r2, [pc, #400]	; (8004d48 <DMA_SetConfig+0x264>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d018      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a62      	ldr	r2, [pc, #392]	; (8004d4c <DMA_SetConfig+0x268>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d013      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a61      	ldr	r2, [pc, #388]	; (8004d50 <DMA_SetConfig+0x26c>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d00e      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a5f      	ldr	r2, [pc, #380]	; (8004d54 <DMA_SetConfig+0x270>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d009      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a5e      	ldr	r2, [pc, #376]	; (8004d58 <DMA_SetConfig+0x274>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d004      	beq.n	8004bee <DMA_SetConfig+0x10a>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a5c      	ldr	r2, [pc, #368]	; (8004d5c <DMA_SetConfig+0x278>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d101      	bne.n	8004bf2 <DMA_SetConfig+0x10e>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e000      	b.n	8004bf4 <DMA_SetConfig+0x110>
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00d      	beq.n	8004c14 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004c00:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d004      	beq.n	8004c14 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004c12:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a39      	ldr	r2, [pc, #228]	; (8004d00 <DMA_SetConfig+0x21c>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d04a      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a38      	ldr	r2, [pc, #224]	; (8004d04 <DMA_SetConfig+0x220>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d045      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a36      	ldr	r2, [pc, #216]	; (8004d08 <DMA_SetConfig+0x224>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d040      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a35      	ldr	r2, [pc, #212]	; (8004d0c <DMA_SetConfig+0x228>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d03b      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a33      	ldr	r2, [pc, #204]	; (8004d10 <DMA_SetConfig+0x22c>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d036      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a32      	ldr	r2, [pc, #200]	; (8004d14 <DMA_SetConfig+0x230>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d031      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a30      	ldr	r2, [pc, #192]	; (8004d18 <DMA_SetConfig+0x234>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d02c      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a2f      	ldr	r2, [pc, #188]	; (8004d1c <DMA_SetConfig+0x238>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d027      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a2d      	ldr	r2, [pc, #180]	; (8004d20 <DMA_SetConfig+0x23c>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d022      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a2c      	ldr	r2, [pc, #176]	; (8004d24 <DMA_SetConfig+0x240>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d01d      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a2a      	ldr	r2, [pc, #168]	; (8004d28 <DMA_SetConfig+0x244>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d018      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a29      	ldr	r2, [pc, #164]	; (8004d2c <DMA_SetConfig+0x248>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d013      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a27      	ldr	r2, [pc, #156]	; (8004d30 <DMA_SetConfig+0x24c>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d00e      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a26      	ldr	r2, [pc, #152]	; (8004d34 <DMA_SetConfig+0x250>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d009      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a24      	ldr	r2, [pc, #144]	; (8004d38 <DMA_SetConfig+0x254>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d004      	beq.n	8004cb4 <DMA_SetConfig+0x1d0>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a23      	ldr	r2, [pc, #140]	; (8004d3c <DMA_SetConfig+0x258>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d101      	bne.n	8004cb8 <DMA_SetConfig+0x1d4>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e000      	b.n	8004cba <DMA_SetConfig+0x1d6>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d059      	beq.n	8004d72 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cc2:	f003 031f 	and.w	r3, r3, #31
 8004cc6:	223f      	movs	r2, #63	; 0x3f
 8004cc8:	409a      	lsls	r2, r3
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004cdc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	683a      	ldr	r2, [r7, #0]
 8004ce4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	2b40      	cmp	r3, #64	; 0x40
 8004cec:	d138      	bne.n	8004d60 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004cfe:	e086      	b.n	8004e0e <DMA_SetConfig+0x32a>
 8004d00:	40020010 	.word	0x40020010
 8004d04:	40020028 	.word	0x40020028
 8004d08:	40020040 	.word	0x40020040
 8004d0c:	40020058 	.word	0x40020058
 8004d10:	40020070 	.word	0x40020070
 8004d14:	40020088 	.word	0x40020088
 8004d18:	400200a0 	.word	0x400200a0
 8004d1c:	400200b8 	.word	0x400200b8
 8004d20:	40020410 	.word	0x40020410
 8004d24:	40020428 	.word	0x40020428
 8004d28:	40020440 	.word	0x40020440
 8004d2c:	40020458 	.word	0x40020458
 8004d30:	40020470 	.word	0x40020470
 8004d34:	40020488 	.word	0x40020488
 8004d38:	400204a0 	.word	0x400204a0
 8004d3c:	400204b8 	.word	0x400204b8
 8004d40:	58025408 	.word	0x58025408
 8004d44:	5802541c 	.word	0x5802541c
 8004d48:	58025430 	.word	0x58025430
 8004d4c:	58025444 	.word	0x58025444
 8004d50:	58025458 	.word	0x58025458
 8004d54:	5802546c 	.word	0x5802546c
 8004d58:	58025480 	.word	0x58025480
 8004d5c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68ba      	ldr	r2, [r7, #8]
 8004d66:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	60da      	str	r2, [r3, #12]
}
 8004d70:	e04d      	b.n	8004e0e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a29      	ldr	r2, [pc, #164]	; (8004e1c <DMA_SetConfig+0x338>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d022      	beq.n	8004dc2 <DMA_SetConfig+0x2de>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a27      	ldr	r2, [pc, #156]	; (8004e20 <DMA_SetConfig+0x33c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d01d      	beq.n	8004dc2 <DMA_SetConfig+0x2de>
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a26      	ldr	r2, [pc, #152]	; (8004e24 <DMA_SetConfig+0x340>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d018      	beq.n	8004dc2 <DMA_SetConfig+0x2de>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a24      	ldr	r2, [pc, #144]	; (8004e28 <DMA_SetConfig+0x344>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d013      	beq.n	8004dc2 <DMA_SetConfig+0x2de>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a23      	ldr	r2, [pc, #140]	; (8004e2c <DMA_SetConfig+0x348>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d00e      	beq.n	8004dc2 <DMA_SetConfig+0x2de>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a21      	ldr	r2, [pc, #132]	; (8004e30 <DMA_SetConfig+0x34c>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d009      	beq.n	8004dc2 <DMA_SetConfig+0x2de>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a20      	ldr	r2, [pc, #128]	; (8004e34 <DMA_SetConfig+0x350>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d004      	beq.n	8004dc2 <DMA_SetConfig+0x2de>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a1e      	ldr	r2, [pc, #120]	; (8004e38 <DMA_SetConfig+0x354>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d101      	bne.n	8004dc6 <DMA_SetConfig+0x2e2>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e000      	b.n	8004dc8 <DMA_SetConfig+0x2e4>
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d020      	beq.n	8004e0e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd0:	f003 031f 	and.w	r3, r3, #31
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	409a      	lsls	r2, r3
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	2b40      	cmp	r3, #64	; 0x40
 8004dea:	d108      	bne.n	8004dfe <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	60da      	str	r2, [r3, #12]
}
 8004dfc:	e007      	b.n	8004e0e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	60da      	str	r2, [r3, #12]
}
 8004e0e:	bf00      	nop
 8004e10:	371c      	adds	r7, #28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	58025408 	.word	0x58025408
 8004e20:	5802541c 	.word	0x5802541c
 8004e24:	58025430 	.word	0x58025430
 8004e28:	58025444 	.word	0x58025444
 8004e2c:	58025458 	.word	0x58025458
 8004e30:	5802546c 	.word	0x5802546c
 8004e34:	58025480 	.word	0x58025480
 8004e38:	58025494 	.word	0x58025494

08004e3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a42      	ldr	r2, [pc, #264]	; (8004f54 <DMA_CalcBaseAndBitshift+0x118>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d04a      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a41      	ldr	r2, [pc, #260]	; (8004f58 <DMA_CalcBaseAndBitshift+0x11c>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d045      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a3f      	ldr	r2, [pc, #252]	; (8004f5c <DMA_CalcBaseAndBitshift+0x120>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d040      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a3e      	ldr	r2, [pc, #248]	; (8004f60 <DMA_CalcBaseAndBitshift+0x124>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d03b      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a3c      	ldr	r2, [pc, #240]	; (8004f64 <DMA_CalcBaseAndBitshift+0x128>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d036      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a3b      	ldr	r2, [pc, #236]	; (8004f68 <DMA_CalcBaseAndBitshift+0x12c>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d031      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a39      	ldr	r2, [pc, #228]	; (8004f6c <DMA_CalcBaseAndBitshift+0x130>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d02c      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a38      	ldr	r2, [pc, #224]	; (8004f70 <DMA_CalcBaseAndBitshift+0x134>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d027      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a36      	ldr	r2, [pc, #216]	; (8004f74 <DMA_CalcBaseAndBitshift+0x138>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d022      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a35      	ldr	r2, [pc, #212]	; (8004f78 <DMA_CalcBaseAndBitshift+0x13c>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d01d      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a33      	ldr	r2, [pc, #204]	; (8004f7c <DMA_CalcBaseAndBitshift+0x140>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d018      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a32      	ldr	r2, [pc, #200]	; (8004f80 <DMA_CalcBaseAndBitshift+0x144>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d013      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a30      	ldr	r2, [pc, #192]	; (8004f84 <DMA_CalcBaseAndBitshift+0x148>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d00e      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a2f      	ldr	r2, [pc, #188]	; (8004f88 <DMA_CalcBaseAndBitshift+0x14c>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d009      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a2d      	ldr	r2, [pc, #180]	; (8004f8c <DMA_CalcBaseAndBitshift+0x150>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d004      	beq.n	8004ee4 <DMA_CalcBaseAndBitshift+0xa8>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a2c      	ldr	r2, [pc, #176]	; (8004f90 <DMA_CalcBaseAndBitshift+0x154>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d101      	bne.n	8004ee8 <DMA_CalcBaseAndBitshift+0xac>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e000      	b.n	8004eea <DMA_CalcBaseAndBitshift+0xae>
 8004ee8:	2300      	movs	r3, #0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d024      	beq.n	8004f38 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	3b10      	subs	r3, #16
 8004ef6:	4a27      	ldr	r2, [pc, #156]	; (8004f94 <DMA_CalcBaseAndBitshift+0x158>)
 8004ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8004efc:	091b      	lsrs	r3, r3, #4
 8004efe:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f003 0307 	and.w	r3, r3, #7
 8004f06:	4a24      	ldr	r2, [pc, #144]	; (8004f98 <DMA_CalcBaseAndBitshift+0x15c>)
 8004f08:	5cd3      	ldrb	r3, [r2, r3]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	d908      	bls.n	8004f28 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	4b1f      	ldr	r3, [pc, #124]	; (8004f9c <DMA_CalcBaseAndBitshift+0x160>)
 8004f1e:	4013      	ands	r3, r2
 8004f20:	1d1a      	adds	r2, r3, #4
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	659a      	str	r2, [r3, #88]	; 0x58
 8004f26:	e00d      	b.n	8004f44 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	4b1b      	ldr	r3, [pc, #108]	; (8004f9c <DMA_CalcBaseAndBitshift+0x160>)
 8004f30:	4013      	ands	r3, r2
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	6593      	str	r3, [r2, #88]	; 0x58
 8004f36:	e005      	b.n	8004f44 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3714      	adds	r7, #20
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	40020010 	.word	0x40020010
 8004f58:	40020028 	.word	0x40020028
 8004f5c:	40020040 	.word	0x40020040
 8004f60:	40020058 	.word	0x40020058
 8004f64:	40020070 	.word	0x40020070
 8004f68:	40020088 	.word	0x40020088
 8004f6c:	400200a0 	.word	0x400200a0
 8004f70:	400200b8 	.word	0x400200b8
 8004f74:	40020410 	.word	0x40020410
 8004f78:	40020428 	.word	0x40020428
 8004f7c:	40020440 	.word	0x40020440
 8004f80:	40020458 	.word	0x40020458
 8004f84:	40020470 	.word	0x40020470
 8004f88:	40020488 	.word	0x40020488
 8004f8c:	400204a0 	.word	0x400204a0
 8004f90:	400204b8 	.word	0x400204b8
 8004f94:	aaaaaaab 	.word	0xaaaaaaab
 8004f98:	0800b488 	.word	0x0800b488
 8004f9c:	fffffc00 	.word	0xfffffc00

08004fa0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d120      	bne.n	8004ff6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb8:	2b03      	cmp	r3, #3
 8004fba:	d858      	bhi.n	800506e <DMA_CheckFifoParam+0xce>
 8004fbc:	a201      	add	r2, pc, #4	; (adr r2, 8004fc4 <DMA_CheckFifoParam+0x24>)
 8004fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc2:	bf00      	nop
 8004fc4:	08004fd5 	.word	0x08004fd5
 8004fc8:	08004fe7 	.word	0x08004fe7
 8004fcc:	08004fd5 	.word	0x08004fd5
 8004fd0:	0800506f 	.word	0x0800506f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d048      	beq.n	8005072 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004fe4:	e045      	b.n	8005072 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fee:	d142      	bne.n	8005076 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ff4:	e03f      	b.n	8005076 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ffe:	d123      	bne.n	8005048 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005004:	2b03      	cmp	r3, #3
 8005006:	d838      	bhi.n	800507a <DMA_CheckFifoParam+0xda>
 8005008:	a201      	add	r2, pc, #4	; (adr r2, 8005010 <DMA_CheckFifoParam+0x70>)
 800500a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500e:	bf00      	nop
 8005010:	08005021 	.word	0x08005021
 8005014:	08005027 	.word	0x08005027
 8005018:	08005021 	.word	0x08005021
 800501c:	08005039 	.word	0x08005039
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	73fb      	strb	r3, [r7, #15]
        break;
 8005024:	e030      	b.n	8005088 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d025      	beq.n	800507e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005036:	e022      	b.n	800507e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005040:	d11f      	bne.n	8005082 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005046:	e01c      	b.n	8005082 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504c:	2b02      	cmp	r3, #2
 800504e:	d902      	bls.n	8005056 <DMA_CheckFifoParam+0xb6>
 8005050:	2b03      	cmp	r3, #3
 8005052:	d003      	beq.n	800505c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005054:	e018      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	73fb      	strb	r3, [r7, #15]
        break;
 800505a:	e015      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005060:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00e      	beq.n	8005086 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	73fb      	strb	r3, [r7, #15]
    break;
 800506c:	e00b      	b.n	8005086 <DMA_CheckFifoParam+0xe6>
        break;
 800506e:	bf00      	nop
 8005070:	e00a      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
        break;
 8005072:	bf00      	nop
 8005074:	e008      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
        break;
 8005076:	bf00      	nop
 8005078:	e006      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
        break;
 800507a:	bf00      	nop
 800507c:	e004      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
        break;
 800507e:	bf00      	nop
 8005080:	e002      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
        break;
 8005082:	bf00      	nop
 8005084:	e000      	b.n	8005088 <DMA_CheckFifoParam+0xe8>
    break;
 8005086:	bf00      	nop
    }
  }

  return status;
 8005088:	7bfb      	ldrb	r3, [r7, #15]
}
 800508a:	4618      	mov	r0, r3
 800508c:	3714      	adds	r7, #20
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop

08005098 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a38      	ldr	r2, [pc, #224]	; (800518c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d022      	beq.n	80050f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a36      	ldr	r2, [pc, #216]	; (8005190 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d01d      	beq.n	80050f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a35      	ldr	r2, [pc, #212]	; (8005194 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d018      	beq.n	80050f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a33      	ldr	r2, [pc, #204]	; (8005198 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d013      	beq.n	80050f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a32      	ldr	r2, [pc, #200]	; (800519c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d00e      	beq.n	80050f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a30      	ldr	r2, [pc, #192]	; (80051a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d009      	beq.n	80050f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a2f      	ldr	r2, [pc, #188]	; (80051a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d004      	beq.n	80050f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a2d      	ldr	r2, [pc, #180]	; (80051a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d101      	bne.n	80050fa <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80050f6:	2301      	movs	r3, #1
 80050f8:	e000      	b.n	80050fc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80050fa:	2300      	movs	r3, #0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01a      	beq.n	8005136 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	b2db      	uxtb	r3, r3
 8005106:	3b08      	subs	r3, #8
 8005108:	4a28      	ldr	r2, [pc, #160]	; (80051ac <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800510a:	fba2 2303 	umull	r2, r3, r2, r3
 800510e:	091b      	lsrs	r3, r3, #4
 8005110:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	4b26      	ldr	r3, [pc, #152]	; (80051b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005116:	4413      	add	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	461a      	mov	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a24      	ldr	r2, [pc, #144]	; (80051b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005124:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f003 031f 	and.w	r3, r3, #31
 800512c:	2201      	movs	r2, #1
 800512e:	409a      	lsls	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005134:	e024      	b.n	8005180 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	b2db      	uxtb	r3, r3
 800513c:	3b10      	subs	r3, #16
 800513e:	4a1e      	ldr	r2, [pc, #120]	; (80051b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005140:	fba2 2303 	umull	r2, r3, r2, r3
 8005144:	091b      	lsrs	r3, r3, #4
 8005146:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	4a1c      	ldr	r2, [pc, #112]	; (80051bc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d806      	bhi.n	800515e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	4a1b      	ldr	r2, [pc, #108]	; (80051c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d902      	bls.n	800515e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	3308      	adds	r3, #8
 800515c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	4b18      	ldr	r3, [pc, #96]	; (80051c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005162:	4413      	add	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	461a      	mov	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a16      	ldr	r2, [pc, #88]	; (80051c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005170:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f003 031f 	and.w	r3, r3, #31
 8005178:	2201      	movs	r2, #1
 800517a:	409a      	lsls	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005180:	bf00      	nop
 8005182:	3714      	adds	r7, #20
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr
 800518c:	58025408 	.word	0x58025408
 8005190:	5802541c 	.word	0x5802541c
 8005194:	58025430 	.word	0x58025430
 8005198:	58025444 	.word	0x58025444
 800519c:	58025458 	.word	0x58025458
 80051a0:	5802546c 	.word	0x5802546c
 80051a4:	58025480 	.word	0x58025480
 80051a8:	58025494 	.word	0x58025494
 80051ac:	cccccccd 	.word	0xcccccccd
 80051b0:	16009600 	.word	0x16009600
 80051b4:	58025880 	.word	0x58025880
 80051b8:	aaaaaaab 	.word	0xaaaaaaab
 80051bc:	400204b8 	.word	0x400204b8
 80051c0:	4002040f 	.word	0x4002040f
 80051c4:	10008200 	.word	0x10008200
 80051c8:	40020880 	.word	0x40020880

080051cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d04a      	beq.n	8005278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d847      	bhi.n	8005278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a25      	ldr	r2, [pc, #148]	; (8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d022      	beq.n	8005238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a24      	ldr	r2, [pc, #144]	; (8005288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d01d      	beq.n	8005238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a22      	ldr	r2, [pc, #136]	; (800528c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d018      	beq.n	8005238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a21      	ldr	r2, [pc, #132]	; (8005290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d013      	beq.n	8005238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a1f      	ldr	r2, [pc, #124]	; (8005294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00e      	beq.n	8005238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a1e      	ldr	r2, [pc, #120]	; (8005298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d009      	beq.n	8005238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a1c      	ldr	r2, [pc, #112]	; (800529c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d004      	beq.n	8005238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a1b      	ldr	r2, [pc, #108]	; (80052a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d101      	bne.n	800523c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005238:	2301      	movs	r3, #1
 800523a:	e000      	b.n	800523e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800523c:	2300      	movs	r3, #0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00a      	beq.n	8005258 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4b17      	ldr	r3, [pc, #92]	; (80052a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005246:	4413      	add	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	461a      	mov	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a15      	ldr	r2, [pc, #84]	; (80052a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005254:	671a      	str	r2, [r3, #112]	; 0x70
 8005256:	e009      	b.n	800526c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4b14      	ldr	r3, [pc, #80]	; (80052ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800525c:	4413      	add	r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	461a      	mov	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a11      	ldr	r2, [pc, #68]	; (80052b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800526a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	3b01      	subs	r3, #1
 8005270:	2201      	movs	r2, #1
 8005272:	409a      	lsls	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8005278:	bf00      	nop
 800527a:	3714      	adds	r7, #20
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	58025408 	.word	0x58025408
 8005288:	5802541c 	.word	0x5802541c
 800528c:	58025430 	.word	0x58025430
 8005290:	58025444 	.word	0x58025444
 8005294:	58025458 	.word	0x58025458
 8005298:	5802546c 	.word	0x5802546c
 800529c:	58025480 	.word	0x58025480
 80052a0:	58025494 	.word	0x58025494
 80052a4:	1600963f 	.word	0x1600963f
 80052a8:	58025940 	.word	0x58025940
 80052ac:	1000823f 	.word	0x1000823f
 80052b0:	40020940 	.word	0x40020940

080052b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b089      	sub	sp, #36	; 0x24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80052be:	2300      	movs	r3, #0
 80052c0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80052c2:	4b89      	ldr	r3, [pc, #548]	; (80054e8 <HAL_GPIO_Init+0x234>)
 80052c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80052c6:	e194      	b.n	80055f2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	2101      	movs	r1, #1
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	fa01 f303 	lsl.w	r3, r1, r3
 80052d4:	4013      	ands	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 8186 	beq.w	80055ec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f003 0303 	and.w	r3, r3, #3
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d005      	beq.n	80052f8 <HAL_GPIO_Init+0x44>
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f003 0303 	and.w	r3, r3, #3
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d130      	bne.n	800535a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	005b      	lsls	r3, r3, #1
 8005302:	2203      	movs	r2, #3
 8005304:	fa02 f303 	lsl.w	r3, r2, r3
 8005308:	43db      	mvns	r3, r3
 800530a:	69ba      	ldr	r2, [r7, #24]
 800530c:	4013      	ands	r3, r2
 800530e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	68da      	ldr	r2, [r3, #12]
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	005b      	lsls	r3, r3, #1
 8005318:	fa02 f303 	lsl.w	r3, r2, r3
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	4313      	orrs	r3, r2
 8005320:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69ba      	ldr	r2, [r7, #24]
 8005326:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800532e:	2201      	movs	r2, #1
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	fa02 f303 	lsl.w	r3, r2, r3
 8005336:	43db      	mvns	r3, r3
 8005338:	69ba      	ldr	r2, [r7, #24]
 800533a:	4013      	ands	r3, r2
 800533c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	091b      	lsrs	r3, r3, #4
 8005344:	f003 0201 	and.w	r2, r3, #1
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	fa02 f303 	lsl.w	r3, r2, r3
 800534e:	69ba      	ldr	r2, [r7, #24]
 8005350:	4313      	orrs	r3, r2
 8005352:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f003 0303 	and.w	r3, r3, #3
 8005362:	2b03      	cmp	r3, #3
 8005364:	d017      	beq.n	8005396 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	005b      	lsls	r3, r3, #1
 8005370:	2203      	movs	r2, #3
 8005372:	fa02 f303 	lsl.w	r3, r2, r3
 8005376:	43db      	mvns	r3, r3
 8005378:	69ba      	ldr	r2, [r7, #24]
 800537a:	4013      	ands	r3, r2
 800537c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	689a      	ldr	r2, [r3, #8]
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	005b      	lsls	r3, r3, #1
 8005386:	fa02 f303 	lsl.w	r3, r2, r3
 800538a:	69ba      	ldr	r2, [r7, #24]
 800538c:	4313      	orrs	r3, r2
 800538e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	69ba      	ldr	r2, [r7, #24]
 8005394:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f003 0303 	and.w	r3, r3, #3
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d123      	bne.n	80053ea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	08da      	lsrs	r2, r3, #3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	3208      	adds	r2, #8
 80053aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	f003 0307 	and.w	r3, r3, #7
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	220f      	movs	r2, #15
 80053ba:	fa02 f303 	lsl.w	r3, r2, r3
 80053be:	43db      	mvns	r3, r3
 80053c0:	69ba      	ldr	r2, [r7, #24]
 80053c2:	4013      	ands	r3, r2
 80053c4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	691a      	ldr	r2, [r3, #16]
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	f003 0307 	and.w	r3, r3, #7
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	fa02 f303 	lsl.w	r3, r2, r3
 80053d6:	69ba      	ldr	r2, [r7, #24]
 80053d8:	4313      	orrs	r3, r2
 80053da:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	08da      	lsrs	r2, r3, #3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	3208      	adds	r2, #8
 80053e4:	69b9      	ldr	r1, [r7, #24]
 80053e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	005b      	lsls	r3, r3, #1
 80053f4:	2203      	movs	r2, #3
 80053f6:	fa02 f303 	lsl.w	r3, r2, r3
 80053fa:	43db      	mvns	r3, r3
 80053fc:	69ba      	ldr	r2, [r7, #24]
 80053fe:	4013      	ands	r3, r2
 8005400:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f003 0203 	and.w	r2, r3, #3
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	005b      	lsls	r3, r3, #1
 800540e:	fa02 f303 	lsl.w	r3, r2, r3
 8005412:	69ba      	ldr	r2, [r7, #24]
 8005414:	4313      	orrs	r3, r2
 8005416:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	69ba      	ldr	r2, [r7, #24]
 800541c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 80e0 	beq.w	80055ec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800542c:	4b2f      	ldr	r3, [pc, #188]	; (80054ec <HAL_GPIO_Init+0x238>)
 800542e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005432:	4a2e      	ldr	r2, [pc, #184]	; (80054ec <HAL_GPIO_Init+0x238>)
 8005434:	f043 0302 	orr.w	r3, r3, #2
 8005438:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800543c:	4b2b      	ldr	r3, [pc, #172]	; (80054ec <HAL_GPIO_Init+0x238>)
 800543e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	60fb      	str	r3, [r7, #12]
 8005448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800544a:	4a29      	ldr	r2, [pc, #164]	; (80054f0 <HAL_GPIO_Init+0x23c>)
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	089b      	lsrs	r3, r3, #2
 8005450:	3302      	adds	r3, #2
 8005452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	f003 0303 	and.w	r3, r3, #3
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	220f      	movs	r2, #15
 8005462:	fa02 f303 	lsl.w	r3, r2, r3
 8005466:	43db      	mvns	r3, r3
 8005468:	69ba      	ldr	r2, [r7, #24]
 800546a:	4013      	ands	r3, r2
 800546c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a20      	ldr	r2, [pc, #128]	; (80054f4 <HAL_GPIO_Init+0x240>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d052      	beq.n	800551c <HAL_GPIO_Init+0x268>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a1f      	ldr	r2, [pc, #124]	; (80054f8 <HAL_GPIO_Init+0x244>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d031      	beq.n	80054e2 <HAL_GPIO_Init+0x22e>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a1e      	ldr	r2, [pc, #120]	; (80054fc <HAL_GPIO_Init+0x248>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d02b      	beq.n	80054de <HAL_GPIO_Init+0x22a>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a1d      	ldr	r2, [pc, #116]	; (8005500 <HAL_GPIO_Init+0x24c>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d025      	beq.n	80054da <HAL_GPIO_Init+0x226>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a1c      	ldr	r2, [pc, #112]	; (8005504 <HAL_GPIO_Init+0x250>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d01f      	beq.n	80054d6 <HAL_GPIO_Init+0x222>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a1b      	ldr	r2, [pc, #108]	; (8005508 <HAL_GPIO_Init+0x254>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d019      	beq.n	80054d2 <HAL_GPIO_Init+0x21e>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a1a      	ldr	r2, [pc, #104]	; (800550c <HAL_GPIO_Init+0x258>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d013      	beq.n	80054ce <HAL_GPIO_Init+0x21a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a19      	ldr	r2, [pc, #100]	; (8005510 <HAL_GPIO_Init+0x25c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d00d      	beq.n	80054ca <HAL_GPIO_Init+0x216>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a18      	ldr	r2, [pc, #96]	; (8005514 <HAL_GPIO_Init+0x260>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d007      	beq.n	80054c6 <HAL_GPIO_Init+0x212>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a17      	ldr	r2, [pc, #92]	; (8005518 <HAL_GPIO_Init+0x264>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d101      	bne.n	80054c2 <HAL_GPIO_Init+0x20e>
 80054be:	2309      	movs	r3, #9
 80054c0:	e02d      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054c2:	230a      	movs	r3, #10
 80054c4:	e02b      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054c6:	2308      	movs	r3, #8
 80054c8:	e029      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054ca:	2307      	movs	r3, #7
 80054cc:	e027      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054ce:	2306      	movs	r3, #6
 80054d0:	e025      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054d2:	2305      	movs	r3, #5
 80054d4:	e023      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054d6:	2304      	movs	r3, #4
 80054d8:	e021      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054da:	2303      	movs	r3, #3
 80054dc:	e01f      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054de:	2302      	movs	r3, #2
 80054e0:	e01d      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054e2:	2301      	movs	r3, #1
 80054e4:	e01b      	b.n	800551e <HAL_GPIO_Init+0x26a>
 80054e6:	bf00      	nop
 80054e8:	58000080 	.word	0x58000080
 80054ec:	58024400 	.word	0x58024400
 80054f0:	58000400 	.word	0x58000400
 80054f4:	58020000 	.word	0x58020000
 80054f8:	58020400 	.word	0x58020400
 80054fc:	58020800 	.word	0x58020800
 8005500:	58020c00 	.word	0x58020c00
 8005504:	58021000 	.word	0x58021000
 8005508:	58021400 	.word	0x58021400
 800550c:	58021800 	.word	0x58021800
 8005510:	58021c00 	.word	0x58021c00
 8005514:	58022000 	.word	0x58022000
 8005518:	58022400 	.word	0x58022400
 800551c:	2300      	movs	r3, #0
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	f002 0203 	and.w	r2, r2, #3
 8005524:	0092      	lsls	r2, r2, #2
 8005526:	4093      	lsls	r3, r2
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	4313      	orrs	r3, r2
 800552c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800552e:	4938      	ldr	r1, [pc, #224]	; (8005610 <HAL_GPIO_Init+0x35c>)
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	089b      	lsrs	r3, r3, #2
 8005534:	3302      	adds	r3, #2
 8005536:	69ba      	ldr	r2, [r7, #24]
 8005538:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800553c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	43db      	mvns	r3, r3
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	4013      	ands	r3, r2
 800554c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	4313      	orrs	r3, r2
 8005560:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005562:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800556a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	43db      	mvns	r3, r3
 8005576:	69ba      	ldr	r2, [r7, #24]
 8005578:	4013      	ands	r3, r2
 800557a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	4313      	orrs	r3, r2
 800558e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005590:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	43db      	mvns	r3, r3
 80055a2:	69ba      	ldr	r2, [r7, #24]
 80055a4:	4013      	ands	r3, r2
 80055a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d003      	beq.n	80055bc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	69ba      	ldr	r2, [r7, #24]
 80055c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	43db      	mvns	r3, r3
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	4013      	ands	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	69ba      	ldr	r2, [r7, #24]
 80055ea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	3301      	adds	r3, #1
 80055f0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	fa22 f303 	lsr.w	r3, r2, r3
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f47f ae63 	bne.w	80052c8 <HAL_GPIO_Init+0x14>
  }
}
 8005602:	bf00      	nop
 8005604:	bf00      	nop
 8005606:	3724      	adds	r7, #36	; 0x24
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	58000400 	.word	0x58000400

08005614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	460b      	mov	r3, r1
 800561e:	807b      	strh	r3, [r7, #2]
 8005620:	4613      	mov	r3, r2
 8005622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005624:	787b      	ldrb	r3, [r7, #1]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800562a:	887a      	ldrh	r2, [r7, #2]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005630:	e003      	b.n	800563a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005632:	887b      	ldrh	r3, [r7, #2]
 8005634:	041a      	lsls	r2, r3, #16
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	619a      	str	r2, [r3, #24]
}
 800563a:	bf00      	nop
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
	...

08005648 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8005650:	4a08      	ldr	r2, [pc, #32]	; (8005674 <HAL_HSEM_FastTake+0x2c>)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	3320      	adds	r3, #32
 8005656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800565a:	4a07      	ldr	r2, [pc, #28]	; (8005678 <HAL_HSEM_FastTake+0x30>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d101      	bne.n	8005664 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	e000      	b.n	8005666 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
}
 8005666:	4618      	mov	r0, r3
 8005668:	370c      	adds	r7, #12
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	58026400 	.word	0x58026400
 8005678:	80000300 	.word	0x80000300

0800567c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8005686:	4906      	ldr	r1, [pc, #24]	; (80056a0 <HAL_HSEM_Release+0x24>)
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8005694:	bf00      	nop
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	58026400 	.word	0x58026400

080056a4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80056ac:	4b29      	ldr	r3, [pc, #164]	; (8005754 <HAL_PWREx_ConfigSupply+0xb0>)
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	2b06      	cmp	r3, #6
 80056b6:	d00a      	beq.n	80056ce <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80056b8:	4b26      	ldr	r3, [pc, #152]	; (8005754 <HAL_PWREx_ConfigSupply+0xb0>)
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d001      	beq.n	80056ca <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e040      	b.n	800574c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	e03e      	b.n	800574c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80056ce:	4b21      	ldr	r3, [pc, #132]	; (8005754 <HAL_PWREx_ConfigSupply+0xb0>)
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80056d6:	491f      	ldr	r1, [pc, #124]	; (8005754 <HAL_PWREx_ConfigSupply+0xb0>)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4313      	orrs	r3, r2
 80056dc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80056de:	f7fb ffbd 	bl	800165c <HAL_GetTick>
 80056e2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80056e4:	e009      	b.n	80056fa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80056e6:	f7fb ffb9 	bl	800165c <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056f4:	d901      	bls.n	80056fa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e028      	b.n	800574c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80056fa:	4b16      	ldr	r3, [pc, #88]	; (8005754 <HAL_PWREx_ConfigSupply+0xb0>)
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005702:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005706:	d1ee      	bne.n	80056e6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2b1e      	cmp	r3, #30
 800570c:	d008      	beq.n	8005720 <HAL_PWREx_ConfigSupply+0x7c>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2b2e      	cmp	r3, #46	; 0x2e
 8005712:	d005      	beq.n	8005720 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2b1d      	cmp	r3, #29
 8005718:	d002      	beq.n	8005720 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2b2d      	cmp	r3, #45	; 0x2d
 800571e:	d114      	bne.n	800574a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005720:	f7fb ff9c 	bl	800165c <HAL_GetTick>
 8005724:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005726:	e009      	b.n	800573c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005728:	f7fb ff98 	bl	800165c <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005736:	d901      	bls.n	800573c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e007      	b.n	800574c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800573c:	4b05      	ldr	r3, [pc, #20]	; (8005754 <HAL_PWREx_ConfigSupply+0xb0>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005748:	d1ee      	bne.n	8005728 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	58024800 	.word	0x58024800

08005758 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b08c      	sub	sp, #48	; 0x30
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d102      	bne.n	800576c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	f000 bc48 	b.w	8005ffc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	2b00      	cmp	r3, #0
 8005776:	f000 8088 	beq.w	800588a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800577a:	4b99      	ldr	r3, [pc, #612]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005782:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005784:	4b96      	ldr	r3, [pc, #600]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005788:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800578a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800578c:	2b10      	cmp	r3, #16
 800578e:	d007      	beq.n	80057a0 <HAL_RCC_OscConfig+0x48>
 8005790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005792:	2b18      	cmp	r3, #24
 8005794:	d111      	bne.n	80057ba <HAL_RCC_OscConfig+0x62>
 8005796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005798:	f003 0303 	and.w	r3, r3, #3
 800579c:	2b02      	cmp	r3, #2
 800579e:	d10c      	bne.n	80057ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057a0:	4b8f      	ldr	r3, [pc, #572]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d06d      	beq.n	8005888 <HAL_RCC_OscConfig+0x130>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d169      	bne.n	8005888 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	f000 bc21 	b.w	8005ffc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057c2:	d106      	bne.n	80057d2 <HAL_RCC_OscConfig+0x7a>
 80057c4:	4b86      	ldr	r3, [pc, #536]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a85      	ldr	r2, [pc, #532]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80057ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057ce:	6013      	str	r3, [r2, #0]
 80057d0:	e02e      	b.n	8005830 <HAL_RCC_OscConfig+0xd8>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d10c      	bne.n	80057f4 <HAL_RCC_OscConfig+0x9c>
 80057da:	4b81      	ldr	r3, [pc, #516]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a80      	ldr	r2, [pc, #512]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80057e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057e4:	6013      	str	r3, [r2, #0]
 80057e6:	4b7e      	ldr	r3, [pc, #504]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a7d      	ldr	r2, [pc, #500]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80057ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057f0:	6013      	str	r3, [r2, #0]
 80057f2:	e01d      	b.n	8005830 <HAL_RCC_OscConfig+0xd8>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80057fc:	d10c      	bne.n	8005818 <HAL_RCC_OscConfig+0xc0>
 80057fe:	4b78      	ldr	r3, [pc, #480]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a77      	ldr	r2, [pc, #476]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005804:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005808:	6013      	str	r3, [r2, #0]
 800580a:	4b75      	ldr	r3, [pc, #468]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a74      	ldr	r2, [pc, #464]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005814:	6013      	str	r3, [r2, #0]
 8005816:	e00b      	b.n	8005830 <HAL_RCC_OscConfig+0xd8>
 8005818:	4b71      	ldr	r3, [pc, #452]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a70      	ldr	r2, [pc, #448]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800581e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005822:	6013      	str	r3, [r2, #0]
 8005824:	4b6e      	ldr	r3, [pc, #440]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a6d      	ldr	r2, [pc, #436]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800582a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800582e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d013      	beq.n	8005860 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005838:	f7fb ff10 	bl	800165c <HAL_GetTick>
 800583c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800583e:	e008      	b.n	8005852 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005840:	f7fb ff0c 	bl	800165c <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b64      	cmp	r3, #100	; 0x64
 800584c:	d901      	bls.n	8005852 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e3d4      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005852:	4b63      	ldr	r3, [pc, #396]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d0f0      	beq.n	8005840 <HAL_RCC_OscConfig+0xe8>
 800585e:	e014      	b.n	800588a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005860:	f7fb fefc 	bl	800165c <HAL_GetTick>
 8005864:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005866:	e008      	b.n	800587a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005868:	f7fb fef8 	bl	800165c <HAL_GetTick>
 800586c:	4602      	mov	r2, r0
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	2b64      	cmp	r3, #100	; 0x64
 8005874:	d901      	bls.n	800587a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e3c0      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800587a:	4b59      	ldr	r3, [pc, #356]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1f0      	bne.n	8005868 <HAL_RCC_OscConfig+0x110>
 8005886:	e000      	b.n	800588a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0302 	and.w	r3, r3, #2
 8005892:	2b00      	cmp	r3, #0
 8005894:	f000 80ca 	beq.w	8005a2c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005898:	4b51      	ldr	r3, [pc, #324]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058a0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80058a2:	4b4f      	ldr	r3, [pc, #316]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80058a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d007      	beq.n	80058be <HAL_RCC_OscConfig+0x166>
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	2b18      	cmp	r3, #24
 80058b2:	d156      	bne.n	8005962 <HAL_RCC_OscConfig+0x20a>
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	f003 0303 	and.w	r3, r3, #3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d151      	bne.n	8005962 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058be:	4b48      	ldr	r3, [pc, #288]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0304 	and.w	r3, r3, #4
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d005      	beq.n	80058d6 <HAL_RCC_OscConfig+0x17e>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e392      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80058d6:	4b42      	ldr	r3, [pc, #264]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f023 0219 	bic.w	r2, r3, #25
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	493f      	ldr	r1, [pc, #252]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80058e4:	4313      	orrs	r3, r2
 80058e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e8:	f7fb feb8 	bl	800165c <HAL_GetTick>
 80058ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058ee:	e008      	b.n	8005902 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058f0:	f7fb feb4 	bl	800165c <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d901      	bls.n	8005902 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e37c      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005902:	4b37      	ldr	r3, [pc, #220]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 0304 	and.w	r3, r3, #4
 800590a:	2b00      	cmp	r3, #0
 800590c:	d0f0      	beq.n	80058f0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800590e:	f7fb fed5 	bl	80016bc <HAL_GetREVID>
 8005912:	4603      	mov	r3, r0
 8005914:	f241 0203 	movw	r2, #4099	; 0x1003
 8005918:	4293      	cmp	r3, r2
 800591a:	d817      	bhi.n	800594c <HAL_RCC_OscConfig+0x1f4>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	2b40      	cmp	r3, #64	; 0x40
 8005922:	d108      	bne.n	8005936 <HAL_RCC_OscConfig+0x1de>
 8005924:	4b2e      	ldr	r3, [pc, #184]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800592c:	4a2c      	ldr	r2, [pc, #176]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800592e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005932:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005934:	e07a      	b.n	8005a2c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005936:	4b2a      	ldr	r3, [pc, #168]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	031b      	lsls	r3, r3, #12
 8005944:	4926      	ldr	r1, [pc, #152]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005946:	4313      	orrs	r3, r2
 8005948:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800594a:	e06f      	b.n	8005a2c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800594c:	4b24      	ldr	r3, [pc, #144]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	061b      	lsls	r3, r3, #24
 800595a:	4921      	ldr	r1, [pc, #132]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800595c:	4313      	orrs	r3, r2
 800595e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005960:	e064      	b.n	8005a2c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d047      	beq.n	80059fa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800596a:	4b1d      	ldr	r3, [pc, #116]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f023 0219 	bic.w	r2, r3, #25
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	491a      	ldr	r1, [pc, #104]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005978:	4313      	orrs	r3, r2
 800597a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800597c:	f7fb fe6e 	bl	800165c <HAL_GetTick>
 8005980:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005982:	e008      	b.n	8005996 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005984:	f7fb fe6a 	bl	800165c <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b02      	cmp	r3, #2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e332      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005996:	4b12      	ldr	r3, [pc, #72]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d0f0      	beq.n	8005984 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a2:	f7fb fe8b 	bl	80016bc <HAL_GetREVID>
 80059a6:	4603      	mov	r3, r0
 80059a8:	f241 0203 	movw	r2, #4099	; 0x1003
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d819      	bhi.n	80059e4 <HAL_RCC_OscConfig+0x28c>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	2b40      	cmp	r3, #64	; 0x40
 80059b6:	d108      	bne.n	80059ca <HAL_RCC_OscConfig+0x272>
 80059b8:	4b09      	ldr	r3, [pc, #36]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80059c0:	4a07      	ldr	r2, [pc, #28]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80059c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059c6:	6053      	str	r3, [r2, #4]
 80059c8:	e030      	b.n	8005a2c <HAL_RCC_OscConfig+0x2d4>
 80059ca:	4b05      	ldr	r3, [pc, #20]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	031b      	lsls	r3, r3, #12
 80059d8:	4901      	ldr	r1, [pc, #4]	; (80059e0 <HAL_RCC_OscConfig+0x288>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	604b      	str	r3, [r1, #4]
 80059de:	e025      	b.n	8005a2c <HAL_RCC_OscConfig+0x2d4>
 80059e0:	58024400 	.word	0x58024400
 80059e4:	4b9a      	ldr	r3, [pc, #616]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	061b      	lsls	r3, r3, #24
 80059f2:	4997      	ldr	r1, [pc, #604]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	604b      	str	r3, [r1, #4]
 80059f8:	e018      	b.n	8005a2c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059fa:	4b95      	ldr	r3, [pc, #596]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a94      	ldr	r2, [pc, #592]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005a00:	f023 0301 	bic.w	r3, r3, #1
 8005a04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a06:	f7fb fe29 	bl	800165c <HAL_GetTick>
 8005a0a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a0c:	e008      	b.n	8005a20 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a0e:	f7fb fe25 	bl	800165c <HAL_GetTick>
 8005a12:	4602      	mov	r2, r0
 8005a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d901      	bls.n	8005a20 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e2ed      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a20:	4b8b      	ldr	r3, [pc, #556]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0304 	and.w	r3, r3, #4
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1f0      	bne.n	8005a0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0310 	and.w	r3, r3, #16
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f000 80a9 	beq.w	8005b8c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a3a:	4b85      	ldr	r3, [pc, #532]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a42:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005a44:	4b82      	ldr	r3, [pc, #520]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a48:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d007      	beq.n	8005a60 <HAL_RCC_OscConfig+0x308>
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	2b18      	cmp	r3, #24
 8005a54:	d13a      	bne.n	8005acc <HAL_RCC_OscConfig+0x374>
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f003 0303 	and.w	r3, r3, #3
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d135      	bne.n	8005acc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005a60:	4b7b      	ldr	r3, [pc, #492]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d005      	beq.n	8005a78 <HAL_RCC_OscConfig+0x320>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	69db      	ldr	r3, [r3, #28]
 8005a70:	2b80      	cmp	r3, #128	; 0x80
 8005a72:	d001      	beq.n	8005a78 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e2c1      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a78:	f7fb fe20 	bl	80016bc <HAL_GetREVID>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	f241 0203 	movw	r2, #4099	; 0x1003
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d817      	bhi.n	8005ab6 <HAL_RCC_OscConfig+0x35e>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a1b      	ldr	r3, [r3, #32]
 8005a8a:	2b20      	cmp	r3, #32
 8005a8c:	d108      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x348>
 8005a8e:	4b70      	ldr	r3, [pc, #448]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005a96:	4a6e      	ldr	r2, [pc, #440]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005a98:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a9c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005a9e:	e075      	b.n	8005b8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005aa0:	4b6b      	ldr	r3, [pc, #428]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a1b      	ldr	r3, [r3, #32]
 8005aac:	069b      	lsls	r3, r3, #26
 8005aae:	4968      	ldr	r1, [pc, #416]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ab4:	e06a      	b.n	8005b8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ab6:	4b66      	ldr	r3, [pc, #408]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	061b      	lsls	r3, r3, #24
 8005ac4:	4962      	ldr	r1, [pc, #392]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005aca:	e05f      	b.n	8005b8c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	69db      	ldr	r3, [r3, #28]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d042      	beq.n	8005b5a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005ad4:	4b5e      	ldr	r3, [pc, #376]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a5d      	ldr	r2, [pc, #372]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ade:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae0:	f7fb fdbc 	bl	800165c <HAL_GetTick>
 8005ae4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005ae8:	f7fb fdb8 	bl	800165c <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e280      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005afa:	4b55      	ldr	r3, [pc, #340]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0f0      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b06:	f7fb fdd9 	bl	80016bc <HAL_GetREVID>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	f241 0203 	movw	r2, #4099	; 0x1003
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d817      	bhi.n	8005b44 <HAL_RCC_OscConfig+0x3ec>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a1b      	ldr	r3, [r3, #32]
 8005b18:	2b20      	cmp	r3, #32
 8005b1a:	d108      	bne.n	8005b2e <HAL_RCC_OscConfig+0x3d6>
 8005b1c:	4b4c      	ldr	r3, [pc, #304]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005b24:	4a4a      	ldr	r2, [pc, #296]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b26:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b2a:	6053      	str	r3, [r2, #4]
 8005b2c:	e02e      	b.n	8005b8c <HAL_RCC_OscConfig+0x434>
 8005b2e:	4b48      	ldr	r3, [pc, #288]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	069b      	lsls	r3, r3, #26
 8005b3c:	4944      	ldr	r1, [pc, #272]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	604b      	str	r3, [r1, #4]
 8005b42:	e023      	b.n	8005b8c <HAL_RCC_OscConfig+0x434>
 8005b44:	4b42      	ldr	r3, [pc, #264]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	061b      	lsls	r3, r3, #24
 8005b52:	493f      	ldr	r1, [pc, #252]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	60cb      	str	r3, [r1, #12]
 8005b58:	e018      	b.n	8005b8c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005b5a:	4b3d      	ldr	r3, [pc, #244]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a3c      	ldr	r2, [pc, #240]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b66:	f7fb fd79 	bl	800165c <HAL_GetTick>
 8005b6a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005b6c:	e008      	b.n	8005b80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005b6e:	f7fb fd75 	bl	800165c <HAL_GetTick>
 8005b72:	4602      	mov	r2, r0
 8005b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d901      	bls.n	8005b80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e23d      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005b80:	4b33      	ldr	r3, [pc, #204]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1f0      	bne.n	8005b6e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0308 	and.w	r3, r3, #8
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d036      	beq.n	8005c06 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d019      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ba0:	4b2b      	ldr	r3, [pc, #172]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005ba2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ba4:	4a2a      	ldr	r2, [pc, #168]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005ba6:	f043 0301 	orr.w	r3, r3, #1
 8005baa:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bac:	f7fb fd56 	bl	800165c <HAL_GetTick>
 8005bb0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bb4:	f7fb fd52 	bl	800165c <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e21a      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bc6:	4b22      	ldr	r3, [pc, #136]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005bc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d0f0      	beq.n	8005bb4 <HAL_RCC_OscConfig+0x45c>
 8005bd2:	e018      	b.n	8005c06 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bd4:	4b1e      	ldr	r3, [pc, #120]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005bd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bd8:	4a1d      	ldr	r2, [pc, #116]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005bda:	f023 0301 	bic.w	r3, r3, #1
 8005bde:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be0:	f7fb fd3c 	bl	800165c <HAL_GetTick>
 8005be4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005be6:	e008      	b.n	8005bfa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005be8:	f7fb fd38 	bl	800165c <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e200      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005bfa:	4b15      	ldr	r3, [pc, #84]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005bfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1f0      	bne.n	8005be8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0320 	and.w	r3, r3, #32
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d039      	beq.n	8005c86 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d01c      	beq.n	8005c54 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c1a:	4b0d      	ldr	r3, [pc, #52]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a0c      	ldr	r2, [pc, #48]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005c20:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005c24:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005c26:	f7fb fd19 	bl	800165c <HAL_GetTick>
 8005c2a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c2c:	e008      	b.n	8005c40 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c2e:	f7fb fd15 	bl	800165c <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	d901      	bls.n	8005c40 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	e1dd      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c40:	4b03      	ldr	r3, [pc, #12]	; (8005c50 <HAL_RCC_OscConfig+0x4f8>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0f0      	beq.n	8005c2e <HAL_RCC_OscConfig+0x4d6>
 8005c4c:	e01b      	b.n	8005c86 <HAL_RCC_OscConfig+0x52e>
 8005c4e:	bf00      	nop
 8005c50:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c54:	4b9b      	ldr	r3, [pc, #620]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a9a      	ldr	r2, [pc, #616]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005c5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005c60:	f7fb fcfc 	bl	800165c <HAL_GetTick>
 8005c64:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005c66:	e008      	b.n	8005c7a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c68:	f7fb fcf8 	bl	800165c <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e1c0      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005c7a:	4b92      	ldr	r3, [pc, #584]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1f0      	bne.n	8005c68 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0304 	and.w	r3, r3, #4
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f000 8081 	beq.w	8005d96 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005c94:	4b8c      	ldr	r3, [pc, #560]	; (8005ec8 <HAL_RCC_OscConfig+0x770>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a8b      	ldr	r2, [pc, #556]	; (8005ec8 <HAL_RCC_OscConfig+0x770>)
 8005c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ca0:	f7fb fcdc 	bl	800165c <HAL_GetTick>
 8005ca4:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ca6:	e008      	b.n	8005cba <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ca8:	f7fb fcd8 	bl	800165c <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	2b64      	cmp	r3, #100	; 0x64
 8005cb4:	d901      	bls.n	8005cba <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e1a0      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cba:	4b83      	ldr	r3, [pc, #524]	; (8005ec8 <HAL_RCC_OscConfig+0x770>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0f0      	beq.n	8005ca8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d106      	bne.n	8005cdc <HAL_RCC_OscConfig+0x584>
 8005cce:	4b7d      	ldr	r3, [pc, #500]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cd2:	4a7c      	ldr	r2, [pc, #496]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005cd4:	f043 0301 	orr.w	r3, r3, #1
 8005cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8005cda:	e02d      	b.n	8005d38 <HAL_RCC_OscConfig+0x5e0>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10c      	bne.n	8005cfe <HAL_RCC_OscConfig+0x5a6>
 8005ce4:	4b77      	ldr	r3, [pc, #476]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce8:	4a76      	ldr	r2, [pc, #472]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005cea:	f023 0301 	bic.w	r3, r3, #1
 8005cee:	6713      	str	r3, [r2, #112]	; 0x70
 8005cf0:	4b74      	ldr	r3, [pc, #464]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf4:	4a73      	ldr	r2, [pc, #460]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005cf6:	f023 0304 	bic.w	r3, r3, #4
 8005cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8005cfc:	e01c      	b.n	8005d38 <HAL_RCC_OscConfig+0x5e0>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	2b05      	cmp	r3, #5
 8005d04:	d10c      	bne.n	8005d20 <HAL_RCC_OscConfig+0x5c8>
 8005d06:	4b6f      	ldr	r3, [pc, #444]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d0a:	4a6e      	ldr	r2, [pc, #440]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d0c:	f043 0304 	orr.w	r3, r3, #4
 8005d10:	6713      	str	r3, [r2, #112]	; 0x70
 8005d12:	4b6c      	ldr	r3, [pc, #432]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d16:	4a6b      	ldr	r2, [pc, #428]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d18:	f043 0301 	orr.w	r3, r3, #1
 8005d1c:	6713      	str	r3, [r2, #112]	; 0x70
 8005d1e:	e00b      	b.n	8005d38 <HAL_RCC_OscConfig+0x5e0>
 8005d20:	4b68      	ldr	r3, [pc, #416]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d24:	4a67      	ldr	r2, [pc, #412]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d26:	f023 0301 	bic.w	r3, r3, #1
 8005d2a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d2c:	4b65      	ldr	r3, [pc, #404]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d30:	4a64      	ldr	r2, [pc, #400]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d32:	f023 0304 	bic.w	r3, r3, #4
 8005d36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d015      	beq.n	8005d6c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d40:	f7fb fc8c 	bl	800165c <HAL_GetTick>
 8005d44:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d46:	e00a      	b.n	8005d5e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d48:	f7fb fc88 	bl	800165c <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d901      	bls.n	8005d5e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e14e      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d5e:	4b59      	ldr	r3, [pc, #356]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d0ee      	beq.n	8005d48 <HAL_RCC_OscConfig+0x5f0>
 8005d6a:	e014      	b.n	8005d96 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d6c:	f7fb fc76 	bl	800165c <HAL_GetTick>
 8005d70:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d72:	e00a      	b.n	8005d8a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d74:	f7fb fc72 	bl	800165c <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d901      	bls.n	8005d8a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	e138      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d8a:	4b4e      	ldr	r3, [pc, #312]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1ee      	bne.n	8005d74 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 812d 	beq.w	8005ffa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005da0:	4b48      	ldr	r3, [pc, #288]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005da8:	2b18      	cmp	r3, #24
 8005daa:	f000 80bd 	beq.w	8005f28 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	f040 809e 	bne.w	8005ef4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005db8:	4b42      	ldr	r3, [pc, #264]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a41      	ldr	r2, [pc, #260]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005dbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc4:	f7fb fc4a 	bl	800165c <HAL_GetTick>
 8005dc8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005dca:	e008      	b.n	8005dde <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dcc:	f7fb fc46 	bl	800165c <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d901      	bls.n	8005dde <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e10e      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005dde:	4b39      	ldr	r3, [pc, #228]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1f0      	bne.n	8005dcc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dea:	4b36      	ldr	r3, [pc, #216]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005dec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005dee:	4b37      	ldr	r3, [pc, #220]	; (8005ecc <HAL_RCC_OscConfig+0x774>)
 8005df0:	4013      	ands	r3, r2
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005dfa:	0112      	lsls	r2, r2, #4
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	4931      	ldr	r1, [pc, #196]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	628b      	str	r3, [r1, #40]	; 0x28
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	3b01      	subs	r3, #1
 8005e14:	025b      	lsls	r3, r3, #9
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	431a      	orrs	r2, r3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	041b      	lsls	r3, r3, #16
 8005e22:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005e26:	431a      	orrs	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	061b      	lsls	r3, r3, #24
 8005e30:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005e34:	4923      	ldr	r1, [pc, #140]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005e3a:	4b22      	ldr	r3, [pc, #136]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3e:	4a21      	ldr	r2, [pc, #132]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e40:	f023 0301 	bic.w	r3, r3, #1
 8005e44:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005e46:	4b1f      	ldr	r3, [pc, #124]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e4a:	4b21      	ldr	r3, [pc, #132]	; (8005ed0 <HAL_RCC_OscConfig+0x778>)
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005e52:	00d2      	lsls	r2, r2, #3
 8005e54:	491b      	ldr	r1, [pc, #108]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005e5a:	4b1a      	ldr	r3, [pc, #104]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5e:	f023 020c 	bic.w	r2, r3, #12
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e66:	4917      	ldr	r1, [pc, #92]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005e6c:	4b15      	ldr	r3, [pc, #84]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e70:	f023 0202 	bic.w	r2, r3, #2
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e78:	4912      	ldr	r1, [pc, #72]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005e7e:	4b11      	ldr	r3, [pc, #68]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e82:	4a10      	ldr	r2, [pc, #64]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e88:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e8a:	4b0e      	ldr	r3, [pc, #56]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e8e:	4a0d      	ldr	r2, [pc, #52]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e94:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005e96:	4b0b      	ldr	r3, [pc, #44]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e9a:	4a0a      	ldr	r2, [pc, #40]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005e9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ea0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005ea2:	4b08      	ldr	r3, [pc, #32]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea6:	4a07      	ldr	r2, [pc, #28]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005ea8:	f043 0301 	orr.w	r3, r3, #1
 8005eac:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005eae:	4b05      	ldr	r3, [pc, #20]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a04      	ldr	r2, [pc, #16]	; (8005ec4 <HAL_RCC_OscConfig+0x76c>)
 8005eb4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005eb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eba:	f7fb fbcf 	bl	800165c <HAL_GetTick>
 8005ebe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ec0:	e011      	b.n	8005ee6 <HAL_RCC_OscConfig+0x78e>
 8005ec2:	bf00      	nop
 8005ec4:	58024400 	.word	0x58024400
 8005ec8:	58024800 	.word	0x58024800
 8005ecc:	fffffc0c 	.word	0xfffffc0c
 8005ed0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ed4:	f7fb fbc2 	bl	800165c <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e08a      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ee6:	4b47      	ldr	r3, [pc, #284]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d0f0      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x77c>
 8005ef2:	e082      	b.n	8005ffa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ef4:	4b43      	ldr	r3, [pc, #268]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a42      	ldr	r2, [pc, #264]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005efa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005efe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f00:	f7fb fbac 	bl	800165c <HAL_GetTick>
 8005f04:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f06:	e008      	b.n	8005f1a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f08:	f7fb fba8 	bl	800165c <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e070      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f1a:	4b3a      	ldr	r3, [pc, #232]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1f0      	bne.n	8005f08 <HAL_RCC_OscConfig+0x7b0>
 8005f26:	e068      	b.n	8005ffa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005f28:	4b36      	ldr	r3, [pc, #216]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f2c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005f2e:	4b35      	ldr	r3, [pc, #212]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f32:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d031      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	f003 0203 	and.w	r2, r3, #3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d12a      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	091b      	lsrs	r3, r3, #4
 8005f4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d122      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f64:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d11a      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	0a5b      	lsrs	r3, r3, #9
 8005f6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f76:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d111      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	0c1b      	lsrs	r3, r3, #16
 8005f80:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f88:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d108      	bne.n	8005fa0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	0e1b      	lsrs	r3, r3, #24
 8005f92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f9a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d001      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e02b      	b.n	8005ffc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005fa4:	4b17      	ldr	r3, [pc, #92]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fa8:	08db      	lsrs	r3, r3, #3
 8005faa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fae:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d01f      	beq.n	8005ffa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005fba:	4b12      	ldr	r3, [pc, #72]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbe:	4a11      	ldr	r2, [pc, #68]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005fc0:	f023 0301 	bic.w	r3, r3, #1
 8005fc4:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005fc6:	f7fb fb49 	bl	800165c <HAL_GetTick>
 8005fca:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005fcc:	bf00      	nop
 8005fce:	f7fb fb45 	bl	800165c <HAL_GetTick>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d0f9      	beq.n	8005fce <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005fda:	4b0a      	ldr	r3, [pc, #40]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005fdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fde:	4b0a      	ldr	r3, [pc, #40]	; (8006008 <HAL_RCC_OscConfig+0x8b0>)
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005fe6:	00d2      	lsls	r2, r2, #3
 8005fe8:	4906      	ldr	r1, [pc, #24]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005fee:	4b05      	ldr	r3, [pc, #20]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff2:	4a04      	ldr	r2, [pc, #16]	; (8006004 <HAL_RCC_OscConfig+0x8ac>)
 8005ff4:	f043 0301 	orr.w	r3, r3, #1
 8005ff8:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005ffa:	2300      	movs	r3, #0
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3730      	adds	r7, #48	; 0x30
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	58024400 	.word	0x58024400
 8006008:	ffff0007 	.word	0xffff0007

0800600c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d101      	bne.n	8006020 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e19c      	b.n	800635a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006020:	4b8a      	ldr	r3, [pc, #552]	; (800624c <HAL_RCC_ClockConfig+0x240>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 030f 	and.w	r3, r3, #15
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	429a      	cmp	r2, r3
 800602c:	d910      	bls.n	8006050 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800602e:	4b87      	ldr	r3, [pc, #540]	; (800624c <HAL_RCC_ClockConfig+0x240>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f023 020f 	bic.w	r2, r3, #15
 8006036:	4985      	ldr	r1, [pc, #532]	; (800624c <HAL_RCC_ClockConfig+0x240>)
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	4313      	orrs	r3, r2
 800603c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800603e:	4b83      	ldr	r3, [pc, #524]	; (800624c <HAL_RCC_ClockConfig+0x240>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 030f 	and.w	r3, r3, #15
 8006046:	683a      	ldr	r2, [r7, #0]
 8006048:	429a      	cmp	r2, r3
 800604a:	d001      	beq.n	8006050 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e184      	b.n	800635a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0304 	and.w	r3, r3, #4
 8006058:	2b00      	cmp	r3, #0
 800605a:	d010      	beq.n	800607e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691a      	ldr	r2, [r3, #16]
 8006060:	4b7b      	ldr	r3, [pc, #492]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006068:	429a      	cmp	r2, r3
 800606a:	d908      	bls.n	800607e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800606c:	4b78      	ldr	r3, [pc, #480]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	4975      	ldr	r1, [pc, #468]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 800607a:	4313      	orrs	r3, r2
 800607c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0308 	and.w	r3, r3, #8
 8006086:	2b00      	cmp	r3, #0
 8006088:	d010      	beq.n	80060ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	695a      	ldr	r2, [r3, #20]
 800608e:	4b70      	ldr	r3, [pc, #448]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006090:	69db      	ldr	r3, [r3, #28]
 8006092:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006096:	429a      	cmp	r2, r3
 8006098:	d908      	bls.n	80060ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800609a:	4b6d      	ldr	r3, [pc, #436]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	695b      	ldr	r3, [r3, #20]
 80060a6:	496a      	ldr	r1, [pc, #424]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0310 	and.w	r3, r3, #16
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d010      	beq.n	80060da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	699a      	ldr	r2, [r3, #24]
 80060bc:	4b64      	ldr	r3, [pc, #400]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80060be:	69db      	ldr	r3, [r3, #28]
 80060c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d908      	bls.n	80060da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80060c8:	4b61      	ldr	r3, [pc, #388]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80060ca:	69db      	ldr	r3, [r3, #28]
 80060cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	495e      	ldr	r1, [pc, #376]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0320 	and.w	r3, r3, #32
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d010      	beq.n	8006108 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	69da      	ldr	r2, [r3, #28]
 80060ea:	4b59      	ldr	r3, [pc, #356]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d908      	bls.n	8006108 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80060f6:	4b56      	ldr	r3, [pc, #344]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	4953      	ldr	r1, [pc, #332]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006104:	4313      	orrs	r3, r2
 8006106:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0302 	and.w	r3, r3, #2
 8006110:	2b00      	cmp	r3, #0
 8006112:	d010      	beq.n	8006136 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	68da      	ldr	r2, [r3, #12]
 8006118:	4b4d      	ldr	r3, [pc, #308]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	f003 030f 	and.w	r3, r3, #15
 8006120:	429a      	cmp	r2, r3
 8006122:	d908      	bls.n	8006136 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006124:	4b4a      	ldr	r3, [pc, #296]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006126:	699b      	ldr	r3, [r3, #24]
 8006128:	f023 020f 	bic.w	r2, r3, #15
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	4947      	ldr	r1, [pc, #284]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006132:	4313      	orrs	r3, r2
 8006134:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	2b00      	cmp	r3, #0
 8006140:	d055      	beq.n	80061ee <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006142:	4b43      	ldr	r3, [pc, #268]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	4940      	ldr	r1, [pc, #256]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006150:	4313      	orrs	r3, r2
 8006152:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	2b02      	cmp	r3, #2
 800615a:	d107      	bne.n	800616c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800615c:	4b3c      	ldr	r3, [pc, #240]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d121      	bne.n	80061ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e0f6      	b.n	800635a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	2b03      	cmp	r3, #3
 8006172:	d107      	bne.n	8006184 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006174:	4b36      	ldr	r3, [pc, #216]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d115      	bne.n	80061ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e0ea      	b.n	800635a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	2b01      	cmp	r3, #1
 800618a:	d107      	bne.n	800619c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800618c:	4b30      	ldr	r3, [pc, #192]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006194:	2b00      	cmp	r3, #0
 8006196:	d109      	bne.n	80061ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e0de      	b.n	800635a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800619c:	4b2c      	ldr	r3, [pc, #176]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0304 	and.w	r3, r3, #4
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d101      	bne.n	80061ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e0d6      	b.n	800635a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80061ac:	4b28      	ldr	r3, [pc, #160]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	f023 0207 	bic.w	r2, r3, #7
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	4925      	ldr	r1, [pc, #148]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061be:	f7fb fa4d 	bl	800165c <HAL_GetTick>
 80061c2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061c4:	e00a      	b.n	80061dc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061c6:	f7fb fa49 	bl	800165c <HAL_GetTick>
 80061ca:	4602      	mov	r2, r0
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d901      	bls.n	80061dc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80061d8:	2303      	movs	r3, #3
 80061da:	e0be      	b.n	800635a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061dc:	4b1c      	ldr	r3, [pc, #112]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	00db      	lsls	r3, r3, #3
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d1eb      	bne.n	80061c6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0302 	and.w	r3, r3, #2
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d010      	beq.n	800621c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	68da      	ldr	r2, [r3, #12]
 80061fe:	4b14      	ldr	r3, [pc, #80]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	f003 030f 	and.w	r3, r3, #15
 8006206:	429a      	cmp	r2, r3
 8006208:	d208      	bcs.n	800621c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800620a:	4b11      	ldr	r3, [pc, #68]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	f023 020f 	bic.w	r2, r3, #15
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	490e      	ldr	r1, [pc, #56]	; (8006250 <HAL_RCC_ClockConfig+0x244>)
 8006218:	4313      	orrs	r3, r2
 800621a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800621c:	4b0b      	ldr	r3, [pc, #44]	; (800624c <HAL_RCC_ClockConfig+0x240>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 030f 	and.w	r3, r3, #15
 8006224:	683a      	ldr	r2, [r7, #0]
 8006226:	429a      	cmp	r2, r3
 8006228:	d214      	bcs.n	8006254 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800622a:	4b08      	ldr	r3, [pc, #32]	; (800624c <HAL_RCC_ClockConfig+0x240>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f023 020f 	bic.w	r2, r3, #15
 8006232:	4906      	ldr	r1, [pc, #24]	; (800624c <HAL_RCC_ClockConfig+0x240>)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	4313      	orrs	r3, r2
 8006238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800623a:	4b04      	ldr	r3, [pc, #16]	; (800624c <HAL_RCC_ClockConfig+0x240>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 030f 	and.w	r3, r3, #15
 8006242:	683a      	ldr	r2, [r7, #0]
 8006244:	429a      	cmp	r2, r3
 8006246:	d005      	beq.n	8006254 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e086      	b.n	800635a <HAL_RCC_ClockConfig+0x34e>
 800624c:	52002000 	.word	0x52002000
 8006250:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0304 	and.w	r3, r3, #4
 800625c:	2b00      	cmp	r3, #0
 800625e:	d010      	beq.n	8006282 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	691a      	ldr	r2, [r3, #16]
 8006264:	4b3f      	ldr	r3, [pc, #252]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 8006266:	699b      	ldr	r3, [r3, #24]
 8006268:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800626c:	429a      	cmp	r2, r3
 800626e:	d208      	bcs.n	8006282 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006270:	4b3c      	ldr	r3, [pc, #240]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	4939      	ldr	r1, [pc, #228]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 800627e:	4313      	orrs	r3, r2
 8006280:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 0308 	and.w	r3, r3, #8
 800628a:	2b00      	cmp	r3, #0
 800628c:	d010      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	695a      	ldr	r2, [r3, #20]
 8006292:	4b34      	ldr	r3, [pc, #208]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 8006294:	69db      	ldr	r3, [r3, #28]
 8006296:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800629a:	429a      	cmp	r2, r3
 800629c:	d208      	bcs.n	80062b0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800629e:	4b31      	ldr	r3, [pc, #196]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 80062a0:	69db      	ldr	r3, [r3, #28]
 80062a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	492e      	ldr	r1, [pc, #184]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0310 	and.w	r3, r3, #16
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d010      	beq.n	80062de <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	699a      	ldr	r2, [r3, #24]
 80062c0:	4b28      	ldr	r3, [pc, #160]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 80062c2:	69db      	ldr	r3, [r3, #28]
 80062c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d208      	bcs.n	80062de <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80062cc:	4b25      	ldr	r3, [pc, #148]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 80062ce:	69db      	ldr	r3, [r3, #28]
 80062d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	4922      	ldr	r1, [pc, #136]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0320 	and.w	r3, r3, #32
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d010      	beq.n	800630c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	69da      	ldr	r2, [r3, #28]
 80062ee:	4b1d      	ldr	r3, [pc, #116]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d208      	bcs.n	800630c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80062fa:	4b1a      	ldr	r3, [pc, #104]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	4917      	ldr	r1, [pc, #92]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 8006308:	4313      	orrs	r3, r2
 800630a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800630c:	f000 f834 	bl	8006378 <HAL_RCC_GetSysClockFreq>
 8006310:	4602      	mov	r2, r0
 8006312:	4b14      	ldr	r3, [pc, #80]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	0a1b      	lsrs	r3, r3, #8
 8006318:	f003 030f 	and.w	r3, r3, #15
 800631c:	4912      	ldr	r1, [pc, #72]	; (8006368 <HAL_RCC_ClockConfig+0x35c>)
 800631e:	5ccb      	ldrb	r3, [r1, r3]
 8006320:	f003 031f 	and.w	r3, r3, #31
 8006324:	fa22 f303 	lsr.w	r3, r2, r3
 8006328:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800632a:	4b0e      	ldr	r3, [pc, #56]	; (8006364 <HAL_RCC_ClockConfig+0x358>)
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	f003 030f 	and.w	r3, r3, #15
 8006332:	4a0d      	ldr	r2, [pc, #52]	; (8006368 <HAL_RCC_ClockConfig+0x35c>)
 8006334:	5cd3      	ldrb	r3, [r2, r3]
 8006336:	f003 031f 	and.w	r3, r3, #31
 800633a:	693a      	ldr	r2, [r7, #16]
 800633c:	fa22 f303 	lsr.w	r3, r2, r3
 8006340:	4a0a      	ldr	r2, [pc, #40]	; (800636c <HAL_RCC_ClockConfig+0x360>)
 8006342:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006344:	4a0a      	ldr	r2, [pc, #40]	; (8006370 <HAL_RCC_ClockConfig+0x364>)
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800634a:	4b0a      	ldr	r3, [pc, #40]	; (8006374 <HAL_RCC_ClockConfig+0x368>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4618      	mov	r0, r3
 8006350:	f7fb f93a 	bl	80015c8 <HAL_InitTick>
 8006354:	4603      	mov	r3, r0
 8006356:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006358:	7bfb      	ldrb	r3, [r7, #15]
}
 800635a:	4618      	mov	r0, r3
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	58024400 	.word	0x58024400
 8006368:	0800b478 	.word	0x0800b478
 800636c:	24000004 	.word	0x24000004
 8006370:	24000000 	.word	0x24000000
 8006374:	24000008 	.word	0x24000008

08006378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006378:	b480      	push	{r7}
 800637a:	b089      	sub	sp, #36	; 0x24
 800637c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800637e:	4bb3      	ldr	r3, [pc, #716]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006386:	2b18      	cmp	r3, #24
 8006388:	f200 8155 	bhi.w	8006636 <HAL_RCC_GetSysClockFreq+0x2be>
 800638c:	a201      	add	r2, pc, #4	; (adr r2, 8006394 <HAL_RCC_GetSysClockFreq+0x1c>)
 800638e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006392:	bf00      	nop
 8006394:	080063f9 	.word	0x080063f9
 8006398:	08006637 	.word	0x08006637
 800639c:	08006637 	.word	0x08006637
 80063a0:	08006637 	.word	0x08006637
 80063a4:	08006637 	.word	0x08006637
 80063a8:	08006637 	.word	0x08006637
 80063ac:	08006637 	.word	0x08006637
 80063b0:	08006637 	.word	0x08006637
 80063b4:	0800641f 	.word	0x0800641f
 80063b8:	08006637 	.word	0x08006637
 80063bc:	08006637 	.word	0x08006637
 80063c0:	08006637 	.word	0x08006637
 80063c4:	08006637 	.word	0x08006637
 80063c8:	08006637 	.word	0x08006637
 80063cc:	08006637 	.word	0x08006637
 80063d0:	08006637 	.word	0x08006637
 80063d4:	08006425 	.word	0x08006425
 80063d8:	08006637 	.word	0x08006637
 80063dc:	08006637 	.word	0x08006637
 80063e0:	08006637 	.word	0x08006637
 80063e4:	08006637 	.word	0x08006637
 80063e8:	08006637 	.word	0x08006637
 80063ec:	08006637 	.word	0x08006637
 80063f0:	08006637 	.word	0x08006637
 80063f4:	0800642b 	.word	0x0800642b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063f8:	4b94      	ldr	r3, [pc, #592]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0320 	and.w	r3, r3, #32
 8006400:	2b00      	cmp	r3, #0
 8006402:	d009      	beq.n	8006418 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006404:	4b91      	ldr	r3, [pc, #580]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	08db      	lsrs	r3, r3, #3
 800640a:	f003 0303 	and.w	r3, r3, #3
 800640e:	4a90      	ldr	r2, [pc, #576]	; (8006650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006410:	fa22 f303 	lsr.w	r3, r2, r3
 8006414:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006416:	e111      	b.n	800663c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006418:	4b8d      	ldr	r3, [pc, #564]	; (8006650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800641a:	61bb      	str	r3, [r7, #24]
      break;
 800641c:	e10e      	b.n	800663c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800641e:	4b8d      	ldr	r3, [pc, #564]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006420:	61bb      	str	r3, [r7, #24]
      break;
 8006422:	e10b      	b.n	800663c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006424:	4b8c      	ldr	r3, [pc, #560]	; (8006658 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006426:	61bb      	str	r3, [r7, #24]
      break;
 8006428:	e108      	b.n	800663c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800642a:	4b88      	ldr	r3, [pc, #544]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800642c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800642e:	f003 0303 	and.w	r3, r3, #3
 8006432:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006434:	4b85      	ldr	r3, [pc, #532]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006438:	091b      	lsrs	r3, r3, #4
 800643a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800643e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006440:	4b82      	ldr	r3, [pc, #520]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006444:	f003 0301 	and.w	r3, r3, #1
 8006448:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800644a:	4b80      	ldr	r3, [pc, #512]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800644c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800644e:	08db      	lsrs	r3, r3, #3
 8006450:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	fb02 f303 	mul.w	r3, r2, r3
 800645a:	ee07 3a90 	vmov	s15, r3
 800645e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006462:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	2b00      	cmp	r3, #0
 800646a:	f000 80e1 	beq.w	8006630 <HAL_RCC_GetSysClockFreq+0x2b8>
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	2b02      	cmp	r3, #2
 8006472:	f000 8083 	beq.w	800657c <HAL_RCC_GetSysClockFreq+0x204>
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b02      	cmp	r3, #2
 800647a:	f200 80a1 	bhi.w	80065c0 <HAL_RCC_GetSysClockFreq+0x248>
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d003      	beq.n	800648c <HAL_RCC_GetSysClockFreq+0x114>
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	2b01      	cmp	r3, #1
 8006488:	d056      	beq.n	8006538 <HAL_RCC_GetSysClockFreq+0x1c0>
 800648a:	e099      	b.n	80065c0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800648c:	4b6f      	ldr	r3, [pc, #444]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0320 	and.w	r3, r3, #32
 8006494:	2b00      	cmp	r3, #0
 8006496:	d02d      	beq.n	80064f4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006498:	4b6c      	ldr	r3, [pc, #432]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	08db      	lsrs	r3, r3, #3
 800649e:	f003 0303 	and.w	r3, r3, #3
 80064a2:	4a6b      	ldr	r2, [pc, #428]	; (8006650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80064a4:	fa22 f303 	lsr.w	r3, r2, r3
 80064a8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	ee07 3a90 	vmov	s15, r3
 80064b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	ee07 3a90 	vmov	s15, r3
 80064ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064c2:	4b62      	ldr	r3, [pc, #392]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80064d6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800665c <HAL_RCC_GetSysClockFreq+0x2e4>
 80064da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80064e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80064f2:	e087      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	ee07 3a90 	vmov	s15, r3
 80064fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064fe:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006660 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006506:	4b51      	ldr	r3, [pc, #324]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006516:	ed97 6a02 	vldr	s12, [r7, #8]
 800651a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800665c <HAL_RCC_GetSysClockFreq+0x2e4>
 800651e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006526:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800652a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800652e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006532:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006536:	e065      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	ee07 3a90 	vmov	s15, r3
 800653e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006542:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006664 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006546:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800654a:	4b40      	ldr	r3, [pc, #256]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800654c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006552:	ee07 3a90 	vmov	s15, r3
 8006556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800655a:	ed97 6a02 	vldr	s12, [r7, #8]
 800655e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800665c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006562:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006566:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800656a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800656e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006576:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800657a:	e043      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	ee07 3a90 	vmov	s15, r3
 8006582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006586:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006668 <HAL_RCC_GetSysClockFreq+0x2f0>
 800658a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800658e:	4b2f      	ldr	r3, [pc, #188]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006596:	ee07 3a90 	vmov	s15, r3
 800659a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800659e:	ed97 6a02 	vldr	s12, [r7, #8]
 80065a2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800665c <HAL_RCC_GetSysClockFreq+0x2e4>
 80065a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80065b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80065be:	e021      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	ee07 3a90 	vmov	s15, r3
 80065c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ca:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006664 <HAL_RCC_GetSysClockFreq+0x2ec>
 80065ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065d2:	4b1e      	ldr	r3, [pc, #120]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065da:	ee07 3a90 	vmov	s15, r3
 80065de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80065e6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800665c <HAL_RCC_GetSysClockFreq+0x2e4>
 80065ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80065f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006602:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006604:	4b11      	ldr	r3, [pc, #68]	; (800664c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006608:	0a5b      	lsrs	r3, r3, #9
 800660a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800660e:	3301      	adds	r3, #1
 8006610:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	ee07 3a90 	vmov	s15, r3
 8006618:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800661c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006620:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006624:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006628:	ee17 3a90 	vmov	r3, s15
 800662c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800662e:	e005      	b.n	800663c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006630:	2300      	movs	r3, #0
 8006632:	61bb      	str	r3, [r7, #24]
      break;
 8006634:	e002      	b.n	800663c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006636:	4b07      	ldr	r3, [pc, #28]	; (8006654 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006638:	61bb      	str	r3, [r7, #24]
      break;
 800663a:	bf00      	nop
  }

  return sysclockfreq;
 800663c:	69bb      	ldr	r3, [r7, #24]
}
 800663e:	4618      	mov	r0, r3
 8006640:	3724      	adds	r7, #36	; 0x24
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
 800664a:	bf00      	nop
 800664c:	58024400 	.word	0x58024400
 8006650:	03d09000 	.word	0x03d09000
 8006654:	003d0900 	.word	0x003d0900
 8006658:	007a1200 	.word	0x007a1200
 800665c:	46000000 	.word	0x46000000
 8006660:	4c742400 	.word	0x4c742400
 8006664:	4a742400 	.word	0x4a742400
 8006668:	4af42400 	.word	0x4af42400

0800666c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006672:	f7ff fe81 	bl	8006378 <HAL_RCC_GetSysClockFreq>
 8006676:	4602      	mov	r2, r0
 8006678:	4b10      	ldr	r3, [pc, #64]	; (80066bc <HAL_RCC_GetHCLKFreq+0x50>)
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	0a1b      	lsrs	r3, r3, #8
 800667e:	f003 030f 	and.w	r3, r3, #15
 8006682:	490f      	ldr	r1, [pc, #60]	; (80066c0 <HAL_RCC_GetHCLKFreq+0x54>)
 8006684:	5ccb      	ldrb	r3, [r1, r3]
 8006686:	f003 031f 	and.w	r3, r3, #31
 800668a:	fa22 f303 	lsr.w	r3, r2, r3
 800668e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006690:	4b0a      	ldr	r3, [pc, #40]	; (80066bc <HAL_RCC_GetHCLKFreq+0x50>)
 8006692:	699b      	ldr	r3, [r3, #24]
 8006694:	f003 030f 	and.w	r3, r3, #15
 8006698:	4a09      	ldr	r2, [pc, #36]	; (80066c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800669a:	5cd3      	ldrb	r3, [r2, r3]
 800669c:	f003 031f 	and.w	r3, r3, #31
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	fa22 f303 	lsr.w	r3, r2, r3
 80066a6:	4a07      	ldr	r2, [pc, #28]	; (80066c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80066a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80066aa:	4a07      	ldr	r2, [pc, #28]	; (80066c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80066b0:	4b04      	ldr	r3, [pc, #16]	; (80066c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80066b2:	681b      	ldr	r3, [r3, #0]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	58024400 	.word	0x58024400
 80066c0:	0800b478 	.word	0x0800b478
 80066c4:	24000004 	.word	0x24000004
 80066c8:	24000000 	.word	0x24000000

080066cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80066d0:	f7ff ffcc 	bl	800666c <HAL_RCC_GetHCLKFreq>
 80066d4:	4602      	mov	r2, r0
 80066d6:	4b06      	ldr	r3, [pc, #24]	; (80066f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066d8:	69db      	ldr	r3, [r3, #28]
 80066da:	091b      	lsrs	r3, r3, #4
 80066dc:	f003 0307 	and.w	r3, r3, #7
 80066e0:	4904      	ldr	r1, [pc, #16]	; (80066f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80066e2:	5ccb      	ldrb	r3, [r1, r3]
 80066e4:	f003 031f 	and.w	r3, r3, #31
 80066e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	58024400 	.word	0x58024400
 80066f4:	0800b478 	.word	0x0800b478

080066f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80066fc:	f7ff ffb6 	bl	800666c <HAL_RCC_GetHCLKFreq>
 8006700:	4602      	mov	r2, r0
 8006702:	4b06      	ldr	r3, [pc, #24]	; (800671c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006704:	69db      	ldr	r3, [r3, #28]
 8006706:	0a1b      	lsrs	r3, r3, #8
 8006708:	f003 0307 	and.w	r3, r3, #7
 800670c:	4904      	ldr	r1, [pc, #16]	; (8006720 <HAL_RCC_GetPCLK2Freq+0x28>)
 800670e:	5ccb      	ldrb	r3, [r1, r3]
 8006710:	f003 031f 	and.w	r3, r3, #31
 8006714:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006718:	4618      	mov	r0, r3
 800671a:	bd80      	pop	{r7, pc}
 800671c:	58024400 	.word	0x58024400
 8006720:	0800b478 	.word	0x0800b478

08006724 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006728:	b0ca      	sub	sp, #296	; 0x128
 800672a:	af00      	add	r7, sp, #0
 800672c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006730:	2300      	movs	r3, #0
 8006732:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006736:	2300      	movs	r3, #0
 8006738:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800673c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006744:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8006748:	2500      	movs	r5, #0
 800674a:	ea54 0305 	orrs.w	r3, r4, r5
 800674e:	d049      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006750:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006754:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006756:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800675a:	d02f      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800675c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006760:	d828      	bhi.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006762:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006766:	d01a      	beq.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006768:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800676c:	d822      	bhi.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006772:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006776:	d007      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006778:	e01c      	b.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800677a:	4bb8      	ldr	r3, [pc, #736]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800677c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677e:	4ab7      	ldr	r2, [pc, #732]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006784:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006786:	e01a      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006788:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800678c:	3308      	adds	r3, #8
 800678e:	2102      	movs	r1, #2
 8006790:	4618      	mov	r0, r3
 8006792:	f002 fb61 	bl	8008e58 <RCCEx_PLL2_Config>
 8006796:	4603      	mov	r3, r0
 8006798:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800679c:	e00f      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800679e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80067a2:	3328      	adds	r3, #40	; 0x28
 80067a4:	2102      	movs	r1, #2
 80067a6:	4618      	mov	r0, r3
 80067a8:	f002 fc08 	bl	8008fbc <RCCEx_PLL3_Config>
 80067ac:	4603      	mov	r3, r0
 80067ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80067b2:	e004      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80067ba:	e000      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80067bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d10a      	bne.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80067c6:	4ba5      	ldr	r3, [pc, #660]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067ca:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80067ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80067d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067d4:	4aa1      	ldr	r2, [pc, #644]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067d6:	430b      	orrs	r3, r1
 80067d8:	6513      	str	r3, [r2, #80]	; 0x50
 80067da:	e003      	b.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80067e0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80067e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80067e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ec:	f402 7880 	and.w	r8, r2, #256	; 0x100
 80067f0:	f04f 0900 	mov.w	r9, #0
 80067f4:	ea58 0309 	orrs.w	r3, r8, r9
 80067f8:	d047      	beq.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80067fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80067fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006800:	2b04      	cmp	r3, #4
 8006802:	d82a      	bhi.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006804:	a201      	add	r2, pc, #4	; (adr r2, 800680c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800680a:	bf00      	nop
 800680c:	08006821 	.word	0x08006821
 8006810:	0800682f 	.word	0x0800682f
 8006814:	08006845 	.word	0x08006845
 8006818:	08006863 	.word	0x08006863
 800681c:	08006863 	.word	0x08006863
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006820:	4b8e      	ldr	r3, [pc, #568]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006824:	4a8d      	ldr	r2, [pc, #564]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006826:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800682a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800682c:	e01a      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800682e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006832:	3308      	adds	r3, #8
 8006834:	2100      	movs	r1, #0
 8006836:	4618      	mov	r0, r3
 8006838:	f002 fb0e 	bl	8008e58 <RCCEx_PLL2_Config>
 800683c:	4603      	mov	r3, r0
 800683e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006842:	e00f      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006844:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006848:	3328      	adds	r3, #40	; 0x28
 800684a:	2100      	movs	r1, #0
 800684c:	4618      	mov	r0, r3
 800684e:	f002 fbb5 	bl	8008fbc <RCCEx_PLL3_Config>
 8006852:	4603      	mov	r3, r0
 8006854:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006858:	e004      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006860:	e000      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006862:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006864:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10a      	bne.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800686c:	4b7b      	ldr	r3, [pc, #492]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800686e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006870:	f023 0107 	bic.w	r1, r3, #7
 8006874:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800687a:	4a78      	ldr	r2, [pc, #480]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800687c:	430b      	orrs	r3, r1
 800687e:	6513      	str	r3, [r2, #80]	; 0x50
 8006880:	e003      	b.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006882:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006886:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800688a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800688e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006892:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8006896:	f04f 0b00 	mov.w	fp, #0
 800689a:	ea5a 030b 	orrs.w	r3, sl, fp
 800689e:	d04c      	beq.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80068a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80068a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068aa:	d030      	beq.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80068ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068b0:	d829      	bhi.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068b2:	2bc0      	cmp	r3, #192	; 0xc0
 80068b4:	d02d      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80068b6:	2bc0      	cmp	r3, #192	; 0xc0
 80068b8:	d825      	bhi.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068ba:	2b80      	cmp	r3, #128	; 0x80
 80068bc:	d018      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80068be:	2b80      	cmp	r3, #128	; 0x80
 80068c0:	d821      	bhi.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d002      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80068c6:	2b40      	cmp	r3, #64	; 0x40
 80068c8:	d007      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80068ca:	e01c      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068cc:	4b63      	ldr	r3, [pc, #396]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d0:	4a62      	ldr	r2, [pc, #392]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80068d8:	e01c      	b.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80068de:	3308      	adds	r3, #8
 80068e0:	2100      	movs	r1, #0
 80068e2:	4618      	mov	r0, r3
 80068e4:	f002 fab8 	bl	8008e58 <RCCEx_PLL2_Config>
 80068e8:	4603      	mov	r3, r0
 80068ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80068ee:	e011      	b.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80068f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80068f4:	3328      	adds	r3, #40	; 0x28
 80068f6:	2100      	movs	r1, #0
 80068f8:	4618      	mov	r0, r3
 80068fa:	f002 fb5f 	bl	8008fbc <RCCEx_PLL3_Config>
 80068fe:	4603      	mov	r3, r0
 8006900:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006904:	e006      	b.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800690c:	e002      	b.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800690e:	bf00      	nop
 8006910:	e000      	b.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006914:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006918:	2b00      	cmp	r3, #0
 800691a:	d10a      	bne.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800691c:	4b4f      	ldr	r3, [pc, #316]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800691e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006920:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8006924:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800692a:	4a4c      	ldr	r2, [pc, #304]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800692c:	430b      	orrs	r3, r1
 800692e:	6513      	str	r3, [r2, #80]	; 0x50
 8006930:	e003      	b.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006932:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006936:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800693a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800693e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006942:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8006946:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800694a:	2300      	movs	r3, #0
 800694c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006950:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8006954:	460b      	mov	r3, r1
 8006956:	4313      	orrs	r3, r2
 8006958:	d053      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800695a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800695e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006962:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006966:	d035      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006968:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800696c:	d82e      	bhi.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800696e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006972:	d031      	beq.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006974:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006978:	d828      	bhi.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800697a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800697e:	d01a      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006980:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006984:	d822      	bhi.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800698a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800698e:	d007      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006990:	e01c      	b.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006992:	4b32      	ldr	r3, [pc, #200]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006996:	4a31      	ldr	r2, [pc, #196]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006998:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800699c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800699e:	e01c      	b.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80069a4:	3308      	adds	r3, #8
 80069a6:	2100      	movs	r1, #0
 80069a8:	4618      	mov	r0, r3
 80069aa:	f002 fa55 	bl	8008e58 <RCCEx_PLL2_Config>
 80069ae:	4603      	mov	r3, r0
 80069b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80069b4:	e011      	b.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80069ba:	3328      	adds	r3, #40	; 0x28
 80069bc:	2100      	movs	r1, #0
 80069be:	4618      	mov	r0, r3
 80069c0:	f002 fafc 	bl	8008fbc <RCCEx_PLL3_Config>
 80069c4:	4603      	mov	r3, r0
 80069c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069ca:	e006      	b.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80069d2:	e002      	b.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80069d4:	bf00      	nop
 80069d6:	e000      	b.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80069d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069da:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10b      	bne.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80069e2:	4b1e      	ldr	r3, [pc, #120]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069e6:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 80069ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80069ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80069f2:	4a1a      	ldr	r2, [pc, #104]	; (8006a5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069f4:	430b      	orrs	r3, r1
 80069f6:	6593      	str	r3, [r2, #88]	; 0x58
 80069f8:	e003      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80069fe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8006a0e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006a12:	2300      	movs	r3, #0
 8006a14:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006a18:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	d056      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006a2a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006a2e:	d038      	beq.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006a30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006a34:	d831      	bhi.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a36:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006a3a:	d034      	beq.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006a3c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006a40:	d82b      	bhi.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a46:	d01d      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006a48:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a4c:	d825      	bhi.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d006      	beq.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006a52:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a56:	d00a      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006a58:	e01f      	b.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a5a:	bf00      	nop
 8006a5c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a60:	4ba2      	ldr	r3, [pc, #648]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a64:	4aa1      	ldr	r2, [pc, #644]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a6a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a6c:	e01c      	b.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a72:	3308      	adds	r3, #8
 8006a74:	2100      	movs	r1, #0
 8006a76:	4618      	mov	r0, r3
 8006a78:	f002 f9ee 	bl	8008e58 <RCCEx_PLL2_Config>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006a82:	e011      	b.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a88:	3328      	adds	r3, #40	; 0x28
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f002 fa95 	bl	8008fbc <RCCEx_PLL3_Config>
 8006a92:	4603      	mov	r3, r0
 8006a94:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a98:	e006      	b.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006aa0:	e002      	b.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006aa2:	bf00      	nop
 8006aa4:	e000      	b.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006aa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10b      	bne.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006ab0:	4b8e      	ldr	r3, [pc, #568]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ab4:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8006ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006abc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006ac0:	4a8a      	ldr	r2, [pc, #552]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ac2:	430b      	orrs	r3, r1
 8006ac4:	6593      	str	r3, [r2, #88]	; 0x58
 8006ac6:	e003      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006acc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad8:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8006adc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006ae6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8006aea:	460b      	mov	r3, r1
 8006aec:	4313      	orrs	r3, r2
 8006aee:	d03a      	beq.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006af6:	2b30      	cmp	r3, #48	; 0x30
 8006af8:	d01f      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006afa:	2b30      	cmp	r3, #48	; 0x30
 8006afc:	d819      	bhi.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006afe:	2b20      	cmp	r3, #32
 8006b00:	d00c      	beq.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006b02:	2b20      	cmp	r3, #32
 8006b04:	d815      	bhi.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d019      	beq.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006b0a:	2b10      	cmp	r3, #16
 8006b0c:	d111      	bne.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b0e:	4b77      	ldr	r3, [pc, #476]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b12:	4a76      	ldr	r2, [pc, #472]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b18:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006b1a:	e011      	b.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006b20:	3308      	adds	r3, #8
 8006b22:	2102      	movs	r1, #2
 8006b24:	4618      	mov	r0, r3
 8006b26:	f002 f997 	bl	8008e58 <RCCEx_PLL2_Config>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006b30:	e006      	b.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006b38:	e002      	b.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006b3a:	bf00      	nop
 8006b3c:	e000      	b.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006b3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b40:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10a      	bne.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006b48:	4b68      	ldr	r3, [pc, #416]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b4c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8006b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b56:	4a65      	ldr	r2, [pc, #404]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b58:	430b      	orrs	r3, r1
 8006b5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006b5c:	e003      	b.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006b62:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8006b72:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006b76:	2300      	movs	r3, #0
 8006b78:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006b7c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8006b80:	460b      	mov	r3, r1
 8006b82:	4313      	orrs	r3, r2
 8006b84:	d051      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006b8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b90:	d035      	beq.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006b92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b96:	d82e      	bhi.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006b98:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006b9c:	d031      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006b9e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ba2:	d828      	bhi.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006ba4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ba8:	d01a      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006baa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bae:	d822      	bhi.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d003      	beq.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006bb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bb8:	d007      	beq.n	8006bca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006bba:	e01c      	b.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bbc:	4b4b      	ldr	r3, [pc, #300]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc0:	4a4a      	ldr	r2, [pc, #296]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006bc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bc6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006bc8:	e01c      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006bce:	3308      	adds	r3, #8
 8006bd0:	2100      	movs	r1, #0
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f002 f940 	bl	8008e58 <RCCEx_PLL2_Config>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006bde:	e011      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006be4:	3328      	adds	r3, #40	; 0x28
 8006be6:	2100      	movs	r1, #0
 8006be8:	4618      	mov	r0, r3
 8006bea:	f002 f9e7 	bl	8008fbc <RCCEx_PLL3_Config>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006bf4:	e006      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006bfc:	e002      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006bfe:	bf00      	nop
 8006c00:	e000      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c04:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10a      	bne.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006c0c:	4b37      	ldr	r3, [pc, #220]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c10:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8006c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c1a:	4a34      	ldr	r2, [pc, #208]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c1c:	430b      	orrs	r3, r1
 8006c1e:	6513      	str	r3, [r2, #80]	; 0x50
 8006c20:	e003      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c22:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006c26:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c32:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8006c36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006c40:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8006c44:	460b      	mov	r3, r1
 8006c46:	4313      	orrs	r3, r2
 8006c48:	d056      	beq.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006c54:	d033      	beq.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006c56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006c5a:	d82c      	bhi.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c5c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006c60:	d02f      	beq.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006c62:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006c66:	d826      	bhi.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c68:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006c6c:	d02b      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006c6e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006c72:	d820      	bhi.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c78:	d012      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006c7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c7e:	d81a      	bhi.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d022      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006c84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c88:	d115      	bne.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c8e:	3308      	adds	r3, #8
 8006c90:	2101      	movs	r1, #1
 8006c92:	4618      	mov	r0, r3
 8006c94:	f002 f8e0 	bl	8008e58 <RCCEx_PLL2_Config>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006c9e:	e015      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ca4:	3328      	adds	r3, #40	; 0x28
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f002 f987 	bl	8008fbc <RCCEx_PLL3_Config>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006cb4:	e00a      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006cbc:	e006      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cbe:	bf00      	nop
 8006cc0:	e004      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cc2:	bf00      	nop
 8006cc4:	e002      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cc6:	bf00      	nop
 8006cc8:	e000      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ccc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d10d      	bne.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006cd4:	4b05      	ldr	r3, [pc, #20]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cd8:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8006cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ce0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ce2:	4a02      	ldr	r2, [pc, #8]	; (8006cec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ce4:	430b      	orrs	r3, r1
 8006ce6:	6513      	str	r3, [r2, #80]	; 0x50
 8006ce8:	e006      	b.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006cea:	bf00      	nop
 8006cec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006cf4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d00:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8006d04:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006d08:	2300      	movs	r3, #0
 8006d0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006d0e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8006d12:	460b      	mov	r3, r1
 8006d14:	4313      	orrs	r3, r2
 8006d16:	d055      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006d20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d24:	d033      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006d26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d2a:	d82c      	bhi.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d30:	d02f      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d36:	d826      	bhi.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006d3c:	d02b      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006d3e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006d42:	d820      	bhi.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d48:	d012      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006d4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d4e:	d81a      	bhi.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d022      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006d54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d58:	d115      	bne.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d5e:	3308      	adds	r3, #8
 8006d60:	2101      	movs	r1, #1
 8006d62:	4618      	mov	r0, r3
 8006d64:	f002 f878 	bl	8008e58 <RCCEx_PLL2_Config>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006d6e:	e015      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d74:	3328      	adds	r3, #40	; 0x28
 8006d76:	2101      	movs	r1, #1
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f002 f91f 	bl	8008fbc <RCCEx_PLL3_Config>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006d84:	e00a      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006d8c:	e006      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d8e:	bf00      	nop
 8006d90:	e004      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d92:	bf00      	nop
 8006d94:	e002      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d96:	bf00      	nop
 8006d98:	e000      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d9c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10b      	bne.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006da4:	4ba3      	ldr	r3, [pc, #652]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006da8:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8006dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006db0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006db4:	4a9f      	ldr	r2, [pc, #636]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006db6:	430b      	orrs	r3, r1
 8006db8:	6593      	str	r3, [r2, #88]	; 0x58
 8006dba:	e003      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006dc0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dcc:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8006dd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006dda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006dde:	460b      	mov	r3, r1
 8006de0:	4313      	orrs	r3, r2
 8006de2:	d037      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006dee:	d00e      	beq.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006df0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006df4:	d816      	bhi.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d018      	beq.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006dfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006dfe:	d111      	bne.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e00:	4b8c      	ldr	r3, [pc, #560]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e04:	4a8b      	ldr	r2, [pc, #556]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006e0c:	e00f      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e12:	3308      	adds	r3, #8
 8006e14:	2101      	movs	r1, #1
 8006e16:	4618      	mov	r0, r3
 8006e18:	f002 f81e 	bl	8008e58 <RCCEx_PLL2_Config>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006e22:	e004      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006e2a:	e000      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d10a      	bne.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006e36:	4b7f      	ldr	r3, [pc, #508]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e3a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8006e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e44:	4a7b      	ldr	r2, [pc, #492]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e46:	430b      	orrs	r3, r1
 8006e48:	6513      	str	r3, [r2, #80]	; 0x50
 8006e4a:	e003      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006e50:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8006e60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006e64:	2300      	movs	r3, #0
 8006e66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006e6a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8006e6e:	460b      	mov	r3, r1
 8006e70:	4313      	orrs	r3, r2
 8006e72:	d039      	beq.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e7a:	2b03      	cmp	r3, #3
 8006e7c:	d81c      	bhi.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006e7e:	a201      	add	r2, pc, #4	; (adr r2, 8006e84 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e84:	08006ec1 	.word	0x08006ec1
 8006e88:	08006e95 	.word	0x08006e95
 8006e8c:	08006ea3 	.word	0x08006ea3
 8006e90:	08006ec1 	.word	0x08006ec1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e94:	4b67      	ldr	r3, [pc, #412]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e98:	4a66      	ldr	r2, [pc, #408]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e9e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006ea0:	e00f      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ea6:	3308      	adds	r3, #8
 8006ea8:	2102      	movs	r1, #2
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f001 ffd4 	bl	8008e58 <RCCEx_PLL2_Config>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006eb6:	e004      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006ebe:	e000      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006ec0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ec2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10a      	bne.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006eca:	4b5a      	ldr	r3, [pc, #360]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ece:	f023 0103 	bic.w	r1, r3, #3
 8006ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ed8:	4a56      	ldr	r2, [pc, #344]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006eda:	430b      	orrs	r3, r1
 8006edc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ede:	e003      	b.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ee0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006ee4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef0:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8006ef4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ef8:	2300      	movs	r3, #0
 8006efa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006efe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8006f02:	460b      	mov	r3, r1
 8006f04:	4313      	orrs	r3, r2
 8006f06:	f000 809f 	beq.w	8007048 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f0a:	4b4b      	ldr	r3, [pc, #300]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a4a      	ldr	r2, [pc, #296]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f16:	f7fa fba1 	bl	800165c <HAL_GetTick>
 8006f1a:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f1e:	e00b      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f20:	f7fa fb9c 	bl	800165c <HAL_GetTick>
 8006f24:	4602      	mov	r2, r0
 8006f26:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	2b64      	cmp	r3, #100	; 0x64
 8006f2e:	d903      	bls.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006f30:	2303      	movs	r3, #3
 8006f32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006f36:	e005      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f38:	4b3f      	ldr	r3, [pc, #252]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d0ed      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006f44:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d179      	bne.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006f4c:	4b39      	ldr	r3, [pc, #228]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006f58:	4053      	eors	r3, r2
 8006f5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d015      	beq.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f62:	4b34      	ldr	r3, [pc, #208]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f6a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f6e:	4b31      	ldr	r3, [pc, #196]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f72:	4a30      	ldr	r2, [pc, #192]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f78:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f7a:	4b2e      	ldr	r3, [pc, #184]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f7e:	4a2d      	ldr	r2, [pc, #180]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f84:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006f86:	4a2b      	ldr	r2, [pc, #172]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f88:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f8c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006f96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f9a:	d118      	bne.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f9c:	f7fa fb5e 	bl	800165c <HAL_GetTick>
 8006fa0:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006fa4:	e00d      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fa6:	f7fa fb59 	bl	800165c <HAL_GetTick>
 8006faa:	4602      	mov	r2, r0
 8006fac:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006fb0:	1ad2      	subs	r2, r2, r3
 8006fb2:	f241 3388 	movw	r3, #5000	; 0x1388
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d903      	bls.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8006fc0:	e005      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006fc2:	4b1c      	ldr	r3, [pc, #112]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fc6:	f003 0302 	and.w	r3, r3, #2
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d0eb      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006fce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d129      	bne.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006fda:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006fde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fe2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fe6:	d10e      	bne.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006fe8:	4b12      	ldr	r3, [pc, #72]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8006ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ff4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006ff8:	091a      	lsrs	r2, r3, #4
 8006ffa:	4b10      	ldr	r3, [pc, #64]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	4a0d      	ldr	r2, [pc, #52]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007000:	430b      	orrs	r3, r1
 8007002:	6113      	str	r3, [r2, #16]
 8007004:	e005      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007006:	4b0b      	ldr	r3, [pc, #44]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	4a0a      	ldr	r2, [pc, #40]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800700c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007010:	6113      	str	r3, [r2, #16]
 8007012:	4b08      	ldr	r3, [pc, #32]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007014:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8007016:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800701a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800701e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007022:	4a04      	ldr	r2, [pc, #16]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007024:	430b      	orrs	r3, r1
 8007026:	6713      	str	r3, [r2, #112]	; 0x70
 8007028:	e00e      	b.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800702a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800702e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8007032:	e009      	b.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007034:	58024400 	.word	0x58024400
 8007038:	58024800 	.word	0x58024800
 800703c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007040:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007044:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007048:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800704c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007050:	f002 0301 	and.w	r3, r2, #1
 8007054:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007058:	2300      	movs	r3, #0
 800705a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800705e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007062:	460b      	mov	r3, r1
 8007064:	4313      	orrs	r3, r2
 8007066:	f000 8089 	beq.w	800717c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800706a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800706e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007070:	2b28      	cmp	r3, #40	; 0x28
 8007072:	d86b      	bhi.n	800714c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007074:	a201      	add	r2, pc, #4	; (adr r2, 800707c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800707a:	bf00      	nop
 800707c:	08007155 	.word	0x08007155
 8007080:	0800714d 	.word	0x0800714d
 8007084:	0800714d 	.word	0x0800714d
 8007088:	0800714d 	.word	0x0800714d
 800708c:	0800714d 	.word	0x0800714d
 8007090:	0800714d 	.word	0x0800714d
 8007094:	0800714d 	.word	0x0800714d
 8007098:	0800714d 	.word	0x0800714d
 800709c:	08007121 	.word	0x08007121
 80070a0:	0800714d 	.word	0x0800714d
 80070a4:	0800714d 	.word	0x0800714d
 80070a8:	0800714d 	.word	0x0800714d
 80070ac:	0800714d 	.word	0x0800714d
 80070b0:	0800714d 	.word	0x0800714d
 80070b4:	0800714d 	.word	0x0800714d
 80070b8:	0800714d 	.word	0x0800714d
 80070bc:	08007137 	.word	0x08007137
 80070c0:	0800714d 	.word	0x0800714d
 80070c4:	0800714d 	.word	0x0800714d
 80070c8:	0800714d 	.word	0x0800714d
 80070cc:	0800714d 	.word	0x0800714d
 80070d0:	0800714d 	.word	0x0800714d
 80070d4:	0800714d 	.word	0x0800714d
 80070d8:	0800714d 	.word	0x0800714d
 80070dc:	08007155 	.word	0x08007155
 80070e0:	0800714d 	.word	0x0800714d
 80070e4:	0800714d 	.word	0x0800714d
 80070e8:	0800714d 	.word	0x0800714d
 80070ec:	0800714d 	.word	0x0800714d
 80070f0:	0800714d 	.word	0x0800714d
 80070f4:	0800714d 	.word	0x0800714d
 80070f8:	0800714d 	.word	0x0800714d
 80070fc:	08007155 	.word	0x08007155
 8007100:	0800714d 	.word	0x0800714d
 8007104:	0800714d 	.word	0x0800714d
 8007108:	0800714d 	.word	0x0800714d
 800710c:	0800714d 	.word	0x0800714d
 8007110:	0800714d 	.word	0x0800714d
 8007114:	0800714d 	.word	0x0800714d
 8007118:	0800714d 	.word	0x0800714d
 800711c:	08007155 	.word	0x08007155
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007120:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007124:	3308      	adds	r3, #8
 8007126:	2101      	movs	r1, #1
 8007128:	4618      	mov	r0, r3
 800712a:	f001 fe95 	bl	8008e58 <RCCEx_PLL2_Config>
 800712e:	4603      	mov	r3, r0
 8007130:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007134:	e00f      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007136:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800713a:	3328      	adds	r3, #40	; 0x28
 800713c:	2101      	movs	r1, #1
 800713e:	4618      	mov	r0, r3
 8007140:	f001 ff3c 	bl	8008fbc <RCCEx_PLL3_Config>
 8007144:	4603      	mov	r3, r0
 8007146:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800714a:	e004      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007152:	e000      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007154:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007156:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800715a:	2b00      	cmp	r3, #0
 800715c:	d10a      	bne.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800715e:	4bbf      	ldr	r3, [pc, #764]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007160:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007162:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8007166:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800716a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800716c:	4abb      	ldr	r2, [pc, #748]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800716e:	430b      	orrs	r3, r1
 8007170:	6553      	str	r3, [r2, #84]	; 0x54
 8007172:	e003      	b.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007174:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007178:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800717c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007184:	f002 0302 	and.w	r3, r2, #2
 8007188:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800718c:	2300      	movs	r3, #0
 800718e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007192:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8007196:	460b      	mov	r3, r1
 8007198:	4313      	orrs	r3, r2
 800719a:	d041      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800719c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80071a2:	2b05      	cmp	r3, #5
 80071a4:	d824      	bhi.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80071a6:	a201      	add	r2, pc, #4	; (adr r2, 80071ac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80071a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ac:	080071f9 	.word	0x080071f9
 80071b0:	080071c5 	.word	0x080071c5
 80071b4:	080071db 	.word	0x080071db
 80071b8:	080071f9 	.word	0x080071f9
 80071bc:	080071f9 	.word	0x080071f9
 80071c0:	080071f9 	.word	0x080071f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071c8:	3308      	adds	r3, #8
 80071ca:	2101      	movs	r1, #1
 80071cc:	4618      	mov	r0, r3
 80071ce:	f001 fe43 	bl	8008e58 <RCCEx_PLL2_Config>
 80071d2:	4603      	mov	r3, r0
 80071d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80071d8:	e00f      	b.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071de:	3328      	adds	r3, #40	; 0x28
 80071e0:	2101      	movs	r1, #1
 80071e2:	4618      	mov	r0, r3
 80071e4:	f001 feea 	bl	8008fbc <RCCEx_PLL3_Config>
 80071e8:	4603      	mov	r3, r0
 80071ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80071ee:	e004      	b.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071f0:	2301      	movs	r3, #1
 80071f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80071f6:	e000      	b.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80071f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d10a      	bne.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007202:	4b96      	ldr	r3, [pc, #600]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007206:	f023 0107 	bic.w	r1, r3, #7
 800720a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800720e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007210:	4a92      	ldr	r2, [pc, #584]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007212:	430b      	orrs	r3, r1
 8007214:	6553      	str	r3, [r2, #84]	; 0x54
 8007216:	e003      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007218:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800721c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007220:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007228:	f002 0304 	and.w	r3, r2, #4
 800722c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007230:	2300      	movs	r3, #0
 8007232:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007236:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800723a:	460b      	mov	r3, r1
 800723c:	4313      	orrs	r3, r2
 800723e:	d044      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007240:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007244:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007248:	2b05      	cmp	r3, #5
 800724a:	d825      	bhi.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800724c:	a201      	add	r2, pc, #4	; (adr r2, 8007254 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800724e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007252:	bf00      	nop
 8007254:	080072a1 	.word	0x080072a1
 8007258:	0800726d 	.word	0x0800726d
 800725c:	08007283 	.word	0x08007283
 8007260:	080072a1 	.word	0x080072a1
 8007264:	080072a1 	.word	0x080072a1
 8007268:	080072a1 	.word	0x080072a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800726c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007270:	3308      	adds	r3, #8
 8007272:	2101      	movs	r1, #1
 8007274:	4618      	mov	r0, r3
 8007276:	f001 fdef 	bl	8008e58 <RCCEx_PLL2_Config>
 800727a:	4603      	mov	r3, r0
 800727c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007280:	e00f      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007282:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007286:	3328      	adds	r3, #40	; 0x28
 8007288:	2101      	movs	r1, #1
 800728a:	4618      	mov	r0, r3
 800728c:	f001 fe96 	bl	8008fbc <RCCEx_PLL3_Config>
 8007290:	4603      	mov	r3, r0
 8007292:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007296:	e004      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800729e:	e000      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80072a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10b      	bne.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80072aa:	4b6c      	ldr	r3, [pc, #432]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ae:	f023 0107 	bic.w	r1, r3, #7
 80072b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072ba:	4a68      	ldr	r2, [pc, #416]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072bc:	430b      	orrs	r3, r1
 80072be:	6593      	str	r3, [r2, #88]	; 0x58
 80072c0:	e003      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80072c6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80072ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d2:	f002 0320 	and.w	r3, r2, #32
 80072d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80072da:	2300      	movs	r3, #0
 80072dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80072e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80072e4:	460b      	mov	r3, r1
 80072e6:	4313      	orrs	r3, r2
 80072e8:	d055      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80072ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072f6:	d033      	beq.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80072f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072fc:	d82c      	bhi.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80072fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007302:	d02f      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007308:	d826      	bhi.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800730a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800730e:	d02b      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007310:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007314:	d820      	bhi.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007316:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800731a:	d012      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800731c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007320:	d81a      	bhi.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007322:	2b00      	cmp	r3, #0
 8007324:	d022      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007326:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800732a:	d115      	bne.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800732c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007330:	3308      	adds	r3, #8
 8007332:	2100      	movs	r1, #0
 8007334:	4618      	mov	r0, r3
 8007336:	f001 fd8f 	bl	8008e58 <RCCEx_PLL2_Config>
 800733a:	4603      	mov	r3, r0
 800733c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007340:	e015      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007342:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007346:	3328      	adds	r3, #40	; 0x28
 8007348:	2102      	movs	r1, #2
 800734a:	4618      	mov	r0, r3
 800734c:	f001 fe36 	bl	8008fbc <RCCEx_PLL3_Config>
 8007350:	4603      	mov	r3, r0
 8007352:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007356:	e00a      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800735e:	e006      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007360:	bf00      	nop
 8007362:	e004      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007364:	bf00      	nop
 8007366:	e002      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007368:	bf00      	nop
 800736a:	e000      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800736c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800736e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10b      	bne.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007376:	4b39      	ldr	r3, [pc, #228]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800737a:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800737e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007386:	4a35      	ldr	r2, [pc, #212]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007388:	430b      	orrs	r3, r1
 800738a:	6553      	str	r3, [r2, #84]	; 0x54
 800738c:	e003      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800738e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007392:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007396:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800739a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739e:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80073a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80073a6:	2300      	movs	r3, #0
 80073a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80073ac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4313      	orrs	r3, r2
 80073b4:	d058      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80073b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80073be:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80073c2:	d033      	beq.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80073c4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80073c8:	d82c      	bhi.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073ce:	d02f      	beq.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80073d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073d4:	d826      	bhi.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073d6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80073da:	d02b      	beq.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80073dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80073e0:	d820      	bhi.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073e6:	d012      	beq.n	800740e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80073e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073ec:	d81a      	bhi.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d022      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80073f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073f6:	d115      	bne.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073fc:	3308      	adds	r3, #8
 80073fe:	2100      	movs	r1, #0
 8007400:	4618      	mov	r0, r3
 8007402:	f001 fd29 	bl	8008e58 <RCCEx_PLL2_Config>
 8007406:	4603      	mov	r3, r0
 8007408:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800740c:	e015      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800740e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007412:	3328      	adds	r3, #40	; 0x28
 8007414:	2102      	movs	r1, #2
 8007416:	4618      	mov	r0, r3
 8007418:	f001 fdd0 	bl	8008fbc <RCCEx_PLL3_Config>
 800741c:	4603      	mov	r3, r0
 800741e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007422:	e00a      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800742a:	e006      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800742c:	bf00      	nop
 800742e:	e004      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007430:	bf00      	nop
 8007432:	e002      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007434:	bf00      	nop
 8007436:	e000      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007438:	bf00      	nop
    }

    if (ret == HAL_OK)
 800743a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10e      	bne.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007442:	4b06      	ldr	r3, [pc, #24]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007446:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800744a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800744e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007452:	4a02      	ldr	r2, [pc, #8]	; (800745c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007454:	430b      	orrs	r3, r1
 8007456:	6593      	str	r3, [r2, #88]	; 0x58
 8007458:	e006      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800745a:	bf00      	nop
 800745c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007460:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007464:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007468:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800746c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007470:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8007474:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007478:	2300      	movs	r3, #0
 800747a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800747e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8007482:	460b      	mov	r3, r1
 8007484:	4313      	orrs	r3, r2
 8007486:	d055      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007488:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800748c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007490:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007494:	d033      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007496:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800749a:	d82c      	bhi.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800749c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074a0:	d02f      	beq.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80074a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074a6:	d826      	bhi.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074a8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80074ac:	d02b      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80074ae:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80074b2:	d820      	bhi.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074b8:	d012      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80074ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074be:	d81a      	bhi.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d022      	beq.n	800750a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80074c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074c8:	d115      	bne.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074ce:	3308      	adds	r3, #8
 80074d0:	2100      	movs	r1, #0
 80074d2:	4618      	mov	r0, r3
 80074d4:	f001 fcc0 	bl	8008e58 <RCCEx_PLL2_Config>
 80074d8:	4603      	mov	r3, r0
 80074da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80074de:	e015      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80074e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074e4:	3328      	adds	r3, #40	; 0x28
 80074e6:	2102      	movs	r1, #2
 80074e8:	4618      	mov	r0, r3
 80074ea:	f001 fd67 	bl	8008fbc <RCCEx_PLL3_Config>
 80074ee:	4603      	mov	r3, r0
 80074f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80074f4:	e00a      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80074fc:	e006      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80074fe:	bf00      	nop
 8007500:	e004      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007502:	bf00      	nop
 8007504:	e002      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007506:	bf00      	nop
 8007508:	e000      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800750a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800750c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10b      	bne.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007514:	4ba1      	ldr	r3, [pc, #644]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007518:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800751c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007520:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007524:	4a9d      	ldr	r2, [pc, #628]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007526:	430b      	orrs	r3, r1
 8007528:	6593      	str	r3, [r2, #88]	; 0x58
 800752a:	e003      	b.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800752c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007530:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007534:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	f002 0308 	and.w	r3, r2, #8
 8007540:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007544:	2300      	movs	r3, #0
 8007546:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800754a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800754e:	460b      	mov	r3, r1
 8007550:	4313      	orrs	r3, r2
 8007552:	d01e      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007554:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007558:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800755c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007560:	d10c      	bne.n	800757c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007562:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007566:	3328      	adds	r3, #40	; 0x28
 8007568:	2102      	movs	r1, #2
 800756a:	4618      	mov	r0, r3
 800756c:	f001 fd26 	bl	8008fbc <RCCEx_PLL3_Config>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d002      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800757c:	4b87      	ldr	r3, [pc, #540]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800757e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007580:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007584:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007588:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800758c:	4a83      	ldr	r2, [pc, #524]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800758e:	430b      	orrs	r3, r1
 8007590:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007592:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759a:	f002 0310 	and.w	r3, r2, #16
 800759e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80075a2:	2300      	movs	r3, #0
 80075a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80075a8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80075ac:	460b      	mov	r3, r1
 80075ae:	4313      	orrs	r3, r2
 80075b0:	d01e      	beq.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80075b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80075b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80075ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075be:	d10c      	bne.n	80075da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80075c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80075c4:	3328      	adds	r3, #40	; 0x28
 80075c6:	2102      	movs	r1, #2
 80075c8:	4618      	mov	r0, r3
 80075ca:	f001 fcf7 	bl	8008fbc <RCCEx_PLL3_Config>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d002      	beq.n	80075da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80075da:	4b70      	ldr	r3, [pc, #448]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80075e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80075e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80075ea:	4a6c      	ldr	r2, [pc, #432]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075ec:	430b      	orrs	r3, r1
 80075ee:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80075f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80075f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f8:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 80075fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007600:	2300      	movs	r3, #0
 8007602:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007606:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800760a:	460b      	mov	r3, r1
 800760c:	4313      	orrs	r3, r2
 800760e:	d03e      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007610:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007614:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007618:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800761c:	d022      	beq.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800761e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007622:	d81b      	bhi.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007624:	2b00      	cmp	r3, #0
 8007626:	d003      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007628:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800762c:	d00b      	beq.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800762e:	e015      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007630:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007634:	3308      	adds	r3, #8
 8007636:	2100      	movs	r1, #0
 8007638:	4618      	mov	r0, r3
 800763a:	f001 fc0d 	bl	8008e58 <RCCEx_PLL2_Config>
 800763e:	4603      	mov	r3, r0
 8007640:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007644:	e00f      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007646:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800764a:	3328      	adds	r3, #40	; 0x28
 800764c:	2102      	movs	r1, #2
 800764e:	4618      	mov	r0, r3
 8007650:	f001 fcb4 	bl	8008fbc <RCCEx_PLL3_Config>
 8007654:	4603      	mov	r3, r0
 8007656:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800765a:	e004      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007662:	e000      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007664:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007666:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800766a:	2b00      	cmp	r3, #0
 800766c:	d10b      	bne.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800766e:	4b4b      	ldr	r3, [pc, #300]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007672:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8007676:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800767a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800767e:	4a47      	ldr	r2, [pc, #284]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007680:	430b      	orrs	r3, r1
 8007682:	6593      	str	r3, [r2, #88]	; 0x58
 8007684:	e003      	b.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007686:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800768a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800768e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007696:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800769a:	67bb      	str	r3, [r7, #120]	; 0x78
 800769c:	2300      	movs	r3, #0
 800769e:	67fb      	str	r3, [r7, #124]	; 0x7c
 80076a0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80076a4:	460b      	mov	r3, r1
 80076a6:	4313      	orrs	r3, r2
 80076a8:	d03b      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80076aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80076ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80076b6:	d01f      	beq.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80076b8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80076bc:	d818      	bhi.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80076be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076c2:	d003      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80076c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80076c8:	d007      	beq.n	80076da <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80076ca:	e011      	b.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076cc:	4b33      	ldr	r3, [pc, #204]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d0:	4a32      	ldr	r2, [pc, #200]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80076d8:	e00f      	b.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80076de:	3328      	adds	r3, #40	; 0x28
 80076e0:	2101      	movs	r1, #1
 80076e2:	4618      	mov	r0, r3
 80076e4:	f001 fc6a 	bl	8008fbc <RCCEx_PLL3_Config>
 80076e8:	4603      	mov	r3, r0
 80076ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80076ee:	e004      	b.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076f0:	2301      	movs	r3, #1
 80076f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80076f6:	e000      	b.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80076f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d10b      	bne.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007702:	4b26      	ldr	r3, [pc, #152]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007706:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800770a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800770e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007712:	4a22      	ldr	r2, [pc, #136]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007714:	430b      	orrs	r3, r1
 8007716:	6553      	str	r3, [r2, #84]	; 0x54
 8007718:	e003      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800771a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800771e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007722:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800772a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800772e:	673b      	str	r3, [r7, #112]	; 0x70
 8007730:	2300      	movs	r3, #0
 8007732:	677b      	str	r3, [r7, #116]	; 0x74
 8007734:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8007738:	460b      	mov	r3, r1
 800773a:	4313      	orrs	r3, r2
 800773c:	d034      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800773e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007742:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007744:	2b00      	cmp	r3, #0
 8007746:	d003      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800774c:	d007      	beq.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800774e:	e011      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007750:	4b12      	ldr	r3, [pc, #72]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007754:	4a11      	ldr	r2, [pc, #68]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007756:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800775a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800775c:	e00e      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007762:	3308      	adds	r3, #8
 8007764:	2102      	movs	r1, #2
 8007766:	4618      	mov	r0, r3
 8007768:	f001 fb76 	bl	8008e58 <RCCEx_PLL2_Config>
 800776c:	4603      	mov	r3, r0
 800776e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007772:	e003      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800777a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800777c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007780:	2b00      	cmp	r3, #0
 8007782:	d10d      	bne.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007784:	4b05      	ldr	r3, [pc, #20]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007788:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800778c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007792:	4a02      	ldr	r2, [pc, #8]	; (800779c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007794:	430b      	orrs	r3, r1
 8007796:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007798:	e006      	b.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800779a:	bf00      	nop
 800779c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80077a4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80077a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b0:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 80077b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80077b6:	2300      	movs	r3, #0
 80077b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80077ba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80077be:	460b      	mov	r3, r1
 80077c0:	4313      	orrs	r3, r2
 80077c2:	d00c      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80077c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077c8:	3328      	adds	r3, #40	; 0x28
 80077ca:	2102      	movs	r1, #2
 80077cc:	4618      	mov	r0, r3
 80077ce:	f001 fbf5 	bl	8008fbc <RCCEx_PLL3_Config>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d002      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80077d8:	2301      	movs	r3, #1
 80077da:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80077de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e6:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80077ea:	663b      	str	r3, [r7, #96]	; 0x60
 80077ec:	2300      	movs	r3, #0
 80077ee:	667b      	str	r3, [r7, #100]	; 0x64
 80077f0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80077f4:	460b      	mov	r3, r1
 80077f6:	4313      	orrs	r3, r2
 80077f8:	d038      	beq.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80077fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007802:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007806:	d018      	beq.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007808:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800780c:	d811      	bhi.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800780e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007812:	d014      	beq.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007818:	d80b      	bhi.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800781a:	2b00      	cmp	r3, #0
 800781c:	d011      	beq.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800781e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007822:	d106      	bne.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007824:	4bc3      	ldr	r3, [pc, #780]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007828:	4ac2      	ldr	r2, [pc, #776]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800782a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800782e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007830:	e008      	b.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007838:	e004      	b.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800783a:	bf00      	nop
 800783c:	e002      	b.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800783e:	bf00      	nop
 8007840:	e000      	b.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007842:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007844:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007848:	2b00      	cmp	r3, #0
 800784a:	d10b      	bne.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800784c:	4bb9      	ldr	r3, [pc, #740]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800784e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007850:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007854:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007858:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800785c:	4ab5      	ldr	r2, [pc, #724]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800785e:	430b      	orrs	r3, r1
 8007860:	6553      	str	r3, [r2, #84]	; 0x54
 8007862:	e003      	b.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007864:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007868:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800786c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007874:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8007878:	65bb      	str	r3, [r7, #88]	; 0x58
 800787a:	2300      	movs	r3, #0
 800787c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800787e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8007882:	460b      	mov	r3, r1
 8007884:	4313      	orrs	r3, r2
 8007886:	d009      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007888:	4baa      	ldr	r3, [pc, #680]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800788a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800788c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007890:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007894:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007896:	4aa7      	ldr	r2, [pc, #668]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007898:	430b      	orrs	r3, r1
 800789a:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800789c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a4:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 80078a8:	653b      	str	r3, [r7, #80]	; 0x50
 80078aa:	2300      	movs	r3, #0
 80078ac:	657b      	str	r3, [r7, #84]	; 0x54
 80078ae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80078b2:	460b      	mov	r3, r1
 80078b4:	4313      	orrs	r3, r2
 80078b6:	d00a      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80078b8:	4b9e      	ldr	r3, [pc, #632]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80078c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80078c8:	4a9a      	ldr	r2, [pc, #616]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078ca:	430b      	orrs	r3, r1
 80078cc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80078ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80078da:	64bb      	str	r3, [r7, #72]	; 0x48
 80078dc:	2300      	movs	r3, #0
 80078de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078e0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80078e4:	460b      	mov	r3, r1
 80078e6:	4313      	orrs	r3, r2
 80078e8:	d009      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80078ea:	4b92      	ldr	r3, [pc, #584]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078ee:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 80078f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078f8:	4a8e      	ldr	r2, [pc, #568]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078fa:	430b      	orrs	r3, r1
 80078fc:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80078fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007906:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800790a:	643b      	str	r3, [r7, #64]	; 0x40
 800790c:	2300      	movs	r3, #0
 800790e:	647b      	str	r3, [r7, #68]	; 0x44
 8007910:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8007914:	460b      	mov	r3, r1
 8007916:	4313      	orrs	r3, r2
 8007918:	d00e      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800791a:	4b86      	ldr	r3, [pc, #536]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	4a85      	ldr	r2, [pc, #532]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007920:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007924:	6113      	str	r3, [r2, #16]
 8007926:	4b83      	ldr	r3, [pc, #524]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007928:	6919      	ldr	r1, [r3, #16]
 800792a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800792e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8007932:	4a80      	ldr	r2, [pc, #512]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007934:	430b      	orrs	r3, r1
 8007936:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007938:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800793c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007940:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8007944:	63bb      	str	r3, [r7, #56]	; 0x38
 8007946:	2300      	movs	r3, #0
 8007948:	63fb      	str	r3, [r7, #60]	; 0x3c
 800794a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800794e:	460b      	mov	r3, r1
 8007950:	4313      	orrs	r3, r2
 8007952:	d009      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007954:	4b77      	ldr	r3, [pc, #476]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007958:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800795c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007962:	4a74      	ldr	r2, [pc, #464]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007964:	430b      	orrs	r3, r1
 8007966:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007968:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800796c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007970:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8007974:	633b      	str	r3, [r7, #48]	; 0x30
 8007976:	2300      	movs	r3, #0
 8007978:	637b      	str	r3, [r7, #52]	; 0x34
 800797a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800797e:	460b      	mov	r3, r1
 8007980:	4313      	orrs	r3, r2
 8007982:	d00a      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007984:	4b6b      	ldr	r3, [pc, #428]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007988:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800798c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007990:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007994:	4a67      	ldr	r2, [pc, #412]	; (8007b34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007996:	430b      	orrs	r3, r1
 8007998:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800799a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800799e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a2:	2100      	movs	r1, #0
 80079a4:	62b9      	str	r1, [r7, #40]	; 0x28
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079ac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80079b0:	460b      	mov	r3, r1
 80079b2:	4313      	orrs	r3, r2
 80079b4:	d011      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079ba:	3308      	adds	r3, #8
 80079bc:	2100      	movs	r1, #0
 80079be:	4618      	mov	r0, r3
 80079c0:	f001 fa4a 	bl	8008e58 <RCCEx_PLL2_Config>
 80079c4:	4603      	mov	r3, r0
 80079c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80079ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d003      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80079d6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80079da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e2:	2100      	movs	r1, #0
 80079e4:	6239      	str	r1, [r7, #32]
 80079e6:	f003 0302 	and.w	r3, r3, #2
 80079ea:	627b      	str	r3, [r7, #36]	; 0x24
 80079ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80079f0:	460b      	mov	r3, r1
 80079f2:	4313      	orrs	r3, r2
 80079f4:	d011      	beq.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80079f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079fa:	3308      	adds	r3, #8
 80079fc:	2101      	movs	r1, #1
 80079fe:	4618      	mov	r0, r3
 8007a00:	f001 fa2a 	bl	8008e58 <RCCEx_PLL2_Config>
 8007a04:	4603      	mov	r3, r0
 8007a06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d003      	beq.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a12:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a16:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a22:	2100      	movs	r1, #0
 8007a24:	61b9      	str	r1, [r7, #24]
 8007a26:	f003 0304 	and.w	r3, r3, #4
 8007a2a:	61fb      	str	r3, [r7, #28]
 8007a2c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007a30:	460b      	mov	r3, r1
 8007a32:	4313      	orrs	r3, r2
 8007a34:	d011      	beq.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a3a:	3308      	adds	r3, #8
 8007a3c:	2102      	movs	r1, #2
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f001 fa0a 	bl	8008e58 <RCCEx_PLL2_Config>
 8007a44:	4603      	mov	r3, r0
 8007a46:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d003      	beq.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a52:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a56:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a62:	2100      	movs	r1, #0
 8007a64:	6139      	str	r1, [r7, #16]
 8007a66:	f003 0308 	and.w	r3, r3, #8
 8007a6a:	617b      	str	r3, [r7, #20]
 8007a6c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007a70:	460b      	mov	r3, r1
 8007a72:	4313      	orrs	r3, r2
 8007a74:	d011      	beq.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a7a:	3328      	adds	r3, #40	; 0x28
 8007a7c:	2100      	movs	r1, #0
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f001 fa9c 	bl	8008fbc <RCCEx_PLL3_Config>
 8007a84:	4603      	mov	r3, r0
 8007a86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8007a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d003      	beq.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a92:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a96:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa2:	2100      	movs	r1, #0
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	f003 0310 	and.w	r3, r3, #16
 8007aaa:	60fb      	str	r3, [r7, #12]
 8007aac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	d011      	beq.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007aba:	3328      	adds	r3, #40	; 0x28
 8007abc:	2101      	movs	r1, #1
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f001 fa7c 	bl	8008fbc <RCCEx_PLL3_Config>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007aca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d003      	beq.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ad2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007ad6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	6039      	str	r1, [r7, #0]
 8007ae6:	f003 0320 	and.w	r3, r3, #32
 8007aea:	607b      	str	r3, [r7, #4]
 8007aec:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007af0:	460b      	mov	r3, r1
 8007af2:	4313      	orrs	r3, r2
 8007af4:	d011      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007afa:	3328      	adds	r3, #40	; 0x28
 8007afc:	2102      	movs	r1, #2
 8007afe:	4618      	mov	r0, r3
 8007b00:	f001 fa5c 	bl	8008fbc <RCCEx_PLL3_Config>
 8007b04:	4603      	mov	r3, r0
 8007b06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d003      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b12:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007b16:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8007b1a:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d101      	bne.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007b22:	2300      	movs	r3, #0
 8007b24:	e000      	b.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b34:	58024400 	.word	0x58024400

08007b38 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b090      	sub	sp, #64	; 0x40
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007b42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b46:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8007b4a:	430b      	orrs	r3, r1
 8007b4c:	f040 8094 	bne.w	8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007b50:	4b9e      	ldr	r3, [pc, #632]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b54:	f003 0307 	and.w	r3, r3, #7
 8007b58:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5c:	2b04      	cmp	r3, #4
 8007b5e:	f200 8087 	bhi.w	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007b62:	a201      	add	r2, pc, #4	; (adr r2, 8007b68 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b68:	08007b7d 	.word	0x08007b7d
 8007b6c:	08007ba5 	.word	0x08007ba5
 8007b70:	08007bcd 	.word	0x08007bcd
 8007b74:	08007c69 	.word	0x08007c69
 8007b78:	08007bf5 	.word	0x08007bf5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007b7c:	4b93      	ldr	r3, [pc, #588]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b88:	d108      	bne.n	8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f001 f810 	bl	8008bb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b96:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b98:	f000 bd45 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ba0:	f000 bd41 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ba4:	4b89      	ldr	r3, [pc, #548]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007bb0:	d108      	bne.n	8007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bb2:	f107 0318 	add.w	r3, r7, #24
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f000 fd54 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bc0:	f000 bd31 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007bc8:	f000 bd2d 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007bcc:	4b7f      	ldr	r3, [pc, #508]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007bd8:	d108      	bne.n	8007bec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bda:	f107 030c 	add.w	r3, r7, #12
 8007bde:	4618      	mov	r0, r3
 8007be0:	f000 fe94 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007be8:	f000 bd1d 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bec:	2300      	movs	r3, #0
 8007bee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007bf0:	f000 bd19 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007bf4:	4b75      	ldr	r3, [pc, #468]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bf8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007bfc:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007bfe:	4b73      	ldr	r3, [pc, #460]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0304 	and.w	r3, r3, #4
 8007c06:	2b04      	cmp	r3, #4
 8007c08:	d10c      	bne.n	8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d109      	bne.n	8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c10:	4b6e      	ldr	r3, [pc, #440]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	08db      	lsrs	r3, r3, #3
 8007c16:	f003 0303 	and.w	r3, r3, #3
 8007c1a:	4a6d      	ldr	r2, [pc, #436]	; (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c22:	e01f      	b.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007c24:	4b69      	ldr	r3, [pc, #420]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c30:	d106      	bne.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007c38:	d102      	bne.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007c3a:	4b66      	ldr	r3, [pc, #408]	; (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c3e:	e011      	b.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007c40:	4b62      	ldr	r3, [pc, #392]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007c4c:	d106      	bne.n	8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c54:	d102      	bne.n	8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007c56:	4b60      	ldr	r3, [pc, #384]	; (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007c58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c5a:	e003      	b.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8007c60:	f000 bce1 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007c64:	f000 bcdf 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007c68:	4b5c      	ldr	r3, [pc, #368]	; (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c6c:	f000 bcdb 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007c70:	2300      	movs	r3, #0
 8007c72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c74:	f000 bcd7 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c7c:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8007c80:	430b      	orrs	r3, r1
 8007c82:	f040 80ad 	bne.w	8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8007c86:	4b51      	ldr	r3, [pc, #324]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c8a:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8007c8e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8007c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c96:	d056      	beq.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8007c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c9e:	f200 8090 	bhi.w	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ca4:	2bc0      	cmp	r3, #192	; 0xc0
 8007ca6:	f000 8088 	beq.w	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8007caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cac:	2bc0      	cmp	r3, #192	; 0xc0
 8007cae:	f200 8088 	bhi.w	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb4:	2b80      	cmp	r3, #128	; 0x80
 8007cb6:	d032      	beq.n	8007d1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cba:	2b80      	cmp	r3, #128	; 0x80
 8007cbc:	f200 8081 	bhi.w	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cc8:	2b40      	cmp	r3, #64	; 0x40
 8007cca:	d014      	beq.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007ccc:	e079      	b.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007cce:	4b3f      	ldr	r3, [pc, #252]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007cda:	d108      	bne.n	8007cee <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f000 ff67 	bl	8008bb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007cea:	f000 bc9c 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007cf2:	f000 bc98 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007cf6:	4b35      	ldr	r3, [pc, #212]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007cfe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d02:	d108      	bne.n	8007d16 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d04:	f107 0318 	add.w	r3, r7, #24
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f000 fcab 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007d12:	f000 bc88 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007d16:	2300      	movs	r3, #0
 8007d18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007d1a:	f000 bc84 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007d1e:	4b2b      	ldr	r3, [pc, #172]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d2a:	d108      	bne.n	8007d3e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d2c:	f107 030c 	add.w	r3, r7, #12
 8007d30:	4618      	mov	r0, r3
 8007d32:	f000 fdeb 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007d3a:	f000 bc74 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007d42:	f000 bc70 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007d46:	4b21      	ldr	r3, [pc, #132]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d4a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007d4e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d50:	4b1e      	ldr	r3, [pc, #120]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0304 	and.w	r3, r3, #4
 8007d58:	2b04      	cmp	r3, #4
 8007d5a:	d10c      	bne.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8007d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d109      	bne.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d62:	4b1a      	ldr	r3, [pc, #104]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	08db      	lsrs	r3, r3, #3
 8007d68:	f003 0303 	and.w	r3, r3, #3
 8007d6c:	4a18      	ldr	r2, [pc, #96]	; (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8007d72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d74:	e01f      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d76:	4b15      	ldr	r3, [pc, #84]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d82:	d106      	bne.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d8a:	d102      	bne.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007d8c:	4b11      	ldr	r3, [pc, #68]	; (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d90:	e011      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d92:	4b0e      	ldr	r3, [pc, #56]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d9a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007d9e:	d106      	bne.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8007da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007da2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007da6:	d102      	bne.n	8007dae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007da8:	4b0b      	ldr	r3, [pc, #44]	; (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007daa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007dac:	e003      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007dae:	2300      	movs	r3, #0
 8007db0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8007db2:	f000 bc38 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007db6:	f000 bc36 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007dba:	4b08      	ldr	r3, [pc, #32]	; (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007dbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007dbe:	f000 bc32 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007dc6:	f000 bc2e 	b.w	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007dca:	bf00      	nop
 8007dcc:	58024400 	.word	0x58024400
 8007dd0:	03d09000 	.word	0x03d09000
 8007dd4:	003d0900 	.word	0x003d0900
 8007dd8:	007a1200 	.word	0x007a1200
 8007ddc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007de0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007de4:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8007de8:	430b      	orrs	r3, r1
 8007dea:	f040 809c 	bne.w	8007f26 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007dee:	4b9e      	ldr	r3, [pc, #632]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007df2:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8007df6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8007df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dfa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007dfe:	d054      	beq.n	8007eaa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e02:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007e06:	f200 808b 	bhi.w	8007f20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e0c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e10:	f000 8083 	beq.w	8007f1a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e16:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e1a:	f200 8081 	bhi.w	8007f20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e24:	d02f      	beq.n	8007e86 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8007e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e2c:	d878      	bhi.n	8007f20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d004      	beq.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e3a:	d012      	beq.n	8007e62 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8007e3c:	e070      	b.n	8007f20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007e3e:	4b8a      	ldr	r3, [pc, #552]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007e4a:	d107      	bne.n	8007e5c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007e50:	4618      	mov	r0, r3
 8007e52:	f000 feaf 	bl	8008bb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e58:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e5a:	e3e4      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007e60:	e3e1      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007e62:	4b81      	ldr	r3, [pc, #516]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e6a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e6e:	d107      	bne.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e70:	f107 0318 	add.w	r3, r7, #24
 8007e74:	4618      	mov	r0, r3
 8007e76:	f000 fbf5 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e7e:	e3d2      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e80:	2300      	movs	r3, #0
 8007e82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007e84:	e3cf      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e86:	4b78      	ldr	r3, [pc, #480]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e92:	d107      	bne.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e94:	f107 030c 	add.w	r3, r7, #12
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f000 fd37 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ea2:	e3c0      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ea8:	e3bd      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007eaa:	4b6f      	ldr	r3, [pc, #444]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007eae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007eb2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007eb4:	4b6c      	ldr	r3, [pc, #432]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f003 0304 	and.w	r3, r3, #4
 8007ebc:	2b04      	cmp	r3, #4
 8007ebe:	d10c      	bne.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d109      	bne.n	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ec6:	4b68      	ldr	r3, [pc, #416]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	08db      	lsrs	r3, r3, #3
 8007ecc:	f003 0303 	and.w	r3, r3, #3
 8007ed0:	4a66      	ldr	r2, [pc, #408]	; (800806c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ed8:	e01e      	b.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007eda:	4b63      	ldr	r3, [pc, #396]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ee2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ee6:	d106      	bne.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007ee8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007eea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007eee:	d102      	bne.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007ef0:	4b5f      	ldr	r3, [pc, #380]	; (8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ef4:	e010      	b.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007ef6:	4b5c      	ldr	r3, [pc, #368]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007efe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007f02:	d106      	bne.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f0a:	d102      	bne.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007f0c:	4b59      	ldr	r3, [pc, #356]	; (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f10:	e002      	b.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007f12:	2300      	movs	r3, #0
 8007f14:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8007f16:	e386      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007f18:	e385      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007f1a:	4b57      	ldr	r3, [pc, #348]	; (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007f1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007f1e:	e382      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007f20:	2300      	movs	r3, #0
 8007f22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007f24:	e37f      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007f26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f2a:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 8007f2e:	430b      	orrs	r3, r1
 8007f30:	f040 80a7 	bne.w	8008082 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007f34:	4b4c      	ldr	r3, [pc, #304]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f38:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8007f3c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8007f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f40:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007f44:	d055      	beq.n	8007ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007f4c:	f200 8096 	bhi.w	800807c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f52:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007f56:	f000 8084 	beq.w	8008062 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007f60:	f200 808c 	bhi.w	800807c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f66:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f6a:	d030      	beq.n	8007fce <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8007f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f72:	f200 8083 	bhi.w	800807c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d004      	beq.n	8007f86 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f82:	d012      	beq.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007f84:	e07a      	b.n	800807c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f86:	4b38      	ldr	r3, [pc, #224]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f8e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f92:	d107      	bne.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f000 fe0b 	bl	8008bb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fa2:	e340      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007fa8:	e33d      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007faa:	4b2f      	ldr	r3, [pc, #188]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007fb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007fb6:	d107      	bne.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007fb8:	f107 0318 	add.w	r3, r7, #24
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f000 fb51 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fc6:	e32e      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007fcc:	e32b      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007fce:	4b26      	ldr	r3, [pc, #152]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007fd6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007fda:	d107      	bne.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fdc:	f107 030c 	add.w	r3, r7, #12
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f000 fc93 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fea:	e31c      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007fec:	2300      	movs	r3, #0
 8007fee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ff0:	e319      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007ff2:	4b1d      	ldr	r3, [pc, #116]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ff6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007ffa:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007ffc:	4b1a      	ldr	r3, [pc, #104]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0304 	and.w	r3, r3, #4
 8008004:	2b04      	cmp	r3, #4
 8008006:	d10c      	bne.n	8008022 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800800a:	2b00      	cmp	r3, #0
 800800c:	d109      	bne.n	8008022 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800800e:	4b16      	ldr	r3, [pc, #88]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	08db      	lsrs	r3, r3, #3
 8008014:	f003 0303 	and.w	r3, r3, #3
 8008018:	4a14      	ldr	r2, [pc, #80]	; (800806c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800801a:	fa22 f303 	lsr.w	r3, r2, r3
 800801e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008020:	e01e      	b.n	8008060 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008022:	4b11      	ldr	r3, [pc, #68]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800802a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800802e:	d106      	bne.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008032:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008036:	d102      	bne.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008038:	4b0d      	ldr	r3, [pc, #52]	; (8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800803a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800803c:	e010      	b.n	8008060 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800803e:	4b0a      	ldr	r3, [pc, #40]	; (8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008046:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800804a:	d106      	bne.n	800805a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800804c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800804e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008052:	d102      	bne.n	800805a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008054:	4b07      	ldr	r3, [pc, #28]	; (8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008056:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008058:	e002      	b.n	8008060 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800805a:	2300      	movs	r3, #0
 800805c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800805e:	e2e2      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008060:	e2e1      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008062:	4b05      	ldr	r3, [pc, #20]	; (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008064:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008066:	e2de      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008068:	58024400 	.word	0x58024400
 800806c:	03d09000 	.word	0x03d09000
 8008070:	003d0900 	.word	0x003d0900
 8008074:	007a1200 	.word	0x007a1200
 8008078:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800807c:	2300      	movs	r3, #0
 800807e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008080:	e2d1      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008082:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008086:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800808a:	430b      	orrs	r3, r1
 800808c:	f040 809c 	bne.w	80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008090:	4b93      	ldr	r3, [pc, #588]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008094:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8008098:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800809a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800809c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80080a0:	d054      	beq.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80080a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80080a8:	f200 808b 	bhi.w	80081c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80080ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80080b2:	f000 8083 	beq.w	80081bc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80080b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080b8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80080bc:	f200 8081 	bhi.w	80081c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80080c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080c6:	d02f      	beq.n	8008128 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80080c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080ce:	d878      	bhi.n	80081c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80080d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d004      	beq.n	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80080d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080dc:	d012      	beq.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80080de:	e070      	b.n	80081c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80080e0:	4b7f      	ldr	r3, [pc, #508]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80080ec:	d107      	bne.n	80080fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80080f2:	4618      	mov	r0, r3
 80080f4:	f000 fd5e 	bl	8008bb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80080f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080fc:	e293      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80080fe:	2300      	movs	r3, #0
 8008100:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008102:	e290      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008104:	4b76      	ldr	r3, [pc, #472]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800810c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008110:	d107      	bne.n	8008122 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008112:	f107 0318 	add.w	r3, r7, #24
 8008116:	4618      	mov	r0, r3
 8008118:	f000 faa4 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008120:	e281      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008122:	2300      	movs	r3, #0
 8008124:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008126:	e27e      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008128:	4b6d      	ldr	r3, [pc, #436]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008130:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008134:	d107      	bne.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008136:	f107 030c 	add.w	r3, r7, #12
 800813a:	4618      	mov	r0, r3
 800813c:	f000 fbe6 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008144:	e26f      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008146:	2300      	movs	r3, #0
 8008148:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800814a:	e26c      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800814c:	4b64      	ldr	r3, [pc, #400]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800814e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008150:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008154:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008156:	4b62      	ldr	r3, [pc, #392]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f003 0304 	and.w	r3, r3, #4
 800815e:	2b04      	cmp	r3, #4
 8008160:	d10c      	bne.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008164:	2b00      	cmp	r3, #0
 8008166:	d109      	bne.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008168:	4b5d      	ldr	r3, [pc, #372]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	08db      	lsrs	r3, r3, #3
 800816e:	f003 0303 	and.w	r3, r3, #3
 8008172:	4a5c      	ldr	r2, [pc, #368]	; (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008174:	fa22 f303 	lsr.w	r3, r2, r3
 8008178:	63fb      	str	r3, [r7, #60]	; 0x3c
 800817a:	e01e      	b.n	80081ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800817c:	4b58      	ldr	r3, [pc, #352]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008188:	d106      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800818a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800818c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008190:	d102      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008192:	4b55      	ldr	r3, [pc, #340]	; (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008194:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008196:	e010      	b.n	80081ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008198:	4b51      	ldr	r3, [pc, #324]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80081a4:	d106      	bne.n	80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80081a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081ac:	d102      	bne.n	80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80081ae:	4b4f      	ldr	r3, [pc, #316]	; (80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80081b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081b2:	e002      	b.n	80081ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80081b4:	2300      	movs	r3, #0
 80081b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80081b8:	e235      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80081ba:	e234      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80081bc:	4b4c      	ldr	r3, [pc, #304]	; (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80081be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081c0:	e231      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80081c2:	2300      	movs	r3, #0
 80081c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081c6:	e22e      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80081c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081cc:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 80081d0:	430b      	orrs	r3, r1
 80081d2:	f040 808f 	bne.w	80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80081d6:	4b42      	ldr	r3, [pc, #264]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80081d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081da:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 80081de:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 80081e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081e6:	d06b      	beq.n	80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80081e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081ee:	d874      	bhi.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80081f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80081f6:	d056      	beq.n	80082a6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80081f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80081fe:	d86c      	bhi.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008202:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008206:	d03b      	beq.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800820a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800820e:	d864      	bhi.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008212:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008216:	d021      	beq.n	800825c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800821e:	d85c      	bhi.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008222:	2b00      	cmp	r3, #0
 8008224:	d004      	beq.n	8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800822c:	d004      	beq.n	8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800822e:	e054      	b.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008230:	f7fe fa4c 	bl	80066cc <HAL_RCC_GetPCLK1Freq>
 8008234:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008236:	e1f6      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008238:	4b29      	ldr	r3, [pc, #164]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008240:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008244:	d107      	bne.n	8008256 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008246:	f107 0318 	add.w	r3, r7, #24
 800824a:	4618      	mov	r0, r3
 800824c:	f000 fa0a 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008250:	69fb      	ldr	r3, [r7, #28]
 8008252:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008254:	e1e7      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008256:	2300      	movs	r3, #0
 8008258:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800825a:	e1e4      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800825c:	4b20      	ldr	r3, [pc, #128]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008264:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008268:	d107      	bne.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800826a:	f107 030c 	add.w	r3, r7, #12
 800826e:	4618      	mov	r0, r3
 8008270:	f000 fb4c 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008278:	e1d5      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800827a:	2300      	movs	r3, #0
 800827c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800827e:	e1d2      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008280:	4b17      	ldr	r3, [pc, #92]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 0304 	and.w	r3, r3, #4
 8008288:	2b04      	cmp	r3, #4
 800828a:	d109      	bne.n	80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800828c:	4b14      	ldr	r3, [pc, #80]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	08db      	lsrs	r3, r3, #3
 8008292:	f003 0303 	and.w	r3, r3, #3
 8008296:	4a13      	ldr	r2, [pc, #76]	; (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008298:	fa22 f303 	lsr.w	r3, r2, r3
 800829c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800829e:	e1c2      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082a0:	2300      	movs	r3, #0
 80082a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082a4:	e1bf      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80082a6:	4b0e      	ldr	r3, [pc, #56]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082b2:	d102      	bne.n	80082ba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80082b4:	4b0c      	ldr	r3, [pc, #48]	; (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80082b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082b8:	e1b5      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082ba:	2300      	movs	r3, #0
 80082bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082be:	e1b2      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80082c0:	4b07      	ldr	r3, [pc, #28]	; (80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80082cc:	d102      	bne.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80082ce:	4b07      	ldr	r3, [pc, #28]	; (80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80082d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082d2:	e1a8      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082d4:	2300      	movs	r3, #0
 80082d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082d8:	e1a5      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80082da:	2300      	movs	r3, #0
 80082dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082de:	e1a2      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80082e0:	58024400 	.word	0x58024400
 80082e4:	03d09000 	.word	0x03d09000
 80082e8:	003d0900 	.word	0x003d0900
 80082ec:	007a1200 	.word	0x007a1200
 80082f0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80082f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082f8:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 80082fc:	430b      	orrs	r3, r1
 80082fe:	d173      	bne.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008300:	4b9c      	ldr	r3, [pc, #624]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008304:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008308:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800830a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800830c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008310:	d02f      	beq.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008314:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008318:	d863      	bhi.n	80083e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800831a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800831c:	2b00      	cmp	r3, #0
 800831e:	d004      	beq.n	800832a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008322:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008326:	d012      	beq.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008328:	e05b      	b.n	80083e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800832a:	4b92      	ldr	r3, [pc, #584]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008332:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008336:	d107      	bne.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008338:	f107 0318 	add.w	r3, r7, #24
 800833c:	4618      	mov	r0, r3
 800833e:	f000 f991 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008346:	e16e      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008348:	2300      	movs	r3, #0
 800834a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800834c:	e16b      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800834e:	4b89      	ldr	r3, [pc, #548]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008356:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800835a:	d107      	bne.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800835c:	f107 030c 	add.w	r3, r7, #12
 8008360:	4618      	mov	r0, r3
 8008362:	f000 fad3 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800836a:	e15c      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800836c:	2300      	movs	r3, #0
 800836e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008370:	e159      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008372:	4b80      	ldr	r3, [pc, #512]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008376:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800837a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800837c:	4b7d      	ldr	r3, [pc, #500]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f003 0304 	and.w	r3, r3, #4
 8008384:	2b04      	cmp	r3, #4
 8008386:	d10c      	bne.n	80083a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800838a:	2b00      	cmp	r3, #0
 800838c:	d109      	bne.n	80083a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800838e:	4b79      	ldr	r3, [pc, #484]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	08db      	lsrs	r3, r3, #3
 8008394:	f003 0303 	and.w	r3, r3, #3
 8008398:	4a77      	ldr	r2, [pc, #476]	; (8008578 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800839a:	fa22 f303 	lsr.w	r3, r2, r3
 800839e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80083a0:	e01e      	b.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083a2:	4b74      	ldr	r3, [pc, #464]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083ae:	d106      	bne.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80083b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80083b6:	d102      	bne.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80083b8:	4b70      	ldr	r3, [pc, #448]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80083ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80083bc:	e010      	b.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80083be:	4b6d      	ldr	r3, [pc, #436]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80083ca:	d106      	bne.n	80083da <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80083cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083d2:	d102      	bne.n	80083da <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80083d4:	4b6a      	ldr	r3, [pc, #424]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80083d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80083d8:	e002      	b.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80083da:	2300      	movs	r3, #0
 80083dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80083de:	e122      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80083e0:	e121      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80083e2:	2300      	movs	r3, #0
 80083e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80083e6:	e11e      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80083e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083ec:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 80083f0:	430b      	orrs	r3, r1
 80083f2:	d133      	bne.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80083f4:	4b5f      	ldr	r3, [pc, #380]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80083f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083fc:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80083fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008400:	2b00      	cmp	r3, #0
 8008402:	d004      	beq.n	800840e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008406:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800840a:	d012      	beq.n	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800840c:	e023      	b.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800840e:	4b59      	ldr	r3, [pc, #356]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008416:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800841a:	d107      	bne.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800841c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008420:	4618      	mov	r0, r3
 8008422:	f000 fbc7 	bl	8008bb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008428:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800842a:	e0fc      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800842c:	2300      	movs	r3, #0
 800842e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008430:	e0f9      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008432:	4b50      	ldr	r3, [pc, #320]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800843a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800843e:	d107      	bne.n	8008450 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008440:	f107 0318 	add.w	r3, r7, #24
 8008444:	4618      	mov	r0, r3
 8008446:	f000 f90d 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800844a:	6a3b      	ldr	r3, [r7, #32]
 800844c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800844e:	e0ea      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008450:	2300      	movs	r3, #0
 8008452:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008454:	e0e7      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008456:	2300      	movs	r3, #0
 8008458:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800845a:	e0e4      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800845c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008460:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8008464:	430b      	orrs	r3, r1
 8008466:	f040 808d 	bne.w	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800846a:	4b42      	ldr	r3, [pc, #264]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800846c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800846e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8008472:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008476:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800847a:	d06b      	beq.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800847c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800847e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008482:	d874      	bhi.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800848a:	d056      	beq.n	800853a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800848c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800848e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008492:	d86c      	bhi.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008496:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800849a:	d03b      	beq.n	8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800849c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800849e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80084a2:	d864      	bhi.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80084a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084aa:	d021      	beq.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80084ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084b2:	d85c      	bhi.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80084b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d004      	beq.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80084ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084c0:	d004      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80084c2:	e054      	b.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80084c4:	f000 f8b8 	bl	8008638 <HAL_RCCEx_GetD3PCLK1Freq>
 80084c8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80084ca:	e0ac      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084cc:	4b29      	ldr	r3, [pc, #164]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80084d8:	d107      	bne.n	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084da:	f107 0318 	add.w	r3, r7, #24
 80084de:	4618      	mov	r0, r3
 80084e0:	f000 f8c0 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80084e4:	69fb      	ldr	r3, [r7, #28]
 80084e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084e8:	e09d      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084ea:	2300      	movs	r3, #0
 80084ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80084ee:	e09a      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084f0:	4b20      	ldr	r3, [pc, #128]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80084f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084fc:	d107      	bne.n	800850e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084fe:	f107 030c 	add.w	r3, r7, #12
 8008502:	4618      	mov	r0, r3
 8008504:	f000 fa02 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800850c:	e08b      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800850e:	2300      	movs	r3, #0
 8008510:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008512:	e088      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008514:	4b17      	ldr	r3, [pc, #92]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0304 	and.w	r3, r3, #4
 800851c:	2b04      	cmp	r3, #4
 800851e:	d109      	bne.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008520:	4b14      	ldr	r3, [pc, #80]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	08db      	lsrs	r3, r3, #3
 8008526:	f003 0303 	and.w	r3, r3, #3
 800852a:	4a13      	ldr	r2, [pc, #76]	; (8008578 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800852c:	fa22 f303 	lsr.w	r3, r2, r3
 8008530:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008532:	e078      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008534:	2300      	movs	r3, #0
 8008536:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008538:	e075      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800853a:	4b0e      	ldr	r3, [pc, #56]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008546:	d102      	bne.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008548:	4b0c      	ldr	r3, [pc, #48]	; (800857c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800854a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800854c:	e06b      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800854e:	2300      	movs	r3, #0
 8008550:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008552:	e068      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008554:	4b07      	ldr	r3, [pc, #28]	; (8008574 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800855c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008560:	d102      	bne.n	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008562:	4b07      	ldr	r3, [pc, #28]	; (8008580 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008564:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008566:	e05e      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008568:	2300      	movs	r3, #0
 800856a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800856c:	e05b      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800856e:	2300      	movs	r3, #0
 8008570:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008572:	e058      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008574:	58024400 	.word	0x58024400
 8008578:	03d09000 	.word	0x03d09000
 800857c:	003d0900 	.word	0x003d0900
 8008580:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008584:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008588:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800858c:	430b      	orrs	r3, r1
 800858e:	d148      	bne.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008590:	4b27      	ldr	r3, [pc, #156]	; (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008592:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008594:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008598:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800859a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800859c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085a0:	d02a      	beq.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80085a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085a8:	d838      	bhi.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80085aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d004      	beq.n	80085ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80085b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085b6:	d00d      	beq.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80085b8:	e030      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80085ba:	4b1d      	ldr	r3, [pc, #116]	; (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80085c6:	d102      	bne.n	80085ce <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80085c8:	4b1a      	ldr	r3, [pc, #104]	; (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80085ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085cc:	e02b      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085ce:	2300      	movs	r3, #0
 80085d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80085d2:	e028      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80085d4:	4b16      	ldr	r3, [pc, #88]	; (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80085e0:	d107      	bne.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80085e6:	4618      	mov	r0, r3
 80085e8:	f000 fae4 	bl	8008bb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085f0:	e019      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085f2:	2300      	movs	r3, #0
 80085f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80085f6:	e016      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80085f8:	4b0d      	ldr	r3, [pc, #52]	; (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008600:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008604:	d107      	bne.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008606:	f107 0318 	add.w	r3, r7, #24
 800860a:	4618      	mov	r0, r3
 800860c:	f000 f82a 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008614:	e007      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008616:	2300      	movs	r3, #0
 8008618:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800861a:	e004      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008620:	e001      	b.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008622:	2300      	movs	r3, #0
 8008624:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 8008626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008628:	4618      	mov	r0, r3
 800862a:	3740      	adds	r7, #64	; 0x40
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	58024400 	.word	0x58024400
 8008634:	007a1200 	.word	0x007a1200

08008638 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800863c:	f7fe f816 	bl	800666c <HAL_RCC_GetHCLKFreq>
 8008640:	4602      	mov	r2, r0
 8008642:	4b06      	ldr	r3, [pc, #24]	; (800865c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008644:	6a1b      	ldr	r3, [r3, #32]
 8008646:	091b      	lsrs	r3, r3, #4
 8008648:	f003 0307 	and.w	r3, r3, #7
 800864c:	4904      	ldr	r1, [pc, #16]	; (8008660 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800864e:	5ccb      	ldrb	r3, [r1, r3]
 8008650:	f003 031f 	and.w	r3, r3, #31
 8008654:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008658:	4618      	mov	r0, r3
 800865a:	bd80      	pop	{r7, pc}
 800865c:	58024400 	.word	0x58024400
 8008660:	0800b478 	.word	0x0800b478

08008664 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008664:	b480      	push	{r7}
 8008666:	b089      	sub	sp, #36	; 0x24
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800866c:	4ba1      	ldr	r3, [pc, #644]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800866e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008670:	f003 0303 	and.w	r3, r3, #3
 8008674:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008676:	4b9f      	ldr	r3, [pc, #636]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800867a:	0b1b      	lsrs	r3, r3, #12
 800867c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008680:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008682:	4b9c      	ldr	r3, [pc, #624]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008686:	091b      	lsrs	r3, r3, #4
 8008688:	f003 0301 	and.w	r3, r3, #1
 800868c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800868e:	4b99      	ldr	r3, [pc, #612]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008692:	08db      	lsrs	r3, r3, #3
 8008694:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008698:	693a      	ldr	r2, [r7, #16]
 800869a:	fb02 f303 	mul.w	r3, r2, r3
 800869e:	ee07 3a90 	vmov	s15, r3
 80086a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f000 8111 	beq.w	80088d4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	2b02      	cmp	r3, #2
 80086b6:	f000 8083 	beq.w	80087c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80086ba:	69bb      	ldr	r3, [r7, #24]
 80086bc:	2b02      	cmp	r3, #2
 80086be:	f200 80a1 	bhi.w	8008804 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80086c2:	69bb      	ldr	r3, [r7, #24]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d003      	beq.n	80086d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80086c8:	69bb      	ldr	r3, [r7, #24]
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d056      	beq.n	800877c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80086ce:	e099      	b.n	8008804 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086d0:	4b88      	ldr	r3, [pc, #544]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 0320 	and.w	r3, r3, #32
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d02d      	beq.n	8008738 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086dc:	4b85      	ldr	r3, [pc, #532]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	08db      	lsrs	r3, r3, #3
 80086e2:	f003 0303 	and.w	r3, r3, #3
 80086e6:	4a84      	ldr	r2, [pc, #528]	; (80088f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80086e8:	fa22 f303 	lsr.w	r3, r2, r3
 80086ec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	ee07 3a90 	vmov	s15, r3
 80086f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	ee07 3a90 	vmov	s15, r3
 80086fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008702:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008706:	4b7b      	ldr	r3, [pc, #492]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800870e:	ee07 3a90 	vmov	s15, r3
 8008712:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008716:	ed97 6a03 	vldr	s12, [r7, #12]
 800871a:	eddf 5a78 	vldr	s11, [pc, #480]	; 80088fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800871e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008722:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008726:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800872a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800872e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008732:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008736:	e087      	b.n	8008848 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	ee07 3a90 	vmov	s15, r3
 800873e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008742:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008900 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800874a:	4b6a      	ldr	r3, [pc, #424]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800874c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800874e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008752:	ee07 3a90 	vmov	s15, r3
 8008756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800875a:	ed97 6a03 	vldr	s12, [r7, #12]
 800875e:	eddf 5a67 	vldr	s11, [pc, #412]	; 80088fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800876a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800876e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008776:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800877a:	e065      	b.n	8008848 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	ee07 3a90 	vmov	s15, r3
 8008782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008786:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800878a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800878e:	4b59      	ldr	r3, [pc, #356]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008796:	ee07 3a90 	vmov	s15, r3
 800879a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800879e:	ed97 6a03 	vldr	s12, [r7, #12]
 80087a2:	eddf 5a56 	vldr	s11, [pc, #344]	; 80088fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80087b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087be:	e043      	b.n	8008848 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	ee07 3a90 	vmov	s15, r3
 80087c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087ca:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008908 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80087ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087d2:	4b48      	ldr	r3, [pc, #288]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087da:	ee07 3a90 	vmov	s15, r3
 80087de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80087e6:	eddf 5a45 	vldr	s11, [pc, #276]	; 80088fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80087f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008802:	e021      	b.n	8008848 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	ee07 3a90 	vmov	s15, r3
 800880a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800880e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008816:	4b37      	ldr	r3, [pc, #220]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800881e:	ee07 3a90 	vmov	s15, r3
 8008822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008826:	ed97 6a03 	vldr	s12, [r7, #12]
 800882a:	eddf 5a34 	vldr	s11, [pc, #208]	; 80088fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800882e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008836:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800883a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800883e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008846:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008848:	4b2a      	ldr	r3, [pc, #168]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800884a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884c:	0a5b      	lsrs	r3, r3, #9
 800884e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008852:	ee07 3a90 	vmov	s15, r3
 8008856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800885a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800885e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008862:	edd7 6a07 	vldr	s13, [r7, #28]
 8008866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800886a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800886e:	ee17 2a90 	vmov	r2, s15
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008876:	4b1f      	ldr	r3, [pc, #124]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800887a:	0c1b      	lsrs	r3, r3, #16
 800887c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008880:	ee07 3a90 	vmov	s15, r3
 8008884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008888:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800888c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008890:	edd7 6a07 	vldr	s13, [r7, #28]
 8008894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008898:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800889c:	ee17 2a90 	vmov	r2, s15
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80088a4:	4b13      	ldr	r3, [pc, #76]	; (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a8:	0e1b      	lsrs	r3, r3, #24
 80088aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088ae:	ee07 3a90 	vmov	s15, r3
 80088b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80088ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088be:	edd7 6a07 	vldr	s13, [r7, #28]
 80088c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088ca:	ee17 2a90 	vmov	r2, s15
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80088d2:	e008      	b.n	80088e6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2200      	movs	r2, #0
 80088de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	609a      	str	r2, [r3, #8]
}
 80088e6:	bf00      	nop
 80088e8:	3724      	adds	r7, #36	; 0x24
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop
 80088f4:	58024400 	.word	0x58024400
 80088f8:	03d09000 	.word	0x03d09000
 80088fc:	46000000 	.word	0x46000000
 8008900:	4c742400 	.word	0x4c742400
 8008904:	4a742400 	.word	0x4a742400
 8008908:	4af42400 	.word	0x4af42400

0800890c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800890c:	b480      	push	{r7}
 800890e:	b089      	sub	sp, #36	; 0x24
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008914:	4ba1      	ldr	r3, [pc, #644]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008918:	f003 0303 	and.w	r3, r3, #3
 800891c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800891e:	4b9f      	ldr	r3, [pc, #636]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008922:	0d1b      	lsrs	r3, r3, #20
 8008924:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008928:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800892a:	4b9c      	ldr	r3, [pc, #624]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800892c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800892e:	0a1b      	lsrs	r3, r3, #8
 8008930:	f003 0301 	and.w	r3, r3, #1
 8008934:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008936:	4b99      	ldr	r3, [pc, #612]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800893a:	08db      	lsrs	r3, r3, #3
 800893c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008940:	693a      	ldr	r2, [r7, #16]
 8008942:	fb02 f303 	mul.w	r3, r2, r3
 8008946:	ee07 3a90 	vmov	s15, r3
 800894a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800894e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	2b00      	cmp	r3, #0
 8008956:	f000 8111 	beq.w	8008b7c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	2b02      	cmp	r3, #2
 800895e:	f000 8083 	beq.w	8008a68 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008962:	69bb      	ldr	r3, [r7, #24]
 8008964:	2b02      	cmp	r3, #2
 8008966:	f200 80a1 	bhi.w	8008aac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d003      	beq.n	8008978 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008970:	69bb      	ldr	r3, [r7, #24]
 8008972:	2b01      	cmp	r3, #1
 8008974:	d056      	beq.n	8008a24 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008976:	e099      	b.n	8008aac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008978:	4b88      	ldr	r3, [pc, #544]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0320 	and.w	r3, r3, #32
 8008980:	2b00      	cmp	r3, #0
 8008982:	d02d      	beq.n	80089e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008984:	4b85      	ldr	r3, [pc, #532]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	08db      	lsrs	r3, r3, #3
 800898a:	f003 0303 	and.w	r3, r3, #3
 800898e:	4a84      	ldr	r2, [pc, #528]	; (8008ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008990:	fa22 f303 	lsr.w	r3, r2, r3
 8008994:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	ee07 3a90 	vmov	s15, r3
 800899c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	ee07 3a90 	vmov	s15, r3
 80089a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089ae:	4b7b      	ldr	r3, [pc, #492]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089b6:	ee07 3a90 	vmov	s15, r3
 80089ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089be:	ed97 6a03 	vldr	s12, [r7, #12]
 80089c2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80089d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80089de:	e087      	b.n	8008af0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	ee07 3a90 	vmov	s15, r3
 80089e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089ea:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80089ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089f2:	4b6a      	ldr	r3, [pc, #424]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089fa:	ee07 3a90 	vmov	s15, r3
 80089fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a02:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a06:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a22:	e065      	b.n	8008af0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	ee07 3a90 	vmov	s15, r3
 8008a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a2e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a36:	4b59      	ldr	r3, [pc, #356]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a3e:	ee07 3a90 	vmov	s15, r3
 8008a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a4a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a66:	e043      	b.n	8008af0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	ee07 3a90 	vmov	s15, r3
 8008a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a72:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a7a:	4b48      	ldr	r3, [pc, #288]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a82:	ee07 3a90 	vmov	s15, r3
 8008a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a8e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008aa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008aaa:	e021      	b.n	8008af0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	ee07 3a90 	vmov	s15, r3
 8008ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ab6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008aba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008abe:	4b37      	ldr	r3, [pc, #220]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ac6:	ee07 3a90 	vmov	s15, r3
 8008aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ace:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ad2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ade:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008aea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008aee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008af0:	4b2a      	ldr	r3, [pc, #168]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008af4:	0a5b      	lsrs	r3, r3, #9
 8008af6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008afa:	ee07 3a90 	vmov	s15, r3
 8008afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b16:	ee17 2a90 	vmov	r2, s15
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008b1e:	4b1f      	ldr	r3, [pc, #124]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b22:	0c1b      	lsrs	r3, r3, #16
 8008b24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b28:	ee07 3a90 	vmov	s15, r3
 8008b2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b30:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b34:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b38:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b44:	ee17 2a90 	vmov	r2, s15
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008b4c:	4b13      	ldr	r3, [pc, #76]	; (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b50:	0e1b      	lsrs	r3, r3, #24
 8008b52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b56:	ee07 3a90 	vmov	s15, r3
 8008b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b66:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b72:	ee17 2a90 	vmov	r2, s15
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008b7a:	e008      	b.n	8008b8e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2200      	movs	r2, #0
 8008b86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	609a      	str	r2, [r3, #8]
}
 8008b8e:	bf00      	nop
 8008b90:	3724      	adds	r7, #36	; 0x24
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop
 8008b9c:	58024400 	.word	0x58024400
 8008ba0:	03d09000 	.word	0x03d09000
 8008ba4:	46000000 	.word	0x46000000
 8008ba8:	4c742400 	.word	0x4c742400
 8008bac:	4a742400 	.word	0x4a742400
 8008bb0:	4af42400 	.word	0x4af42400

08008bb4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b089      	sub	sp, #36	; 0x24
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008bbc:	4ba0      	ldr	r3, [pc, #640]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bc0:	f003 0303 	and.w	r3, r3, #3
 8008bc4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008bc6:	4b9e      	ldr	r3, [pc, #632]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bca:	091b      	lsrs	r3, r3, #4
 8008bcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008bd0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008bd2:	4b9b      	ldr	r3, [pc, #620]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008bdc:	4b98      	ldr	r3, [pc, #608]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008be0:	08db      	lsrs	r3, r3, #3
 8008be2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008be6:	693a      	ldr	r2, [r7, #16]
 8008be8:	fb02 f303 	mul.w	r3, r2, r3
 8008bec:	ee07 3a90 	vmov	s15, r3
 8008bf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bf4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f000 8111 	beq.w	8008e22 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	2b02      	cmp	r3, #2
 8008c04:	f000 8083 	beq.w	8008d0e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	2b02      	cmp	r3, #2
 8008c0c:	f200 80a1 	bhi.w	8008d52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008c10:	69bb      	ldr	r3, [r7, #24]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d003      	beq.n	8008c1e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d056      	beq.n	8008cca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008c1c:	e099      	b.n	8008d52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c1e:	4b88      	ldr	r3, [pc, #544]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f003 0320 	and.w	r3, r3, #32
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d02d      	beq.n	8008c86 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c2a:	4b85      	ldr	r3, [pc, #532]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	08db      	lsrs	r3, r3, #3
 8008c30:	f003 0303 	and.w	r3, r3, #3
 8008c34:	4a83      	ldr	r2, [pc, #524]	; (8008e44 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008c36:	fa22 f303 	lsr.w	r3, r2, r3
 8008c3a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	ee07 3a90 	vmov	s15, r3
 8008c42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	ee07 3a90 	vmov	s15, r3
 8008c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c54:	4b7a      	ldr	r3, [pc, #488]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c5c:	ee07 3a90 	vmov	s15, r3
 8008c60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c64:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c68:	eddf 5a77 	vldr	s11, [pc, #476]	; 8008e48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c80:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008c84:	e087      	b.n	8008d96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	ee07 3a90 	vmov	s15, r3
 8008c8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c90:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8008e4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008c94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c98:	4b69      	ldr	r3, [pc, #420]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ca0:	ee07 3a90 	vmov	s15, r3
 8008ca4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ca8:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cac:	eddf 5a66 	vldr	s11, [pc, #408]	; 8008e48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008cb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cc8:	e065      	b.n	8008d96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	ee07 3a90 	vmov	s15, r3
 8008cd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cd4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008cd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cdc:	4b58      	ldr	r3, [pc, #352]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ce4:	ee07 3a90 	vmov	s15, r3
 8008ce8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cec:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cf0:	eddf 5a55 	vldr	s11, [pc, #340]	; 8008e48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008cf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cfc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d0c:	e043      	b.n	8008d96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	ee07 3a90 	vmov	s15, r3
 8008d14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d18:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8008e54 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008d1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d20:	4b47      	ldr	r3, [pc, #284]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d28:	ee07 3a90 	vmov	s15, r3
 8008d2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d30:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d34:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008e48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d40:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d4c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d50:	e021      	b.n	8008d96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	ee07 3a90 	vmov	s15, r3
 8008d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d5c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8008e4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008d60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d64:	4b36      	ldr	r3, [pc, #216]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d6c:	ee07 3a90 	vmov	s15, r3
 8008d70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d74:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d78:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008e48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d84:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008d88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d94:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008d96:	4b2a      	ldr	r3, [pc, #168]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d9a:	0a5b      	lsrs	r3, r3, #9
 8008d9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008da0:	ee07 3a90 	vmov	s15, r3
 8008da4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008da8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008dac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008db0:	edd7 6a07 	vldr	s13, [r7, #28]
 8008db4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008db8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dbc:	ee17 2a90 	vmov	r2, s15
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008dc4:	4b1e      	ldr	r3, [pc, #120]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc8:	0c1b      	lsrs	r3, r3, #16
 8008dca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dce:	ee07 3a90 	vmov	s15, r3
 8008dd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dd6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008dda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008dde:	edd7 6a07 	vldr	s13, [r7, #28]
 8008de2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008de6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dea:	ee17 2a90 	vmov	r2, s15
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008df2:	4b13      	ldr	r3, [pc, #76]	; (8008e40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008df6:	0e1b      	lsrs	r3, r3, #24
 8008df8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dfc:	ee07 3a90 	vmov	s15, r3
 8008e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e08:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e18:	ee17 2a90 	vmov	r2, s15
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008e20:	e008      	b.n	8008e34 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2200      	movs	r2, #0
 8008e26:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	609a      	str	r2, [r3, #8]
}
 8008e34:	bf00      	nop
 8008e36:	3724      	adds	r7, #36	; 0x24
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr
 8008e40:	58024400 	.word	0x58024400
 8008e44:	03d09000 	.word	0x03d09000
 8008e48:	46000000 	.word	0x46000000
 8008e4c:	4c742400 	.word	0x4c742400
 8008e50:	4a742400 	.word	0x4a742400
 8008e54:	4af42400 	.word	0x4af42400

08008e58 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008e62:	2300      	movs	r3, #0
 8008e64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008e66:	4b53      	ldr	r3, [pc, #332]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e6a:	f003 0303 	and.w	r3, r3, #3
 8008e6e:	2b03      	cmp	r3, #3
 8008e70:	d101      	bne.n	8008e76 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	e099      	b.n	8008faa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008e76:	4b4f      	ldr	r3, [pc, #316]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a4e      	ldr	r2, [pc, #312]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008e7c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008e80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e82:	f7f8 fbeb 	bl	800165c <HAL_GetTick>
 8008e86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e88:	e008      	b.n	8008e9c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e8a:	f7f8 fbe7 	bl	800165c <HAL_GetTick>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d901      	bls.n	8008e9c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e086      	b.n	8008faa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e9c:	4b45      	ldr	r3, [pc, #276]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d1f0      	bne.n	8008e8a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008ea8:	4b42      	ldr	r3, [pc, #264]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eac:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	031b      	lsls	r3, r3, #12
 8008eb6:	493f      	ldr	r1, [pc, #252]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	628b      	str	r3, [r1, #40]	; 0x28
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	3b01      	subs	r3, #1
 8008ecc:	025b      	lsls	r3, r3, #9
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	431a      	orrs	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	68db      	ldr	r3, [r3, #12]
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	041b      	lsls	r3, r3, #16
 8008eda:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008ede:	431a      	orrs	r2, r3
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	3b01      	subs	r3, #1
 8008ee6:	061b      	lsls	r3, r3, #24
 8008ee8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008eec:	4931      	ldr	r1, [pc, #196]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008ef2:	4b30      	ldr	r3, [pc, #192]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ef6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	695b      	ldr	r3, [r3, #20]
 8008efe:	492d      	ldr	r1, [pc, #180]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f00:	4313      	orrs	r3, r2
 8008f02:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008f04:	4b2b      	ldr	r3, [pc, #172]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f08:	f023 0220 	bic.w	r2, r3, #32
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	699b      	ldr	r3, [r3, #24]
 8008f10:	4928      	ldr	r1, [pc, #160]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f12:	4313      	orrs	r3, r2
 8008f14:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008f16:	4b27      	ldr	r3, [pc, #156]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f1a:	4a26      	ldr	r2, [pc, #152]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f1c:	f023 0310 	bic.w	r3, r3, #16
 8008f20:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008f22:	4b24      	ldr	r3, [pc, #144]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f26:	4b24      	ldr	r3, [pc, #144]	; (8008fb8 <RCCEx_PLL2_Config+0x160>)
 8008f28:	4013      	ands	r3, r2
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	69d2      	ldr	r2, [r2, #28]
 8008f2e:	00d2      	lsls	r2, r2, #3
 8008f30:	4920      	ldr	r1, [pc, #128]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f32:	4313      	orrs	r3, r2
 8008f34:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008f36:	4b1f      	ldr	r3, [pc, #124]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3a:	4a1e      	ldr	r2, [pc, #120]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f3c:	f043 0310 	orr.w	r3, r3, #16
 8008f40:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d106      	bne.n	8008f56 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008f48:	4b1a      	ldr	r3, [pc, #104]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f4c:	4a19      	ldr	r2, [pc, #100]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008f52:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008f54:	e00f      	b.n	8008f76 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d106      	bne.n	8008f6a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008f5c:	4b15      	ldr	r3, [pc, #84]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f60:	4a14      	ldr	r2, [pc, #80]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f66:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008f68:	e005      	b.n	8008f76 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008f6a:	4b12      	ldr	r3, [pc, #72]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f6e:	4a11      	ldr	r2, [pc, #68]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008f74:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008f76:	4b0f      	ldr	r3, [pc, #60]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a0e      	ldr	r2, [pc, #56]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f7c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008f80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f82:	f7f8 fb6b 	bl	800165c <HAL_GetTick>
 8008f86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f88:	e008      	b.n	8008f9c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f8a:	f7f8 fb67 	bl	800165c <HAL_GetTick>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	1ad3      	subs	r3, r2, r3
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d901      	bls.n	8008f9c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008f98:	2303      	movs	r3, #3
 8008f9a:	e006      	b.n	8008faa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f9c:	4b05      	ldr	r3, [pc, #20]	; (8008fb4 <RCCEx_PLL2_Config+0x15c>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d0f0      	beq.n	8008f8a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3710      	adds	r7, #16
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}
 8008fb2:	bf00      	nop
 8008fb4:	58024400 	.word	0x58024400
 8008fb8:	ffff0007 	.word	0xffff0007

08008fbc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008fca:	4b53      	ldr	r3, [pc, #332]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8008fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fce:	f003 0303 	and.w	r3, r3, #3
 8008fd2:	2b03      	cmp	r3, #3
 8008fd4:	d101      	bne.n	8008fda <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e099      	b.n	800910e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008fda:	4b4f      	ldr	r3, [pc, #316]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a4e      	ldr	r2, [pc, #312]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8008fe0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008fe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fe6:	f7f8 fb39 	bl	800165c <HAL_GetTick>
 8008fea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008fec:	e008      	b.n	8009000 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008fee:	f7f8 fb35 	bl	800165c <HAL_GetTick>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	1ad3      	subs	r3, r2, r3
 8008ff8:	2b02      	cmp	r3, #2
 8008ffa:	d901      	bls.n	8009000 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	e086      	b.n	800910e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009000:	4b45      	ldr	r3, [pc, #276]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009008:	2b00      	cmp	r3, #0
 800900a:	d1f0      	bne.n	8008fee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800900c:	4b42      	ldr	r3, [pc, #264]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 800900e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009010:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	051b      	lsls	r3, r3, #20
 800901a:	493f      	ldr	r1, [pc, #252]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 800901c:	4313      	orrs	r3, r2
 800901e:	628b      	str	r3, [r1, #40]	; 0x28
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	3b01      	subs	r3, #1
 8009026:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	689b      	ldr	r3, [r3, #8]
 800902e:	3b01      	subs	r3, #1
 8009030:	025b      	lsls	r3, r3, #9
 8009032:	b29b      	uxth	r3, r3
 8009034:	431a      	orrs	r2, r3
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	68db      	ldr	r3, [r3, #12]
 800903a:	3b01      	subs	r3, #1
 800903c:	041b      	lsls	r3, r3, #16
 800903e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009042:	431a      	orrs	r2, r3
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	691b      	ldr	r3, [r3, #16]
 8009048:	3b01      	subs	r3, #1
 800904a:	061b      	lsls	r3, r3, #24
 800904c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009050:	4931      	ldr	r1, [pc, #196]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009052:	4313      	orrs	r3, r2
 8009054:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009056:	4b30      	ldr	r3, [pc, #192]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800905a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	695b      	ldr	r3, [r3, #20]
 8009062:	492d      	ldr	r1, [pc, #180]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009064:	4313      	orrs	r3, r2
 8009066:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009068:	4b2b      	ldr	r3, [pc, #172]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 800906a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800906c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	699b      	ldr	r3, [r3, #24]
 8009074:	4928      	ldr	r1, [pc, #160]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009076:	4313      	orrs	r3, r2
 8009078:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800907a:	4b27      	ldr	r3, [pc, #156]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 800907c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800907e:	4a26      	ldr	r2, [pc, #152]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009080:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009084:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009086:	4b24      	ldr	r3, [pc, #144]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009088:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800908a:	4b24      	ldr	r3, [pc, #144]	; (800911c <RCCEx_PLL3_Config+0x160>)
 800908c:	4013      	ands	r3, r2
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	69d2      	ldr	r2, [r2, #28]
 8009092:	00d2      	lsls	r2, r2, #3
 8009094:	4920      	ldr	r1, [pc, #128]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009096:	4313      	orrs	r3, r2
 8009098:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800909a:	4b1f      	ldr	r3, [pc, #124]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 800909c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800909e:	4a1e      	ldr	r2, [pc, #120]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d106      	bne.n	80090ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80090ac:	4b1a      	ldr	r3, [pc, #104]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b0:	4a19      	ldr	r2, [pc, #100]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80090b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80090b8:	e00f      	b.n	80090da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d106      	bne.n	80090ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80090c0:	4b15      	ldr	r3, [pc, #84]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090c4:	4a14      	ldr	r2, [pc, #80]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80090ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 80090cc:	e005      	b.n	80090da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80090ce:	4b12      	ldr	r3, [pc, #72]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090d2:	4a11      	ldr	r2, [pc, #68]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80090d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80090da:	4b0f      	ldr	r3, [pc, #60]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a0e      	ldr	r2, [pc, #56]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 80090e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80090e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090e6:	f7f8 fab9 	bl	800165c <HAL_GetTick>
 80090ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80090ec:	e008      	b.n	8009100 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80090ee:	f7f8 fab5 	bl	800165c <HAL_GetTick>
 80090f2:	4602      	mov	r2, r0
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	1ad3      	subs	r3, r2, r3
 80090f8:	2b02      	cmp	r3, #2
 80090fa:	d901      	bls.n	8009100 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80090fc:	2303      	movs	r3, #3
 80090fe:	e006      	b.n	800910e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009100:	4b05      	ldr	r3, [pc, #20]	; (8009118 <RCCEx_PLL3_Config+0x15c>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009108:	2b00      	cmp	r3, #0
 800910a:	d0f0      	beq.n	80090ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800910c:	7bfb      	ldrb	r3, [r7, #15]
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	58024400 	.word	0x58024400
 800911c:	ffff0007 	.word	0xffff0007

08009120 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d071      	beq.n	8009216 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8009138:	b2db      	uxtb	r3, r3
 800913a:	2b00      	cmp	r3, #0
 800913c:	d106      	bne.n	800914c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2200      	movs	r2, #0
 8009142:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f7f8 f84a 	bl	80011e0 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2202      	movs	r2, #2
 8009150:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	f003 0310 	and.w	r3, r3, #16
 800915e:	2b10      	cmp	r3, #16
 8009160:	d050      	beq.n	8009204 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	22ca      	movs	r2, #202	; 0xca
 8009168:	625a      	str	r2, [r3, #36]	; 0x24
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	2253      	movs	r2, #83	; 0x53
 8009170:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 fa4a 	bl	800960c <RTC_EnterInitMode>
 8009178:	4603      	mov	r3, r0
 800917a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800917c:	7bfb      	ldrb	r3, [r7, #15]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d124      	bne.n	80091cc <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	6899      	ldr	r1, [r3, #8]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	4b24      	ldr	r3, [pc, #144]	; (8009220 <HAL_RTC_Init+0x100>)
 800918e:	400b      	ands	r3, r1
 8009190:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	6899      	ldr	r1, [r3, #8]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	431a      	orrs	r2, r3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	699b      	ldr	r3, [r3, #24]
 80091a6:	431a      	orrs	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	430a      	orrs	r2, r1
 80091ae:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	0419      	lsls	r1, r3, #16
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	68da      	ldr	r2, [r3, #12]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	430a      	orrs	r2, r1
 80091c0:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fa56 	bl	8009674 <RTC_ExitInitMode>
 80091c8:	4603      	mov	r3, r0
 80091ca:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 80091cc:	7bfb      	ldrb	r3, [r7, #15]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d113      	bne.n	80091fa <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f022 0203 	bic.w	r2, r2, #3
 80091e0:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	69da      	ldr	r2, [r3, #28]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	695b      	ldr	r3, [r3, #20]
 80091f0:	431a      	orrs	r2, r3
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	430a      	orrs	r2, r1
 80091f8:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	22ff      	movs	r2, #255	; 0xff
 8009200:	625a      	str	r2, [r3, #36]	; 0x24
 8009202:	e001      	b.n	8009208 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8009204:	2300      	movs	r3, #0
 8009206:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009208:	7bfb      	ldrb	r3, [r7, #15]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d103      	bne.n	8009216 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2201      	movs	r2, #1
 8009212:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 8009216:	7bfb      	ldrb	r3, [r7, #15]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3710      	adds	r7, #16
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	ff8fffbf 	.word	0xff8fffbf

08009224 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009224:	b590      	push	{r4, r7, lr}
 8009226:	b087      	sub	sp, #28
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009236:	2b01      	cmp	r3, #1
 8009238:	d101      	bne.n	800923e <HAL_RTC_SetTime+0x1a>
 800923a:	2302      	movs	r3, #2
 800923c:	e089      	b.n	8009352 <HAL_RTC_SetTime+0x12e>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2201      	movs	r2, #1
 8009242:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2202      	movs	r2, #2
 800924a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	22ca      	movs	r2, #202	; 0xca
 8009254:	625a      	str	r2, [r3, #36]	; 0x24
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2253      	movs	r2, #83	; 0x53
 800925c:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800925e:	68f8      	ldr	r0, [r7, #12]
 8009260:	f000 f9d4 	bl	800960c <RTC_EnterInitMode>
 8009264:	4603      	mov	r3, r0
 8009266:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8009268:	7cfb      	ldrb	r3, [r7, #19]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d161      	bne.n	8009332 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d126      	bne.n	80092c2 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800927e:	2b00      	cmp	r3, #0
 8009280:	d102      	bne.n	8009288 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	2200      	movs	r2, #0
 8009286:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	4618      	mov	r0, r3
 800928e:	f000 fa2f 	bl	80096f0 <RTC_ByteToBcd2>
 8009292:	4603      	mov	r3, r0
 8009294:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	785b      	ldrb	r3, [r3, #1]
 800929a:	4618      	mov	r0, r3
 800929c:	f000 fa28 	bl	80096f0 <RTC_ByteToBcd2>
 80092a0:	4603      	mov	r3, r0
 80092a2:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80092a4:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	789b      	ldrb	r3, [r3, #2]
 80092aa:	4618      	mov	r0, r3
 80092ac:	f000 fa20 	bl	80096f0 <RTC_ByteToBcd2>
 80092b0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80092b2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	78db      	ldrb	r3, [r3, #3]
 80092ba:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80092bc:	4313      	orrs	r3, r2
 80092be:	617b      	str	r3, [r7, #20]
 80092c0:	e018      	b.n	80092f4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d102      	bne.n	80092d6 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	2200      	movs	r2, #0
 80092d4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	781b      	ldrb	r3, [r3, #0]
 80092da:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	785b      	ldrb	r3, [r3, #1]
 80092e0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80092e2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80092e8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	78db      	ldrb	r3, [r3, #3]
 80092ee:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80092f0:	4313      	orrs	r3, r2
 80092f2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	6979      	ldr	r1, [r7, #20]
 80092fa:	4b18      	ldr	r3, [pc, #96]	; (800935c <HAL_RTC_SetTime+0x138>)
 80092fc:	400b      	ands	r3, r1
 80092fe:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	689a      	ldr	r2, [r3, #8]
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800930e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	6899      	ldr	r1, [r3, #8]
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	68da      	ldr	r2, [r3, #12]
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	691b      	ldr	r3, [r3, #16]
 800931e:	431a      	orrs	r2, r3
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	430a      	orrs	r2, r1
 8009326:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009328:	68f8      	ldr	r0, [r7, #12]
 800932a:	f000 f9a3 	bl	8009674 <RTC_ExitInitMode>
 800932e:	4603      	mov	r3, r0
 8009330:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	22ff      	movs	r2, #255	; 0xff
 8009338:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800933a:	7cfb      	ldrb	r3, [r7, #19]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d103      	bne.n	8009348 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009350:	7cfb      	ldrb	r3, [r7, #19]
}
 8009352:	4618      	mov	r0, r3
 8009354:	371c      	adds	r7, #28
 8009356:	46bd      	mov	sp, r7
 8009358:	bd90      	pop	{r4, r7, pc}
 800935a:	bf00      	nop
 800935c:	007f7f7f 	.word	0x007f7f7f

08009360 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b086      	sub	sp, #24
 8009364:	af00      	add	r7, sp, #0
 8009366:	60f8      	str	r0, [r7, #12]
 8009368:	60b9      	str	r1, [r7, #8]
 800936a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	691b      	ldr	r3, [r3, #16]
 800937c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	4b22      	ldr	r3, [pc, #136]	; (8009414 <HAL_RTC_GetTime+0xb4>)
 800938c:	4013      	ands	r3, r2
 800938e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	0c1b      	lsrs	r3, r3, #16
 8009394:	b2db      	uxtb	r3, r3
 8009396:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800939a:	b2da      	uxtb	r2, r3
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	0a1b      	lsrs	r3, r3, #8
 80093a4:	b2db      	uxtb	r3, r3
 80093a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093aa:	b2da      	uxtb	r2, r3
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093b8:	b2da      	uxtb	r2, r3
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	0d9b      	lsrs	r3, r3, #22
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	f003 0301 	and.w	r3, r3, #1
 80093c8:	b2da      	uxtb	r2, r3
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d11a      	bne.n	800940a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	781b      	ldrb	r3, [r3, #0]
 80093d8:	4618      	mov	r0, r3
 80093da:	f000 f9a9 	bl	8009730 <RTC_Bcd2ToByte>
 80093de:	4603      	mov	r3, r0
 80093e0:	461a      	mov	r2, r3
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	785b      	ldrb	r3, [r3, #1]
 80093ea:	4618      	mov	r0, r3
 80093ec:	f000 f9a0 	bl	8009730 <RTC_Bcd2ToByte>
 80093f0:	4603      	mov	r3, r0
 80093f2:	461a      	mov	r2, r3
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	789b      	ldrb	r3, [r3, #2]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f000 f997 	bl	8009730 <RTC_Bcd2ToByte>
 8009402:	4603      	mov	r3, r0
 8009404:	461a      	mov	r2, r3
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800940a:	2300      	movs	r3, #0
}
 800940c:	4618      	mov	r0, r3
 800940e:	3718      	adds	r7, #24
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}
 8009414:	007f7f7f 	.word	0x007f7f7f

08009418 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009418:	b590      	push	{r4, r7, lr}
 800941a:	b087      	sub	sp, #28
 800941c:	af00      	add	r7, sp, #0
 800941e:	60f8      	str	r0, [r7, #12]
 8009420:	60b9      	str	r1, [r7, #8]
 8009422:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f893 3020 	ldrb.w	r3, [r3, #32]
 800942a:	2b01      	cmp	r3, #1
 800942c:	d101      	bne.n	8009432 <HAL_RTC_SetDate+0x1a>
 800942e:	2302      	movs	r3, #2
 8009430:	e073      	b.n	800951a <HAL_RTC_SetDate+0x102>
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2201      	movs	r2, #1
 8009436:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2202      	movs	r2, #2
 800943e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d10e      	bne.n	8009466 <HAL_RTC_SetDate+0x4e>
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	785b      	ldrb	r3, [r3, #1]
 800944c:	f003 0310 	and.w	r3, r3, #16
 8009450:	2b00      	cmp	r3, #0
 8009452:	d008      	beq.n	8009466 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	785b      	ldrb	r3, [r3, #1]
 8009458:	f023 0310 	bic.w	r3, r3, #16
 800945c:	b2db      	uxtb	r3, r3
 800945e:	330a      	adds	r3, #10
 8009460:	b2da      	uxtb	r2, r3
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d11c      	bne.n	80094a6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	78db      	ldrb	r3, [r3, #3]
 8009470:	4618      	mov	r0, r3
 8009472:	f000 f93d 	bl	80096f0 <RTC_ByteToBcd2>
 8009476:	4603      	mov	r3, r0
 8009478:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	785b      	ldrb	r3, [r3, #1]
 800947e:	4618      	mov	r0, r3
 8009480:	f000 f936 	bl	80096f0 <RTC_ByteToBcd2>
 8009484:	4603      	mov	r3, r0
 8009486:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009488:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	789b      	ldrb	r3, [r3, #2]
 800948e:	4618      	mov	r0, r3
 8009490:	f000 f92e 	bl	80096f0 <RTC_ByteToBcd2>
 8009494:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009496:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80094a0:	4313      	orrs	r3, r2
 80094a2:	617b      	str	r3, [r7, #20]
 80094a4:	e00e      	b.n	80094c4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	78db      	ldrb	r3, [r3, #3]
 80094aa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	785b      	ldrb	r3, [r3, #1]
 80094b0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80094b2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 80094b4:	68ba      	ldr	r2, [r7, #8]
 80094b6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80094b8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	781b      	ldrb	r3, [r3, #0]
 80094be:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80094c0:	4313      	orrs	r3, r2
 80094c2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	22ca      	movs	r2, #202	; 0xca
 80094ca:	625a      	str	r2, [r3, #36]	; 0x24
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2253      	movs	r2, #83	; 0x53
 80094d2:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80094d4:	68f8      	ldr	r0, [r7, #12]
 80094d6:	f000 f899 	bl	800960c <RTC_EnterInitMode>
 80094da:	4603      	mov	r3, r0
 80094dc:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80094de:	7cfb      	ldrb	r3, [r7, #19]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d10a      	bne.n	80094fa <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681a      	ldr	r2, [r3, #0]
 80094e8:	6979      	ldr	r1, [r7, #20]
 80094ea:	4b0e      	ldr	r3, [pc, #56]	; (8009524 <HAL_RTC_SetDate+0x10c>)
 80094ec:	400b      	ands	r3, r1
 80094ee:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f000 f8bf 	bl	8009674 <RTC_ExitInitMode>
 80094f6:	4603      	mov	r3, r0
 80094f8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	22ff      	movs	r2, #255	; 0xff
 8009500:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8009502:	7cfb      	ldrb	r3, [r7, #19]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d103      	bne.n	8009510 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2201      	movs	r2, #1
 800950c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2200      	movs	r2, #0
 8009514:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009518:	7cfb      	ldrb	r3, [r7, #19]


}
 800951a:	4618      	mov	r0, r3
 800951c:	371c      	adds	r7, #28
 800951e:	46bd      	mov	sp, r7
 8009520:	bd90      	pop	{r4, r7, pc}
 8009522:	bf00      	nop
 8009524:	00ffff3f 	.word	0x00ffff3f

08009528 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b086      	sub	sp, #24
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	685a      	ldr	r2, [r3, #4]
 800953a:	4b21      	ldr	r3, [pc, #132]	; (80095c0 <HAL_RTC_GetDate+0x98>)
 800953c:	4013      	ands	r3, r2
 800953e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8009540:	697b      	ldr	r3, [r7, #20]
 8009542:	0c1b      	lsrs	r3, r3, #16
 8009544:	b2da      	uxtb	r2, r3
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	0a1b      	lsrs	r3, r3, #8
 800954e:	b2db      	uxtb	r3, r3
 8009550:	f003 031f 	and.w	r3, r3, #31
 8009554:	b2da      	uxtb	r2, r3
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	b2db      	uxtb	r3, r3
 800955e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009562:	b2da      	uxtb	r2, r3
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	0b5b      	lsrs	r3, r3, #13
 800956c:	b2db      	uxtb	r3, r3
 800956e:	f003 0307 	and.w	r3, r3, #7
 8009572:	b2da      	uxtb	r2, r3
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d11a      	bne.n	80095b4 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	78db      	ldrb	r3, [r3, #3]
 8009582:	4618      	mov	r0, r3
 8009584:	f000 f8d4 	bl	8009730 <RTC_Bcd2ToByte>
 8009588:	4603      	mov	r3, r0
 800958a:	461a      	mov	r2, r3
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	785b      	ldrb	r3, [r3, #1]
 8009594:	4618      	mov	r0, r3
 8009596:	f000 f8cb 	bl	8009730 <RTC_Bcd2ToByte>
 800959a:	4603      	mov	r3, r0
 800959c:	461a      	mov	r2, r3
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	789b      	ldrb	r3, [r3, #2]
 80095a6:	4618      	mov	r0, r3
 80095a8:	f000 f8c2 	bl	8009730 <RTC_Bcd2ToByte>
 80095ac:	4603      	mov	r3, r0
 80095ae:	461a      	mov	r2, r3
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80095b4:	2300      	movs	r3, #0
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3718      	adds	r7, #24
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	00ffff3f 	.word	0x00ffff3f

080095c4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b084      	sub	sp, #16
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a0d      	ldr	r2, [pc, #52]	; (8009608 <HAL_RTC_WaitForSynchro+0x44>)
 80095d2:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 80095d4:	f7f8 f842 	bl	800165c <HAL_GetTick>
 80095d8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80095da:	e009      	b.n	80095f0 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80095dc:	f7f8 f83e 	bl	800165c <HAL_GetTick>
 80095e0:	4602      	mov	r2, r0
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	1ad3      	subs	r3, r2, r3
 80095e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80095ea:	d901      	bls.n	80095f0 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 80095ec:	2303      	movs	r3, #3
 80095ee:	e007      	b.n	8009600 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	68db      	ldr	r3, [r3, #12]
 80095f6:	f003 0320 	and.w	r3, r3, #32
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d0ee      	beq.n	80095dc <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3710      	adds	r7, #16
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}
 8009608:	0003ff5f 	.word	0x0003ff5f

0800960c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b084      	sub	sp, #16
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009614:	2300      	movs	r3, #0
 8009616:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	68db      	ldr	r3, [r3, #12]
 800961e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009622:	2b00      	cmp	r3, #0
 8009624:	d120      	bne.n	8009668 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f04f 32ff 	mov.w	r2, #4294967295
 800962e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009630:	f7f8 f814 	bl	800165c <HAL_GetTick>
 8009634:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009636:	e00d      	b.n	8009654 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009638:	f7f8 f810 	bl	800165c <HAL_GetTick>
 800963c:	4602      	mov	r2, r0
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	1ad3      	subs	r3, r2, r3
 8009642:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009646:	d905      	bls.n	8009654 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8009648:	2303      	movs	r3, #3
 800964a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2203      	movs	r2, #3
 8009650:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800965e:	2b00      	cmp	r3, #0
 8009660:	d102      	bne.n	8009668 <RTC_EnterInitMode+0x5c>
 8009662:	7bfb      	ldrb	r3, [r7, #15]
 8009664:	2b03      	cmp	r3, #3
 8009666:	d1e7      	bne.n	8009638 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8009668:	7bfb      	ldrb	r3, [r7, #15]
}
 800966a:	4618      	mov	r0, r3
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
	...

08009674 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800967c:	2300      	movs	r3, #0
 800967e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8009680:	4b1a      	ldr	r3, [pc, #104]	; (80096ec <RTC_ExitInitMode+0x78>)
 8009682:	68db      	ldr	r3, [r3, #12]
 8009684:	4a19      	ldr	r2, [pc, #100]	; (80096ec <RTC_ExitInitMode+0x78>)
 8009686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800968a:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800968c:	4b17      	ldr	r3, [pc, #92]	; (80096ec <RTC_ExitInitMode+0x78>)
 800968e:	689b      	ldr	r3, [r3, #8]
 8009690:	f003 0320 	and.w	r3, r3, #32
 8009694:	2b00      	cmp	r3, #0
 8009696:	d10c      	bne.n	80096b2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f7ff ff93 	bl	80095c4 <HAL_RTC_WaitForSynchro>
 800969e:	4603      	mov	r3, r0
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d01e      	beq.n	80096e2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2203      	movs	r2, #3
 80096a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80096ac:	2303      	movs	r3, #3
 80096ae:	73fb      	strb	r3, [r7, #15]
 80096b0:	e017      	b.n	80096e2 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80096b2:	4b0e      	ldr	r3, [pc, #56]	; (80096ec <RTC_ExitInitMode+0x78>)
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	4a0d      	ldr	r2, [pc, #52]	; (80096ec <RTC_ExitInitMode+0x78>)
 80096b8:	f023 0320 	bic.w	r3, r3, #32
 80096bc:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f7ff ff80 	bl	80095c4 <HAL_RTC_WaitForSynchro>
 80096c4:	4603      	mov	r3, r0
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d005      	beq.n	80096d6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2203      	movs	r2, #3
 80096ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80096d2:	2303      	movs	r3, #3
 80096d4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80096d6:	4b05      	ldr	r3, [pc, #20]	; (80096ec <RTC_ExitInitMode+0x78>)
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	4a04      	ldr	r2, [pc, #16]	; (80096ec <RTC_ExitInitMode+0x78>)
 80096dc:	f043 0320 	orr.w	r3, r3, #32
 80096e0:	6093      	str	r3, [r2, #8]
  }

  return status;
 80096e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3710      	adds	r7, #16
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	58004000 	.word	0x58004000

080096f0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b085      	sub	sp, #20
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	4603      	mov	r3, r0
 80096f8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80096fa:	2300      	movs	r3, #0
 80096fc:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 80096fe:	79fb      	ldrb	r3, [r7, #7]
 8009700:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 8009702:	e005      	b.n	8009710 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	3301      	adds	r3, #1
 8009708:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800970a:	7afb      	ldrb	r3, [r7, #11]
 800970c:	3b0a      	subs	r3, #10
 800970e:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8009710:	7afb      	ldrb	r3, [r7, #11]
 8009712:	2b09      	cmp	r3, #9
 8009714:	d8f6      	bhi.n	8009704 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	b2db      	uxtb	r3, r3
 800971a:	011b      	lsls	r3, r3, #4
 800971c:	b2da      	uxtb	r2, r3
 800971e:	7afb      	ldrb	r3, [r7, #11]
 8009720:	4313      	orrs	r3, r2
 8009722:	b2db      	uxtb	r3, r3
}
 8009724:	4618      	mov	r0, r3
 8009726:	3714      	adds	r7, #20
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr

08009730 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009730:	b480      	push	{r7}
 8009732:	b085      	sub	sp, #20
 8009734:	af00      	add	r7, sp, #0
 8009736:	4603      	mov	r3, r0
 8009738:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800973a:	79fb      	ldrb	r3, [r7, #7]
 800973c:	091b      	lsrs	r3, r3, #4
 800973e:	b2db      	uxtb	r3, r3
 8009740:	461a      	mov	r2, r3
 8009742:	0092      	lsls	r2, r2, #2
 8009744:	4413      	add	r3, r2
 8009746:	005b      	lsls	r3, r3, #1
 8009748:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800974a:	79fb      	ldrb	r3, [r7, #7]
 800974c:	f003 030f 	and.w	r3, r3, #15
 8009750:	b2da      	uxtb	r2, r3
 8009752:	7bfb      	ldrb	r3, [r7, #15]
 8009754:	4413      	add	r3, r2
 8009756:	b2db      	uxtb	r3, r3
}
 8009758:	4618      	mov	r0, r3
 800975a:	3714      	adds	r7, #20
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef * hrtc, uint32_t CalibOutput)
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009774:	2b01      	cmp	r3, #1
 8009776:	d101      	bne.n	800977c <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8009778:	2302      	movs	r3, #2
 800977a:	e034      	b.n	80097e6 <HAL_RTCEx_SetCalibrationOutPut+0x82>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2202      	movs	r2, #2
 8009788:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	22ca      	movs	r2, #202	; 0xca
 8009792:	625a      	str	r2, [r3, #36]	; 0x24
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2253      	movs	r2, #83	; 0x53
 800979a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	689a      	ldr	r2, [r3, #8]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 80097aa:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	6899      	ldr	r1, [r3, #8]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	430a      	orrs	r2, r1
 80097ba:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	689a      	ldr	r2, [r3, #8]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80097ca:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	22ff      	movs	r2, #255	; 0xff
 80097d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	370c      	adds	r7, #12
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr

080097f2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097f2:	b580      	push	{r7, lr}
 80097f4:	b082      	sub	sp, #8
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d101      	bne.n	8009804 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	e042      	b.n	800988a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800980a:	2b00      	cmp	r3, #0
 800980c:	d106      	bne.n	800981c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f7f7 fd42 	bl	80012a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2224      	movs	r2, #36	; 0x24
 8009820:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f022 0201 	bic.w	r2, r2, #1
 8009832:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f000 f8bb 	bl	80099b0 <UART_SetConfig>
 800983a:	4603      	mov	r3, r0
 800983c:	2b01      	cmp	r3, #1
 800983e:	d101      	bne.n	8009844 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009840:	2301      	movs	r3, #1
 8009842:	e022      	b.n	800988a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009848:	2b00      	cmp	r3, #0
 800984a:	d002      	beq.n	8009852 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 fe17 	bl	800a480 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	685a      	ldr	r2, [r3, #4]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009860:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	689a      	ldr	r2, [r3, #8]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009870:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681a      	ldr	r2, [r3, #0]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f042 0201 	orr.w	r2, r2, #1
 8009880:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f000 fe9e 	bl	800a5c4 <UART_CheckIdleState>
 8009888:	4603      	mov	r3, r0
}
 800988a:	4618      	mov	r0, r3
 800988c:	3708      	adds	r7, #8
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}

08009892 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009892:	b580      	push	{r7, lr}
 8009894:	b08a      	sub	sp, #40	; 0x28
 8009896:	af02      	add	r7, sp, #8
 8009898:	60f8      	str	r0, [r7, #12]
 800989a:	60b9      	str	r1, [r7, #8]
 800989c:	603b      	str	r3, [r7, #0]
 800989e:	4613      	mov	r3, r2
 80098a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098a8:	2b20      	cmp	r3, #32
 80098aa:	d17b      	bne.n	80099a4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d002      	beq.n	80098b8 <HAL_UART_Transmit+0x26>
 80098b2:	88fb      	ldrh	r3, [r7, #6]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d101      	bne.n	80098bc <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	e074      	b.n	80099a6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2200      	movs	r2, #0
 80098c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	2221      	movs	r2, #33	; 0x21
 80098c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80098cc:	f7f7 fec6 	bl	800165c <HAL_GetTick>
 80098d0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	88fa      	ldrh	r2, [r7, #6]
 80098d6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	88fa      	ldrh	r2, [r7, #6]
 80098de:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098ea:	d108      	bne.n	80098fe <HAL_UART_Transmit+0x6c>
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d104      	bne.n	80098fe <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80098f4:	2300      	movs	r3, #0
 80098f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	61bb      	str	r3, [r7, #24]
 80098fc:	e003      	b.n	8009906 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009902:	2300      	movs	r3, #0
 8009904:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009906:	e030      	b.n	800996a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	9300      	str	r3, [sp, #0]
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	2200      	movs	r2, #0
 8009910:	2180      	movs	r1, #128	; 0x80
 8009912:	68f8      	ldr	r0, [r7, #12]
 8009914:	f000 ff00 	bl	800a718 <UART_WaitOnFlagUntilTimeout>
 8009918:	4603      	mov	r3, r0
 800991a:	2b00      	cmp	r3, #0
 800991c:	d005      	beq.n	800992a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2220      	movs	r2, #32
 8009922:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8009926:	2303      	movs	r3, #3
 8009928:	e03d      	b.n	80099a6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800992a:	69fb      	ldr	r3, [r7, #28]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d10b      	bne.n	8009948 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009930:	69bb      	ldr	r3, [r7, #24]
 8009932:	881b      	ldrh	r3, [r3, #0]
 8009934:	461a      	mov	r2, r3
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800993e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	3302      	adds	r3, #2
 8009944:	61bb      	str	r3, [r7, #24]
 8009946:	e007      	b.n	8009958 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009948:	69fb      	ldr	r3, [r7, #28]
 800994a:	781a      	ldrb	r2, [r3, #0]
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	3301      	adds	r3, #1
 8009956:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800995e:	b29b      	uxth	r3, r3
 8009960:	3b01      	subs	r3, #1
 8009962:	b29a      	uxth	r2, r3
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009970:	b29b      	uxth	r3, r3
 8009972:	2b00      	cmp	r3, #0
 8009974:	d1c8      	bne.n	8009908 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	9300      	str	r3, [sp, #0]
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	2200      	movs	r2, #0
 800997e:	2140      	movs	r1, #64	; 0x40
 8009980:	68f8      	ldr	r0, [r7, #12]
 8009982:	f000 fec9 	bl	800a718 <UART_WaitOnFlagUntilTimeout>
 8009986:	4603      	mov	r3, r0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d005      	beq.n	8009998 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2220      	movs	r2, #32
 8009990:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8009994:	2303      	movs	r3, #3
 8009996:	e006      	b.n	80099a6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2220      	movs	r2, #32
 800999c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80099a0:	2300      	movs	r3, #0
 80099a2:	e000      	b.n	80099a6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80099a4:	2302      	movs	r3, #2
  }
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3720      	adds	r7, #32
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
	...

080099b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099b4:	b092      	sub	sp, #72	; 0x48
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80099ba:	2300      	movs	r3, #0
 80099bc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	689a      	ldr	r2, [r3, #8]
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	691b      	ldr	r3, [r3, #16]
 80099c8:	431a      	orrs	r2, r3
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	695b      	ldr	r3, [r3, #20]
 80099ce:	431a      	orrs	r2, r3
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	69db      	ldr	r3, [r3, #28]
 80099d4:	4313      	orrs	r3, r2
 80099d6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	4bbe      	ldr	r3, [pc, #760]	; (8009cd8 <UART_SetConfig+0x328>)
 80099e0:	4013      	ands	r3, r2
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	6812      	ldr	r2, [r2, #0]
 80099e6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80099e8:	430b      	orrs	r3, r1
 80099ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	68da      	ldr	r2, [r3, #12]
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	430a      	orrs	r2, r1
 8009a00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	699b      	ldr	r3, [r3, #24]
 8009a06:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4ab3      	ldr	r2, [pc, #716]	; (8009cdc <UART_SetConfig+0x32c>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d004      	beq.n	8009a1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	6a1b      	ldr	r3, [r3, #32]
 8009a16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	689a      	ldr	r2, [r3, #8]
 8009a22:	4baf      	ldr	r3, [pc, #700]	; (8009ce0 <UART_SetConfig+0x330>)
 8009a24:	4013      	ands	r3, r2
 8009a26:	697a      	ldr	r2, [r7, #20]
 8009a28:	6812      	ldr	r2, [r2, #0]
 8009a2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009a2c:	430b      	orrs	r3, r1
 8009a2e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a36:	f023 010f 	bic.w	r1, r3, #15
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	430a      	orrs	r2, r1
 8009a44:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4aa6      	ldr	r2, [pc, #664]	; (8009ce4 <UART_SetConfig+0x334>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d177      	bne.n	8009b40 <UART_SetConfig+0x190>
 8009a50:	4ba5      	ldr	r3, [pc, #660]	; (8009ce8 <UART_SetConfig+0x338>)
 8009a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a54:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009a58:	2b28      	cmp	r3, #40	; 0x28
 8009a5a:	d86d      	bhi.n	8009b38 <UART_SetConfig+0x188>
 8009a5c:	a201      	add	r2, pc, #4	; (adr r2, 8009a64 <UART_SetConfig+0xb4>)
 8009a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a62:	bf00      	nop
 8009a64:	08009b09 	.word	0x08009b09
 8009a68:	08009b39 	.word	0x08009b39
 8009a6c:	08009b39 	.word	0x08009b39
 8009a70:	08009b39 	.word	0x08009b39
 8009a74:	08009b39 	.word	0x08009b39
 8009a78:	08009b39 	.word	0x08009b39
 8009a7c:	08009b39 	.word	0x08009b39
 8009a80:	08009b39 	.word	0x08009b39
 8009a84:	08009b11 	.word	0x08009b11
 8009a88:	08009b39 	.word	0x08009b39
 8009a8c:	08009b39 	.word	0x08009b39
 8009a90:	08009b39 	.word	0x08009b39
 8009a94:	08009b39 	.word	0x08009b39
 8009a98:	08009b39 	.word	0x08009b39
 8009a9c:	08009b39 	.word	0x08009b39
 8009aa0:	08009b39 	.word	0x08009b39
 8009aa4:	08009b19 	.word	0x08009b19
 8009aa8:	08009b39 	.word	0x08009b39
 8009aac:	08009b39 	.word	0x08009b39
 8009ab0:	08009b39 	.word	0x08009b39
 8009ab4:	08009b39 	.word	0x08009b39
 8009ab8:	08009b39 	.word	0x08009b39
 8009abc:	08009b39 	.word	0x08009b39
 8009ac0:	08009b39 	.word	0x08009b39
 8009ac4:	08009b21 	.word	0x08009b21
 8009ac8:	08009b39 	.word	0x08009b39
 8009acc:	08009b39 	.word	0x08009b39
 8009ad0:	08009b39 	.word	0x08009b39
 8009ad4:	08009b39 	.word	0x08009b39
 8009ad8:	08009b39 	.word	0x08009b39
 8009adc:	08009b39 	.word	0x08009b39
 8009ae0:	08009b39 	.word	0x08009b39
 8009ae4:	08009b29 	.word	0x08009b29
 8009ae8:	08009b39 	.word	0x08009b39
 8009aec:	08009b39 	.word	0x08009b39
 8009af0:	08009b39 	.word	0x08009b39
 8009af4:	08009b39 	.word	0x08009b39
 8009af8:	08009b39 	.word	0x08009b39
 8009afc:	08009b39 	.word	0x08009b39
 8009b00:	08009b39 	.word	0x08009b39
 8009b04:	08009b31 	.word	0x08009b31
 8009b08:	2301      	movs	r3, #1
 8009b0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b0e:	e222      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b10:	2304      	movs	r3, #4
 8009b12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b16:	e21e      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b18:	2308      	movs	r3, #8
 8009b1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b1e:	e21a      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b20:	2310      	movs	r3, #16
 8009b22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b26:	e216      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b28:	2320      	movs	r3, #32
 8009b2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b2e:	e212      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b30:	2340      	movs	r3, #64	; 0x40
 8009b32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b36:	e20e      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b38:	2380      	movs	r3, #128	; 0x80
 8009b3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b3e:	e20a      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4a69      	ldr	r2, [pc, #420]	; (8009cec <UART_SetConfig+0x33c>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d130      	bne.n	8009bac <UART_SetConfig+0x1fc>
 8009b4a:	4b67      	ldr	r3, [pc, #412]	; (8009ce8 <UART_SetConfig+0x338>)
 8009b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b4e:	f003 0307 	and.w	r3, r3, #7
 8009b52:	2b05      	cmp	r3, #5
 8009b54:	d826      	bhi.n	8009ba4 <UART_SetConfig+0x1f4>
 8009b56:	a201      	add	r2, pc, #4	; (adr r2, 8009b5c <UART_SetConfig+0x1ac>)
 8009b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b5c:	08009b75 	.word	0x08009b75
 8009b60:	08009b7d 	.word	0x08009b7d
 8009b64:	08009b85 	.word	0x08009b85
 8009b68:	08009b8d 	.word	0x08009b8d
 8009b6c:	08009b95 	.word	0x08009b95
 8009b70:	08009b9d 	.word	0x08009b9d
 8009b74:	2300      	movs	r3, #0
 8009b76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b7a:	e1ec      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b7c:	2304      	movs	r3, #4
 8009b7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b82:	e1e8      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b84:	2308      	movs	r3, #8
 8009b86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b8a:	e1e4      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b8c:	2310      	movs	r3, #16
 8009b8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b92:	e1e0      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b94:	2320      	movs	r3, #32
 8009b96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b9a:	e1dc      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009b9c:	2340      	movs	r3, #64	; 0x40
 8009b9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ba2:	e1d8      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009ba4:	2380      	movs	r3, #128	; 0x80
 8009ba6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009baa:	e1d4      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a4f      	ldr	r2, [pc, #316]	; (8009cf0 <UART_SetConfig+0x340>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d130      	bne.n	8009c18 <UART_SetConfig+0x268>
 8009bb6:	4b4c      	ldr	r3, [pc, #304]	; (8009ce8 <UART_SetConfig+0x338>)
 8009bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bba:	f003 0307 	and.w	r3, r3, #7
 8009bbe:	2b05      	cmp	r3, #5
 8009bc0:	d826      	bhi.n	8009c10 <UART_SetConfig+0x260>
 8009bc2:	a201      	add	r2, pc, #4	; (adr r2, 8009bc8 <UART_SetConfig+0x218>)
 8009bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bc8:	08009be1 	.word	0x08009be1
 8009bcc:	08009be9 	.word	0x08009be9
 8009bd0:	08009bf1 	.word	0x08009bf1
 8009bd4:	08009bf9 	.word	0x08009bf9
 8009bd8:	08009c01 	.word	0x08009c01
 8009bdc:	08009c09 	.word	0x08009c09
 8009be0:	2300      	movs	r3, #0
 8009be2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009be6:	e1b6      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009be8:	2304      	movs	r3, #4
 8009bea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bee:	e1b2      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009bf0:	2308      	movs	r3, #8
 8009bf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bf6:	e1ae      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009bf8:	2310      	movs	r3, #16
 8009bfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bfe:	e1aa      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c00:	2320      	movs	r3, #32
 8009c02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c06:	e1a6      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c08:	2340      	movs	r3, #64	; 0x40
 8009c0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c0e:	e1a2      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c10:	2380      	movs	r3, #128	; 0x80
 8009c12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c16:	e19e      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a35      	ldr	r2, [pc, #212]	; (8009cf4 <UART_SetConfig+0x344>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d130      	bne.n	8009c84 <UART_SetConfig+0x2d4>
 8009c22:	4b31      	ldr	r3, [pc, #196]	; (8009ce8 <UART_SetConfig+0x338>)
 8009c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c26:	f003 0307 	and.w	r3, r3, #7
 8009c2a:	2b05      	cmp	r3, #5
 8009c2c:	d826      	bhi.n	8009c7c <UART_SetConfig+0x2cc>
 8009c2e:	a201      	add	r2, pc, #4	; (adr r2, 8009c34 <UART_SetConfig+0x284>)
 8009c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c34:	08009c4d 	.word	0x08009c4d
 8009c38:	08009c55 	.word	0x08009c55
 8009c3c:	08009c5d 	.word	0x08009c5d
 8009c40:	08009c65 	.word	0x08009c65
 8009c44:	08009c6d 	.word	0x08009c6d
 8009c48:	08009c75 	.word	0x08009c75
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c52:	e180      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c54:	2304      	movs	r3, #4
 8009c56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c5a:	e17c      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c5c:	2308      	movs	r3, #8
 8009c5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c62:	e178      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c64:	2310      	movs	r3, #16
 8009c66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c6a:	e174      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c6c:	2320      	movs	r3, #32
 8009c6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c72:	e170      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c74:	2340      	movs	r3, #64	; 0x40
 8009c76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c7a:	e16c      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c7c:	2380      	movs	r3, #128	; 0x80
 8009c7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c82:	e168      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a1b      	ldr	r2, [pc, #108]	; (8009cf8 <UART_SetConfig+0x348>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d142      	bne.n	8009d14 <UART_SetConfig+0x364>
 8009c8e:	4b16      	ldr	r3, [pc, #88]	; (8009ce8 <UART_SetConfig+0x338>)
 8009c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c92:	f003 0307 	and.w	r3, r3, #7
 8009c96:	2b05      	cmp	r3, #5
 8009c98:	d838      	bhi.n	8009d0c <UART_SetConfig+0x35c>
 8009c9a:	a201      	add	r2, pc, #4	; (adr r2, 8009ca0 <UART_SetConfig+0x2f0>)
 8009c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ca0:	08009cb9 	.word	0x08009cb9
 8009ca4:	08009cc1 	.word	0x08009cc1
 8009ca8:	08009cc9 	.word	0x08009cc9
 8009cac:	08009cd1 	.word	0x08009cd1
 8009cb0:	08009cfd 	.word	0x08009cfd
 8009cb4:	08009d05 	.word	0x08009d05
 8009cb8:	2300      	movs	r3, #0
 8009cba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cbe:	e14a      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009cc0:	2304      	movs	r3, #4
 8009cc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cc6:	e146      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009cc8:	2308      	movs	r3, #8
 8009cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cce:	e142      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009cd0:	2310      	movs	r3, #16
 8009cd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cd6:	e13e      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009cd8:	cfff69f3 	.word	0xcfff69f3
 8009cdc:	58000c00 	.word	0x58000c00
 8009ce0:	11fff4ff 	.word	0x11fff4ff
 8009ce4:	40011000 	.word	0x40011000
 8009ce8:	58024400 	.word	0x58024400
 8009cec:	40004400 	.word	0x40004400
 8009cf0:	40004800 	.word	0x40004800
 8009cf4:	40004c00 	.word	0x40004c00
 8009cf8:	40005000 	.word	0x40005000
 8009cfc:	2320      	movs	r3, #32
 8009cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d02:	e128      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009d04:	2340      	movs	r3, #64	; 0x40
 8009d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d0a:	e124      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009d0c:	2380      	movs	r3, #128	; 0x80
 8009d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d12:	e120      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4acb      	ldr	r2, [pc, #812]	; (800a048 <UART_SetConfig+0x698>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d176      	bne.n	8009e0c <UART_SetConfig+0x45c>
 8009d1e:	4bcb      	ldr	r3, [pc, #812]	; (800a04c <UART_SetConfig+0x69c>)
 8009d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009d26:	2b28      	cmp	r3, #40	; 0x28
 8009d28:	d86c      	bhi.n	8009e04 <UART_SetConfig+0x454>
 8009d2a:	a201      	add	r2, pc, #4	; (adr r2, 8009d30 <UART_SetConfig+0x380>)
 8009d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d30:	08009dd5 	.word	0x08009dd5
 8009d34:	08009e05 	.word	0x08009e05
 8009d38:	08009e05 	.word	0x08009e05
 8009d3c:	08009e05 	.word	0x08009e05
 8009d40:	08009e05 	.word	0x08009e05
 8009d44:	08009e05 	.word	0x08009e05
 8009d48:	08009e05 	.word	0x08009e05
 8009d4c:	08009e05 	.word	0x08009e05
 8009d50:	08009ddd 	.word	0x08009ddd
 8009d54:	08009e05 	.word	0x08009e05
 8009d58:	08009e05 	.word	0x08009e05
 8009d5c:	08009e05 	.word	0x08009e05
 8009d60:	08009e05 	.word	0x08009e05
 8009d64:	08009e05 	.word	0x08009e05
 8009d68:	08009e05 	.word	0x08009e05
 8009d6c:	08009e05 	.word	0x08009e05
 8009d70:	08009de5 	.word	0x08009de5
 8009d74:	08009e05 	.word	0x08009e05
 8009d78:	08009e05 	.word	0x08009e05
 8009d7c:	08009e05 	.word	0x08009e05
 8009d80:	08009e05 	.word	0x08009e05
 8009d84:	08009e05 	.word	0x08009e05
 8009d88:	08009e05 	.word	0x08009e05
 8009d8c:	08009e05 	.word	0x08009e05
 8009d90:	08009ded 	.word	0x08009ded
 8009d94:	08009e05 	.word	0x08009e05
 8009d98:	08009e05 	.word	0x08009e05
 8009d9c:	08009e05 	.word	0x08009e05
 8009da0:	08009e05 	.word	0x08009e05
 8009da4:	08009e05 	.word	0x08009e05
 8009da8:	08009e05 	.word	0x08009e05
 8009dac:	08009e05 	.word	0x08009e05
 8009db0:	08009df5 	.word	0x08009df5
 8009db4:	08009e05 	.word	0x08009e05
 8009db8:	08009e05 	.word	0x08009e05
 8009dbc:	08009e05 	.word	0x08009e05
 8009dc0:	08009e05 	.word	0x08009e05
 8009dc4:	08009e05 	.word	0x08009e05
 8009dc8:	08009e05 	.word	0x08009e05
 8009dcc:	08009e05 	.word	0x08009e05
 8009dd0:	08009dfd 	.word	0x08009dfd
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009dda:	e0bc      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009ddc:	2304      	movs	r3, #4
 8009dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009de2:	e0b8      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009de4:	2308      	movs	r3, #8
 8009de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009dea:	e0b4      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009dec:	2310      	movs	r3, #16
 8009dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009df2:	e0b0      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009df4:	2320      	movs	r3, #32
 8009df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009dfa:	e0ac      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009dfc:	2340      	movs	r3, #64	; 0x40
 8009dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e02:	e0a8      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e04:	2380      	movs	r3, #128	; 0x80
 8009e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e0a:	e0a4      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a8f      	ldr	r2, [pc, #572]	; (800a050 <UART_SetConfig+0x6a0>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d130      	bne.n	8009e78 <UART_SetConfig+0x4c8>
 8009e16:	4b8d      	ldr	r3, [pc, #564]	; (800a04c <UART_SetConfig+0x69c>)
 8009e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e1a:	f003 0307 	and.w	r3, r3, #7
 8009e1e:	2b05      	cmp	r3, #5
 8009e20:	d826      	bhi.n	8009e70 <UART_SetConfig+0x4c0>
 8009e22:	a201      	add	r2, pc, #4	; (adr r2, 8009e28 <UART_SetConfig+0x478>)
 8009e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e28:	08009e41 	.word	0x08009e41
 8009e2c:	08009e49 	.word	0x08009e49
 8009e30:	08009e51 	.word	0x08009e51
 8009e34:	08009e59 	.word	0x08009e59
 8009e38:	08009e61 	.word	0x08009e61
 8009e3c:	08009e69 	.word	0x08009e69
 8009e40:	2300      	movs	r3, #0
 8009e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e46:	e086      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e48:	2304      	movs	r3, #4
 8009e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e4e:	e082      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e50:	2308      	movs	r3, #8
 8009e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e56:	e07e      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e58:	2310      	movs	r3, #16
 8009e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e5e:	e07a      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e60:	2320      	movs	r3, #32
 8009e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e66:	e076      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e68:	2340      	movs	r3, #64	; 0x40
 8009e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e6e:	e072      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e70:	2380      	movs	r3, #128	; 0x80
 8009e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e76:	e06e      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a75      	ldr	r2, [pc, #468]	; (800a054 <UART_SetConfig+0x6a4>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d130      	bne.n	8009ee4 <UART_SetConfig+0x534>
 8009e82:	4b72      	ldr	r3, [pc, #456]	; (800a04c <UART_SetConfig+0x69c>)
 8009e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e86:	f003 0307 	and.w	r3, r3, #7
 8009e8a:	2b05      	cmp	r3, #5
 8009e8c:	d826      	bhi.n	8009edc <UART_SetConfig+0x52c>
 8009e8e:	a201      	add	r2, pc, #4	; (adr r2, 8009e94 <UART_SetConfig+0x4e4>)
 8009e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e94:	08009ead 	.word	0x08009ead
 8009e98:	08009eb5 	.word	0x08009eb5
 8009e9c:	08009ebd 	.word	0x08009ebd
 8009ea0:	08009ec5 	.word	0x08009ec5
 8009ea4:	08009ecd 	.word	0x08009ecd
 8009ea8:	08009ed5 	.word	0x08009ed5
 8009eac:	2300      	movs	r3, #0
 8009eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009eb2:	e050      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009eb4:	2304      	movs	r3, #4
 8009eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009eba:	e04c      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009ebc:	2308      	movs	r3, #8
 8009ebe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ec2:	e048      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009ec4:	2310      	movs	r3, #16
 8009ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009eca:	e044      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009ecc:	2320      	movs	r3, #32
 8009ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ed2:	e040      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009ed4:	2340      	movs	r3, #64	; 0x40
 8009ed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009eda:	e03c      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009edc:	2380      	movs	r3, #128	; 0x80
 8009ede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ee2:	e038      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4a5b      	ldr	r2, [pc, #364]	; (800a058 <UART_SetConfig+0x6a8>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d130      	bne.n	8009f50 <UART_SetConfig+0x5a0>
 8009eee:	4b57      	ldr	r3, [pc, #348]	; (800a04c <UART_SetConfig+0x69c>)
 8009ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ef2:	f003 0307 	and.w	r3, r3, #7
 8009ef6:	2b05      	cmp	r3, #5
 8009ef8:	d826      	bhi.n	8009f48 <UART_SetConfig+0x598>
 8009efa:	a201      	add	r2, pc, #4	; (adr r2, 8009f00 <UART_SetConfig+0x550>)
 8009efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f00:	08009f19 	.word	0x08009f19
 8009f04:	08009f21 	.word	0x08009f21
 8009f08:	08009f29 	.word	0x08009f29
 8009f0c:	08009f31 	.word	0x08009f31
 8009f10:	08009f39 	.word	0x08009f39
 8009f14:	08009f41 	.word	0x08009f41
 8009f18:	2302      	movs	r3, #2
 8009f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f1e:	e01a      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009f20:	2304      	movs	r3, #4
 8009f22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f26:	e016      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009f28:	2308      	movs	r3, #8
 8009f2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f2e:	e012      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009f30:	2310      	movs	r3, #16
 8009f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f36:	e00e      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009f38:	2320      	movs	r3, #32
 8009f3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f3e:	e00a      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009f40:	2340      	movs	r3, #64	; 0x40
 8009f42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f46:	e006      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009f48:	2380      	movs	r3, #128	; 0x80
 8009f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009f4e:	e002      	b.n	8009f56 <UART_SetConfig+0x5a6>
 8009f50:	2380      	movs	r3, #128	; 0x80
 8009f52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4a3f      	ldr	r2, [pc, #252]	; (800a058 <UART_SetConfig+0x6a8>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	f040 80f8 	bne.w	800a152 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009f62:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009f66:	2b20      	cmp	r3, #32
 8009f68:	dc46      	bgt.n	8009ff8 <UART_SetConfig+0x648>
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	f2c0 8082 	blt.w	800a074 <UART_SetConfig+0x6c4>
 8009f70:	3b02      	subs	r3, #2
 8009f72:	2b1e      	cmp	r3, #30
 8009f74:	d87e      	bhi.n	800a074 <UART_SetConfig+0x6c4>
 8009f76:	a201      	add	r2, pc, #4	; (adr r2, 8009f7c <UART_SetConfig+0x5cc>)
 8009f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7c:	08009fff 	.word	0x08009fff
 8009f80:	0800a075 	.word	0x0800a075
 8009f84:	0800a007 	.word	0x0800a007
 8009f88:	0800a075 	.word	0x0800a075
 8009f8c:	0800a075 	.word	0x0800a075
 8009f90:	0800a075 	.word	0x0800a075
 8009f94:	0800a017 	.word	0x0800a017
 8009f98:	0800a075 	.word	0x0800a075
 8009f9c:	0800a075 	.word	0x0800a075
 8009fa0:	0800a075 	.word	0x0800a075
 8009fa4:	0800a075 	.word	0x0800a075
 8009fa8:	0800a075 	.word	0x0800a075
 8009fac:	0800a075 	.word	0x0800a075
 8009fb0:	0800a075 	.word	0x0800a075
 8009fb4:	0800a027 	.word	0x0800a027
 8009fb8:	0800a075 	.word	0x0800a075
 8009fbc:	0800a075 	.word	0x0800a075
 8009fc0:	0800a075 	.word	0x0800a075
 8009fc4:	0800a075 	.word	0x0800a075
 8009fc8:	0800a075 	.word	0x0800a075
 8009fcc:	0800a075 	.word	0x0800a075
 8009fd0:	0800a075 	.word	0x0800a075
 8009fd4:	0800a075 	.word	0x0800a075
 8009fd8:	0800a075 	.word	0x0800a075
 8009fdc:	0800a075 	.word	0x0800a075
 8009fe0:	0800a075 	.word	0x0800a075
 8009fe4:	0800a075 	.word	0x0800a075
 8009fe8:	0800a075 	.word	0x0800a075
 8009fec:	0800a075 	.word	0x0800a075
 8009ff0:	0800a075 	.word	0x0800a075
 8009ff4:	0800a067 	.word	0x0800a067
 8009ff8:	2b40      	cmp	r3, #64	; 0x40
 8009ffa:	d037      	beq.n	800a06c <UART_SetConfig+0x6bc>
 8009ffc:	e03a      	b.n	800a074 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009ffe:	f7fe fb1b 	bl	8008638 <HAL_RCCEx_GetD3PCLK1Freq>
 800a002:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a004:	e03c      	b.n	800a080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a006:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7fe fb2a 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a012:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a014:	e034      	b.n	800a080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a016:	f107 0318 	add.w	r3, r7, #24
 800a01a:	4618      	mov	r0, r3
 800a01c:	f7fe fc76 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a020:	69fb      	ldr	r3, [r7, #28]
 800a022:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a024:	e02c      	b.n	800a080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a026:	4b09      	ldr	r3, [pc, #36]	; (800a04c <UART_SetConfig+0x69c>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f003 0320 	and.w	r3, r3, #32
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d016      	beq.n	800a060 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a032:	4b06      	ldr	r3, [pc, #24]	; (800a04c <UART_SetConfig+0x69c>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	08db      	lsrs	r3, r3, #3
 800a038:	f003 0303 	and.w	r3, r3, #3
 800a03c:	4a07      	ldr	r2, [pc, #28]	; (800a05c <UART_SetConfig+0x6ac>)
 800a03e:	fa22 f303 	lsr.w	r3, r2, r3
 800a042:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a044:	e01c      	b.n	800a080 <UART_SetConfig+0x6d0>
 800a046:	bf00      	nop
 800a048:	40011400 	.word	0x40011400
 800a04c:	58024400 	.word	0x58024400
 800a050:	40007800 	.word	0x40007800
 800a054:	40007c00 	.word	0x40007c00
 800a058:	58000c00 	.word	0x58000c00
 800a05c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a060:	4b9d      	ldr	r3, [pc, #628]	; (800a2d8 <UART_SetConfig+0x928>)
 800a062:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a064:	e00c      	b.n	800a080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a066:	4b9d      	ldr	r3, [pc, #628]	; (800a2dc <UART_SetConfig+0x92c>)
 800a068:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a06a:	e009      	b.n	800a080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a06c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a070:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a072:	e005      	b.n	800a080 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a074:	2300      	movs	r3, #0
 800a076:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a078:	2301      	movs	r3, #1
 800a07a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a07e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a082:	2b00      	cmp	r3, #0
 800a084:	f000 81de 	beq.w	800a444 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a08c:	4a94      	ldr	r2, [pc, #592]	; (800a2e0 <UART_SetConfig+0x930>)
 800a08e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a092:	461a      	mov	r2, r3
 800a094:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a096:	fbb3 f3f2 	udiv	r3, r3, r2
 800a09a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	685a      	ldr	r2, [r3, #4]
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	005b      	lsls	r3, r3, #1
 800a0a4:	4413      	add	r3, r2
 800a0a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d305      	bcc.n	800a0b8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a0b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d903      	bls.n	800a0c0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a0be:	e1c1      	b.n	800a444 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a0c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	60bb      	str	r3, [r7, #8]
 800a0c6:	60fa      	str	r2, [r7, #12]
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0cc:	4a84      	ldr	r2, [pc, #528]	; (800a2e0 <UART_SetConfig+0x930>)
 800a0ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0d2:	b29b      	uxth	r3, r3
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	603b      	str	r3, [r7, #0]
 800a0d8:	607a      	str	r2, [r7, #4]
 800a0da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0e2:	f7f6 f955 	bl	8000390 <__aeabi_uldivmod>
 800a0e6:	4602      	mov	r2, r0
 800a0e8:	460b      	mov	r3, r1
 800a0ea:	4610      	mov	r0, r2
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	f04f 0200 	mov.w	r2, #0
 800a0f2:	f04f 0300 	mov.w	r3, #0
 800a0f6:	020b      	lsls	r3, r1, #8
 800a0f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a0fc:	0202      	lsls	r2, r0, #8
 800a0fe:	6979      	ldr	r1, [r7, #20]
 800a100:	6849      	ldr	r1, [r1, #4]
 800a102:	0849      	lsrs	r1, r1, #1
 800a104:	2000      	movs	r0, #0
 800a106:	460c      	mov	r4, r1
 800a108:	4605      	mov	r5, r0
 800a10a:	eb12 0804 	adds.w	r8, r2, r4
 800a10e:	eb43 0905 	adc.w	r9, r3, r5
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	469a      	mov	sl, r3
 800a11a:	4693      	mov	fp, r2
 800a11c:	4652      	mov	r2, sl
 800a11e:	465b      	mov	r3, fp
 800a120:	4640      	mov	r0, r8
 800a122:	4649      	mov	r1, r9
 800a124:	f7f6 f934 	bl	8000390 <__aeabi_uldivmod>
 800a128:	4602      	mov	r2, r0
 800a12a:	460b      	mov	r3, r1
 800a12c:	4613      	mov	r3, r2
 800a12e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a132:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a136:	d308      	bcc.n	800a14a <UART_SetConfig+0x79a>
 800a138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a13a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a13e:	d204      	bcs.n	800a14a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a146:	60da      	str	r2, [r3, #12]
 800a148:	e17c      	b.n	800a444 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a150:	e178      	b.n	800a444 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	69db      	ldr	r3, [r3, #28]
 800a156:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a15a:	f040 80c5 	bne.w	800a2e8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a15e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a162:	2b20      	cmp	r3, #32
 800a164:	dc48      	bgt.n	800a1f8 <UART_SetConfig+0x848>
 800a166:	2b00      	cmp	r3, #0
 800a168:	db7b      	blt.n	800a262 <UART_SetConfig+0x8b2>
 800a16a:	2b20      	cmp	r3, #32
 800a16c:	d879      	bhi.n	800a262 <UART_SetConfig+0x8b2>
 800a16e:	a201      	add	r2, pc, #4	; (adr r2, 800a174 <UART_SetConfig+0x7c4>)
 800a170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a174:	0800a1ff 	.word	0x0800a1ff
 800a178:	0800a207 	.word	0x0800a207
 800a17c:	0800a263 	.word	0x0800a263
 800a180:	0800a263 	.word	0x0800a263
 800a184:	0800a20f 	.word	0x0800a20f
 800a188:	0800a263 	.word	0x0800a263
 800a18c:	0800a263 	.word	0x0800a263
 800a190:	0800a263 	.word	0x0800a263
 800a194:	0800a21f 	.word	0x0800a21f
 800a198:	0800a263 	.word	0x0800a263
 800a19c:	0800a263 	.word	0x0800a263
 800a1a0:	0800a263 	.word	0x0800a263
 800a1a4:	0800a263 	.word	0x0800a263
 800a1a8:	0800a263 	.word	0x0800a263
 800a1ac:	0800a263 	.word	0x0800a263
 800a1b0:	0800a263 	.word	0x0800a263
 800a1b4:	0800a22f 	.word	0x0800a22f
 800a1b8:	0800a263 	.word	0x0800a263
 800a1bc:	0800a263 	.word	0x0800a263
 800a1c0:	0800a263 	.word	0x0800a263
 800a1c4:	0800a263 	.word	0x0800a263
 800a1c8:	0800a263 	.word	0x0800a263
 800a1cc:	0800a263 	.word	0x0800a263
 800a1d0:	0800a263 	.word	0x0800a263
 800a1d4:	0800a263 	.word	0x0800a263
 800a1d8:	0800a263 	.word	0x0800a263
 800a1dc:	0800a263 	.word	0x0800a263
 800a1e0:	0800a263 	.word	0x0800a263
 800a1e4:	0800a263 	.word	0x0800a263
 800a1e8:	0800a263 	.word	0x0800a263
 800a1ec:	0800a263 	.word	0x0800a263
 800a1f0:	0800a263 	.word	0x0800a263
 800a1f4:	0800a255 	.word	0x0800a255
 800a1f8:	2b40      	cmp	r3, #64	; 0x40
 800a1fa:	d02e      	beq.n	800a25a <UART_SetConfig+0x8aa>
 800a1fc:	e031      	b.n	800a262 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1fe:	f7fc fa65 	bl	80066cc <HAL_RCC_GetPCLK1Freq>
 800a202:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a204:	e033      	b.n	800a26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a206:	f7fc fa77 	bl	80066f8 <HAL_RCC_GetPCLK2Freq>
 800a20a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a20c:	e02f      	b.n	800a26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a20e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a212:	4618      	mov	r0, r3
 800a214:	f7fe fa26 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a21a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a21c:	e027      	b.n	800a26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a21e:	f107 0318 	add.w	r3, r7, #24
 800a222:	4618      	mov	r0, r3
 800a224:	f7fe fb72 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a228:	69fb      	ldr	r3, [r7, #28]
 800a22a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a22c:	e01f      	b.n	800a26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a22e:	4b2d      	ldr	r3, [pc, #180]	; (800a2e4 <UART_SetConfig+0x934>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f003 0320 	and.w	r3, r3, #32
 800a236:	2b00      	cmp	r3, #0
 800a238:	d009      	beq.n	800a24e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a23a:	4b2a      	ldr	r3, [pc, #168]	; (800a2e4 <UART_SetConfig+0x934>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	08db      	lsrs	r3, r3, #3
 800a240:	f003 0303 	and.w	r3, r3, #3
 800a244:	4a24      	ldr	r2, [pc, #144]	; (800a2d8 <UART_SetConfig+0x928>)
 800a246:	fa22 f303 	lsr.w	r3, r2, r3
 800a24a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a24c:	e00f      	b.n	800a26e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a24e:	4b22      	ldr	r3, [pc, #136]	; (800a2d8 <UART_SetConfig+0x928>)
 800a250:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a252:	e00c      	b.n	800a26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a254:	4b21      	ldr	r3, [pc, #132]	; (800a2dc <UART_SetConfig+0x92c>)
 800a256:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a258:	e009      	b.n	800a26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a25a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a25e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a260:	e005      	b.n	800a26e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a262:	2300      	movs	r3, #0
 800a264:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a266:	2301      	movs	r3, #1
 800a268:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a26c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a26e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a270:	2b00      	cmp	r3, #0
 800a272:	f000 80e7 	beq.w	800a444 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a27a:	4a19      	ldr	r2, [pc, #100]	; (800a2e0 <UART_SetConfig+0x930>)
 800a27c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a280:	461a      	mov	r2, r3
 800a282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a284:	fbb3 f3f2 	udiv	r3, r3, r2
 800a288:	005a      	lsls	r2, r3, #1
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	085b      	lsrs	r3, r3, #1
 800a290:	441a      	add	r2, r3
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	fbb2 f3f3 	udiv	r3, r2, r3
 800a29a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a29c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a29e:	2b0f      	cmp	r3, #15
 800a2a0:	d916      	bls.n	800a2d0 <UART_SetConfig+0x920>
 800a2a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2a8:	d212      	bcs.n	800a2d0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a2aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ac:	b29b      	uxth	r3, r3
 800a2ae:	f023 030f 	bic.w	r3, r3, #15
 800a2b2:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b6:	085b      	lsrs	r3, r3, #1
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	f003 0307 	and.w	r3, r3, #7
 800a2be:	b29a      	uxth	r2, r3
 800a2c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a2cc:	60da      	str	r2, [r3, #12]
 800a2ce:	e0b9      	b.n	800a444 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a2d6:	e0b5      	b.n	800a444 <UART_SetConfig+0xa94>
 800a2d8:	03d09000 	.word	0x03d09000
 800a2dc:	003d0900 	.word	0x003d0900
 800a2e0:	0800b490 	.word	0x0800b490
 800a2e4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a2e8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a2ec:	2b20      	cmp	r3, #32
 800a2ee:	dc49      	bgt.n	800a384 <UART_SetConfig+0x9d4>
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	db7c      	blt.n	800a3ee <UART_SetConfig+0xa3e>
 800a2f4:	2b20      	cmp	r3, #32
 800a2f6:	d87a      	bhi.n	800a3ee <UART_SetConfig+0xa3e>
 800a2f8:	a201      	add	r2, pc, #4	; (adr r2, 800a300 <UART_SetConfig+0x950>)
 800a2fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2fe:	bf00      	nop
 800a300:	0800a38b 	.word	0x0800a38b
 800a304:	0800a393 	.word	0x0800a393
 800a308:	0800a3ef 	.word	0x0800a3ef
 800a30c:	0800a3ef 	.word	0x0800a3ef
 800a310:	0800a39b 	.word	0x0800a39b
 800a314:	0800a3ef 	.word	0x0800a3ef
 800a318:	0800a3ef 	.word	0x0800a3ef
 800a31c:	0800a3ef 	.word	0x0800a3ef
 800a320:	0800a3ab 	.word	0x0800a3ab
 800a324:	0800a3ef 	.word	0x0800a3ef
 800a328:	0800a3ef 	.word	0x0800a3ef
 800a32c:	0800a3ef 	.word	0x0800a3ef
 800a330:	0800a3ef 	.word	0x0800a3ef
 800a334:	0800a3ef 	.word	0x0800a3ef
 800a338:	0800a3ef 	.word	0x0800a3ef
 800a33c:	0800a3ef 	.word	0x0800a3ef
 800a340:	0800a3bb 	.word	0x0800a3bb
 800a344:	0800a3ef 	.word	0x0800a3ef
 800a348:	0800a3ef 	.word	0x0800a3ef
 800a34c:	0800a3ef 	.word	0x0800a3ef
 800a350:	0800a3ef 	.word	0x0800a3ef
 800a354:	0800a3ef 	.word	0x0800a3ef
 800a358:	0800a3ef 	.word	0x0800a3ef
 800a35c:	0800a3ef 	.word	0x0800a3ef
 800a360:	0800a3ef 	.word	0x0800a3ef
 800a364:	0800a3ef 	.word	0x0800a3ef
 800a368:	0800a3ef 	.word	0x0800a3ef
 800a36c:	0800a3ef 	.word	0x0800a3ef
 800a370:	0800a3ef 	.word	0x0800a3ef
 800a374:	0800a3ef 	.word	0x0800a3ef
 800a378:	0800a3ef 	.word	0x0800a3ef
 800a37c:	0800a3ef 	.word	0x0800a3ef
 800a380:	0800a3e1 	.word	0x0800a3e1
 800a384:	2b40      	cmp	r3, #64	; 0x40
 800a386:	d02e      	beq.n	800a3e6 <UART_SetConfig+0xa36>
 800a388:	e031      	b.n	800a3ee <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a38a:	f7fc f99f 	bl	80066cc <HAL_RCC_GetPCLK1Freq>
 800a38e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a390:	e033      	b.n	800a3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a392:	f7fc f9b1 	bl	80066f8 <HAL_RCC_GetPCLK2Freq>
 800a396:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a398:	e02f      	b.n	800a3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a39a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f7fe f960 	bl	8008664 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3a8:	e027      	b.n	800a3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3aa:	f107 0318 	add.w	r3, r7, #24
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f7fe faac 	bl	800890c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a3b4:	69fb      	ldr	r3, [r7, #28]
 800a3b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3b8:	e01f      	b.n	800a3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3ba:	4b2d      	ldr	r3, [pc, #180]	; (800a470 <UART_SetConfig+0xac0>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f003 0320 	and.w	r3, r3, #32
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d009      	beq.n	800a3da <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a3c6:	4b2a      	ldr	r3, [pc, #168]	; (800a470 <UART_SetConfig+0xac0>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	08db      	lsrs	r3, r3, #3
 800a3cc:	f003 0303 	and.w	r3, r3, #3
 800a3d0:	4a28      	ldr	r2, [pc, #160]	; (800a474 <UART_SetConfig+0xac4>)
 800a3d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a3d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3d8:	e00f      	b.n	800a3fa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a3da:	4b26      	ldr	r3, [pc, #152]	; (800a474 <UART_SetConfig+0xac4>)
 800a3dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3de:	e00c      	b.n	800a3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3e0:	4b25      	ldr	r3, [pc, #148]	; (800a478 <UART_SetConfig+0xac8>)
 800a3e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3e4:	e009      	b.n	800a3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a3ec:	e005      	b.n	800a3fa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a3f8:	bf00      	nop
    }

    if (pclk != 0U)
 800a3fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d021      	beq.n	800a444 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a404:	4a1d      	ldr	r2, [pc, #116]	; (800a47c <UART_SetConfig+0xacc>)
 800a406:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a40a:	461a      	mov	r2, r3
 800a40c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a40e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	085b      	lsrs	r3, r3, #1
 800a418:	441a      	add	r2, r3
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	685b      	ldr	r3, [r3, #4]
 800a41e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a422:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a426:	2b0f      	cmp	r3, #15
 800a428:	d909      	bls.n	800a43e <UART_SetConfig+0xa8e>
 800a42a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a42c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a430:	d205      	bcs.n	800a43e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a434:	b29a      	uxth	r2, r3
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	60da      	str	r2, [r3, #12]
 800a43c:	e002      	b.n	800a444 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a43e:	2301      	movs	r3, #1
 800a440:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	2201      	movs	r2, #1
 800a448:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a44c:	697b      	ldr	r3, [r7, #20]
 800a44e:	2201      	movs	r2, #1
 800a450:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	2200      	movs	r2, #0
 800a458:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	2200      	movs	r2, #0
 800a45e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800a460:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800a464:	4618      	mov	r0, r3
 800a466:	3748      	adds	r7, #72	; 0x48
 800a468:	46bd      	mov	sp, r7
 800a46a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a46e:	bf00      	nop
 800a470:	58024400 	.word	0x58024400
 800a474:	03d09000 	.word	0x03d09000
 800a478:	003d0900 	.word	0x003d0900
 800a47c:	0800b490 	.word	0x0800b490

0800a480 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a480:	b480      	push	{r7}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a48c:	f003 0301 	and.w	r3, r3, #1
 800a490:	2b00      	cmp	r3, #0
 800a492:	d00a      	beq.n	800a4aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	685b      	ldr	r3, [r3, #4]
 800a49a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	430a      	orrs	r2, r1
 800a4a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ae:	f003 0302 	and.w	r3, r3, #2
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d00a      	beq.n	800a4cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	430a      	orrs	r2, r1
 800a4ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4d0:	f003 0304 	and.w	r3, r3, #4
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d00a      	beq.n	800a4ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	430a      	orrs	r2, r1
 800a4ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4f2:	f003 0308 	and.w	r3, r3, #8
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00a      	beq.n	800a510 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	430a      	orrs	r2, r1
 800a50e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a514:	f003 0310 	and.w	r3, r3, #16
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d00a      	beq.n	800a532 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	689b      	ldr	r3, [r3, #8]
 800a522:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	430a      	orrs	r2, r1
 800a530:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a536:	f003 0320 	and.w	r3, r3, #32
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d00a      	beq.n	800a554 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	689b      	ldr	r3, [r3, #8]
 800a544:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	430a      	orrs	r2, r1
 800a552:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d01a      	beq.n	800a596 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	430a      	orrs	r2, r1
 800a574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a57a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a57e:	d10a      	bne.n	800a596 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	430a      	orrs	r2, r1
 800a594:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a59a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00a      	beq.n	800a5b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	430a      	orrs	r2, r1
 800a5b6:	605a      	str	r2, [r3, #4]
  }
}
 800a5b8:	bf00      	nop
 800a5ba:	370c      	adds	r7, #12
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c2:	4770      	bx	lr

0800a5c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b098      	sub	sp, #96	; 0x60
 800a5c8:	af02      	add	r7, sp, #8
 800a5ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5d4:	f7f7 f842 	bl	800165c <HAL_GetTick>
 800a5d8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 0308 	and.w	r3, r3, #8
 800a5e4:	2b08      	cmp	r3, #8
 800a5e6:	d12f      	bne.n	800a648 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a5ec:	9300      	str	r3, [sp, #0]
 800a5ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f000 f88e 	bl	800a718 <UART_WaitOnFlagUntilTimeout>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d022      	beq.n	800a648 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a60a:	e853 3f00 	ldrex	r3, [r3]
 800a60e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a612:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a616:	653b      	str	r3, [r7, #80]	; 0x50
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	461a      	mov	r2, r3
 800a61e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a620:	647b      	str	r3, [r7, #68]	; 0x44
 800a622:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a624:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a626:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a628:	e841 2300 	strex	r3, r2, [r1]
 800a62c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a62e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a630:	2b00      	cmp	r3, #0
 800a632:	d1e6      	bne.n	800a602 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2220      	movs	r2, #32
 800a638:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2200      	movs	r2, #0
 800a640:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a644:	2303      	movs	r3, #3
 800a646:	e063      	b.n	800a710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f003 0304 	and.w	r3, r3, #4
 800a652:	2b04      	cmp	r3, #4
 800a654:	d149      	bne.n	800a6ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a656:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a65a:	9300      	str	r3, [sp, #0]
 800a65c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a65e:	2200      	movs	r2, #0
 800a660:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 f857 	bl	800a718 <UART_WaitOnFlagUntilTimeout>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d03c      	beq.n	800a6ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a678:	e853 3f00 	ldrex	r3, [r3]
 800a67c:	623b      	str	r3, [r7, #32]
   return(result);
 800a67e:	6a3b      	ldr	r3, [r7, #32]
 800a680:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a684:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	461a      	mov	r2, r3
 800a68c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a68e:	633b      	str	r3, [r7, #48]	; 0x30
 800a690:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a692:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a696:	e841 2300 	strex	r3, r2, [r1]
 800a69a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a69c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d1e6      	bne.n	800a670 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	3308      	adds	r3, #8
 800a6a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	e853 3f00 	ldrex	r3, [r3]
 800a6b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f023 0301 	bic.w	r3, r3, #1
 800a6b8:	64bb      	str	r3, [r7, #72]	; 0x48
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	3308      	adds	r3, #8
 800a6c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a6c2:	61fa      	str	r2, [r7, #28]
 800a6c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c6:	69b9      	ldr	r1, [r7, #24]
 800a6c8:	69fa      	ldr	r2, [r7, #28]
 800a6ca:	e841 2300 	strex	r3, r2, [r1]
 800a6ce:	617b      	str	r3, [r7, #20]
   return(result);
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d1e5      	bne.n	800a6a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2220      	movs	r2, #32
 800a6da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6e6:	2303      	movs	r3, #3
 800a6e8:	e012      	b.n	800a710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2220      	movs	r2, #32
 800a6ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2220      	movs	r2, #32
 800a6f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2200      	movs	r2, #0
 800a704:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2200      	movs	r2, #0
 800a70a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a70e:	2300      	movs	r3, #0
}
 800a710:	4618      	mov	r0, r3
 800a712:	3758      	adds	r7, #88	; 0x58
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}

0800a718 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b084      	sub	sp, #16
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	60f8      	str	r0, [r7, #12]
 800a720:	60b9      	str	r1, [r7, #8]
 800a722:	603b      	str	r3, [r7, #0]
 800a724:	4613      	mov	r3, r2
 800a726:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a728:	e049      	b.n	800a7be <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a72a:	69bb      	ldr	r3, [r7, #24]
 800a72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a730:	d045      	beq.n	800a7be <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a732:	f7f6 ff93 	bl	800165c <HAL_GetTick>
 800a736:	4602      	mov	r2, r0
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	1ad3      	subs	r3, r2, r3
 800a73c:	69ba      	ldr	r2, [r7, #24]
 800a73e:	429a      	cmp	r2, r3
 800a740:	d302      	bcc.n	800a748 <UART_WaitOnFlagUntilTimeout+0x30>
 800a742:	69bb      	ldr	r3, [r7, #24]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d101      	bne.n	800a74c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a748:	2303      	movs	r3, #3
 800a74a:	e048      	b.n	800a7de <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f003 0304 	and.w	r3, r3, #4
 800a756:	2b00      	cmp	r3, #0
 800a758:	d031      	beq.n	800a7be <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	69db      	ldr	r3, [r3, #28]
 800a760:	f003 0308 	and.w	r3, r3, #8
 800a764:	2b08      	cmp	r3, #8
 800a766:	d110      	bne.n	800a78a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	2208      	movs	r2, #8
 800a76e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800a770:	68f8      	ldr	r0, [r7, #12]
 800a772:	f000 f839 	bl	800a7e8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2208      	movs	r2, #8
 800a77a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	2200      	movs	r2, #0
 800a782:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800a786:	2301      	movs	r3, #1
 800a788:	e029      	b.n	800a7de <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	69db      	ldr	r3, [r3, #28]
 800a790:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a794:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a798:	d111      	bne.n	800a7be <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a7a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	f000 f81f 	bl	800a7e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	2220      	movs	r2, #32
 800a7ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	e00f      	b.n	800a7de <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	69da      	ldr	r2, [r3, #28]
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	68ba      	ldr	r2, [r7, #8]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	bf0c      	ite	eq
 800a7ce:	2301      	moveq	r3, #1
 800a7d0:	2300      	movne	r3, #0
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	79fb      	ldrb	r3, [r7, #7]
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d0a6      	beq.n	800a72a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7dc:	2300      	movs	r3, #0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3710      	adds	r7, #16
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}
	...

0800a7e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b095      	sub	sp, #84	; 0x54
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7f8:	e853 3f00 	ldrex	r3, [r3]
 800a7fc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a7fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a800:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a804:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	461a      	mov	r2, r3
 800a80c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a80e:	643b      	str	r3, [r7, #64]	; 0x40
 800a810:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a812:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a814:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a816:	e841 2300 	strex	r3, r2, [r1]
 800a81a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a81c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d1e6      	bne.n	800a7f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	3308      	adds	r3, #8
 800a828:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a82a:	6a3b      	ldr	r3, [r7, #32]
 800a82c:	e853 3f00 	ldrex	r3, [r3]
 800a830:	61fb      	str	r3, [r7, #28]
   return(result);
 800a832:	69fa      	ldr	r2, [r7, #28]
 800a834:	4b1e      	ldr	r3, [pc, #120]	; (800a8b0 <UART_EndRxTransfer+0xc8>)
 800a836:	4013      	ands	r3, r2
 800a838:	64bb      	str	r3, [r7, #72]	; 0x48
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	3308      	adds	r3, #8
 800a840:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a842:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a844:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a846:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a848:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a84a:	e841 2300 	strex	r3, r2, [r1]
 800a84e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a852:	2b00      	cmp	r3, #0
 800a854:	d1e5      	bne.n	800a822 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	d118      	bne.n	800a890 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	e853 3f00 	ldrex	r3, [r3]
 800a86a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	f023 0310 	bic.w	r3, r3, #16
 800a872:	647b      	str	r3, [r7, #68]	; 0x44
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	461a      	mov	r2, r3
 800a87a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a87c:	61bb      	str	r3, [r7, #24]
 800a87e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a880:	6979      	ldr	r1, [r7, #20]
 800a882:	69ba      	ldr	r2, [r7, #24]
 800a884:	e841 2300 	strex	r3, r2, [r1]
 800a888:	613b      	str	r3, [r7, #16]
   return(result);
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1e6      	bne.n	800a85e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2220      	movs	r2, #32
 800a894:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2200      	movs	r2, #0
 800a89c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	675a      	str	r2, [r3, #116]	; 0x74
}
 800a8a4:	bf00      	nop
 800a8a6:	3754      	adds	r7, #84	; 0x54
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr
 800a8b0:	effffffe 	.word	0xeffffffe

0800a8b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d101      	bne.n	800a8ca <HAL_UARTEx_DisableFifoMode+0x16>
 800a8c6:	2302      	movs	r3, #2
 800a8c8:	e027      	b.n	800a91a <HAL_UARTEx_DisableFifoMode+0x66>
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2224      	movs	r2, #36	; 0x24
 800a8d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	681a      	ldr	r2, [r3, #0]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f022 0201 	bic.w	r2, r2, #1
 800a8f0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a8f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	68fa      	ldr	r2, [r7, #12]
 800a906:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2220      	movs	r2, #32
 800a90c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2200      	movs	r2, #0
 800a914:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a918:	2300      	movs	r3, #0
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3714      	adds	r7, #20
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr

0800a926 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a926:	b580      	push	{r7, lr}
 800a928:	b084      	sub	sp, #16
 800a92a:	af00      	add	r7, sp, #0
 800a92c:	6078      	str	r0, [r7, #4]
 800a92e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a936:	2b01      	cmp	r3, #1
 800a938:	d101      	bne.n	800a93e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a93a:	2302      	movs	r3, #2
 800a93c:	e02d      	b.n	800a99a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2201      	movs	r2, #1
 800a942:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2224      	movs	r2, #36	; 0x24
 800a94a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	681a      	ldr	r2, [r3, #0]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f022 0201 	bic.w	r2, r2, #1
 800a964:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	683a      	ldr	r2, [r7, #0]
 800a976:	430a      	orrs	r2, r1
 800a978:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f000 f850 	bl	800aa20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	68fa      	ldr	r2, [r7, #12]
 800a986:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2220      	movs	r2, #32
 800a98c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2200      	movs	r2, #0
 800a994:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a998:	2300      	movs	r3, #0
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3710      	adds	r7, #16
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}

0800a9a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9a2:	b580      	push	{r7, lr}
 800a9a4:	b084      	sub	sp, #16
 800a9a6:	af00      	add	r7, sp, #0
 800a9a8:	6078      	str	r0, [r7, #4]
 800a9aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d101      	bne.n	800a9ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a9b6:	2302      	movs	r3, #2
 800a9b8:	e02d      	b.n	800aa16 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2224      	movs	r2, #36	; 0x24
 800a9c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	681a      	ldr	r2, [r3, #0]
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f022 0201 	bic.w	r2, r2, #1
 800a9e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	683a      	ldr	r2, [r7, #0]
 800a9f2:	430a      	orrs	r2, r1
 800a9f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 f812 	bl	800aa20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	68fa      	ldr	r2, [r7, #12]
 800aa02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2220      	movs	r2, #32
 800aa08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3710      	adds	r7, #16
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
	...

0800aa20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b085      	sub	sp, #20
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d108      	bne.n	800aa42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2201      	movs	r2, #1
 800aa34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aa40:	e031      	b.n	800aaa6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aa42:	2310      	movs	r3, #16
 800aa44:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa46:	2310      	movs	r3, #16
 800aa48:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	0e5b      	lsrs	r3, r3, #25
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	f003 0307 	and.w	r3, r3, #7
 800aa58:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	689b      	ldr	r3, [r3, #8]
 800aa60:	0f5b      	lsrs	r3, r3, #29
 800aa62:	b2db      	uxtb	r3, r3
 800aa64:	f003 0307 	and.w	r3, r3, #7
 800aa68:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa6a:	7bbb      	ldrb	r3, [r7, #14]
 800aa6c:	7b3a      	ldrb	r2, [r7, #12]
 800aa6e:	4911      	ldr	r1, [pc, #68]	; (800aab4 <UARTEx_SetNbDataToProcess+0x94>)
 800aa70:	5c8a      	ldrb	r2, [r1, r2]
 800aa72:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aa76:	7b3a      	ldrb	r2, [r7, #12]
 800aa78:	490f      	ldr	r1, [pc, #60]	; (800aab8 <UARTEx_SetNbDataToProcess+0x98>)
 800aa7a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa7c:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa80:	b29a      	uxth	r2, r3
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa88:	7bfb      	ldrb	r3, [r7, #15]
 800aa8a:	7b7a      	ldrb	r2, [r7, #13]
 800aa8c:	4909      	ldr	r1, [pc, #36]	; (800aab4 <UARTEx_SetNbDataToProcess+0x94>)
 800aa8e:	5c8a      	ldrb	r2, [r1, r2]
 800aa90:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa94:	7b7a      	ldrb	r2, [r7, #13]
 800aa96:	4908      	ldr	r1, [pc, #32]	; (800aab8 <UARTEx_SetNbDataToProcess+0x98>)
 800aa98:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa9a:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa9e:	b29a      	uxth	r2, r3
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800aaa6:	bf00      	nop
 800aaa8:	3714      	adds	r7, #20
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab0:	4770      	bx	lr
 800aab2:	bf00      	nop
 800aab4:	0800b4a8 	.word	0x0800b4a8
 800aab8:	0800b4b0 	.word	0x0800b4b0

0800aabc <_vsniprintf_r>:
 800aabc:	b530      	push	{r4, r5, lr}
 800aabe:	4614      	mov	r4, r2
 800aac0:	2c00      	cmp	r4, #0
 800aac2:	b09b      	sub	sp, #108	; 0x6c
 800aac4:	4605      	mov	r5, r0
 800aac6:	461a      	mov	r2, r3
 800aac8:	da05      	bge.n	800aad6 <_vsniprintf_r+0x1a>
 800aaca:	238b      	movs	r3, #139	; 0x8b
 800aacc:	6003      	str	r3, [r0, #0]
 800aace:	f04f 30ff 	mov.w	r0, #4294967295
 800aad2:	b01b      	add	sp, #108	; 0x6c
 800aad4:	bd30      	pop	{r4, r5, pc}
 800aad6:	f44f 7302 	mov.w	r3, #520	; 0x208
 800aada:	f8ad 300c 	strh.w	r3, [sp, #12]
 800aade:	bf14      	ite	ne
 800aae0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aae4:	4623      	moveq	r3, r4
 800aae6:	9302      	str	r3, [sp, #8]
 800aae8:	9305      	str	r3, [sp, #20]
 800aaea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aaee:	9100      	str	r1, [sp, #0]
 800aaf0:	9104      	str	r1, [sp, #16]
 800aaf2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800aaf6:	4669      	mov	r1, sp
 800aaf8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800aafa:	f000 f99f 	bl	800ae3c <_svfiprintf_r>
 800aafe:	1c43      	adds	r3, r0, #1
 800ab00:	bfbc      	itt	lt
 800ab02:	238b      	movlt	r3, #139	; 0x8b
 800ab04:	602b      	strlt	r3, [r5, #0]
 800ab06:	2c00      	cmp	r4, #0
 800ab08:	d0e3      	beq.n	800aad2 <_vsniprintf_r+0x16>
 800ab0a:	9b00      	ldr	r3, [sp, #0]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	701a      	strb	r2, [r3, #0]
 800ab10:	e7df      	b.n	800aad2 <_vsniprintf_r+0x16>
	...

0800ab14 <vsniprintf>:
 800ab14:	b507      	push	{r0, r1, r2, lr}
 800ab16:	9300      	str	r3, [sp, #0]
 800ab18:	4613      	mov	r3, r2
 800ab1a:	460a      	mov	r2, r1
 800ab1c:	4601      	mov	r1, r0
 800ab1e:	4803      	ldr	r0, [pc, #12]	; (800ab2c <vsniprintf+0x18>)
 800ab20:	6800      	ldr	r0, [r0, #0]
 800ab22:	f7ff ffcb 	bl	800aabc <_vsniprintf_r>
 800ab26:	b003      	add	sp, #12
 800ab28:	f85d fb04 	ldr.w	pc, [sp], #4
 800ab2c:	2400005c 	.word	0x2400005c

0800ab30 <memset>:
 800ab30:	4402      	add	r2, r0
 800ab32:	4603      	mov	r3, r0
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d100      	bne.n	800ab3a <memset+0xa>
 800ab38:	4770      	bx	lr
 800ab3a:	f803 1b01 	strb.w	r1, [r3], #1
 800ab3e:	e7f9      	b.n	800ab34 <memset+0x4>

0800ab40 <__errno>:
 800ab40:	4b01      	ldr	r3, [pc, #4]	; (800ab48 <__errno+0x8>)
 800ab42:	6818      	ldr	r0, [r3, #0]
 800ab44:	4770      	bx	lr
 800ab46:	bf00      	nop
 800ab48:	2400005c 	.word	0x2400005c

0800ab4c <__libc_init_array>:
 800ab4c:	b570      	push	{r4, r5, r6, lr}
 800ab4e:	4d0d      	ldr	r5, [pc, #52]	; (800ab84 <__libc_init_array+0x38>)
 800ab50:	4c0d      	ldr	r4, [pc, #52]	; (800ab88 <__libc_init_array+0x3c>)
 800ab52:	1b64      	subs	r4, r4, r5
 800ab54:	10a4      	asrs	r4, r4, #2
 800ab56:	2600      	movs	r6, #0
 800ab58:	42a6      	cmp	r6, r4
 800ab5a:	d109      	bne.n	800ab70 <__libc_init_array+0x24>
 800ab5c:	4d0b      	ldr	r5, [pc, #44]	; (800ab8c <__libc_init_array+0x40>)
 800ab5e:	4c0c      	ldr	r4, [pc, #48]	; (800ab90 <__libc_init_array+0x44>)
 800ab60:	f000 fc6a 	bl	800b438 <_init>
 800ab64:	1b64      	subs	r4, r4, r5
 800ab66:	10a4      	asrs	r4, r4, #2
 800ab68:	2600      	movs	r6, #0
 800ab6a:	42a6      	cmp	r6, r4
 800ab6c:	d105      	bne.n	800ab7a <__libc_init_array+0x2e>
 800ab6e:	bd70      	pop	{r4, r5, r6, pc}
 800ab70:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab74:	4798      	blx	r3
 800ab76:	3601      	adds	r6, #1
 800ab78:	e7ee      	b.n	800ab58 <__libc_init_array+0xc>
 800ab7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab7e:	4798      	blx	r3
 800ab80:	3601      	adds	r6, #1
 800ab82:	e7f2      	b.n	800ab6a <__libc_init_array+0x1e>
 800ab84:	0800b4f4 	.word	0x0800b4f4
 800ab88:	0800b4f4 	.word	0x0800b4f4
 800ab8c:	0800b4f4 	.word	0x0800b4f4
 800ab90:	0800b4f8 	.word	0x0800b4f8

0800ab94 <__retarget_lock_acquire_recursive>:
 800ab94:	4770      	bx	lr

0800ab96 <__retarget_lock_release_recursive>:
 800ab96:	4770      	bx	lr

0800ab98 <_free_r>:
 800ab98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab9a:	2900      	cmp	r1, #0
 800ab9c:	d044      	beq.n	800ac28 <_free_r+0x90>
 800ab9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aba2:	9001      	str	r0, [sp, #4]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	f1a1 0404 	sub.w	r4, r1, #4
 800abaa:	bfb8      	it	lt
 800abac:	18e4      	addlt	r4, r4, r3
 800abae:	f000 f8df 	bl	800ad70 <__malloc_lock>
 800abb2:	4a1e      	ldr	r2, [pc, #120]	; (800ac2c <_free_r+0x94>)
 800abb4:	9801      	ldr	r0, [sp, #4]
 800abb6:	6813      	ldr	r3, [r2, #0]
 800abb8:	b933      	cbnz	r3, 800abc8 <_free_r+0x30>
 800abba:	6063      	str	r3, [r4, #4]
 800abbc:	6014      	str	r4, [r2, #0]
 800abbe:	b003      	add	sp, #12
 800abc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800abc4:	f000 b8da 	b.w	800ad7c <__malloc_unlock>
 800abc8:	42a3      	cmp	r3, r4
 800abca:	d908      	bls.n	800abde <_free_r+0x46>
 800abcc:	6825      	ldr	r5, [r4, #0]
 800abce:	1961      	adds	r1, r4, r5
 800abd0:	428b      	cmp	r3, r1
 800abd2:	bf01      	itttt	eq
 800abd4:	6819      	ldreq	r1, [r3, #0]
 800abd6:	685b      	ldreq	r3, [r3, #4]
 800abd8:	1949      	addeq	r1, r1, r5
 800abda:	6021      	streq	r1, [r4, #0]
 800abdc:	e7ed      	b.n	800abba <_free_r+0x22>
 800abde:	461a      	mov	r2, r3
 800abe0:	685b      	ldr	r3, [r3, #4]
 800abe2:	b10b      	cbz	r3, 800abe8 <_free_r+0x50>
 800abe4:	42a3      	cmp	r3, r4
 800abe6:	d9fa      	bls.n	800abde <_free_r+0x46>
 800abe8:	6811      	ldr	r1, [r2, #0]
 800abea:	1855      	adds	r5, r2, r1
 800abec:	42a5      	cmp	r5, r4
 800abee:	d10b      	bne.n	800ac08 <_free_r+0x70>
 800abf0:	6824      	ldr	r4, [r4, #0]
 800abf2:	4421      	add	r1, r4
 800abf4:	1854      	adds	r4, r2, r1
 800abf6:	42a3      	cmp	r3, r4
 800abf8:	6011      	str	r1, [r2, #0]
 800abfa:	d1e0      	bne.n	800abbe <_free_r+0x26>
 800abfc:	681c      	ldr	r4, [r3, #0]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	6053      	str	r3, [r2, #4]
 800ac02:	440c      	add	r4, r1
 800ac04:	6014      	str	r4, [r2, #0]
 800ac06:	e7da      	b.n	800abbe <_free_r+0x26>
 800ac08:	d902      	bls.n	800ac10 <_free_r+0x78>
 800ac0a:	230c      	movs	r3, #12
 800ac0c:	6003      	str	r3, [r0, #0]
 800ac0e:	e7d6      	b.n	800abbe <_free_r+0x26>
 800ac10:	6825      	ldr	r5, [r4, #0]
 800ac12:	1961      	adds	r1, r4, r5
 800ac14:	428b      	cmp	r3, r1
 800ac16:	bf04      	itt	eq
 800ac18:	6819      	ldreq	r1, [r3, #0]
 800ac1a:	685b      	ldreq	r3, [r3, #4]
 800ac1c:	6063      	str	r3, [r4, #4]
 800ac1e:	bf04      	itt	eq
 800ac20:	1949      	addeq	r1, r1, r5
 800ac22:	6021      	streq	r1, [r4, #0]
 800ac24:	6054      	str	r4, [r2, #4]
 800ac26:	e7ca      	b.n	800abbe <_free_r+0x26>
 800ac28:	b003      	add	sp, #12
 800ac2a:	bd30      	pop	{r4, r5, pc}
 800ac2c:	24002404 	.word	0x24002404

0800ac30 <sbrk_aligned>:
 800ac30:	b570      	push	{r4, r5, r6, lr}
 800ac32:	4e0e      	ldr	r6, [pc, #56]	; (800ac6c <sbrk_aligned+0x3c>)
 800ac34:	460c      	mov	r4, r1
 800ac36:	6831      	ldr	r1, [r6, #0]
 800ac38:	4605      	mov	r5, r0
 800ac3a:	b911      	cbnz	r1, 800ac42 <sbrk_aligned+0x12>
 800ac3c:	f000 fba6 	bl	800b38c <_sbrk_r>
 800ac40:	6030      	str	r0, [r6, #0]
 800ac42:	4621      	mov	r1, r4
 800ac44:	4628      	mov	r0, r5
 800ac46:	f000 fba1 	bl	800b38c <_sbrk_r>
 800ac4a:	1c43      	adds	r3, r0, #1
 800ac4c:	d00a      	beq.n	800ac64 <sbrk_aligned+0x34>
 800ac4e:	1cc4      	adds	r4, r0, #3
 800ac50:	f024 0403 	bic.w	r4, r4, #3
 800ac54:	42a0      	cmp	r0, r4
 800ac56:	d007      	beq.n	800ac68 <sbrk_aligned+0x38>
 800ac58:	1a21      	subs	r1, r4, r0
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	f000 fb96 	bl	800b38c <_sbrk_r>
 800ac60:	3001      	adds	r0, #1
 800ac62:	d101      	bne.n	800ac68 <sbrk_aligned+0x38>
 800ac64:	f04f 34ff 	mov.w	r4, #4294967295
 800ac68:	4620      	mov	r0, r4
 800ac6a:	bd70      	pop	{r4, r5, r6, pc}
 800ac6c:	24002408 	.word	0x24002408

0800ac70 <_malloc_r>:
 800ac70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac74:	1ccd      	adds	r5, r1, #3
 800ac76:	f025 0503 	bic.w	r5, r5, #3
 800ac7a:	3508      	adds	r5, #8
 800ac7c:	2d0c      	cmp	r5, #12
 800ac7e:	bf38      	it	cc
 800ac80:	250c      	movcc	r5, #12
 800ac82:	2d00      	cmp	r5, #0
 800ac84:	4607      	mov	r7, r0
 800ac86:	db01      	blt.n	800ac8c <_malloc_r+0x1c>
 800ac88:	42a9      	cmp	r1, r5
 800ac8a:	d905      	bls.n	800ac98 <_malloc_r+0x28>
 800ac8c:	230c      	movs	r3, #12
 800ac8e:	603b      	str	r3, [r7, #0]
 800ac90:	2600      	movs	r6, #0
 800ac92:	4630      	mov	r0, r6
 800ac94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac98:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ad6c <_malloc_r+0xfc>
 800ac9c:	f000 f868 	bl	800ad70 <__malloc_lock>
 800aca0:	f8d8 3000 	ldr.w	r3, [r8]
 800aca4:	461c      	mov	r4, r3
 800aca6:	bb5c      	cbnz	r4, 800ad00 <_malloc_r+0x90>
 800aca8:	4629      	mov	r1, r5
 800acaa:	4638      	mov	r0, r7
 800acac:	f7ff ffc0 	bl	800ac30 <sbrk_aligned>
 800acb0:	1c43      	adds	r3, r0, #1
 800acb2:	4604      	mov	r4, r0
 800acb4:	d155      	bne.n	800ad62 <_malloc_r+0xf2>
 800acb6:	f8d8 4000 	ldr.w	r4, [r8]
 800acba:	4626      	mov	r6, r4
 800acbc:	2e00      	cmp	r6, #0
 800acbe:	d145      	bne.n	800ad4c <_malloc_r+0xdc>
 800acc0:	2c00      	cmp	r4, #0
 800acc2:	d048      	beq.n	800ad56 <_malloc_r+0xe6>
 800acc4:	6823      	ldr	r3, [r4, #0]
 800acc6:	4631      	mov	r1, r6
 800acc8:	4638      	mov	r0, r7
 800acca:	eb04 0903 	add.w	r9, r4, r3
 800acce:	f000 fb5d 	bl	800b38c <_sbrk_r>
 800acd2:	4581      	cmp	r9, r0
 800acd4:	d13f      	bne.n	800ad56 <_malloc_r+0xe6>
 800acd6:	6821      	ldr	r1, [r4, #0]
 800acd8:	1a6d      	subs	r5, r5, r1
 800acda:	4629      	mov	r1, r5
 800acdc:	4638      	mov	r0, r7
 800acde:	f7ff ffa7 	bl	800ac30 <sbrk_aligned>
 800ace2:	3001      	adds	r0, #1
 800ace4:	d037      	beq.n	800ad56 <_malloc_r+0xe6>
 800ace6:	6823      	ldr	r3, [r4, #0]
 800ace8:	442b      	add	r3, r5
 800acea:	6023      	str	r3, [r4, #0]
 800acec:	f8d8 3000 	ldr.w	r3, [r8]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d038      	beq.n	800ad66 <_malloc_r+0xf6>
 800acf4:	685a      	ldr	r2, [r3, #4]
 800acf6:	42a2      	cmp	r2, r4
 800acf8:	d12b      	bne.n	800ad52 <_malloc_r+0xe2>
 800acfa:	2200      	movs	r2, #0
 800acfc:	605a      	str	r2, [r3, #4]
 800acfe:	e00f      	b.n	800ad20 <_malloc_r+0xb0>
 800ad00:	6822      	ldr	r2, [r4, #0]
 800ad02:	1b52      	subs	r2, r2, r5
 800ad04:	d41f      	bmi.n	800ad46 <_malloc_r+0xd6>
 800ad06:	2a0b      	cmp	r2, #11
 800ad08:	d917      	bls.n	800ad3a <_malloc_r+0xca>
 800ad0a:	1961      	adds	r1, r4, r5
 800ad0c:	42a3      	cmp	r3, r4
 800ad0e:	6025      	str	r5, [r4, #0]
 800ad10:	bf18      	it	ne
 800ad12:	6059      	strne	r1, [r3, #4]
 800ad14:	6863      	ldr	r3, [r4, #4]
 800ad16:	bf08      	it	eq
 800ad18:	f8c8 1000 	streq.w	r1, [r8]
 800ad1c:	5162      	str	r2, [r4, r5]
 800ad1e:	604b      	str	r3, [r1, #4]
 800ad20:	4638      	mov	r0, r7
 800ad22:	f104 060b 	add.w	r6, r4, #11
 800ad26:	f000 f829 	bl	800ad7c <__malloc_unlock>
 800ad2a:	f026 0607 	bic.w	r6, r6, #7
 800ad2e:	1d23      	adds	r3, r4, #4
 800ad30:	1af2      	subs	r2, r6, r3
 800ad32:	d0ae      	beq.n	800ac92 <_malloc_r+0x22>
 800ad34:	1b9b      	subs	r3, r3, r6
 800ad36:	50a3      	str	r3, [r4, r2]
 800ad38:	e7ab      	b.n	800ac92 <_malloc_r+0x22>
 800ad3a:	42a3      	cmp	r3, r4
 800ad3c:	6862      	ldr	r2, [r4, #4]
 800ad3e:	d1dd      	bne.n	800acfc <_malloc_r+0x8c>
 800ad40:	f8c8 2000 	str.w	r2, [r8]
 800ad44:	e7ec      	b.n	800ad20 <_malloc_r+0xb0>
 800ad46:	4623      	mov	r3, r4
 800ad48:	6864      	ldr	r4, [r4, #4]
 800ad4a:	e7ac      	b.n	800aca6 <_malloc_r+0x36>
 800ad4c:	4634      	mov	r4, r6
 800ad4e:	6876      	ldr	r6, [r6, #4]
 800ad50:	e7b4      	b.n	800acbc <_malloc_r+0x4c>
 800ad52:	4613      	mov	r3, r2
 800ad54:	e7cc      	b.n	800acf0 <_malloc_r+0x80>
 800ad56:	230c      	movs	r3, #12
 800ad58:	603b      	str	r3, [r7, #0]
 800ad5a:	4638      	mov	r0, r7
 800ad5c:	f000 f80e 	bl	800ad7c <__malloc_unlock>
 800ad60:	e797      	b.n	800ac92 <_malloc_r+0x22>
 800ad62:	6025      	str	r5, [r4, #0]
 800ad64:	e7dc      	b.n	800ad20 <_malloc_r+0xb0>
 800ad66:	605b      	str	r3, [r3, #4]
 800ad68:	deff      	udf	#255	; 0xff
 800ad6a:	bf00      	nop
 800ad6c:	24002404 	.word	0x24002404

0800ad70 <__malloc_lock>:
 800ad70:	4801      	ldr	r0, [pc, #4]	; (800ad78 <__malloc_lock+0x8>)
 800ad72:	f7ff bf0f 	b.w	800ab94 <__retarget_lock_acquire_recursive>
 800ad76:	bf00      	nop
 800ad78:	24002400 	.word	0x24002400

0800ad7c <__malloc_unlock>:
 800ad7c:	4801      	ldr	r0, [pc, #4]	; (800ad84 <__malloc_unlock+0x8>)
 800ad7e:	f7ff bf0a 	b.w	800ab96 <__retarget_lock_release_recursive>
 800ad82:	bf00      	nop
 800ad84:	24002400 	.word	0x24002400

0800ad88 <__ssputs_r>:
 800ad88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad8c:	688e      	ldr	r6, [r1, #8]
 800ad8e:	461f      	mov	r7, r3
 800ad90:	42be      	cmp	r6, r7
 800ad92:	680b      	ldr	r3, [r1, #0]
 800ad94:	4682      	mov	sl, r0
 800ad96:	460c      	mov	r4, r1
 800ad98:	4690      	mov	r8, r2
 800ad9a:	d82c      	bhi.n	800adf6 <__ssputs_r+0x6e>
 800ad9c:	898a      	ldrh	r2, [r1, #12]
 800ad9e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ada2:	d026      	beq.n	800adf2 <__ssputs_r+0x6a>
 800ada4:	6965      	ldr	r5, [r4, #20]
 800ada6:	6909      	ldr	r1, [r1, #16]
 800ada8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800adac:	eba3 0901 	sub.w	r9, r3, r1
 800adb0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800adb4:	1c7b      	adds	r3, r7, #1
 800adb6:	444b      	add	r3, r9
 800adb8:	106d      	asrs	r5, r5, #1
 800adba:	429d      	cmp	r5, r3
 800adbc:	bf38      	it	cc
 800adbe:	461d      	movcc	r5, r3
 800adc0:	0553      	lsls	r3, r2, #21
 800adc2:	d527      	bpl.n	800ae14 <__ssputs_r+0x8c>
 800adc4:	4629      	mov	r1, r5
 800adc6:	f7ff ff53 	bl	800ac70 <_malloc_r>
 800adca:	4606      	mov	r6, r0
 800adcc:	b360      	cbz	r0, 800ae28 <__ssputs_r+0xa0>
 800adce:	6921      	ldr	r1, [r4, #16]
 800add0:	464a      	mov	r2, r9
 800add2:	f000 faeb 	bl	800b3ac <memcpy>
 800add6:	89a3      	ldrh	r3, [r4, #12]
 800add8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800addc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ade0:	81a3      	strh	r3, [r4, #12]
 800ade2:	6126      	str	r6, [r4, #16]
 800ade4:	6165      	str	r5, [r4, #20]
 800ade6:	444e      	add	r6, r9
 800ade8:	eba5 0509 	sub.w	r5, r5, r9
 800adec:	6026      	str	r6, [r4, #0]
 800adee:	60a5      	str	r5, [r4, #8]
 800adf0:	463e      	mov	r6, r7
 800adf2:	42be      	cmp	r6, r7
 800adf4:	d900      	bls.n	800adf8 <__ssputs_r+0x70>
 800adf6:	463e      	mov	r6, r7
 800adf8:	6820      	ldr	r0, [r4, #0]
 800adfa:	4632      	mov	r2, r6
 800adfc:	4641      	mov	r1, r8
 800adfe:	f000 faab 	bl	800b358 <memmove>
 800ae02:	68a3      	ldr	r3, [r4, #8]
 800ae04:	1b9b      	subs	r3, r3, r6
 800ae06:	60a3      	str	r3, [r4, #8]
 800ae08:	6823      	ldr	r3, [r4, #0]
 800ae0a:	4433      	add	r3, r6
 800ae0c:	6023      	str	r3, [r4, #0]
 800ae0e:	2000      	movs	r0, #0
 800ae10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae14:	462a      	mov	r2, r5
 800ae16:	f000 fad7 	bl	800b3c8 <_realloc_r>
 800ae1a:	4606      	mov	r6, r0
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	d1e0      	bne.n	800ade2 <__ssputs_r+0x5a>
 800ae20:	6921      	ldr	r1, [r4, #16]
 800ae22:	4650      	mov	r0, sl
 800ae24:	f7ff feb8 	bl	800ab98 <_free_r>
 800ae28:	230c      	movs	r3, #12
 800ae2a:	f8ca 3000 	str.w	r3, [sl]
 800ae2e:	89a3      	ldrh	r3, [r4, #12]
 800ae30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae34:	81a3      	strh	r3, [r4, #12]
 800ae36:	f04f 30ff 	mov.w	r0, #4294967295
 800ae3a:	e7e9      	b.n	800ae10 <__ssputs_r+0x88>

0800ae3c <_svfiprintf_r>:
 800ae3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae40:	4698      	mov	r8, r3
 800ae42:	898b      	ldrh	r3, [r1, #12]
 800ae44:	061b      	lsls	r3, r3, #24
 800ae46:	b09d      	sub	sp, #116	; 0x74
 800ae48:	4607      	mov	r7, r0
 800ae4a:	460d      	mov	r5, r1
 800ae4c:	4614      	mov	r4, r2
 800ae4e:	d50e      	bpl.n	800ae6e <_svfiprintf_r+0x32>
 800ae50:	690b      	ldr	r3, [r1, #16]
 800ae52:	b963      	cbnz	r3, 800ae6e <_svfiprintf_r+0x32>
 800ae54:	2140      	movs	r1, #64	; 0x40
 800ae56:	f7ff ff0b 	bl	800ac70 <_malloc_r>
 800ae5a:	6028      	str	r0, [r5, #0]
 800ae5c:	6128      	str	r0, [r5, #16]
 800ae5e:	b920      	cbnz	r0, 800ae6a <_svfiprintf_r+0x2e>
 800ae60:	230c      	movs	r3, #12
 800ae62:	603b      	str	r3, [r7, #0]
 800ae64:	f04f 30ff 	mov.w	r0, #4294967295
 800ae68:	e0d0      	b.n	800b00c <_svfiprintf_r+0x1d0>
 800ae6a:	2340      	movs	r3, #64	; 0x40
 800ae6c:	616b      	str	r3, [r5, #20]
 800ae6e:	2300      	movs	r3, #0
 800ae70:	9309      	str	r3, [sp, #36]	; 0x24
 800ae72:	2320      	movs	r3, #32
 800ae74:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ae78:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae7c:	2330      	movs	r3, #48	; 0x30
 800ae7e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b024 <_svfiprintf_r+0x1e8>
 800ae82:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae86:	f04f 0901 	mov.w	r9, #1
 800ae8a:	4623      	mov	r3, r4
 800ae8c:	469a      	mov	sl, r3
 800ae8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae92:	b10a      	cbz	r2, 800ae98 <_svfiprintf_r+0x5c>
 800ae94:	2a25      	cmp	r2, #37	; 0x25
 800ae96:	d1f9      	bne.n	800ae8c <_svfiprintf_r+0x50>
 800ae98:	ebba 0b04 	subs.w	fp, sl, r4
 800ae9c:	d00b      	beq.n	800aeb6 <_svfiprintf_r+0x7a>
 800ae9e:	465b      	mov	r3, fp
 800aea0:	4622      	mov	r2, r4
 800aea2:	4629      	mov	r1, r5
 800aea4:	4638      	mov	r0, r7
 800aea6:	f7ff ff6f 	bl	800ad88 <__ssputs_r>
 800aeaa:	3001      	adds	r0, #1
 800aeac:	f000 80a9 	beq.w	800b002 <_svfiprintf_r+0x1c6>
 800aeb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aeb2:	445a      	add	r2, fp
 800aeb4:	9209      	str	r2, [sp, #36]	; 0x24
 800aeb6:	f89a 3000 	ldrb.w	r3, [sl]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	f000 80a1 	beq.w	800b002 <_svfiprintf_r+0x1c6>
 800aec0:	2300      	movs	r3, #0
 800aec2:	f04f 32ff 	mov.w	r2, #4294967295
 800aec6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aeca:	f10a 0a01 	add.w	sl, sl, #1
 800aece:	9304      	str	r3, [sp, #16]
 800aed0:	9307      	str	r3, [sp, #28]
 800aed2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aed6:	931a      	str	r3, [sp, #104]	; 0x68
 800aed8:	4654      	mov	r4, sl
 800aeda:	2205      	movs	r2, #5
 800aedc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aee0:	4850      	ldr	r0, [pc, #320]	; (800b024 <_svfiprintf_r+0x1e8>)
 800aee2:	f7f5 fa05 	bl	80002f0 <memchr>
 800aee6:	9a04      	ldr	r2, [sp, #16]
 800aee8:	b9d8      	cbnz	r0, 800af22 <_svfiprintf_r+0xe6>
 800aeea:	06d0      	lsls	r0, r2, #27
 800aeec:	bf44      	itt	mi
 800aeee:	2320      	movmi	r3, #32
 800aef0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aef4:	0711      	lsls	r1, r2, #28
 800aef6:	bf44      	itt	mi
 800aef8:	232b      	movmi	r3, #43	; 0x2b
 800aefa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aefe:	f89a 3000 	ldrb.w	r3, [sl]
 800af02:	2b2a      	cmp	r3, #42	; 0x2a
 800af04:	d015      	beq.n	800af32 <_svfiprintf_r+0xf6>
 800af06:	9a07      	ldr	r2, [sp, #28]
 800af08:	4654      	mov	r4, sl
 800af0a:	2000      	movs	r0, #0
 800af0c:	f04f 0c0a 	mov.w	ip, #10
 800af10:	4621      	mov	r1, r4
 800af12:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af16:	3b30      	subs	r3, #48	; 0x30
 800af18:	2b09      	cmp	r3, #9
 800af1a:	d94d      	bls.n	800afb8 <_svfiprintf_r+0x17c>
 800af1c:	b1b0      	cbz	r0, 800af4c <_svfiprintf_r+0x110>
 800af1e:	9207      	str	r2, [sp, #28]
 800af20:	e014      	b.n	800af4c <_svfiprintf_r+0x110>
 800af22:	eba0 0308 	sub.w	r3, r0, r8
 800af26:	fa09 f303 	lsl.w	r3, r9, r3
 800af2a:	4313      	orrs	r3, r2
 800af2c:	9304      	str	r3, [sp, #16]
 800af2e:	46a2      	mov	sl, r4
 800af30:	e7d2      	b.n	800aed8 <_svfiprintf_r+0x9c>
 800af32:	9b03      	ldr	r3, [sp, #12]
 800af34:	1d19      	adds	r1, r3, #4
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	9103      	str	r1, [sp, #12]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	bfbb      	ittet	lt
 800af3e:	425b      	neglt	r3, r3
 800af40:	f042 0202 	orrlt.w	r2, r2, #2
 800af44:	9307      	strge	r3, [sp, #28]
 800af46:	9307      	strlt	r3, [sp, #28]
 800af48:	bfb8      	it	lt
 800af4a:	9204      	strlt	r2, [sp, #16]
 800af4c:	7823      	ldrb	r3, [r4, #0]
 800af4e:	2b2e      	cmp	r3, #46	; 0x2e
 800af50:	d10c      	bne.n	800af6c <_svfiprintf_r+0x130>
 800af52:	7863      	ldrb	r3, [r4, #1]
 800af54:	2b2a      	cmp	r3, #42	; 0x2a
 800af56:	d134      	bne.n	800afc2 <_svfiprintf_r+0x186>
 800af58:	9b03      	ldr	r3, [sp, #12]
 800af5a:	1d1a      	adds	r2, r3, #4
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	9203      	str	r2, [sp, #12]
 800af60:	2b00      	cmp	r3, #0
 800af62:	bfb8      	it	lt
 800af64:	f04f 33ff 	movlt.w	r3, #4294967295
 800af68:	3402      	adds	r4, #2
 800af6a:	9305      	str	r3, [sp, #20]
 800af6c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b034 <_svfiprintf_r+0x1f8>
 800af70:	7821      	ldrb	r1, [r4, #0]
 800af72:	2203      	movs	r2, #3
 800af74:	4650      	mov	r0, sl
 800af76:	f7f5 f9bb 	bl	80002f0 <memchr>
 800af7a:	b138      	cbz	r0, 800af8c <_svfiprintf_r+0x150>
 800af7c:	9b04      	ldr	r3, [sp, #16]
 800af7e:	eba0 000a 	sub.w	r0, r0, sl
 800af82:	2240      	movs	r2, #64	; 0x40
 800af84:	4082      	lsls	r2, r0
 800af86:	4313      	orrs	r3, r2
 800af88:	3401      	adds	r4, #1
 800af8a:	9304      	str	r3, [sp, #16]
 800af8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af90:	4825      	ldr	r0, [pc, #148]	; (800b028 <_svfiprintf_r+0x1ec>)
 800af92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af96:	2206      	movs	r2, #6
 800af98:	f7f5 f9aa 	bl	80002f0 <memchr>
 800af9c:	2800      	cmp	r0, #0
 800af9e:	d038      	beq.n	800b012 <_svfiprintf_r+0x1d6>
 800afa0:	4b22      	ldr	r3, [pc, #136]	; (800b02c <_svfiprintf_r+0x1f0>)
 800afa2:	bb1b      	cbnz	r3, 800afec <_svfiprintf_r+0x1b0>
 800afa4:	9b03      	ldr	r3, [sp, #12]
 800afa6:	3307      	adds	r3, #7
 800afa8:	f023 0307 	bic.w	r3, r3, #7
 800afac:	3308      	adds	r3, #8
 800afae:	9303      	str	r3, [sp, #12]
 800afb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb2:	4433      	add	r3, r6
 800afb4:	9309      	str	r3, [sp, #36]	; 0x24
 800afb6:	e768      	b.n	800ae8a <_svfiprintf_r+0x4e>
 800afb8:	fb0c 3202 	mla	r2, ip, r2, r3
 800afbc:	460c      	mov	r4, r1
 800afbe:	2001      	movs	r0, #1
 800afc0:	e7a6      	b.n	800af10 <_svfiprintf_r+0xd4>
 800afc2:	2300      	movs	r3, #0
 800afc4:	3401      	adds	r4, #1
 800afc6:	9305      	str	r3, [sp, #20]
 800afc8:	4619      	mov	r1, r3
 800afca:	f04f 0c0a 	mov.w	ip, #10
 800afce:	4620      	mov	r0, r4
 800afd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800afd4:	3a30      	subs	r2, #48	; 0x30
 800afd6:	2a09      	cmp	r2, #9
 800afd8:	d903      	bls.n	800afe2 <_svfiprintf_r+0x1a6>
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d0c6      	beq.n	800af6c <_svfiprintf_r+0x130>
 800afde:	9105      	str	r1, [sp, #20]
 800afe0:	e7c4      	b.n	800af6c <_svfiprintf_r+0x130>
 800afe2:	fb0c 2101 	mla	r1, ip, r1, r2
 800afe6:	4604      	mov	r4, r0
 800afe8:	2301      	movs	r3, #1
 800afea:	e7f0      	b.n	800afce <_svfiprintf_r+0x192>
 800afec:	ab03      	add	r3, sp, #12
 800afee:	9300      	str	r3, [sp, #0]
 800aff0:	462a      	mov	r2, r5
 800aff2:	4b0f      	ldr	r3, [pc, #60]	; (800b030 <_svfiprintf_r+0x1f4>)
 800aff4:	a904      	add	r1, sp, #16
 800aff6:	4638      	mov	r0, r7
 800aff8:	f3af 8000 	nop.w
 800affc:	1c42      	adds	r2, r0, #1
 800affe:	4606      	mov	r6, r0
 800b000:	d1d6      	bne.n	800afb0 <_svfiprintf_r+0x174>
 800b002:	89ab      	ldrh	r3, [r5, #12]
 800b004:	065b      	lsls	r3, r3, #25
 800b006:	f53f af2d 	bmi.w	800ae64 <_svfiprintf_r+0x28>
 800b00a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b00c:	b01d      	add	sp, #116	; 0x74
 800b00e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b012:	ab03      	add	r3, sp, #12
 800b014:	9300      	str	r3, [sp, #0]
 800b016:	462a      	mov	r2, r5
 800b018:	4b05      	ldr	r3, [pc, #20]	; (800b030 <_svfiprintf_r+0x1f4>)
 800b01a:	a904      	add	r1, sp, #16
 800b01c:	4638      	mov	r0, r7
 800b01e:	f000 f879 	bl	800b114 <_printf_i>
 800b022:	e7eb      	b.n	800affc <_svfiprintf_r+0x1c0>
 800b024:	0800b4b8 	.word	0x0800b4b8
 800b028:	0800b4c2 	.word	0x0800b4c2
 800b02c:	00000000 	.word	0x00000000
 800b030:	0800ad89 	.word	0x0800ad89
 800b034:	0800b4be 	.word	0x0800b4be

0800b038 <_printf_common>:
 800b038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b03c:	4616      	mov	r6, r2
 800b03e:	4699      	mov	r9, r3
 800b040:	688a      	ldr	r2, [r1, #8]
 800b042:	690b      	ldr	r3, [r1, #16]
 800b044:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b048:	4293      	cmp	r3, r2
 800b04a:	bfb8      	it	lt
 800b04c:	4613      	movlt	r3, r2
 800b04e:	6033      	str	r3, [r6, #0]
 800b050:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b054:	4607      	mov	r7, r0
 800b056:	460c      	mov	r4, r1
 800b058:	b10a      	cbz	r2, 800b05e <_printf_common+0x26>
 800b05a:	3301      	adds	r3, #1
 800b05c:	6033      	str	r3, [r6, #0]
 800b05e:	6823      	ldr	r3, [r4, #0]
 800b060:	0699      	lsls	r1, r3, #26
 800b062:	bf42      	ittt	mi
 800b064:	6833      	ldrmi	r3, [r6, #0]
 800b066:	3302      	addmi	r3, #2
 800b068:	6033      	strmi	r3, [r6, #0]
 800b06a:	6825      	ldr	r5, [r4, #0]
 800b06c:	f015 0506 	ands.w	r5, r5, #6
 800b070:	d106      	bne.n	800b080 <_printf_common+0x48>
 800b072:	f104 0a19 	add.w	sl, r4, #25
 800b076:	68e3      	ldr	r3, [r4, #12]
 800b078:	6832      	ldr	r2, [r6, #0]
 800b07a:	1a9b      	subs	r3, r3, r2
 800b07c:	42ab      	cmp	r3, r5
 800b07e:	dc26      	bgt.n	800b0ce <_printf_common+0x96>
 800b080:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b084:	1e13      	subs	r3, r2, #0
 800b086:	6822      	ldr	r2, [r4, #0]
 800b088:	bf18      	it	ne
 800b08a:	2301      	movne	r3, #1
 800b08c:	0692      	lsls	r2, r2, #26
 800b08e:	d42b      	bmi.n	800b0e8 <_printf_common+0xb0>
 800b090:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b094:	4649      	mov	r1, r9
 800b096:	4638      	mov	r0, r7
 800b098:	47c0      	blx	r8
 800b09a:	3001      	adds	r0, #1
 800b09c:	d01e      	beq.n	800b0dc <_printf_common+0xa4>
 800b09e:	6823      	ldr	r3, [r4, #0]
 800b0a0:	6922      	ldr	r2, [r4, #16]
 800b0a2:	f003 0306 	and.w	r3, r3, #6
 800b0a6:	2b04      	cmp	r3, #4
 800b0a8:	bf02      	ittt	eq
 800b0aa:	68e5      	ldreq	r5, [r4, #12]
 800b0ac:	6833      	ldreq	r3, [r6, #0]
 800b0ae:	1aed      	subeq	r5, r5, r3
 800b0b0:	68a3      	ldr	r3, [r4, #8]
 800b0b2:	bf0c      	ite	eq
 800b0b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0b8:	2500      	movne	r5, #0
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	bfc4      	itt	gt
 800b0be:	1a9b      	subgt	r3, r3, r2
 800b0c0:	18ed      	addgt	r5, r5, r3
 800b0c2:	2600      	movs	r6, #0
 800b0c4:	341a      	adds	r4, #26
 800b0c6:	42b5      	cmp	r5, r6
 800b0c8:	d11a      	bne.n	800b100 <_printf_common+0xc8>
 800b0ca:	2000      	movs	r0, #0
 800b0cc:	e008      	b.n	800b0e0 <_printf_common+0xa8>
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	4652      	mov	r2, sl
 800b0d2:	4649      	mov	r1, r9
 800b0d4:	4638      	mov	r0, r7
 800b0d6:	47c0      	blx	r8
 800b0d8:	3001      	adds	r0, #1
 800b0da:	d103      	bne.n	800b0e4 <_printf_common+0xac>
 800b0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0e4:	3501      	adds	r5, #1
 800b0e6:	e7c6      	b.n	800b076 <_printf_common+0x3e>
 800b0e8:	18e1      	adds	r1, r4, r3
 800b0ea:	1c5a      	adds	r2, r3, #1
 800b0ec:	2030      	movs	r0, #48	; 0x30
 800b0ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b0f2:	4422      	add	r2, r4
 800b0f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b0f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b0fc:	3302      	adds	r3, #2
 800b0fe:	e7c7      	b.n	800b090 <_printf_common+0x58>
 800b100:	2301      	movs	r3, #1
 800b102:	4622      	mov	r2, r4
 800b104:	4649      	mov	r1, r9
 800b106:	4638      	mov	r0, r7
 800b108:	47c0      	blx	r8
 800b10a:	3001      	adds	r0, #1
 800b10c:	d0e6      	beq.n	800b0dc <_printf_common+0xa4>
 800b10e:	3601      	adds	r6, #1
 800b110:	e7d9      	b.n	800b0c6 <_printf_common+0x8e>
	...

0800b114 <_printf_i>:
 800b114:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b118:	7e0f      	ldrb	r7, [r1, #24]
 800b11a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b11c:	2f78      	cmp	r7, #120	; 0x78
 800b11e:	4691      	mov	r9, r2
 800b120:	4680      	mov	r8, r0
 800b122:	460c      	mov	r4, r1
 800b124:	469a      	mov	sl, r3
 800b126:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b12a:	d807      	bhi.n	800b13c <_printf_i+0x28>
 800b12c:	2f62      	cmp	r7, #98	; 0x62
 800b12e:	d80a      	bhi.n	800b146 <_printf_i+0x32>
 800b130:	2f00      	cmp	r7, #0
 800b132:	f000 80d4 	beq.w	800b2de <_printf_i+0x1ca>
 800b136:	2f58      	cmp	r7, #88	; 0x58
 800b138:	f000 80c0 	beq.w	800b2bc <_printf_i+0x1a8>
 800b13c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b140:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b144:	e03a      	b.n	800b1bc <_printf_i+0xa8>
 800b146:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b14a:	2b15      	cmp	r3, #21
 800b14c:	d8f6      	bhi.n	800b13c <_printf_i+0x28>
 800b14e:	a101      	add	r1, pc, #4	; (adr r1, 800b154 <_printf_i+0x40>)
 800b150:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b154:	0800b1ad 	.word	0x0800b1ad
 800b158:	0800b1c1 	.word	0x0800b1c1
 800b15c:	0800b13d 	.word	0x0800b13d
 800b160:	0800b13d 	.word	0x0800b13d
 800b164:	0800b13d 	.word	0x0800b13d
 800b168:	0800b13d 	.word	0x0800b13d
 800b16c:	0800b1c1 	.word	0x0800b1c1
 800b170:	0800b13d 	.word	0x0800b13d
 800b174:	0800b13d 	.word	0x0800b13d
 800b178:	0800b13d 	.word	0x0800b13d
 800b17c:	0800b13d 	.word	0x0800b13d
 800b180:	0800b2c5 	.word	0x0800b2c5
 800b184:	0800b1ed 	.word	0x0800b1ed
 800b188:	0800b27f 	.word	0x0800b27f
 800b18c:	0800b13d 	.word	0x0800b13d
 800b190:	0800b13d 	.word	0x0800b13d
 800b194:	0800b2e7 	.word	0x0800b2e7
 800b198:	0800b13d 	.word	0x0800b13d
 800b19c:	0800b1ed 	.word	0x0800b1ed
 800b1a0:	0800b13d 	.word	0x0800b13d
 800b1a4:	0800b13d 	.word	0x0800b13d
 800b1a8:	0800b287 	.word	0x0800b287
 800b1ac:	682b      	ldr	r3, [r5, #0]
 800b1ae:	1d1a      	adds	r2, r3, #4
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	602a      	str	r2, [r5, #0]
 800b1b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b1bc:	2301      	movs	r3, #1
 800b1be:	e09f      	b.n	800b300 <_printf_i+0x1ec>
 800b1c0:	6820      	ldr	r0, [r4, #0]
 800b1c2:	682b      	ldr	r3, [r5, #0]
 800b1c4:	0607      	lsls	r7, r0, #24
 800b1c6:	f103 0104 	add.w	r1, r3, #4
 800b1ca:	6029      	str	r1, [r5, #0]
 800b1cc:	d501      	bpl.n	800b1d2 <_printf_i+0xbe>
 800b1ce:	681e      	ldr	r6, [r3, #0]
 800b1d0:	e003      	b.n	800b1da <_printf_i+0xc6>
 800b1d2:	0646      	lsls	r6, r0, #25
 800b1d4:	d5fb      	bpl.n	800b1ce <_printf_i+0xba>
 800b1d6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b1da:	2e00      	cmp	r6, #0
 800b1dc:	da03      	bge.n	800b1e6 <_printf_i+0xd2>
 800b1de:	232d      	movs	r3, #45	; 0x2d
 800b1e0:	4276      	negs	r6, r6
 800b1e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1e6:	485a      	ldr	r0, [pc, #360]	; (800b350 <_printf_i+0x23c>)
 800b1e8:	230a      	movs	r3, #10
 800b1ea:	e012      	b.n	800b212 <_printf_i+0xfe>
 800b1ec:	682b      	ldr	r3, [r5, #0]
 800b1ee:	6820      	ldr	r0, [r4, #0]
 800b1f0:	1d19      	adds	r1, r3, #4
 800b1f2:	6029      	str	r1, [r5, #0]
 800b1f4:	0605      	lsls	r5, r0, #24
 800b1f6:	d501      	bpl.n	800b1fc <_printf_i+0xe8>
 800b1f8:	681e      	ldr	r6, [r3, #0]
 800b1fa:	e002      	b.n	800b202 <_printf_i+0xee>
 800b1fc:	0641      	lsls	r1, r0, #25
 800b1fe:	d5fb      	bpl.n	800b1f8 <_printf_i+0xe4>
 800b200:	881e      	ldrh	r6, [r3, #0]
 800b202:	4853      	ldr	r0, [pc, #332]	; (800b350 <_printf_i+0x23c>)
 800b204:	2f6f      	cmp	r7, #111	; 0x6f
 800b206:	bf0c      	ite	eq
 800b208:	2308      	moveq	r3, #8
 800b20a:	230a      	movne	r3, #10
 800b20c:	2100      	movs	r1, #0
 800b20e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b212:	6865      	ldr	r5, [r4, #4]
 800b214:	60a5      	str	r5, [r4, #8]
 800b216:	2d00      	cmp	r5, #0
 800b218:	bfa2      	ittt	ge
 800b21a:	6821      	ldrge	r1, [r4, #0]
 800b21c:	f021 0104 	bicge.w	r1, r1, #4
 800b220:	6021      	strge	r1, [r4, #0]
 800b222:	b90e      	cbnz	r6, 800b228 <_printf_i+0x114>
 800b224:	2d00      	cmp	r5, #0
 800b226:	d04b      	beq.n	800b2c0 <_printf_i+0x1ac>
 800b228:	4615      	mov	r5, r2
 800b22a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b22e:	fb03 6711 	mls	r7, r3, r1, r6
 800b232:	5dc7      	ldrb	r7, [r0, r7]
 800b234:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b238:	4637      	mov	r7, r6
 800b23a:	42bb      	cmp	r3, r7
 800b23c:	460e      	mov	r6, r1
 800b23e:	d9f4      	bls.n	800b22a <_printf_i+0x116>
 800b240:	2b08      	cmp	r3, #8
 800b242:	d10b      	bne.n	800b25c <_printf_i+0x148>
 800b244:	6823      	ldr	r3, [r4, #0]
 800b246:	07de      	lsls	r6, r3, #31
 800b248:	d508      	bpl.n	800b25c <_printf_i+0x148>
 800b24a:	6923      	ldr	r3, [r4, #16]
 800b24c:	6861      	ldr	r1, [r4, #4]
 800b24e:	4299      	cmp	r1, r3
 800b250:	bfde      	ittt	le
 800b252:	2330      	movle	r3, #48	; 0x30
 800b254:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b258:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b25c:	1b52      	subs	r2, r2, r5
 800b25e:	6122      	str	r2, [r4, #16]
 800b260:	f8cd a000 	str.w	sl, [sp]
 800b264:	464b      	mov	r3, r9
 800b266:	aa03      	add	r2, sp, #12
 800b268:	4621      	mov	r1, r4
 800b26a:	4640      	mov	r0, r8
 800b26c:	f7ff fee4 	bl	800b038 <_printf_common>
 800b270:	3001      	adds	r0, #1
 800b272:	d14a      	bne.n	800b30a <_printf_i+0x1f6>
 800b274:	f04f 30ff 	mov.w	r0, #4294967295
 800b278:	b004      	add	sp, #16
 800b27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b27e:	6823      	ldr	r3, [r4, #0]
 800b280:	f043 0320 	orr.w	r3, r3, #32
 800b284:	6023      	str	r3, [r4, #0]
 800b286:	4833      	ldr	r0, [pc, #204]	; (800b354 <_printf_i+0x240>)
 800b288:	2778      	movs	r7, #120	; 0x78
 800b28a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b28e:	6823      	ldr	r3, [r4, #0]
 800b290:	6829      	ldr	r1, [r5, #0]
 800b292:	061f      	lsls	r7, r3, #24
 800b294:	f851 6b04 	ldr.w	r6, [r1], #4
 800b298:	d402      	bmi.n	800b2a0 <_printf_i+0x18c>
 800b29a:	065f      	lsls	r7, r3, #25
 800b29c:	bf48      	it	mi
 800b29e:	b2b6      	uxthmi	r6, r6
 800b2a0:	07df      	lsls	r7, r3, #31
 800b2a2:	bf48      	it	mi
 800b2a4:	f043 0320 	orrmi.w	r3, r3, #32
 800b2a8:	6029      	str	r1, [r5, #0]
 800b2aa:	bf48      	it	mi
 800b2ac:	6023      	strmi	r3, [r4, #0]
 800b2ae:	b91e      	cbnz	r6, 800b2b8 <_printf_i+0x1a4>
 800b2b0:	6823      	ldr	r3, [r4, #0]
 800b2b2:	f023 0320 	bic.w	r3, r3, #32
 800b2b6:	6023      	str	r3, [r4, #0]
 800b2b8:	2310      	movs	r3, #16
 800b2ba:	e7a7      	b.n	800b20c <_printf_i+0xf8>
 800b2bc:	4824      	ldr	r0, [pc, #144]	; (800b350 <_printf_i+0x23c>)
 800b2be:	e7e4      	b.n	800b28a <_printf_i+0x176>
 800b2c0:	4615      	mov	r5, r2
 800b2c2:	e7bd      	b.n	800b240 <_printf_i+0x12c>
 800b2c4:	682b      	ldr	r3, [r5, #0]
 800b2c6:	6826      	ldr	r6, [r4, #0]
 800b2c8:	6961      	ldr	r1, [r4, #20]
 800b2ca:	1d18      	adds	r0, r3, #4
 800b2cc:	6028      	str	r0, [r5, #0]
 800b2ce:	0635      	lsls	r5, r6, #24
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	d501      	bpl.n	800b2d8 <_printf_i+0x1c4>
 800b2d4:	6019      	str	r1, [r3, #0]
 800b2d6:	e002      	b.n	800b2de <_printf_i+0x1ca>
 800b2d8:	0670      	lsls	r0, r6, #25
 800b2da:	d5fb      	bpl.n	800b2d4 <_printf_i+0x1c0>
 800b2dc:	8019      	strh	r1, [r3, #0]
 800b2de:	2300      	movs	r3, #0
 800b2e0:	6123      	str	r3, [r4, #16]
 800b2e2:	4615      	mov	r5, r2
 800b2e4:	e7bc      	b.n	800b260 <_printf_i+0x14c>
 800b2e6:	682b      	ldr	r3, [r5, #0]
 800b2e8:	1d1a      	adds	r2, r3, #4
 800b2ea:	602a      	str	r2, [r5, #0]
 800b2ec:	681d      	ldr	r5, [r3, #0]
 800b2ee:	6862      	ldr	r2, [r4, #4]
 800b2f0:	2100      	movs	r1, #0
 800b2f2:	4628      	mov	r0, r5
 800b2f4:	f7f4 fffc 	bl	80002f0 <memchr>
 800b2f8:	b108      	cbz	r0, 800b2fe <_printf_i+0x1ea>
 800b2fa:	1b40      	subs	r0, r0, r5
 800b2fc:	6060      	str	r0, [r4, #4]
 800b2fe:	6863      	ldr	r3, [r4, #4]
 800b300:	6123      	str	r3, [r4, #16]
 800b302:	2300      	movs	r3, #0
 800b304:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b308:	e7aa      	b.n	800b260 <_printf_i+0x14c>
 800b30a:	6923      	ldr	r3, [r4, #16]
 800b30c:	462a      	mov	r2, r5
 800b30e:	4649      	mov	r1, r9
 800b310:	4640      	mov	r0, r8
 800b312:	47d0      	blx	sl
 800b314:	3001      	adds	r0, #1
 800b316:	d0ad      	beq.n	800b274 <_printf_i+0x160>
 800b318:	6823      	ldr	r3, [r4, #0]
 800b31a:	079b      	lsls	r3, r3, #30
 800b31c:	d413      	bmi.n	800b346 <_printf_i+0x232>
 800b31e:	68e0      	ldr	r0, [r4, #12]
 800b320:	9b03      	ldr	r3, [sp, #12]
 800b322:	4298      	cmp	r0, r3
 800b324:	bfb8      	it	lt
 800b326:	4618      	movlt	r0, r3
 800b328:	e7a6      	b.n	800b278 <_printf_i+0x164>
 800b32a:	2301      	movs	r3, #1
 800b32c:	4632      	mov	r2, r6
 800b32e:	4649      	mov	r1, r9
 800b330:	4640      	mov	r0, r8
 800b332:	47d0      	blx	sl
 800b334:	3001      	adds	r0, #1
 800b336:	d09d      	beq.n	800b274 <_printf_i+0x160>
 800b338:	3501      	adds	r5, #1
 800b33a:	68e3      	ldr	r3, [r4, #12]
 800b33c:	9903      	ldr	r1, [sp, #12]
 800b33e:	1a5b      	subs	r3, r3, r1
 800b340:	42ab      	cmp	r3, r5
 800b342:	dcf2      	bgt.n	800b32a <_printf_i+0x216>
 800b344:	e7eb      	b.n	800b31e <_printf_i+0x20a>
 800b346:	2500      	movs	r5, #0
 800b348:	f104 0619 	add.w	r6, r4, #25
 800b34c:	e7f5      	b.n	800b33a <_printf_i+0x226>
 800b34e:	bf00      	nop
 800b350:	0800b4c9 	.word	0x0800b4c9
 800b354:	0800b4da 	.word	0x0800b4da

0800b358 <memmove>:
 800b358:	4288      	cmp	r0, r1
 800b35a:	b510      	push	{r4, lr}
 800b35c:	eb01 0402 	add.w	r4, r1, r2
 800b360:	d902      	bls.n	800b368 <memmove+0x10>
 800b362:	4284      	cmp	r4, r0
 800b364:	4623      	mov	r3, r4
 800b366:	d807      	bhi.n	800b378 <memmove+0x20>
 800b368:	1e43      	subs	r3, r0, #1
 800b36a:	42a1      	cmp	r1, r4
 800b36c:	d008      	beq.n	800b380 <memmove+0x28>
 800b36e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b372:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b376:	e7f8      	b.n	800b36a <memmove+0x12>
 800b378:	4402      	add	r2, r0
 800b37a:	4601      	mov	r1, r0
 800b37c:	428a      	cmp	r2, r1
 800b37e:	d100      	bne.n	800b382 <memmove+0x2a>
 800b380:	bd10      	pop	{r4, pc}
 800b382:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b386:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b38a:	e7f7      	b.n	800b37c <memmove+0x24>

0800b38c <_sbrk_r>:
 800b38c:	b538      	push	{r3, r4, r5, lr}
 800b38e:	4d06      	ldr	r5, [pc, #24]	; (800b3a8 <_sbrk_r+0x1c>)
 800b390:	2300      	movs	r3, #0
 800b392:	4604      	mov	r4, r0
 800b394:	4608      	mov	r0, r1
 800b396:	602b      	str	r3, [r5, #0]
 800b398:	f7f6 f87a 	bl	8001490 <_sbrk>
 800b39c:	1c43      	adds	r3, r0, #1
 800b39e:	d102      	bne.n	800b3a6 <_sbrk_r+0x1a>
 800b3a0:	682b      	ldr	r3, [r5, #0]
 800b3a2:	b103      	cbz	r3, 800b3a6 <_sbrk_r+0x1a>
 800b3a4:	6023      	str	r3, [r4, #0]
 800b3a6:	bd38      	pop	{r3, r4, r5, pc}
 800b3a8:	240023fc 	.word	0x240023fc

0800b3ac <memcpy>:
 800b3ac:	440a      	add	r2, r1
 800b3ae:	4291      	cmp	r1, r2
 800b3b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3b4:	d100      	bne.n	800b3b8 <memcpy+0xc>
 800b3b6:	4770      	bx	lr
 800b3b8:	b510      	push	{r4, lr}
 800b3ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3c2:	4291      	cmp	r1, r2
 800b3c4:	d1f9      	bne.n	800b3ba <memcpy+0xe>
 800b3c6:	bd10      	pop	{r4, pc}

0800b3c8 <_realloc_r>:
 800b3c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3cc:	4680      	mov	r8, r0
 800b3ce:	4614      	mov	r4, r2
 800b3d0:	460e      	mov	r6, r1
 800b3d2:	b921      	cbnz	r1, 800b3de <_realloc_r+0x16>
 800b3d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3d8:	4611      	mov	r1, r2
 800b3da:	f7ff bc49 	b.w	800ac70 <_malloc_r>
 800b3de:	b92a      	cbnz	r2, 800b3ec <_realloc_r+0x24>
 800b3e0:	f7ff fbda 	bl	800ab98 <_free_r>
 800b3e4:	4625      	mov	r5, r4
 800b3e6:	4628      	mov	r0, r5
 800b3e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3ec:	f000 f81b 	bl	800b426 <_malloc_usable_size_r>
 800b3f0:	4284      	cmp	r4, r0
 800b3f2:	4607      	mov	r7, r0
 800b3f4:	d802      	bhi.n	800b3fc <_realloc_r+0x34>
 800b3f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b3fa:	d812      	bhi.n	800b422 <_realloc_r+0x5a>
 800b3fc:	4621      	mov	r1, r4
 800b3fe:	4640      	mov	r0, r8
 800b400:	f7ff fc36 	bl	800ac70 <_malloc_r>
 800b404:	4605      	mov	r5, r0
 800b406:	2800      	cmp	r0, #0
 800b408:	d0ed      	beq.n	800b3e6 <_realloc_r+0x1e>
 800b40a:	42bc      	cmp	r4, r7
 800b40c:	4622      	mov	r2, r4
 800b40e:	4631      	mov	r1, r6
 800b410:	bf28      	it	cs
 800b412:	463a      	movcs	r2, r7
 800b414:	f7ff ffca 	bl	800b3ac <memcpy>
 800b418:	4631      	mov	r1, r6
 800b41a:	4640      	mov	r0, r8
 800b41c:	f7ff fbbc 	bl	800ab98 <_free_r>
 800b420:	e7e1      	b.n	800b3e6 <_realloc_r+0x1e>
 800b422:	4635      	mov	r5, r6
 800b424:	e7df      	b.n	800b3e6 <_realloc_r+0x1e>

0800b426 <_malloc_usable_size_r>:
 800b426:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b42a:	1f18      	subs	r0, r3, #4
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	bfbc      	itt	lt
 800b430:	580b      	ldrlt	r3, [r1, r0]
 800b432:	18c0      	addlt	r0, r0, r3
 800b434:	4770      	bx	lr
	...

0800b438 <_init>:
 800b438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b43a:	bf00      	nop
 800b43c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b43e:	bc08      	pop	{r3}
 800b440:	469e      	mov	lr, r3
 800b442:	4770      	bx	lr

0800b444 <_fini>:
 800b444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b446:	bf00      	nop
 800b448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b44a:	bc08      	pop	{r3}
 800b44c:	469e      	mov	lr, r3
 800b44e:	4770      	bx	lr
