C:/Users/etudiant/Desktop/verin/ControleButees.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/etudiant/Desktop/verin/ControleButees.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ControleButees
-- Compiling architecture bhv of ControleButees

} {} {}} C:/Users/etudiant/Desktop/verin/tb_butee.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/etudiant/Desktop/verin/tb_butee.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity tb_ControleButees
-- Compiling architecture sim of tb_ControleButees
-- Loading entity ControleButees
** Error (suppressible): C:/Users/etudiant/Desktop/verin/tb_butee.vhd(43): (vcom-1272) Length of expected is 12; length of actual is 16.
** Error (suppressible): C:/Users/etudiant/Desktop/verin/tb_butee.vhd(59): (vcom-1272) Length of expected is 12; length of actual is 16.
** Error (suppressible): C:/Users/etudiant/Desktop/verin/tb_butee.vhd(73): (vcom-1272) Length of expected is 12; length of actual is 16.
** Error (suppressible): C:/Users/etudiant/Desktop/verin/tb_butee.vhd(78): (vcom-1272) Length of expected is 12; length of actual is 16.
** Error: C:/Users/etudiant/Desktop/verin/tb_butee.vhd(89): VHDL Compiler exiting

} {15.0 16.0} {}}
