// Seed: 2517079494
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  wand id_2,
    output tri  id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wire id_5,
    output supply1 id_6
    , id_17,
    output wor id_7,
    output logic id_8,
    input wor id_9,
    input supply1 id_10,
    input tri1 id_11,
    input uwire id_12,
    input wor id_13,
    output wor id_14,
    input tri1 id_15
);
  module_0(
      id_0, id_11, id_3, id_7
  );
  always id_8 <= 1;
  id_18 :
  assert property (@(posedge id_17) 1)
  else;
endmodule
