library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;

entity clock_div is
generic (N: integer := 100_000_000);
port    (clk,reset: in std_logic;
        clock_out: out std_logic);
end clock_div;
 
architecture Behavioral of clock_div is
signal count: integer:=1;
signal tmp : std_logic := '0';

begin
process(clk,reset,tmp)
begin
if(reset='1') then
    count<=1;
    tmp<='0';
elsif(rising_edge(clk)) then
    count <=count+1;
    if (count = N) then
        tmp <= NOT tmp;
        count <= 1;
    end if;
end if;
clock_out <= tmp;
end process;
 
end Behavioral;