* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     May 16 2019 21:17:51

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : ppm_encoder_1.N_246
T_8_23_wire_logic_cluster/lc_4/out
T_9_21_sp4_v_t_36
T_6_25_sp4_h_l_6
T_5_25_lc_trk_g0_6
T_5_25_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_8_19_sp4_v_t_45
T_8_20_lc_trk_g3_5
T_8_20_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g1_4
T_9_23_wire_logic_cluster/lc_0/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_2/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g1_4
T_9_23_wire_logic_cluster/lc_3/in_0

T_8_23_wire_logic_cluster/lc_4/out
T_6_23_sp4_h_l_5
T_5_23_lc_trk_g0_5
T_5_23_wire_logic_cluster/lc_4/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_8_24_lc_trk_g0_4
T_8_24_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_8_22_sp4_v_t_40
T_8_26_sp4_v_t_40
T_7_28_lc_trk_g1_5
T_7_28_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_6_23_sp4_h_l_5
T_5_23_sp4_v_t_46
T_5_24_lc_trk_g3_6
T_5_24_wire_logic_cluster/lc_4/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g3_4
T_7_22_wire_logic_cluster/lc_4/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_8_22_lc_trk_g0_4
T_8_22_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_8_24_lc_trk_g0_4
T_8_24_wire_logic_cluster/lc_5/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_8_19_sp4_v_t_45
T_7_21_lc_trk_g0_3
T_7_21_wire_logic_cluster/lc_0/in_3

T_8_23_wire_logic_cluster/lc_4/out
T_8_22_sp4_v_t_40
T_8_25_lc_trk_g1_0
T_8_25_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.PPM_STATE_fast_RNICIABZ0Z_0
T_9_24_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g2_1
T_8_23_wire_logic_cluster/lc_4/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g1_1
T_9_23_input_2_6
T_9_23_wire_logic_cluster/lc_6/in_2

T_9_24_wire_logic_cluster/lc_1/out
T_8_25_lc_trk_g0_1
T_8_25_wire_logic_cluster/lc_6/in_1

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_6_22_sp4_h_l_10
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_6/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_8_24_lc_trk_g2_1
T_8_24_wire_logic_cluster/lc_6/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g1_1
T_9_23_wire_logic_cluster/lc_7/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_6_22_sp4_h_l_10
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_7/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g2_1
T_8_23_wire_logic_cluster/lc_1/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_6_22_sp4_h_l_10
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_0/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g3_1
T_9_24_wire_logic_cluster/lc_7/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_6/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g3_1
T_9_24_wire_logic_cluster/lc_0/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_8_25_lc_trk_g0_1
T_8_25_wire_logic_cluster/lc_0/in_1

T_9_24_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g1_1
T_9_25_input_2_2
T_9_25_wire_logic_cluster/lc_2/in_2

T_9_24_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_2/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_8_25_lc_trk_g0_1
T_8_25_wire_logic_cluster/lc_7/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_4/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_8_25_lc_trk_g0_1
T_8_25_wire_logic_cluster/lc_4/in_1

T_9_24_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g1_1
T_9_25_input_2_0
T_9_25_wire_logic_cluster/lc_0/in_2

T_9_24_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_4/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_8_26_lc_trk_g2_2
T_8_26_wire_logic_cluster/lc_7/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_5/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_8_27_lc_trk_g3_7
T_8_27_wire_logic_cluster/lc_0/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_0/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_8_27_lc_trk_g3_7
T_8_27_wire_logic_cluster/lc_2/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_10_25_lc_trk_g3_1
T_10_25_wire_logic_cluster/lc_1/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_8_27_lc_trk_g3_7
T_8_27_wire_logic_cluster/lc_4/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_8_27_lc_trk_g3_7
T_8_27_wire_logic_cluster/lc_6/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_9_28_lc_trk_g3_2
T_9_28_wire_logic_cluster/lc_6/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_10_22_sp4_v_t_46
T_10_26_sp4_v_t_39
T_10_28_lc_trk_g3_2
T_10_28_wire_logic_cluster/lc_4/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_9_28_lc_trk_g3_2
T_9_28_wire_logic_cluster/lc_5/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_9_28_lc_trk_g3_2
T_9_28_wire_logic_cluster/lc_7/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_8_24_sp4_h_l_10
T_7_20_sp4_v_t_47
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_4/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_13_sp12_v_t_22
T_9_12_sp4_v_t_46
T_10_12_sp4_h_l_4
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_7/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_10_22_sp4_v_t_46
T_10_26_sp4_v_t_39
T_10_27_lc_trk_g2_7
T_10_27_wire_logic_cluster/lc_0/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_11_24_lc_trk_g2_2
T_11_24_input_2_0
T_11_24_wire_logic_cluster/lc_0/in_2

T_9_24_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g1_1
T_9_25_wire_logic_cluster/lc_1/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_8_24_sp4_v_t_42
T_7_27_lc_trk_g3_2
T_7_27_wire_logic_cluster/lc_6/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_8_24_sp4_v_t_42
T_7_27_lc_trk_g3_2
T_7_27_wire_logic_cluster/lc_3/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_6_22_sp4_h_l_10
T_7_22_lc_trk_g3_2
T_7_22_wire_logic_cluster/lc_1/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_9_28_lc_trk_g3_2
T_9_28_wire_logic_cluster/lc_3/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_10_22_sp4_v_t_46
T_10_26_sp4_v_t_39
T_10_27_lc_trk_g2_7
T_10_27_wire_logic_cluster/lc_3/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_8_24_sp4_v_t_42
T_7_26_lc_trk_g1_7
T_7_26_wire_logic_cluster/lc_0/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_8_24_sp4_v_t_42
T_7_26_lc_trk_g1_7
T_7_26_wire_logic_cluster/lc_3/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_8_24_sp4_v_t_42
T_7_26_lc_trk_g1_7
T_7_26_wire_logic_cluster/lc_7/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_8_24_sp4_v_t_42
T_7_26_lc_trk_g1_7
T_7_26_wire_logic_cluster/lc_5/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_9_26_sp4_v_t_47
T_9_29_lc_trk_g1_7
T_9_29_wire_logic_cluster/lc_7/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_6_22_sp4_h_l_10
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_6/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_6_22_sp4_h_l_10
T_5_22_lc_trk_g1_2
T_5_22_wire_logic_cluster/lc_0/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_5/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_9_22_sp4_v_t_47
T_8_24_lc_trk_g2_2
T_8_24_wire_logic_cluster/lc_7/in_1

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_11_24_lc_trk_g3_2
T_11_24_wire_logic_cluster/lc_0/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_6/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_7
T_9_24_lc_trk_g1_2
T_9_24_wire_logic_cluster/lc_4/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_1/in_0

T_9_24_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g2_1
T_8_23_wire_logic_cluster/lc_0/in_3

T_9_24_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g2_1
T_8_23_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_1
T_10_25_wire_logic_cluster/lc_6/out
T_9_24_lc_trk_g2_6
T_9_24_wire_logic_cluster/lc_1/in_3

T_10_25_wire_logic_cluster/lc_6/out
T_9_24_lc_trk_g2_6
T_9_24_wire_logic_cluster/lc_3/in_3

T_10_25_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g2_6
T_9_25_wire_logic_cluster/lc_7/in_3

T_10_25_wire_logic_cluster/lc_6/out
T_10_26_lc_trk_g1_6
T_10_26_wire_logic_cluster/lc_4/in_3

T_10_25_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g2_6
T_10_25_wire_logic_cluster/lc_3/in_3

T_10_25_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_36
T_11_26_sp4_h_l_1
T_12_26_lc_trk_g2_1
T_12_26_wire_logic_cluster/lc_4/in_3

T_10_25_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g2_6
T_10_25_wire_logic_cluster/lc_2/in_0

T_10_25_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g2_6
T_10_25_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_9
T_5_25_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g0_3
T_5_24_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.init_pulses_RNI31EQ5Z0Z_9
T_5_24_wire_logic_cluster/lc_0/out
T_5_24_sp4_h_l_5
T_7_24_lc_trk_g2_0
T_7_24_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_7_25_0_
T_7_25_wire_logic_cluster/carry_in_mux/cout
T_7_25_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_10_16
T_7_25_wire_logic_cluster/lc_0/out
T_7_23_sp4_v_t_45
T_7_27_lc_trk_g0_0
T_7_27_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.PPM_STATE_fastZ0Z_0
T_10_25_wire_logic_cluster/lc_2/out
T_9_24_lc_trk_g3_2
T_9_24_input_2_1
T_9_24_wire_logic_cluster/lc_1/in_2

T_10_25_wire_logic_cluster/lc_2/out
T_9_25_lc_trk_g3_2
T_9_25_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_8
T_8_20_wire_logic_cluster/lc_3/out
T_8_19_sp4_v_t_38
T_8_23_lc_trk_g0_3
T_8_23_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulses_RNITQDQ5Z0Z_8
T_8_23_wire_logic_cluster/lc_2/out
T_7_24_lc_trk_g1_2
T_7_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_18
T_7_25_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g3_2
T_8_26_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_17
T_7_25_wire_logic_cluster/lc_1/cout
T_7_25_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_1_cascade_
T_9_23_wire_logic_cluster/lc_0/ltout
T_9_23_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIOC8K3Z0Z_1
T_9_23_wire_logic_cluster/lc_1/out
T_8_23_sp4_h_l_10
T_7_23_lc_trk_g0_2
T_7_23_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_4_cascade_
T_7_22_wire_logic_cluster/lc_4/ltout
T_7_22_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_i_i_1_4
T_7_21_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g0_7
T_7_22_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.init_pulses_RNI398E4Z0Z_4
T_7_22_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g0_5
T_7_23_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.N_462
T_5_21_wire_logic_cluster/lc_0/out
T_5_21_sp4_h_l_5
T_7_21_lc_trk_g2_0
T_7_21_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_4
T_5_21_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g0_2
T_5_21_wire_logic_cluster/lc_0/in_0

T_5_21_wire_logic_cluster/lc_2/out
T_5_22_lc_trk_g0_2
T_5_22_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_0_repZ0Z1
T_5_22_wire_logic_cluster/lc_0/out
T_5_21_lc_trk_g1_0
T_5_21_wire_logic_cluster/lc_0/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_6_20_sp4_h_l_1
T_8_20_lc_trk_g3_4
T_8_20_wire_logic_cluster/lc_0/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_5_24_sp4_v_t_46
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_0/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_6_19_sp4_v_t_41
T_7_23_sp4_h_l_4
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_2/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_6_20_sp4_h_l_1
T_9_20_sp4_v_t_36
T_9_22_lc_trk_g2_1
T_9_22_wire_logic_cluster/lc_0/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_6_20_sp4_h_l_1
T_8_20_lc_trk_g3_4
T_8_20_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g1_0
T_5_23_input_2_7
T_5_23_wire_logic_cluster/lc_7/in_2

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_5_24_sp4_v_t_46
T_5_25_lc_trk_g3_6
T_5_25_wire_logic_cluster/lc_1/in_0

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_5_24_lc_trk_g0_0
T_5_24_wire_logic_cluster/lc_1/in_1

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_6_20_sp4_h_l_1
T_9_20_sp4_v_t_36
T_8_22_lc_trk_g1_1
T_8_22_wire_logic_cluster/lc_1/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_5_24_lc_trk_g1_0
T_5_24_wire_logic_cluster/lc_2/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_6_20_sp4_h_l_1
T_7_20_lc_trk_g2_1
T_7_20_wire_logic_cluster/lc_6/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_5_20_sp4_v_t_45
T_6_20_sp4_h_l_1
T_10_20_sp4_h_l_9
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_2_22_sp12_h_l_0
T_10_22_lc_trk_g1_3
T_10_22_input_2_6
T_10_22_wire_logic_cluster/lc_6/in_2

T_5_22_wire_logic_cluster/lc_0/out
T_5_22_lc_trk_g1_0
T_5_22_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.N_248_i_i
T_9_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g2_6
T_9_23_wire_logic_cluster/lc_1/in_3

T_9_23_wire_logic_cluster/lc_6/out
T_7_23_sp4_h_l_9
T_7_23_lc_trk_g1_4
T_7_23_input_2_1
T_7_23_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_16
T_7_25_wire_logic_cluster/lc_0/cout
T_7_25_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_10_17
T_7_25_wire_logic_cluster/lc_1/out
T_8_26_lc_trk_g3_1
T_8_26_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_4
T_5_21_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g2_1
T_5_21_wire_logic_cluster/lc_0/in_1

T_5_21_wire_logic_cluster/lc_1/out
T_5_22_lc_trk_g1_1
T_5_22_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIUBDK6Z0Z_7
T_8_23_wire_logic_cluster/lc_5/out
T_7_23_lc_trk_g3_5
T_7_23_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_7
T_9_22_wire_logic_cluster/lc_2/out
T_8_23_lc_trk_g0_2
T_8_23_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulses_RNISG8K3Z0Z_3
T_9_23_wire_logic_cluster/lc_4/out
T_8_23_sp4_h_l_0
T_7_23_lc_trk_g0_0
T_7_23_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_3_cascade_
T_9_23_wire_logic_cluster/lc_3/ltout
T_9_23_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.N_403
T_7_25_wire_logic_cluster/lc_7/out
T_8_23_sp4_v_t_42
T_8_19_sp4_v_t_42
T_7_21_lc_trk_g0_7
T_7_21_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_11
T_4_23_wire_logic_cluster/lc_0/out
T_4_21_sp4_v_t_45
T_5_25_sp4_h_l_2
T_7_25_lc_trk_g3_7
T_7_25_wire_logic_cluster/lc_7/in_3

T_4_23_wire_logic_cluster/lc_0/out
T_3_23_sp4_h_l_8
T_7_23_sp4_h_l_8
T_10_23_sp4_v_t_45
T_10_26_lc_trk_g0_5
T_10_26_wire_logic_cluster/lc_2/in_3

T_4_23_wire_logic_cluster/lc_0/out
T_4_23_lc_trk_g0_0
T_4_23_input_2_0
T_4_23_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_2_11
T_7_21_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_11_cascade_
T_7_21_wire_logic_cluster/lc_0/ltout
T_7_21_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIV8JB5Z0Z_11
T_7_21_wire_logic_cluster/lc_1/out
T_7_18_sp12_v_t_22
T_7_24_lc_trk_g3_5
T_7_24_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.N_253_i_i
T_8_25_wire_logic_cluster/lc_6/out
T_7_25_sp4_h_l_4
T_6_21_sp4_v_t_44
T_5_23_lc_trk_g0_2
T_5_23_wire_logic_cluster/lc_5/in_3

T_8_25_wire_logic_cluster/lc_6/out
T_8_25_lc_trk_g2_6
T_8_25_wire_logic_cluster/lc_5/in_3

T_8_25_wire_logic_cluster/lc_6/out
T_9_26_lc_trk_g2_6
T_9_26_input_2_6
T_9_26_wire_logic_cluster/lc_6/in_2

T_8_25_wire_logic_cluster/lc_6/out
T_8_22_sp4_v_t_36
T_7_23_lc_trk_g2_4
T_7_23_input_2_6
T_7_23_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.init_pulses_RNI6UPC6Z0Z_6
T_5_23_wire_logic_cluster/lc_5/out
T_6_23_sp4_h_l_10
T_7_23_lc_trk_g3_2
T_7_23_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_repZ0Z1
T_5_22_wire_logic_cluster/lc_6/out
T_4_22_sp12_h_l_0
T_9_22_lc_trk_g0_4
T_9_22_wire_logic_cluster/lc_5/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_4_22_sp12_h_l_0
T_8_22_lc_trk_g1_3
T_8_22_wire_logic_cluster/lc_5/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_40
T_7_24_sp4_h_l_5
T_8_24_lc_trk_g3_5
T_8_24_input_2_6
T_8_24_wire_logic_cluster/lc_6/in_2

T_5_22_wire_logic_cluster/lc_6/out
T_4_22_sp12_h_l_0
T_9_22_lc_trk_g0_4
T_9_22_wire_logic_cluster/lc_0/in_0

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g3_6
T_5_22_wire_logic_cluster/lc_4/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_5_23_lc_trk_g0_6
T_5_23_wire_logic_cluster/lc_7/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_40
T_7_24_sp4_h_l_5
T_9_24_lc_trk_g3_0
T_9_24_wire_logic_cluster/lc_7/in_0

T_5_22_wire_logic_cluster/lc_6/out
T_5_19_sp4_v_t_36
T_6_23_sp4_h_l_7
T_5_23_sp4_v_t_36
T_5_25_lc_trk_g2_1
T_5_25_wire_logic_cluster/lc_2/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_40
T_7_20_sp4_h_l_10
T_8_20_lc_trk_g3_2
T_8_20_wire_logic_cluster/lc_2/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_40
T_7_20_sp4_h_l_10
T_10_20_sp4_v_t_47
T_10_23_lc_trk_g0_7
T_10_23_wire_logic_cluster/lc_2/in_1

T_5_22_wire_logic_cluster/lc_6/out
T_5_19_sp4_v_t_36
T_6_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_25_lc_trk_g0_7
T_8_25_wire_logic_cluster/lc_0/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_5_19_sp4_v_t_36
T_6_23_sp4_h_l_7
T_8_23_lc_trk_g2_2
T_8_23_wire_logic_cluster/lc_1/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_40
T_7_24_sp4_h_l_5
T_9_24_lc_trk_g3_0
T_9_24_wire_logic_cluster/lc_2/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_4_22_sp12_h_l_0
T_8_22_lc_trk_g1_3
T_8_22_wire_logic_cluster/lc_1/in_1

T_5_22_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_40
T_7_24_sp4_h_l_5
T_9_24_lc_trk_g3_0
T_9_24_wire_logic_cluster/lc_0/in_1

T_5_22_wire_logic_cluster/lc_6/out
T_5_19_sp4_v_t_36
T_6_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_25_lc_trk_g0_7
T_8_25_input_2_7
T_8_25_wire_logic_cluster/lc_7/in_2

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_sp4_h_l_1
T_7_22_lc_trk_g2_4
T_7_22_wire_logic_cluster/lc_0/in_0

T_5_22_wire_logic_cluster/lc_6/out
T_5_19_sp4_v_t_36
T_6_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_0/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_5_19_sp4_v_t_36
T_6_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_5/in_0

T_5_22_wire_logic_cluster/lc_6/out
T_5_19_sp4_v_t_36
T_6_23_sp4_h_l_7
T_5_23_sp4_v_t_36
T_5_24_lc_trk_g2_4
T_5_24_wire_logic_cluster/lc_3/in_3

T_5_22_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_40
T_7_20_sp4_h_l_10
T_10_20_sp4_v_t_47
T_10_23_lc_trk_g0_7
T_10_23_wire_logic_cluster/lc_0/in_1

T_5_22_wire_logic_cluster/lc_6/out
T_6_20_sp4_v_t_40
T_7_24_sp4_h_l_5
T_10_24_sp4_v_t_47
T_10_25_lc_trk_g3_7
T_10_25_wire_logic_cluster/lc_1/in_1

T_5_22_wire_logic_cluster/lc_6/out
T_5_22_lc_trk_g3_6
T_5_22_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un2_throttle_0_0_7_cascade_
T_9_22_wire_logic_cluster/lc_1/ltout
T_9_22_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_rn_0_7
T_9_22_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g1_5
T_9_22_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.init_pulses_RNI83R42Z0Z_0
T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_9_26_lc_trk_g1_6
T_9_26_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_18
T_9_28_wire_logic_cluster/lc_2/out
T_9_25_sp4_v_t_44
T_8_26_lc_trk_g3_4
T_8_26_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_17
T_9_28_wire_logic_cluster/lc_1/cout
T_9_28_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_7
T_4_22_wire_logic_cluster/lc_6/out
T_3_22_sp12_h_l_0
T_9_22_lc_trk_g1_7
T_9_22_input_2_4
T_9_22_wire_logic_cluster/lc_4/in_2

T_4_22_wire_logic_cluster/lc_6/out
T_4_22_lc_trk_g3_6
T_4_22_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2count_9_i_o2_0_7
T_9_22_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_44
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_11
T_7_29_wire_logic_cluster/lc_0/out
T_7_17_sp12_v_t_23
T_7_21_lc_trk_g3_0
T_7_21_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_0_repZ0Z2
T_7_26_wire_logic_cluster/lc_5/out
T_7_25_sp4_v_t_42
T_7_29_lc_trk_g0_7
T_7_29_wire_logic_cluster/lc_0/in_1

T_7_26_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g0_5
T_7_25_wire_logic_cluster/lc_7/in_0

T_7_26_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g0_5
T_7_25_wire_logic_cluster/lc_5/in_0

T_7_26_wire_logic_cluster/lc_5/out
T_7_25_sp4_v_t_42
T_7_28_lc_trk_g1_2
T_7_28_wire_logic_cluster/lc_0/in_3

T_7_26_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_46
T_8_24_lc_trk_g2_3
T_8_24_wire_logic_cluster/lc_2/in_1

T_7_26_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_wire_logic_cluster/lc_1/in_3

T_7_26_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_46
T_8_24_lc_trk_g2_3
T_8_24_wire_logic_cluster/lc_0/in_3

T_7_26_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_46
T_5_22_sp4_h_l_11
T_5_22_lc_trk_g1_6
T_5_22_wire_logic_cluster/lc_5/in_0

T_7_26_wire_logic_cluster/lc_5/out
T_7_24_sp4_v_t_39
T_7_20_sp4_v_t_40
T_8_20_sp4_h_l_10
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_0/in_1

T_7_26_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_46
T_5_22_sp4_h_l_11
T_4_22_lc_trk_g0_3
T_4_22_wire_logic_cluster/lc_2/in_3

T_7_26_wire_logic_cluster/lc_5/out
T_7_25_sp4_v_t_42
T_7_21_sp4_v_t_38
T_8_21_sp4_h_l_8
T_10_21_lc_trk_g2_5
T_10_21_wire_logic_cluster/lc_7/in_0

T_7_26_wire_logic_cluster/lc_5/out
T_7_24_sp4_v_t_39
T_7_20_sp4_v_t_40
T_8_20_sp4_h_l_10
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_6/in_3

T_7_26_wire_logic_cluster/lc_5/out
T_7_26_lc_trk_g2_5
T_7_26_wire_logic_cluster/lc_2/in_1

T_7_26_wire_logic_cluster/lc_5/out
T_8_26_sp4_h_l_10
T_10_26_lc_trk_g3_7
T_10_26_wire_logic_cluster/lc_5/in_3

T_7_26_wire_logic_cluster/lc_5/out
T_7_22_sp4_v_t_47
T_8_22_sp4_h_l_3
T_10_22_lc_trk_g2_6
T_10_22_wire_logic_cluster/lc_3/in_1

T_7_26_wire_logic_cluster/lc_5/out
T_7_26_lc_trk_g2_5
T_7_26_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_10_14
T_7_24_wire_logic_cluster/lc_6/out
T_7_23_sp4_v_t_44
T_7_27_lc_trk_g0_1
T_7_27_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_13
T_7_24_wire_logic_cluster/lc_5/cout
T_7_24_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_10_15
T_7_24_wire_logic_cluster/lc_7/out
T_8_23_sp4_v_t_47
T_8_26_lc_trk_g0_7
T_8_26_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_14
T_7_24_wire_logic_cluster/lc_6/cout
T_7_24_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.N_418
T_8_20_wire_logic_cluster/lc_0/out
T_8_20_lc_trk_g1_0
T_8_20_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_8_cascade_
T_8_20_wire_logic_cluster/lc_2/ltout
T_8_20_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_6_cascade_
T_5_23_wire_logic_cluster/lc_4/ltout
T_5_23_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.N_251_i_i
T_8_24_wire_logic_cluster/lc_6/out
T_8_22_sp4_v_t_41
T_5_22_sp4_h_l_4
T_7_22_lc_trk_g3_1
T_7_22_wire_logic_cluster/lc_5/in_3

T_8_24_wire_logic_cluster/lc_6/out
T_7_23_lc_trk_g2_6
T_7_23_input_2_4
T_7_23_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIE48O3Z0Z_2
T_8_24_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g3_4
T_7_23_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_2_cascade_
T_8_24_wire_logic_cluster/lc_3/ltout
T_8_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_16
T_9_28_wire_logic_cluster/lc_0/out
T_9_28_sp4_h_l_5
T_8_24_sp4_v_t_47
T_7_27_lc_trk_g3_7
T_7_27_wire_logic_cluster/lc_7/in_3

End 

Net : bfn_9_28_0_
T_9_28_wire_logic_cluster/carry_in_mux/cout
T_9_28_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_1_repZ0Z2
T_7_26_wire_logic_cluster/lc_3/out
T_7_25_sp4_v_t_38
T_7_29_lc_trk_g0_3
T_7_29_wire_logic_cluster/lc_0/in_3

T_7_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_7/in_1

T_7_26_wire_logic_cluster/lc_3/out
T_7_17_sp12_v_t_22
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_7/in_1

T_7_26_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_5/in_3

T_7_26_wire_logic_cluster/lc_3/out
T_7_25_sp4_v_t_38
T_7_28_lc_trk_g1_6
T_7_28_wire_logic_cluster/lc_0/in_1

T_7_26_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g2_3
T_8_25_wire_logic_cluster/lc_1/in_0

T_7_26_wire_logic_cluster/lc_3/out
T_8_22_sp4_v_t_42
T_8_24_lc_trk_g3_7
T_8_24_wire_logic_cluster/lc_0/in_0

T_7_26_wire_logic_cluster/lc_3/out
T_8_22_sp4_v_t_42
T_5_22_sp4_h_l_7
T_4_22_lc_trk_g0_7
T_4_22_wire_logic_cluster/lc_2/in_1

T_7_26_wire_logic_cluster/lc_3/out
T_7_23_sp4_v_t_46
T_8_23_sp4_h_l_4
T_11_19_sp4_v_t_47
T_10_20_lc_trk_g3_7
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_7_26_wire_logic_cluster/lc_3/out
T_7_23_sp4_v_t_46
T_8_23_sp4_h_l_4
T_11_19_sp4_v_t_47
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_7/in_3

T_7_26_wire_logic_cluster/lc_3/out
T_7_23_sp4_v_t_46
T_8_23_sp4_h_l_4
T_11_19_sp4_v_t_47
T_10_20_lc_trk_g3_7
T_10_20_input_2_6
T_10_20_wire_logic_cluster/lc_6/in_2

T_7_26_wire_logic_cluster/lc_3/out
T_7_26_lc_trk_g1_3
T_7_26_wire_logic_cluster/lc_2/in_0

T_7_26_wire_logic_cluster/lc_3/out
T_8_26_sp4_h_l_6
T_10_26_lc_trk_g3_3
T_10_26_wire_logic_cluster/lc_5/in_1

T_7_26_wire_logic_cluster/lc_3/out
T_8_22_sp4_v_t_42
T_9_22_sp4_h_l_7
T_10_22_lc_trk_g2_7
T_10_22_wire_logic_cluster/lc_3/in_0

T_7_26_wire_logic_cluster/lc_3/out
T_7_26_lc_trk_g1_3
T_7_26_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_16
T_9_28_wire_logic_cluster/lc_0/cout
T_9_28_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_17
T_9_28_wire_logic_cluster/lc_1/out
T_9_24_sp4_v_t_39
T_8_26_lc_trk_g1_2
T_8_26_input_2_3
T_8_26_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_412
T_5_25_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g1_0
T_5_25_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_9_cascade_
T_5_25_wire_logic_cluster/lc_2/ltout
T_5_25_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_250_i_i
T_9_23_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g0_7
T_9_23_wire_logic_cluster/lc_4/in_3

T_9_23_wire_logic_cluster/lc_7/out
T_8_23_sp4_h_l_6
T_7_23_lc_trk_g1_6
T_7_23_input_2_3
T_7_23_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_1_repZ0Z1
T_8_23_wire_logic_cluster/lc_0/out
T_8_21_sp4_v_t_45
T_5_25_sp4_h_l_8
T_5_25_lc_trk_g0_5
T_5_25_wire_logic_cluster/lc_0/in_1

T_8_23_wire_logic_cluster/lc_0/out
T_8_19_sp4_v_t_37
T_8_20_lc_trk_g2_5
T_8_20_wire_logic_cluster/lc_0/in_1

T_8_23_wire_logic_cluster/lc_0/out
T_5_23_sp12_h_l_0
T_5_23_lc_trk_g0_3
T_5_23_wire_logic_cluster/lc_7/in_0

T_8_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g1_0
T_9_23_wire_logic_cluster/lc_2/in_1

T_8_23_wire_logic_cluster/lc_0/out
T_8_20_sp4_v_t_40
T_5_24_sp4_h_l_10
T_5_24_lc_trk_g1_7
T_5_24_wire_logic_cluster/lc_1/in_3

T_8_23_wire_logic_cluster/lc_0/out
T_8_21_sp4_v_t_45
T_5_25_sp4_h_l_8
T_5_25_lc_trk_g0_5
T_5_25_input_2_1
T_5_25_wire_logic_cluster/lc_1/in_2

T_8_23_wire_logic_cluster/lc_0/out
T_8_19_sp4_v_t_37
T_8_20_lc_trk_g2_5
T_8_20_input_2_1
T_8_20_wire_logic_cluster/lc_1/in_2

T_8_23_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_0/in_1

T_8_23_wire_logic_cluster/lc_0/out
T_8_20_sp4_v_t_40
T_5_24_sp4_h_l_10
T_5_24_lc_trk_g1_7
T_5_24_wire_logic_cluster/lc_2/in_0

T_8_23_wire_logic_cluster/lc_0/out
T_8_24_lc_trk_g1_0
T_8_24_wire_logic_cluster/lc_2/in_3

T_8_23_wire_logic_cluster/lc_0/out
T_8_22_lc_trk_g1_0
T_8_22_wire_logic_cluster/lc_1/in_0

T_8_23_wire_logic_cluster/lc_0/out
T_8_21_sp4_v_t_45
T_8_17_sp4_v_t_45
T_7_20_lc_trk_g3_5
T_7_20_wire_logic_cluster/lc_6/in_0

T_8_23_wire_logic_cluster/lc_0/out
T_9_20_sp4_v_t_41
T_10_20_sp4_h_l_4
T_10_20_lc_trk_g0_1
T_10_20_input_2_5
T_10_20_wire_logic_cluster/lc_5/in_2

T_8_23_wire_logic_cluster/lc_0/out
T_8_23_sp4_h_l_5
T_11_19_sp4_v_t_46
T_10_22_lc_trk_g3_6
T_10_22_wire_logic_cluster/lc_6/in_3

T_8_23_wire_logic_cluster/lc_0/out
T_8_23_sp4_h_l_5
T_8_23_lc_trk_g1_0
T_8_23_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_11
T_7_29_wire_logic_cluster/lc_1/out
T_7_29_lc_trk_g3_1
T_7_29_wire_logic_cluster/lc_0/in_0

T_7_29_wire_logic_cluster/lc_1/out
T_7_25_sp4_v_t_39
T_7_21_sp4_v_t_39
T_8_21_sp4_h_l_2
T_10_21_lc_trk_g2_7
T_10_21_wire_logic_cluster/lc_0/in_3

T_7_29_wire_logic_cluster/lc_1/out
T_7_29_lc_trk_g3_1
T_7_29_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.N_426
T_9_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_13_cascade_
T_7_28_wire_logic_cluster/lc_4/ltout
T_7_28_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_13_cascade_
T_7_28_wire_logic_cluster/lc_3/ltout
T_7_28_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIC11J5Z0Z_13
T_7_28_wire_logic_cluster/lc_5/out
T_7_21_sp12_v_t_22
T_7_24_lc_trk_g3_2
T_7_24_input_2_5
T_7_24_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_11
T_7_29_wire_logic_cluster/lc_2/out
T_7_29_lc_trk_g0_2
T_7_29_input_2_0
T_7_29_wire_logic_cluster/lc_0/in_2

T_7_29_wire_logic_cluster/lc_2/out
T_7_26_sp4_v_t_44
T_8_26_sp4_h_l_9
T_10_26_lc_trk_g3_4
T_10_26_wire_logic_cluster/lc_6/in_3

T_7_29_wire_logic_cluster/lc_2/out
T_7_29_lc_trk_g0_2
T_7_29_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_12
T_7_24_wire_logic_cluster/lc_4/cout
T_7_24_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_10_13
T_7_24_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_38
T_8_26_lc_trk_g0_3
T_8_26_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_0
T_7_22_wire_logic_cluster/lc_2/out
T_7_21_sp4_v_t_36
T_8_25_sp4_h_l_7
T_10_25_lc_trk_g2_2
T_10_25_input_2_0
T_10_25_wire_logic_cluster/lc_0/in_2

T_7_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_9
T_10_22_sp4_v_t_39
T_10_26_lc_trk_g0_2
T_10_26_wire_logic_cluster/lc_4/in_0

T_7_22_wire_logic_cluster/lc_2/out
T_7_19_sp4_v_t_44
T_8_23_sp4_h_l_9
T_12_23_sp4_h_l_5
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.N_247_i_i
T_10_26_wire_logic_cluster/lc_4/out
T_8_26_sp4_h_l_5
T_7_22_sp4_v_t_40
T_7_23_lc_trk_g3_0
T_7_23_wire_logic_cluster/lc_0/in_1

T_10_26_wire_logic_cluster/lc_4/out
T_9_26_lc_trk_g2_4
T_9_26_input_2_0
T_9_26_wire_logic_cluster/lc_0/in_2

T_10_26_wire_logic_cluster/lc_4/out
T_8_26_sp4_h_l_5
T_7_22_sp4_v_t_40
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_1/in_1

T_10_26_wire_logic_cluster/lc_4/out
T_8_26_sp4_h_l_5
T_7_22_sp4_v_t_40
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_2/in_0

T_10_26_wire_logic_cluster/lc_4/out
T_8_26_sp4_h_l_5
T_7_22_sp4_v_t_40
T_8_22_sp4_h_l_10
T_7_22_lc_trk_g1_2
T_7_22_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.init_pulses_RNILB4MZ0Z_0
T_10_25_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g1_0
T_10_26_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_10_cascade_
T_5_24_wire_logic_cluster/lc_4/ltout
T_5_24_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIJ2JB5Z0Z_10
T_5_24_wire_logic_cluster/lc_5/out
T_5_24_sp12_h_l_1
T_7_24_lc_trk_g1_6
T_7_24_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_1
T_9_24_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_37
T_9_22_lc_trk_g2_5
T_9_22_wire_logic_cluster/lc_4/in_3

T_9_24_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_3/in_0

T_9_24_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_40
T_7_22_sp4_h_l_5
T_8_22_lc_trk_g3_5
T_8_22_wire_logic_cluster/lc_0/in_0

T_9_24_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_7/in_0

T_9_24_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_40
T_7_22_sp4_h_l_5
T_6_22_sp4_v_t_46
T_5_23_lc_trk_g3_6
T_5_23_wire_logic_cluster/lc_2/in_3

T_9_24_wire_logic_cluster/lc_6/out
T_9_24_lc_trk_g1_6
T_9_24_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_0
T_8_23_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g2_6
T_8_23_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_4/in_0

T_8_23_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g2_6
T_8_23_wire_logic_cluster/lc_7/in_3

T_8_23_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_36
T_7_21_lc_trk_g2_4
T_7_21_wire_logic_cluster/lc_6/in_0

T_8_23_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g1_6
T_8_22_wire_logic_cluster/lc_0/in_3

T_8_23_wire_logic_cluster/lc_6/out
T_6_23_sp4_h_l_9
T_5_23_lc_trk_g0_1
T_5_23_wire_logic_cluster/lc_2/in_1

T_8_23_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g2_6
T_8_23_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.N_235_cascade_
T_8_23_wire_logic_cluster/lc_3/ltout
T_8_23_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_5_1_cascade_
T_8_22_wire_logic_cluster/lc_2/ltout
T_8_22_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_o2_0_5
T_8_22_wire_logic_cluster/lc_0/out
T_9_20_sp4_v_t_44
T_8_22_lc_trk_g2_1
T_8_22_wire_logic_cluster/lc_2/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.init_pulses_RNIT8FS5Z0Z_5
T_8_22_wire_logic_cluster/lc_4/out
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_5_cascade_
T_8_22_wire_logic_cluster/lc_3/ltout
T_8_22_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.init_pulses_RNI69BV2Z0Z_6
T_8_25_wire_logic_cluster/lc_5/out
T_9_26_lc_trk_g2_5
T_9_26_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_12
T_7_24_wire_logic_cluster/lc_4/out
T_8_23_sp4_v_t_41
T_8_27_lc_trk_g0_4
T_8_27_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_11
T_7_24_wire_logic_cluster/lc_3/cout
T_7_24_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.throttleZ0Z_7
T_9_21_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g0_5
T_9_22_wire_logic_cluster/lc_5/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_5/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_3
T_9_24_wire_logic_cluster/lc_4/out
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_3/in_0

T_9_24_wire_logic_cluster/lc_4/out
T_8_23_lc_trk_g2_4
T_8_23_wire_logic_cluster/lc_7/in_1

T_9_24_wire_logic_cluster/lc_4/out
T_8_23_lc_trk_g2_4
T_8_23_wire_logic_cluster/lc_4/in_0

T_9_24_wire_logic_cluster/lc_4/out
T_10_25_lc_trk_g3_4
T_10_25_wire_logic_cluster/lc_0/in_1

T_9_24_wire_logic_cluster/lc_4/out
T_9_25_lc_trk_g0_4
T_9_25_wire_logic_cluster/lc_6/in_0

T_9_24_wire_logic_cluster/lc_4/out
T_9_24_lc_trk_g2_4
T_9_24_input_2_4
T_9_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNIK17JZ0Z_3
T_9_24_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_42
T_7_20_sp4_h_l_1
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_8_20_sp4_v_t_46
T_7_22_lc_trk_g0_0
T_7_22_wire_logic_cluster/lc_7/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_46
T_6_25_sp4_h_l_4
T_5_25_lc_trk_g0_4
T_5_25_wire_logic_cluster/lc_3/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_21_sp4_v_t_46
T_9_22_lc_trk_g3_6
T_9_22_wire_logic_cluster/lc_2/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_42
T_7_20_sp4_h_l_1
T_6_20_sp4_v_t_36
T_5_23_lc_trk_g2_4
T_5_23_wire_logic_cluster/lc_4/in_0

T_9_24_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g1_3
T_9_23_input_2_0
T_9_23_wire_logic_cluster/lc_0/in_2

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_8_20_sp4_v_t_46
T_7_22_lc_trk_g0_0
T_7_22_wire_logic_cluster/lc_4/in_0

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_8_24_lc_trk_g1_3
T_8_24_wire_logic_cluster/lc_3/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_25_lc_trk_g0_3
T_9_25_wire_logic_cluster/lc_2/in_3

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_8_20_sp4_v_t_46
T_8_22_lc_trk_g3_3
T_8_22_wire_logic_cluster/lc_3/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_3/in_3

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_wire_logic_cluster/lc_4/in_0

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_5_24_sp4_h_l_2
T_5_24_lc_trk_g0_7
T_5_24_wire_logic_cluster/lc_4/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_8_20_sp4_v_t_46
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_0/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_8_24_sp4_v_t_46
T_7_28_lc_trk_g2_3
T_7_28_wire_logic_cluster/lc_4/in_3

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_8_24_sp4_v_t_46
T_7_25_lc_trk_g3_6
T_7_25_wire_logic_cluster/lc_3/in_0

T_9_24_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g0_3
T_8_25_wire_logic_cluster/lc_2/in_1

T_9_24_wire_logic_cluster/lc_3/out
T_9_24_sp4_h_l_11
T_8_24_sp4_v_t_46
T_7_27_lc_trk_g3_6
T_7_27_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_7
T_9_22_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g1_6
T_9_22_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g1_6
T_9_22_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.N_305
T_8_23_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_6/in_0

T_8_23_wire_logic_cluster/lc_7/out
T_9_21_sp4_v_t_42
T_9_25_lc_trk_g0_7
T_9_25_wire_logic_cluster/lc_2/in_1

T_8_23_wire_logic_cluster/lc_7/out
T_9_21_sp4_v_t_42
T_6_25_sp4_h_l_7
T_8_25_lc_trk_g3_2
T_8_25_wire_logic_cluster/lc_4/in_3

T_8_23_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_7/in_3

T_8_23_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g3_7
T_7_22_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_7
T_9_21_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g0_6
T_9_22_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g0_6
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

T_9_21_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_36
T_10_22_sp4_h_l_1
T_12_22_lc_trk_g3_4
T_12_22_input_2_7
T_12_22_wire_logic_cluster/lc_7/in_2

T_9_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g2_6
T_9_21_input_2_6
T_9_21_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_0
T_10_25_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g2_5
T_9_24_input_2_3
T_9_24_wire_logic_cluster/lc_3/in_2

T_10_25_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g1_5
T_10_25_wire_logic_cluster/lc_0/in_0

T_10_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_10
T_13_25_lc_trk_g3_7
T_13_25_wire_logic_cluster/lc_5/in_3

T_10_25_wire_logic_cluster/lc_5/out
T_10_23_sp4_v_t_39
T_7_27_sp4_h_l_2
T_7_27_lc_trk_g0_7
T_7_27_wire_logic_cluster/lc_0/in_3

T_10_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_10
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_0/in_3

T_10_25_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g1_5
T_10_26_wire_logic_cluster/lc_1/in_3

T_10_25_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g1_5
T_10_25_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_2
T_9_24_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_3/in_1

T_9_24_wire_logic_cluster/lc_5/out
T_8_23_lc_trk_g2_5
T_8_23_input_2_7
T_8_23_wire_logic_cluster/lc_7/in_2

T_9_24_wire_logic_cluster/lc_5/out
T_8_23_lc_trk_g2_5
T_8_23_wire_logic_cluster/lc_4/in_1

T_9_24_wire_logic_cluster/lc_5/out
T_9_25_lc_trk_g0_5
T_9_25_wire_logic_cluster/lc_6/in_1

T_9_24_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g2_5
T_10_25_wire_logic_cluster/lc_0/in_3

T_9_24_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g0_5
T_9_23_wire_logic_cluster/lc_6/in_1

T_9_24_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g0_5
T_9_23_wire_logic_cluster/lc_7/in_0

T_9_24_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g0_5
T_8_25_wire_logic_cluster/lc_6/in_3

T_9_24_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_39
T_6_26_sp4_h_l_2
T_7_26_lc_trk_g3_2
T_7_26_wire_logic_cluster/lc_2/in_3

T_9_24_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_13
T_9_27_wire_logic_cluster/lc_5/cout
T_9_27_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_3_cry_13_THRU_CO
T_9_27_wire_logic_cluster/lc_6/out
T_8_27_sp4_h_l_4
T_7_27_lc_trk_g0_4
T_7_27_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.init_pulses_18_i_0_14_cascade_
T_7_27_wire_logic_cluster/lc_1/ltout
T_7_27_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_9
T_7_24_wire_logic_cluster/lc_1/cout
T_7_24_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_10_10
T_7_24_wire_logic_cluster/lc_2/out
T_8_23_sp4_v_t_37
T_8_27_lc_trk_g0_0
T_8_27_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_13
T_7_22_wire_logic_cluster/lc_7/out
T_8_21_sp4_v_t_47
T_8_25_sp4_v_t_36
T_8_26_lc_trk_g2_4
T_8_26_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_14_cascade_
T_7_25_wire_logic_cluster/lc_3/ltout
T_7_25_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_14
T_8_24_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g1_5
T_7_25_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.init_pulses_RNINK8A6Z0Z_14
T_7_25_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g0_4
T_7_24_input_2_6
T_7_24_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.init_pulses_RNIKON03Z0Z_13
T_8_26_wire_logic_cluster/lc_1/out
T_9_27_lc_trk_g2_1
T_9_27_input_2_5
T_9_27_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_10
T_7_24_wire_logic_cluster/lc_2/cout
T_7_24_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_10_11
T_7_24_wire_logic_cluster/lc_3/out
T_8_23_sp4_v_t_39
T_8_27_lc_trk_g0_2
T_8_27_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_sn_6
T_5_23_wire_logic_cluster/lc_7/out
T_5_23_lc_trk_g1_7
T_5_23_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un2_throttle_0_6_cascade_
T_5_23_wire_logic_cluster/lc_3/ltout
T_5_23_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_8
T_8_20_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g2_6
T_8_20_wire_logic_cluster/lc_0/in_0

T_8_20_wire_logic_cluster/lc_6/out
T_8_17_sp4_v_t_36
T_9_21_sp4_h_l_1
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_2/in_3

T_8_20_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g2_6
T_8_20_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.N_252_i_i
T_8_23_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g0_1
T_8_22_wire_logic_cluster/lc_4/in_1

T_8_23_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_input_2_5
T_7_23_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.counterZ0Z_3
T_11_24_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_2/in_0

T_11_24_wire_logic_cluster/lc_3/out
T_10_25_lc_trk_g0_3
T_10_25_wire_logic_cluster/lc_4/in_1

T_11_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.counter24_0_I_9_c_RNOZ0
T_11_23_wire_logic_cluster/lc_2/out
T_11_20_sp4_v_t_44
T_12_24_sp4_h_l_3
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counter24_0_N_2_THRU_CO
T_13_25_wire_logic_cluster/lc_2/out
T_13_25_lc_trk_g2_2
T_13_25_wire_logic_cluster/lc_5/in_1

T_13_25_wire_logic_cluster/lc_2/out
T_8_25_sp12_h_l_0
T_7_25_sp12_v_t_23
T_7_27_lc_trk_g3_4
T_7_27_wire_logic_cluster/lc_0/in_1

T_13_25_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g2_2
T_12_25_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.N_512_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_25_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_25_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_25_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_25_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_25_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_25_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_25_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_25_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_24_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNIGCOZ0Z83
T_13_25_wire_logic_cluster/lc_5/out
T_13_25_sp12_h_l_1
T_12_25_sp12_v_t_22
T_12_31_lc_trk_g0_5
T_12_31_wire_gbuf/in

End 

Net : ppm_encoder_1.counter24_0_N_2
T_13_25_wire_logic_cluster/lc_1/cout
T_13_25_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIGLA33Z0Z_2
T_9_25_wire_logic_cluster/lc_3/out
T_9_26_lc_trk_g0_3
T_9_26_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_2_cascade_
T_9_25_wire_logic_cluster/lc_2/ltout
T_9_25_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_3
T_11_22_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g1_1
T_11_23_input_2_2
T_11_23_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_2
T_11_23_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g2_1
T_11_23_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_4
T_7_22_wire_logic_cluster/lc_0/out
T_6_22_sp4_h_l_8
T_9_22_sp4_v_t_36
T_9_26_lc_trk_g0_1
T_9_26_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.N_256_i_i
T_9_24_wire_logic_cluster/lc_7/out
T_0_24_sp12_h_l_2
T_5_24_lc_trk_g0_6
T_5_24_wire_logic_cluster/lc_5/in_3

T_9_24_wire_logic_cluster/lc_7/out
T_8_24_sp4_h_l_6
T_7_24_lc_trk_g0_6
T_7_24_input_2_2
T_7_24_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_9
T_7_24_wire_logic_cluster/lc_1/out
T_6_24_sp4_h_l_10
T_9_24_sp4_v_t_38
T_8_27_lc_trk_g2_6
T_8_27_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_8
T_7_24_wire_logic_cluster/lc_0/cout
T_7_24_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_2
T_8_28_wire_logic_cluster/lc_0/out
T_9_24_sp4_v_t_36
T_9_25_lc_trk_g2_4
T_9_25_input_2_6
T_9_25_wire_logic_cluster/lc_6/in_2

T_8_28_wire_logic_cluster/lc_0/out
T_9_24_sp4_v_t_36
T_9_25_lc_trk_g2_4
T_9_25_wire_logic_cluster/lc_7/in_1

T_8_28_wire_logic_cluster/lc_0/out
T_9_24_sp4_v_t_36
T_9_25_lc_trk_g2_4
T_9_25_wire_logic_cluster/lc_2/in_0

T_8_28_wire_logic_cluster/lc_0/out
T_9_24_sp4_v_t_36
T_6_24_sp4_h_l_1
T_8_24_lc_trk_g3_4
T_8_24_wire_logic_cluster/lc_3/in_0

T_8_28_wire_logic_cluster/lc_0/out
T_8_26_sp4_v_t_45
T_9_26_sp4_h_l_1
T_12_22_sp4_v_t_42
T_11_23_lc_trk_g3_2
T_11_23_input_2_1
T_11_23_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.N_249_i_i
T_9_25_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g1_7
T_9_25_wire_logic_cluster/lc_3/in_3

T_9_25_wire_logic_cluster/lc_7/out
T_8_24_lc_trk_g2_7
T_8_24_wire_logic_cluster/lc_4/in_3

T_9_25_wire_logic_cluster/lc_7/out
T_9_23_sp4_v_t_43
T_6_23_sp4_h_l_0
T_7_23_lc_trk_g2_0
T_7_23_input_2_2
T_7_23_wire_logic_cluster/lc_2/in_2

T_9_25_wire_logic_cluster/lc_7/out
T_9_26_lc_trk_g1_7
T_9_26_input_2_2
T_9_26_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.PPM_STATE_fast_RNI4RFRZ0Z_0_cascade_
T_9_25_wire_logic_cluster/lc_6/ltout
T_9_25_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_9
T_4_26_wire_logic_cluster/lc_7/out
T_5_25_lc_trk_g3_7
T_5_25_wire_logic_cluster/lc_0/in_0

T_4_26_wire_logic_cluster/lc_7/out
T_4_26_sp4_h_l_3
T_7_22_sp4_v_t_44
T_8_22_sp4_h_l_2
T_10_22_lc_trk_g3_7
T_10_22_wire_logic_cluster/lc_3/in_3

T_4_26_wire_logic_cluster/lc_7/out
T_4_26_lc_trk_g2_7
T_4_26_input_2_7
T_4_26_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_5_1_rn_0
T_8_22_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g2_5
T_8_22_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_257_i_i
T_10_23_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_41
T_7_21_sp4_h_l_4
T_7_21_lc_trk_g1_1
T_7_21_wire_logic_cluster/lc_1/in_3

T_10_23_wire_logic_cluster/lc_6/out
T_10_20_sp4_v_t_36
T_7_24_sp4_h_l_1
T_7_24_lc_trk_g1_4
T_7_24_input_2_3
T_7_24_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_1
T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_2/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_10_23_sp4_h_l_10
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_5/in_3

T_9_23_wire_logic_cluster/lc_5/out
T_10_23_sp4_h_l_10
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/in_3

T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_i_i_1_1_4_cascade_
T_7_21_wire_logic_cluster/lc_6/ltout
T_7_21_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.counterZ0Z_2
T_11_24_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_2/in_3

T_11_24_wire_logic_cluster/lc_2/out
T_10_25_lc_trk_g0_2
T_10_25_wire_logic_cluster/lc_4/in_0

T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g1_2
T_11_24_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_8
T_7_24_wire_logic_cluster/lc_0/out
T_6_24_sp4_h_l_8
T_9_24_sp4_v_t_45
T_8_28_lc_trk_g2_0
T_8_28_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_7_24_0_
T_7_24_wire_logic_cluster/carry_in_mux/cout
T_7_24_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un2_throttle_iv_0_sn_7_cascade_
T_9_22_wire_logic_cluster/lc_0/ltout
T_9_22_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_2_12
T_8_24_wire_logic_cluster/lc_1/out
T_8_25_lc_trk_g1_1
T_8_25_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_12_cascade_
T_8_25_wire_logic_cluster/lc_2/ltout
T_8_25_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_12
T_4_26_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_42
T_5_25_sp4_h_l_0
T_7_25_lc_trk_g3_5
T_7_25_wire_logic_cluster/lc_5/in_1

T_4_26_wire_logic_cluster/lc_5/out
T_4_22_sp4_v_t_47
T_5_22_sp4_h_l_10
T_9_22_sp4_h_l_1
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_2/in_3

T_4_26_wire_logic_cluster/lc_5/out
T_4_26_lc_trk_g1_5
T_4_26_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_12
T_5_28_wire_logic_cluster/lc_6/out
T_5_25_sp4_v_t_36
T_6_25_sp4_h_l_1
T_7_25_lc_trk_g2_1
T_7_25_input_2_5
T_7_25_wire_logic_cluster/lc_5/in_2

T_5_28_wire_logic_cluster/lc_6/out
T_6_26_sp4_v_t_40
T_7_26_sp4_h_l_10
T_10_22_sp4_v_t_41
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_3/in_3

T_5_28_wire_logic_cluster/lc_6/out
T_5_28_lc_trk_g3_6
T_5_28_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_12
T_7_25_wire_logic_cluster/lc_5/out
T_8_24_lc_trk_g2_5
T_8_24_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.N_254_i_i
T_9_24_wire_logic_cluster/lc_0/out
T_8_23_lc_trk_g2_0
T_8_23_wire_logic_cluster/lc_5/in_1

T_9_24_wire_logic_cluster/lc_0/out
T_9_24_sp4_h_l_5
T_5_24_sp4_h_l_8
T_8_20_sp4_v_t_39
T_7_23_lc_trk_g2_7
T_7_23_input_2_7
T_7_23_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.init_pulses_RNI5FJB5Z0Z_12
T_8_25_wire_logic_cluster/lc_3/out
T_7_24_lc_trk_g2_3
T_7_24_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.N_259_i_i
T_8_25_wire_logic_cluster/lc_0/out
T_8_23_sp4_v_t_45
T_8_27_sp4_v_t_45
T_7_28_lc_trk_g3_5
T_7_28_wire_logic_cluster/lc_5/in_3

T_8_25_wire_logic_cluster/lc_0/out
T_8_26_lc_trk_g0_0
T_8_26_wire_logic_cluster/lc_1/in_1

T_8_25_wire_logic_cluster/lc_0/out
T_8_23_sp4_v_t_45
T_8_27_sp4_v_t_45
T_9_27_sp4_h_l_1
T_9_27_lc_trk_g0_4
T_9_27_wire_logic_cluster/lc_5/in_1

T_8_25_wire_logic_cluster/lc_0/out
T_8_23_sp4_v_t_45
T_8_27_sp4_v_t_45
T_9_27_sp4_h_l_1
T_8_23_sp4_v_t_36
T_7_24_lc_trk_g2_4
T_7_24_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_14
T_9_27_wire_logic_cluster/lc_6/cout
T_9_27_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_3
T_8_28_wire_logic_cluster/lc_1/out
T_9_26_sp4_v_t_46
T_9_22_sp4_v_t_42
T_9_23_lc_trk_g3_2
T_9_23_input_2_7
T_9_23_wire_logic_cluster/lc_7/in_2

T_8_28_wire_logic_cluster/lc_1/out
T_9_26_sp4_v_t_46
T_9_22_sp4_v_t_42
T_9_23_lc_trk_g2_2
T_9_23_wire_logic_cluster/lc_3/in_1

T_8_28_wire_logic_cluster/lc_1/out
T_9_26_sp4_v_t_46
T_9_22_sp4_v_t_42
T_9_25_lc_trk_g1_2
T_9_25_wire_logic_cluster/lc_0/in_1

T_8_28_wire_logic_cluster/lc_1/out
T_9_26_sp4_v_t_46
T_9_22_sp4_v_t_42
T_10_22_sp4_h_l_0
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_15
T_9_27_wire_logic_cluster/lc_7/out
T_8_26_lc_trk_g2_7
T_8_26_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.N_348
T_7_27_wire_logic_cluster/lc_0/out
T_7_15_sp12_v_t_23
T_7_22_lc_trk_g2_3
T_7_22_wire_logic_cluster/lc_3/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_25_sp4_v_t_44
T_8_28_lc_trk_g0_4
T_8_28_wire_logic_cluster/lc_0/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_25_sp4_v_t_44
T_8_28_lc_trk_g0_4
T_8_28_wire_logic_cluster/lc_2/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_25_sp4_v_t_44
T_8_28_lc_trk_g0_4
T_8_28_wire_logic_cluster/lc_4/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_7_15_sp12_v_t_23
T_7_22_lc_trk_g2_3
T_7_22_wire_logic_cluster/lc_2/in_3

T_7_27_wire_logic_cluster/lc_0/out
T_8_25_sp4_v_t_44
T_8_28_lc_trk_g0_4
T_8_28_wire_logic_cluster/lc_3/in_1

T_7_27_wire_logic_cluster/lc_0/out
T_8_25_sp4_v_t_44
T_8_28_lc_trk_g0_4
T_8_28_wire_logic_cluster/lc_5/in_1

T_7_27_wire_logic_cluster/lc_0/out
T_8_25_sp4_v_t_44
T_8_28_lc_trk_g0_4
T_8_28_wire_logic_cluster/lc_1/in_3

T_7_27_wire_logic_cluster/lc_0/out
T_8_27_lc_trk_g1_0
T_8_27_wire_logic_cluster/lc_3/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_27_lc_trk_g1_0
T_8_27_wire_logic_cluster/lc_7/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_27_lc_trk_g1_0
T_8_27_wire_logic_cluster/lc_1/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_26_lc_trk_g2_0
T_8_26_wire_logic_cluster/lc_2/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_26_lc_trk_g2_0
T_8_26_wire_logic_cluster/lc_6/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_26_lc_trk_g2_0
T_8_26_wire_logic_cluster/lc_4/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_7_27_lc_trk_g3_0
T_7_27_wire_logic_cluster/lc_7/in_0

T_7_27_wire_logic_cluster/lc_0/out
T_8_26_lc_trk_g2_0
T_8_26_wire_logic_cluster/lc_3/in_1

T_7_27_wire_logic_cluster/lc_0/out
T_8_26_lc_trk_g2_0
T_8_26_wire_logic_cluster/lc_5/in_1

T_7_27_wire_logic_cluster/lc_0/out
T_8_27_lc_trk_g1_0
T_8_27_input_2_5
T_8_27_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_5
T_8_21_wire_logic_cluster/lc_0/out
T_8_22_lc_trk_g0_0
T_8_22_input_2_0
T_8_22_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_5
T_8_22_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g3_6
T_8_22_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_6
T_8_28_wire_logic_cluster/lc_3/out
T_8_24_sp4_v_t_43
T_8_25_lc_trk_g3_3
T_8_25_wire_logic_cluster/lc_6/in_0

T_8_28_wire_logic_cluster/lc_3/out
T_8_27_sp4_v_t_38
T_8_23_sp4_v_t_46
T_5_23_sp4_h_l_11
T_5_23_lc_trk_g1_6
T_5_23_wire_logic_cluster/lc_4/in_1

T_8_28_wire_logic_cluster/lc_3/out
T_8_24_sp4_v_t_43
T_8_25_lc_trk_g3_3
T_8_25_input_2_4
T_8_25_wire_logic_cluster/lc_4/in_2

T_8_28_wire_logic_cluster/lc_3/out
T_9_24_sp4_v_t_42
T_10_24_sp4_h_l_7
T_10_24_lc_trk_g1_2
T_10_24_input_2_1
T_10_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.counter24_0_I_1_c_RNOZ0
T_12_23_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counterZ0Z_1
T_11_24_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_2/in_0

T_11_24_wire_logic_cluster/lc_1/out
T_10_25_lc_trk_g1_1
T_10_25_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_22_sp4_v_t_47
T_8_26_sp4_h_l_3
T_10_26_lc_trk_g2_6
T_10_26_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counter24_0_I_27_c_RNOZ0
T_13_25_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g1_6
T_13_24_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.counterZ0Z_9
T_11_25_wire_logic_cluster/lc_1/out
T_7_25_sp12_h_l_1
T_13_25_lc_trk_g0_6
T_13_25_wire_logic_cluster/lc_6/in_0

T_11_25_wire_logic_cluster/lc_1/out
T_10_25_lc_trk_g2_1
T_10_25_wire_logic_cluster/lc_3/in_0

T_11_25_wire_logic_cluster/lc_1/out
T_10_26_lc_trk_g0_1
T_10_26_wire_logic_cluster/lc_1/in_0

T_11_25_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g3_1
T_11_25_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_6_cascade_
T_8_25_wire_logic_cluster/lc_4/ltout
T_8_25_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_0
T_13_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g2_3
T_12_23_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_1
T_11_23_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g1_7
T_12_23_input_2_2
T_12_23_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_8
T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_13_25_lc_trk_g2_3
T_13_25_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_4
T_8_21_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_6/in_1

T_8_21_wire_logic_cluster/lc_2/out
T_8_21_sp4_h_l_9
T_11_21_sp4_v_t_44
T_11_25_sp4_v_t_40
T_10_27_lc_trk_g1_5
T_10_27_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_4
T_8_21_wire_logic_cluster/lc_1/out
T_7_21_lc_trk_g2_1
T_7_21_wire_logic_cluster/lc_6/in_3

T_8_21_wire_logic_cluster/lc_1/out
T_7_21_sp4_h_l_10
T_10_21_sp4_v_t_38
T_10_25_sp4_v_t_43
T_10_27_lc_trk_g3_6
T_10_27_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_1
T_8_26_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_46
T_9_23_lc_trk_g3_6
T_9_23_wire_logic_cluster/lc_6/in_3

T_8_26_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_46
T_9_23_lc_trk_g3_6
T_9_23_wire_logic_cluster/lc_0/in_1

T_8_26_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g1_5
T_8_25_wire_logic_cluster/lc_7/in_3

T_8_26_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_46
T_6_22_sp4_h_l_11
T_5_22_lc_trk_g1_3
T_5_22_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_4
T_7_22_wire_logic_cluster/lc_3/out
T_8_21_sp4_v_t_39
T_8_24_lc_trk_g0_7
T_8_24_wire_logic_cluster/lc_6/in_1

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_lc_trk_g0_3
T_7_22_wire_logic_cluster/lc_0/in_1

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_lc_trk_g1_3
T_7_22_input_2_4
T_7_22_wire_logic_cluster/lc_4/in_2

T_7_22_wire_logic_cluster/lc_3/out
T_1_22_sp12_h_l_1
T_12_22_sp12_v_t_22
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_6
T_4_23_wire_logic_cluster/lc_1/out
T_5_22_lc_trk_g3_1
T_5_22_wire_logic_cluster/lc_4/in_0

T_4_23_wire_logic_cluster/lc_1/out
T_4_20_sp4_v_t_42
T_5_20_sp4_h_l_7
T_7_20_lc_trk_g3_2
T_7_20_wire_logic_cluster/lc_6/in_1

T_4_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g3_1
T_4_23_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_rn_0_6
T_5_22_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_0_a2_2
T_12_26_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g1_2
T_12_25_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.N_330
T_12_25_wire_logic_cluster/lc_4/out
T_13_25_lc_trk_g1_4
T_13_25_wire_logic_cluster/lc_5/in_0

T_12_25_wire_logic_cluster/lc_4/out
T_11_25_sp4_h_l_0
T_10_25_lc_trk_g1_0
T_10_25_wire_logic_cluster/lc_5/in_0

T_12_25_wire_logic_cluster/lc_4/out
T_11_25_sp4_h_l_0
T_10_25_lc_trk_g1_0
T_10_25_wire_logic_cluster/lc_6/in_3

T_12_25_wire_logic_cluster/lc_4/out
T_11_25_sp4_h_l_0
T_10_25_lc_trk_g1_0
T_10_25_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.counterZ0Z_4
T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_10_26_lc_trk_g3_0
T_10_26_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_0_a2_2_4
T_10_26_wire_logic_cluster/lc_7/out
T_10_26_sp4_h_l_3
T_12_26_lc_trk_g2_6
T_12_26_input_2_2
T_12_26_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.N_417_cascade_
T_8_20_wire_logic_cluster/lc_1/ltout
T_8_20_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_6
T_4_23_wire_logic_cluster/lc_3/out
T_5_22_lc_trk_g2_3
T_5_22_wire_logic_cluster/lc_4/in_1

T_4_23_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_7/in_1

T_4_23_wire_logic_cluster/lc_3/out
T_4_23_sp4_h_l_11
T_8_23_sp4_h_l_2
T_10_23_lc_trk_g3_7
T_10_23_wire_logic_cluster/lc_7/in_3

T_4_23_wire_logic_cluster/lc_3/out
T_4_23_lc_trk_g1_3
T_4_23_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.counter24_0_I_21_c_RNOZ0
T_10_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_0
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_6
T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.N_415
T_5_24_wire_logic_cluster/lc_1/out
T_5_24_lc_trk_g3_1
T_5_24_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_1_10_cascade_
T_5_24_wire_logic_cluster/lc_3/ltout
T_5_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_7
T_10_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g0_2
T_10_24_input_2_0
T_10_24_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.counterZ0Z_7
T_11_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_0/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_12_25_lc_trk_g2_7
T_12_25_wire_logic_cluster/lc_2/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_lc_trk_g3_7
T_11_24_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_255_i_i
T_10_23_wire_logic_cluster/lc_2/out
T_8_23_sp4_h_l_1
T_8_23_lc_trk_g1_4
T_8_23_wire_logic_cluster/lc_2/in_1

T_10_23_wire_logic_cluster/lc_2/out
T_8_23_sp4_h_l_1
T_7_23_sp4_v_t_42
T_7_24_lc_trk_g2_2
T_7_24_input_2_0
T_7_24_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_1
T_8_25_wire_logic_cluster/lc_7/out
T_9_26_lc_trk_g3_7
T_9_26_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.N_258_i_i
T_10_23_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_36
T_12_25_sp4_h_l_1
T_8_25_sp4_h_l_9
T_8_25_lc_trk_g0_4
T_8_25_wire_logic_cluster/lc_3/in_3

T_10_23_wire_logic_cluster/lc_4/out
T_9_23_sp4_h_l_0
T_8_23_sp4_v_t_43
T_7_24_lc_trk_g3_3
T_7_24_input_2_4
T_7_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_12
T_9_27_wire_logic_cluster/lc_4/cout
T_9_27_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_11_13
T_9_27_wire_logic_cluster/lc_5/out
T_8_26_lc_trk_g2_5
T_8_26_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_3_repZ0Z1
T_8_24_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g3_7
T_9_23_wire_logic_cluster/lc_6/in_0

T_8_24_wire_logic_cluster/lc_7/out
T_8_25_lc_trk_g1_7
T_8_25_input_2_6
T_8_25_wire_logic_cluster/lc_6/in_2

T_8_24_wire_logic_cluster/lc_7/out
T_8_24_lc_trk_g1_7
T_8_24_wire_logic_cluster/lc_6/in_0

T_8_24_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g3_7
T_9_23_wire_logic_cluster/lc_7/in_1

T_8_24_wire_logic_cluster/lc_7/out
T_8_23_lc_trk_g1_7
T_8_23_wire_logic_cluster/lc_1/in_1

T_8_24_wire_logic_cluster/lc_7/out
T_8_21_sp4_v_t_38
T_7_22_lc_trk_g2_6
T_7_22_input_2_0
T_7_22_wire_logic_cluster/lc_0/in_2

T_8_24_wire_logic_cluster/lc_7/out
T_9_24_lc_trk_g0_7
T_9_24_wire_logic_cluster/lc_0/in_3

T_8_24_wire_logic_cluster/lc_7/out
T_8_25_lc_trk_g1_7
T_8_25_wire_logic_cluster/lc_7/in_1

T_8_24_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g3_7
T_9_25_wire_logic_cluster/lc_0/in_0

T_8_24_wire_logic_cluster/lc_7/out
T_8_24_lc_trk_g1_7
T_8_24_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.counterZ0Z_0
T_11_24_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g3_0
T_12_23_wire_logic_cluster/lc_2/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_22_sp4_v_t_45
T_10_26_lc_trk_g2_0
T_10_26_wire_logic_cluster/lc_7/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g1_0
T_11_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.N_411_cascade_
T_5_25_wire_logic_cluster/lc_1/ltout
T_5_25_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_repZ0Z2
T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_25_sp4_h_l_11
T_11_21_sp4_v_t_40
T_10_23_lc_trk_g0_5
T_10_23_wire_logic_cluster/lc_6/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_43
T_7_20_sp4_v_t_39
T_7_21_lc_trk_g3_7
T_7_21_wire_logic_cluster/lc_2/in_0

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_25_sp4_h_l_11
T_11_21_sp4_v_t_40
T_10_23_lc_trk_g0_5
T_10_23_wire_logic_cluster/lc_4/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_43
T_8_24_sp4_h_l_11
T_8_24_lc_trk_g0_6
T_8_24_wire_logic_cluster/lc_1/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_43
T_8_24_sp4_h_l_11
T_8_24_lc_trk_g0_6
T_8_24_wire_logic_cluster/lc_5/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_25_sp4_h_l_11
T_9_25_lc_trk_g2_3
T_9_25_wire_logic_cluster/lc_4/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_7_28_lc_trk_g0_6
T_7_28_wire_logic_cluster/lc_3/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_8_26_lc_trk_g1_7
T_8_26_wire_logic_cluster/lc_7/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_8_27_lc_trk_g2_7
T_8_27_wire_logic_cluster/lc_0/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_8_27_lc_trk_g2_7
T_8_27_wire_logic_cluster/lc_2/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_8_27_lc_trk_g2_7
T_8_27_wire_logic_cluster/lc_4/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_25_sp4_h_l_11
T_11_21_sp4_v_t_40
T_11_17_sp4_v_t_36
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_1/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_8_27_lc_trk_g2_7
T_8_27_wire_logic_cluster/lc_6/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_25_sp4_h_l_11
T_11_21_sp4_v_t_40
T_11_17_sp4_v_t_36
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_6/in_0

T_7_26_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_43
T_8_24_sp4_h_l_11
T_11_20_sp4_v_t_46
T_10_21_lc_trk_g3_6
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_25_sp4_h_l_11
T_11_25_sp4_v_t_46
T_10_26_lc_trk_g3_6
T_10_26_wire_logic_cluster/lc_5/in_0

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_29_sp4_h_l_5
T_9_29_lc_trk_g2_5
T_9_29_wire_logic_cluster/lc_6/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_29_sp4_h_l_5
T_9_29_lc_trk_g2_5
T_9_29_wire_logic_cluster/lc_2/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_46
T_8_25_sp4_h_l_11
T_11_21_sp4_v_t_40
T_10_23_lc_trk_g0_5
T_10_23_wire_logic_cluster/lc_7/in_0

T_7_26_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_43
T_8_24_sp4_h_l_11
T_11_20_sp4_v_t_46
T_10_22_lc_trk_g0_0
T_10_22_wire_logic_cluster/lc_1/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_7_27_lc_trk_g1_7
T_7_27_wire_logic_cluster/lc_6/in_0

T_7_26_wire_logic_cluster/lc_7/out
T_7_26_lc_trk_g2_7
T_7_26_wire_logic_cluster/lc_4/in_3

T_7_26_wire_logic_cluster/lc_7/out
T_7_27_lc_trk_g1_7
T_7_27_wire_logic_cluster/lc_3/in_1

T_7_26_wire_logic_cluster/lc_7/out
T_7_26_lc_trk_g2_7
T_7_26_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_11
T_8_27_wire_logic_cluster/lc_5/out
T_9_27_sp4_h_l_10
T_12_23_sp4_v_t_41
T_9_23_sp4_h_l_4
T_10_23_lc_trk_g2_4
T_10_23_input_2_6
T_10_23_wire_logic_cluster/lc_6/in_2

T_8_27_wire_logic_cluster/lc_5/out
T_9_27_sp4_h_l_10
T_12_23_sp4_v_t_41
T_9_23_sp4_h_l_4
T_8_19_sp4_v_t_41
T_7_21_lc_trk_g0_4
T_7_21_input_2_0
T_7_21_wire_logic_cluster/lc_0/in_2

T_8_27_wire_logic_cluster/lc_5/out
T_8_27_lc_trk_g2_5
T_8_27_wire_logic_cluster/lc_4/in_1

T_8_27_wire_logic_cluster/lc_5/out
T_8_26_sp4_v_t_42
T_9_26_sp4_h_l_7
T_10_26_lc_trk_g2_7
T_10_26_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_5
T_8_21_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g0_3
T_8_22_wire_logic_cluster/lc_5/in_0

T_8_21_wire_logic_cluster/lc_3/out
T_8_18_sp4_v_t_46
T_9_22_sp4_h_l_11
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_10_7
T_7_23_wire_logic_cluster/lc_7/out
T_8_22_sp4_v_t_47
T_8_26_sp4_v_t_36
T_8_28_lc_trk_g2_1
T_8_28_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_6
T_7_23_wire_logic_cluster/lc_6/cout
T_7_23_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.pulses2countZ0Z_12
T_10_24_wire_logic_cluster/lc_5/out
T_9_24_sp4_h_l_2
T_12_24_sp4_v_t_39
T_12_25_lc_trk_g3_7
T_12_25_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.counter24_0_I_39_c_RNOZ0
T_12_25_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_5
T_8_22_wire_logic_cluster/lc_7/out
T_8_22_lc_trk_g1_7
T_8_22_wire_logic_cluster/lc_5/in_1

T_8_22_wire_logic_cluster/lc_7/out
T_8_22_lc_trk_g2_7
T_8_22_input_2_1
T_8_22_wire_logic_cluster/lc_1/in_2

T_8_22_wire_logic_cluster/lc_7/out
T_6_22_sp12_h_l_1
T_12_22_lc_trk_g1_6
T_12_22_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.counter24_0_I_15_c_RNOZ0
T_12_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counterZ0Z_5
T_11_24_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g1_5
T_12_24_wire_logic_cluster/lc_0/in_0

T_11_24_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_2/in_3

T_11_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g1_5
T_11_24_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_9
T_13_23_wire_logic_cluster/lc_2/out
T_13_22_sp4_v_t_36
T_13_25_lc_trk_g0_4
T_13_25_input_2_6
T_13_25_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_5
T_12_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g0_2
T_12_24_input_2_0
T_12_24_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_4
T_12_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g2_1
T_12_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counterZ0Z_6
T_11_24_wire_logic_cluster/lc_6/out
T_10_24_lc_trk_g3_6
T_10_24_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_6/out
T_12_25_lc_trk_g2_6
T_12_25_wire_logic_cluster/lc_3/in_3

T_11_24_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g1_6
T_11_24_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_11
T_9_27_wire_logic_cluster/lc_3/cout
T_9_27_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_11_12
T_9_27_wire_logic_cluster/lc_4/out
T_8_27_lc_trk_g2_4
T_8_27_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_304
T_7_26_wire_logic_cluster/lc_1/out
T_7_25_lc_trk_g1_1
T_7_25_wire_logic_cluster/lc_3/in_1

T_7_26_wire_logic_cluster/lc_1/out
T_7_23_sp12_v_t_22
T_8_23_sp12_h_l_1
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2count_9_i_o2_0_14
T_8_25_wire_logic_cluster/lc_1/out
T_7_26_lc_trk_g1_1
T_7_26_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_14
T_4_28_wire_logic_cluster/lc_0/out
T_5_25_sp4_v_t_41
T_6_25_sp4_h_l_9
T_8_25_lc_trk_g3_4
T_8_25_input_2_1
T_8_25_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_10
T_9_27_wire_logic_cluster/lc_2/cout
T_9_27_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_11_11
T_9_27_wire_logic_cluster/lc_3/out
T_8_27_lc_trk_g2_3
T_8_27_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.aileronZ0Z_14
T_4_25_wire_logic_cluster/lc_0/out
T_1_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_6
T_7_23_wire_logic_cluster/lc_6/out
T_8_22_sp4_v_t_45
T_8_26_sp4_v_t_41
T_8_28_lc_trk_g2_4
T_8_28_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_10
T_4_26_wire_logic_cluster/lc_0/out
T_5_23_sp4_v_t_41
T_5_24_lc_trk_g2_1
T_5_24_wire_logic_cluster/lc_1/in_0

T_4_26_wire_logic_cluster/lc_0/out
T_5_23_sp4_v_t_41
T_6_27_sp4_h_l_4
T_10_27_sp4_h_l_4
T_10_27_lc_trk_g1_1
T_10_27_wire_logic_cluster/lc_1/in_3

T_4_26_wire_logic_cluster/lc_0/out
T_4_26_lc_trk_g2_0
T_4_26_input_2_0
T_4_26_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_5
T_7_23_wire_logic_cluster/lc_5/cout
T_7_23_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_10
T_8_27_wire_logic_cluster/lc_3/out
T_9_24_sp4_v_t_47
T_10_24_sp4_h_l_3
T_9_24_lc_trk_g1_3
T_9_24_wire_logic_cluster/lc_7/in_1

T_8_27_wire_logic_cluster/lc_3/out
T_9_24_sp4_v_t_47
T_6_24_sp4_h_l_4
T_5_24_lc_trk_g0_4
T_5_24_wire_logic_cluster/lc_4/in_0

T_8_27_wire_logic_cluster/lc_3/out
T_8_27_lc_trk_g0_3
T_8_27_wire_logic_cluster/lc_2/in_1

T_8_27_wire_logic_cluster/lc_3/out
T_9_27_sp4_h_l_6
T_12_23_sp4_v_t_37
T_12_24_lc_trk_g2_5
T_12_24_input_2_3
T_12_24_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.counterZ0Z_10
T_11_25_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g1_2
T_10_26_input_2_7
T_10_26_wire_logic_cluster/lc_7/in_2

T_11_25_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g3_2
T_12_24_wire_logic_cluster/lc_4/in_3

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g1_2
T_11_25_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counterZ0Z_18
T_11_26_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g2_2
T_10_26_wire_logic_cluster/lc_7/in_1

T_11_26_wire_logic_cluster/lc_2/out
T_12_23_sp4_v_t_45
T_12_25_lc_trk_g2_0
T_12_25_wire_logic_cluster/lc_7/in_3

T_11_26_wire_logic_cluster/lc_2/out
T_11_26_lc_trk_g3_2
T_11_26_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counter24_0_I_33_c_RNOZ0
T_12_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g0_4
T_13_24_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_11
T_11_27_wire_logic_cluster/lc_4/out
T_12_23_sp4_v_t_44
T_12_24_lc_trk_g2_4
T_12_24_input_2_4
T_12_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.counterZ0Z_8
T_11_25_wire_logic_cluster/lc_0/out
T_11_25_sp4_h_l_5
T_13_25_lc_trk_g3_0
T_13_25_wire_logic_cluster/lc_6/in_3

T_11_25_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g0_0
T_12_25_wire_logic_cluster/lc_3/in_1

T_11_25_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g3_0
T_11_25_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_3
T_9_25_wire_logic_cluster/lc_0/out
T_9_26_lc_trk_g0_0
T_9_26_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_9
T_8_27_wire_logic_cluster/lc_1/out
T_7_27_sp4_h_l_10
T_10_23_sp4_v_t_47
T_9_24_lc_trk_g3_7
T_9_24_wire_logic_cluster/lc_2/in_0

T_8_27_wire_logic_cluster/lc_1/out
T_7_27_sp4_h_l_10
T_6_23_sp4_v_t_38
T_5_25_lc_trk_g0_3
T_5_25_wire_logic_cluster/lc_3/in_0

T_8_27_wire_logic_cluster/lc_1/out
T_8_27_lc_trk_g2_1
T_8_27_wire_logic_cluster/lc_0/in_1

T_8_27_wire_logic_cluster/lc_1/out
T_7_27_sp4_h_l_10
T_10_23_sp4_v_t_47
T_11_23_sp4_h_l_10
T_13_23_lc_trk_g3_7
T_13_23_input_2_2
T_13_23_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2count_9_0_o2_0_6_cascade_
T_5_23_wire_logic_cluster/lc_2/ltout
T_5_23_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_246_i_i
T_9_24_wire_logic_cluster/lc_2/out
T_4_24_sp12_h_l_0
T_5_24_lc_trk_g1_4
T_5_24_wire_logic_cluster/lc_0/in_1

T_9_24_wire_logic_cluster/lc_2/out
T_4_24_sp12_h_l_0
T_7_24_lc_trk_g1_0
T_7_24_input_2_1
T_7_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_5
T_7_23_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_43
T_8_26_sp4_v_t_43
T_8_28_lc_trk_g3_6
T_8_28_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_4
T_7_23_wire_logic_cluster/lc_4/cout
T_7_23_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_5
T_8_28_wire_logic_cluster/lc_2/out
T_8_18_sp12_v_t_23
T_8_23_lc_trk_g2_7
T_8_23_input_2_1
T_8_23_wire_logic_cluster/lc_1/in_2

T_8_28_wire_logic_cluster/lc_2/out
T_8_18_sp12_v_t_23
T_8_22_lc_trk_g3_0
T_8_22_wire_logic_cluster/lc_3/in_0

T_8_28_wire_logic_cluster/lc_2/out
T_9_24_sp4_v_t_40
T_9_25_lc_trk_g3_0
T_9_25_input_2_5
T_9_25_wire_logic_cluster/lc_5/in_2

T_8_28_wire_logic_cluster/lc_2/out
T_9_24_sp4_v_t_40
T_10_24_sp4_h_l_5
T_12_24_lc_trk_g3_0
T_12_24_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_13
T_11_27_wire_logic_cluster/lc_5/out
T_12_23_sp4_v_t_46
T_12_25_lc_trk_g3_3
T_12_25_input_2_6
T_12_25_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_8
T_8_28_wire_logic_cluster/lc_5/out
T_9_26_sp4_v_t_38
T_9_22_sp4_v_t_38
T_9_18_sp4_v_t_43
T_8_20_lc_trk_g1_6
T_8_20_wire_logic_cluster/lc_3/in_0

T_8_28_wire_logic_cluster/lc_5/out
T_9_27_sp4_v_t_43
T_9_23_sp4_v_t_44
T_10_23_sp4_h_l_2
T_10_23_lc_trk_g1_7
T_10_23_input_2_2
T_10_23_wire_logic_cluster/lc_2/in_2

T_8_28_wire_logic_cluster/lc_5/out
T_9_27_sp4_v_t_43
T_9_23_sp4_v_t_44
T_10_23_sp4_h_l_2
T_10_23_lc_trk_g1_7
T_10_23_input_2_0
T_10_23_wire_logic_cluster/lc_0/in_2

T_8_28_wire_logic_cluster/lc_5/out
T_9_27_sp4_v_t_43
T_9_23_sp4_v_t_44
T_10_23_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_22_lc_trk_g0_7
T_13_22_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.N_426_cascade_
T_9_23_wire_logic_cluster/lc_2/ltout
T_9_23_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.counter24_0_I_51_c_RNOZ0
T_12_27_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_46
T_13_25_lc_trk_g3_3
T_13_25_input_2_0
T_13_25_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_17
T_12_22_wire_logic_cluster/lc_2/out
T_12_20_sp12_v_t_23
T_12_27_lc_trk_g2_3
T_12_27_input_2_5
T_12_27_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_5_1_sn_cascade_
T_8_22_wire_logic_cluster/lc_1/ltout
T_8_22_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.PPM_STATE_fast_RNICIABZ0Z_0_cascade_
T_9_24_wire_logic_cluster/lc_1/ltout
T_9_24_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_12
T_8_27_wire_logic_cluster/lc_7/out
T_8_27_sp4_h_l_3
T_7_23_sp4_v_t_38
T_8_23_sp4_h_l_3
T_10_23_lc_trk_g2_6
T_10_23_input_2_4
T_10_23_wire_logic_cluster/lc_4/in_2

T_8_27_wire_logic_cluster/lc_7/out
T_8_25_sp4_v_t_43
T_9_25_sp4_h_l_6
T_8_25_lc_trk_g0_6
T_8_25_input_2_2
T_8_25_wire_logic_cluster/lc_2/in_2

T_8_27_wire_logic_cluster/lc_7/out
T_8_27_lc_trk_g0_7
T_8_27_wire_logic_cluster/lc_6/in_1

T_8_27_wire_logic_cluster/lc_7/out
T_8_27_sp4_h_l_3
T_7_23_sp4_v_t_38
T_8_23_sp4_h_l_3
T_10_23_lc_trk_g2_6
T_10_23_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_0_a2_2_3
T_12_25_wire_logic_cluster/lc_2/out
T_12_26_lc_trk_g0_2
T_12_26_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_8
T_8_20_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g1_7
T_8_20_wire_logic_cluster/lc_1/in_1

T_8_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_3
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_0/in_0

T_8_20_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g1_7
T_8_20_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_3
T_7_23_wire_logic_cluster/lc_3/out
T_8_20_sp4_v_t_47
T_8_24_sp4_v_t_36
T_8_28_lc_trk_g0_1
T_8_28_input_2_1
T_8_28_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_2
T_7_23_wire_logic_cluster/lc_2/cout
T_7_23_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.pulses2countZ0Z_10
T_12_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g1_3
T_12_24_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.pulses2countZ0Z_15
T_12_23_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_40
T_12_25_lc_trk_g1_0
T_12_25_input_2_1
T_12_25_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.counter24_0_I_45_c_RNOZ0
T_12_25_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g3_1
T_13_24_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_14
T_12_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_44
T_12_25_lc_trk_g0_4
T_12_25_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counterZ0Z_11
T_11_25_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g2_3
T_12_24_wire_logic_cluster/lc_4/in_1

T_11_25_wire_logic_cluster/lc_3/out
T_10_25_lc_trk_g2_3
T_10_25_input_2_3
T_10_25_wire_logic_cluster/lc_3/in_2

T_11_25_wire_logic_cluster/lc_3/out
T_10_26_lc_trk_g0_3
T_10_26_input_2_1
T_10_26_wire_logic_cluster/lc_1/in_2

T_11_25_wire_logic_cluster/lc_3/out
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_8
T_9_27_wire_logic_cluster/lc_0/cout
T_9_27_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_9
T_9_27_wire_logic_cluster/lc_1/out
T_8_27_lc_trk_g3_1
T_8_27_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_7
T_8_28_wire_logic_cluster/lc_4/out
T_9_24_sp4_v_t_44
T_9_20_sp4_v_t_37
T_9_22_lc_trk_g2_0
T_9_22_wire_logic_cluster/lc_2/in_0

T_8_28_wire_logic_cluster/lc_4/out
T_9_24_sp4_v_t_44
T_9_20_sp4_v_t_37
T_9_24_lc_trk_g0_0
T_9_24_input_2_0
T_9_24_wire_logic_cluster/lc_0/in_2

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_10_28_sp4_v_t_37
T_10_24_sp4_v_t_38
T_10_25_lc_trk_g3_6
T_10_25_input_2_1
T_10_25_wire_logic_cluster/lc_1/in_2

T_8_28_wire_logic_cluster/lc_4/out
T_9_24_sp4_v_t_44
T_10_24_sp4_h_l_9
T_10_24_lc_trk_g1_4
T_10_24_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_10
T_9_27_wire_logic_cluster/lc_2/out
T_8_27_lc_trk_g2_2
T_8_27_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_9
T_9_27_wire_logic_cluster/lc_1/cout
T_9_27_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.counter24_0_I_57_c_RNIJMMDZ0
T_12_25_wire_logic_cluster/lc_0/out
T_9_25_sp12_h_l_0
T_10_25_lc_trk_g0_4
T_10_25_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_0/out
T_9_25_sp12_h_l_0
T_10_25_lc_trk_g0_4
T_10_25_input_2_2
T_10_25_wire_logic_cluster/lc_2/in_2

T_12_25_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_2_1_cascade_
T_8_24_wire_logic_cluster/lc_2/ltout
T_8_24_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_2
T_8_19_wire_logic_cluster/lc_2/out
T_8_17_sp12_v_t_23
T_8_24_lc_trk_g3_3
T_8_24_wire_logic_cluster/lc_2/in_0

T_8_19_wire_logic_cluster/lc_2/out
T_8_19_sp4_h_l_9
T_11_19_sp4_v_t_44
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_4/in_3

T_8_19_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g3_2
T_8_19_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_3_repZ0Z2
T_10_23_wire_logic_cluster/lc_1/out
T_10_21_sp4_v_t_47
T_7_25_sp4_h_l_10
T_8_25_lc_trk_g2_2
T_8_25_wire_logic_cluster/lc_0/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g0_1
T_9_24_input_2_7
T_9_24_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_6/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g0_1
T_9_24_wire_logic_cluster/lc_2/in_1

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_sp4_h_l_7
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_11
T_9_23_sp4_v_t_40
T_8_26_lc_trk_g3_0
T_8_26_wire_logic_cluster/lc_7/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_2/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_4/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_10_21_sp4_v_t_47
T_9_25_lc_trk_g2_2
T_9_25_wire_logic_cluster/lc_5/in_1

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_sp4_h_l_7
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_11
T_9_23_sp4_v_t_40
T_8_27_lc_trk_g1_5
T_8_27_input_2_0
T_8_27_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_10_21_sp4_v_t_47
T_9_25_lc_trk_g2_2
T_9_25_input_2_4
T_9_25_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_sp4_h_l_7
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_11
T_9_23_sp4_v_t_40
T_8_27_lc_trk_g1_5
T_8_27_input_2_2
T_8_27_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_10_21_sp4_v_t_47
T_10_25_lc_trk_g1_2
T_10_25_wire_logic_cluster/lc_1/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_sp4_h_l_7
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_11
T_9_23_sp4_v_t_40
T_8_27_lc_trk_g1_5
T_8_27_input_2_4
T_8_27_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_0/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_sp4_h_l_7
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_11
T_9_23_sp4_v_t_40
T_8_27_lc_trk_g1_5
T_8_27_input_2_6
T_8_27_wire_logic_cluster/lc_6/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_sp4_h_l_7
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_11
T_9_23_sp4_v_t_40
T_6_27_sp4_h_l_10
T_7_27_lc_trk_g2_2
T_7_27_wire_logic_cluster/lc_0/in_0

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_sp4_h_l_7
T_14_23_sp4_h_l_3
T_10_23_sp4_h_l_11
T_9_23_sp4_v_t_40
T_6_27_sp4_h_l_5
T_7_27_lc_trk_g2_5
T_7_27_wire_logic_cluster/lc_6/in_1

T_10_23_wire_logic_cluster/lc_1/out
T_11_21_sp4_v_t_46
T_8_25_sp4_h_l_4
T_7_25_sp4_v_t_41
T_7_26_lc_trk_g2_1
T_7_26_wire_logic_cluster/lc_4/in_1

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.N_260_i_i
T_9_25_wire_logic_cluster/lc_4/out
T_8_25_sp4_h_l_0
T_7_25_lc_trk_g1_0
T_7_25_wire_logic_cluster/lc_4/in_3

T_9_25_wire_logic_cluster/lc_4/out
T_8_25_sp4_h_l_0
T_7_21_sp4_v_t_37
T_7_24_lc_trk_g0_5
T_7_24_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.N_303
T_7_28_wire_logic_cluster/lc_1/out
T_7_28_lc_trk_g2_1
T_7_28_wire_logic_cluster/lc_4/in_1

T_7_28_wire_logic_cluster/lc_1/out
T_8_28_sp4_h_l_2
T_11_24_sp4_v_t_45
T_11_27_lc_trk_g1_5
T_11_27_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_9
T_4_26_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g2_6
T_5_25_wire_logic_cluster/lc_1/in_1

T_4_26_wire_logic_cluster/lc_6/out
T_4_20_sp12_v_t_23
T_4_22_lc_trk_g2_4
T_4_22_input_2_2
T_4_22_wire_logic_cluster/lc_2/in_2

T_4_26_wire_logic_cluster/lc_6/out
T_4_26_lc_trk_g2_6
T_4_26_input_2_6
T_4_26_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_8
T_8_20_wire_logic_cluster/lc_5/out
T_8_20_lc_trk_g1_5
T_8_20_wire_logic_cluster/lc_1/in_3

T_8_20_wire_logic_cluster/lc_5/out
T_9_20_sp4_h_l_10
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_0/in_3

T_8_20_wire_logic_cluster/lc_5/out
T_8_20_lc_trk_g1_5
T_8_20_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.pulses2count_9_0_o2_0_13_cascade_
T_7_28_wire_logic_cluster/lc_0/ltout
T_7_28_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.N_245_i_i
T_8_26_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g2_7
T_7_25_wire_logic_cluster/lc_6/in_3

T_8_26_wire_logic_cluster/lc_7/out
T_8_23_sp4_v_t_38
T_7_24_lc_trk_g2_6
T_7_24_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.init_pulses_RNIJJM71Z0Z_15
T_7_25_wire_logic_cluster/lc_6/out
T_7_23_sp4_v_t_41
T_7_24_lc_trk_g2_1
T_7_24_input_2_7
T_7_24_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.counterZ0Z_13
T_11_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g0_5
T_12_25_wire_logic_cluster/lc_6/in_1

T_11_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g2_5
T_12_26_wire_logic_cluster/lc_2/in_3

T_11_25_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_5
T_9_25_wire_logic_cluster/lc_5/out
T_9_26_lc_trk_g1_5
T_9_26_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_9_27_0_
T_9_27_wire_logic_cluster/carry_in_mux/cout
T_9_27_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_11_8
T_9_27_wire_logic_cluster/lc_0/out
T_8_28_lc_trk_g1_0
T_8_28_input_2_5
T_8_28_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_11
T_4_21_wire_logic_cluster/lc_4/out
T_5_21_sp4_h_l_8
T_7_21_lc_trk_g3_5
T_7_21_input_2_2
T_7_21_wire_logic_cluster/lc_2/in_2

T_4_21_wire_logic_cluster/lc_4/out
T_5_21_sp4_h_l_8
T_9_21_sp4_h_l_4
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_7/in_1

T_4_21_wire_logic_cluster/lc_4/out
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_2
T_7_23_wire_logic_cluster/lc_2/out
T_8_22_sp4_v_t_37
T_8_26_sp4_v_t_37
T_8_28_lc_trk_g3_0
T_8_28_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_1
T_7_23_wire_logic_cluster/lc_1/cout
T_7_23_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.aileronZ0Z_9
T_5_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g1_5
T_5_25_wire_logic_cluster/lc_1/in_3

T_5_25_wire_logic_cluster/lc_5/out
T_5_21_sp4_v_t_47
T_4_22_lc_trk_g3_7
T_4_22_wire_logic_cluster/lc_2/in_0

T_5_25_wire_logic_cluster/lc_5/out
T_5_25_lc_trk_g1_5
T_5_25_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_6
T_4_23_wire_logic_cluster/lc_7/out
T_5_22_sp4_v_t_47
T_5_23_lc_trk_g3_7
T_5_23_input_2_2
T_5_23_wire_logic_cluster/lc_2/in_2

T_4_23_wire_logic_cluster/lc_7/out
T_4_23_lc_trk_g1_7
T_4_23_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_9
T_8_27_wire_logic_cluster/lc_0/out
T_9_27_lc_trk_g0_0
T_9_27_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.N_407_cascade_
T_8_24_wire_logic_cluster/lc_0/ltout
T_8_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.counterZ0Z_15
T_11_25_wire_logic_cluster/lc_7/out
T_12_25_lc_trk_g0_7
T_12_25_wire_logic_cluster/lc_1/in_0

T_11_25_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g2_7
T_12_26_wire_logic_cluster/lc_2/in_1

T_11_25_wire_logic_cluster/lc_7/out
T_11_25_lc_trk_g3_7
T_11_25_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_12
T_8_19_wire_logic_cluster/lc_1/out
T_8_16_sp12_v_t_22
T_8_24_lc_trk_g3_1
T_8_24_input_2_0
T_8_24_wire_logic_cluster/lc_0/in_2

T_8_19_wire_logic_cluster/lc_1/out
T_7_19_sp4_h_l_10
T_10_19_sp4_v_t_38
T_10_22_lc_trk_g0_6
T_10_22_input_2_0
T_10_22_wire_logic_cluster/lc_0/in_2

T_8_19_wire_logic_cluster/lc_1/out
T_8_19_lc_trk_g3_1
T_8_19_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_6
T_9_26_wire_logic_cluster/lc_6/cout
T_9_26_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_11_7
T_9_26_wire_logic_cluster/lc_7/out
T_9_24_sp4_v_t_43
T_8_28_lc_trk_g1_6
T_8_28_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_8
T_10_23_wire_logic_cluster/lc_0/out
T_10_23_sp4_h_l_5
T_9_23_sp4_v_t_46
T_9_27_lc_trk_g0_3
T_9_27_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counterZ0Z_12
T_11_25_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g1_4
T_12_25_wire_logic_cluster/lc_6/in_3

T_11_25_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g1_4
T_12_25_wire_logic_cluster/lc_3/in_0

T_11_25_wire_logic_cluster/lc_4/out
T_11_25_lc_trk_g3_4
T_11_25_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_5
T_9_26_wire_logic_cluster/lc_5/cout
T_9_26_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_11_6
T_9_26_wire_logic_cluster/lc_6/out
T_9_24_sp4_v_t_41
T_8_28_lc_trk_g1_4
T_8_28_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_8
T_9_21_wire_logic_cluster/lc_2/out
T_8_20_lc_trk_g2_2
T_8_20_wire_logic_cluster/lc_2/in_0

T_9_21_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_1/in_3

T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_input_2_2
T_9_21_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_13
T_8_26_wire_logic_cluster/lc_2/out
T_9_22_sp4_v_t_40
T_6_22_sp4_h_l_5
T_7_22_lc_trk_g2_5
T_7_22_input_2_7
T_7_22_wire_logic_cluster/lc_7/in_2

T_8_26_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g0_2
T_8_25_input_2_0
T_8_25_wire_logic_cluster/lc_0/in_2

T_8_26_wire_logic_cluster/lc_2/out
T_8_24_sp12_v_t_23
T_8_24_sp4_v_t_45
T_7_28_lc_trk_g2_0
T_7_28_wire_logic_cluster/lc_4/in_0

T_8_26_wire_logic_cluster/lc_2/out
T_8_23_sp4_v_t_44
T_9_27_sp4_h_l_9
T_11_27_lc_trk_g2_4
T_11_27_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_13
T_7_28_wire_logic_cluster/lc_2/out
T_7_28_lc_trk_g0_2
T_7_28_wire_logic_cluster/lc_0/in_0

T_7_28_wire_logic_cluster/lc_2/out
T_7_28_lc_trk_g0_2
T_7_28_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_10
T_8_27_wire_logic_cluster/lc_2/out
T_9_27_lc_trk_g1_2
T_9_27_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_16
T_11_28_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g2_7
T_12_27_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_1
T_10_27_wire_logic_cluster/lc_3/out
T_10_24_sp4_v_t_46
T_7_28_sp4_h_l_4
T_7_28_lc_trk_g1_1
T_7_28_wire_logic_cluster/lc_1/in_3

T_10_27_wire_logic_cluster/lc_3/out
T_10_26_sp4_v_t_38
T_7_26_sp4_h_l_3
T_7_26_lc_trk_g1_6
T_7_26_wire_logic_cluster/lc_1/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_24_sp4_v_t_46
T_7_24_sp4_h_l_11
T_6_20_sp4_v_t_41
T_5_22_lc_trk_g1_4
T_5_22_input_2_5
T_5_22_wire_logic_cluster/lc_5/in_2

T_10_27_wire_logic_cluster/lc_3/out
T_10_26_sp4_v_t_38
T_7_26_sp4_h_l_3
T_7_26_lc_trk_g1_6
T_7_26_wire_logic_cluster/lc_6/in_3

T_10_27_wire_logic_cluster/lc_3/out
T_10_24_sp4_v_t_46
T_7_24_sp4_h_l_11
T_6_20_sp4_v_t_41
T_5_22_lc_trk_g1_4
T_5_22_wire_logic_cluster/lc_2/in_1

T_10_27_wire_logic_cluster/lc_3/out
T_10_26_sp4_v_t_38
T_9_29_lc_trk_g2_6
T_9_29_wire_logic_cluster/lc_6/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_24_sp4_v_t_46
T_10_20_sp4_v_t_39
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_0/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_24_sp4_v_t_46
T_10_20_sp4_v_t_39
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_2/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_26_sp4_v_t_38
T_9_29_lc_trk_g2_6
T_9_29_wire_logic_cluster/lc_2/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g0_3
T_10_27_wire_logic_cluster/lc_5/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_11_24_sp4_v_t_47
T_11_20_sp4_v_t_36
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_4/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_24_sp4_v_t_46
T_10_20_sp4_v_t_39
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_0/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g0_3
T_10_27_wire_logic_cluster/lc_1/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_24_sp4_v_t_46
T_10_20_sp4_v_t_39
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_2/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_11_24_sp4_v_t_47
T_11_20_sp4_v_t_36
T_11_23_lc_trk_g1_4
T_11_23_wire_logic_cluster/lc_5/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_28_lc_trk_g1_3
T_10_28_wire_logic_cluster/lc_1/in_1

T_10_27_wire_logic_cluster/lc_3/out
T_10_23_sp4_v_t_43
T_11_23_sp4_h_l_11
T_12_23_lc_trk_g3_3
T_12_23_wire_logic_cluster/lc_3/in_1

T_10_27_wire_logic_cluster/lc_3/out
T_10_23_sp4_v_t_43
T_11_23_sp4_h_l_11
T_12_23_lc_trk_g3_3
T_12_23_input_2_0
T_12_23_wire_logic_cluster/lc_0/in_2

T_10_27_wire_logic_cluster/lc_3/out
T_10_24_sp4_v_t_46
T_10_20_sp4_v_t_39
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_1/in_3

T_10_27_wire_logic_cluster/lc_3/out
T_10_26_lc_trk_g1_3
T_10_26_wire_logic_cluster/lc_2/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g0_3
T_10_27_input_2_3
T_10_27_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_3
T_9_26_wire_logic_cluster/lc_3/cout
T_9_26_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_11_4
T_9_26_wire_logic_cluster/lc_4/out
T_10_22_sp4_v_t_44
T_7_22_sp4_h_l_3
T_7_22_lc_trk_g0_6
T_7_22_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.counterZ0Z_17
T_11_26_wire_logic_cluster/lc_1/out
T_11_23_sp4_v_t_42
T_10_25_lc_trk_g1_7
T_10_25_input_2_4
T_10_25_wire_logic_cluster/lc_4/in_2

T_11_26_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g3_1
T_12_27_wire_logic_cluster/lc_5/in_1

T_11_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g3_1
T_11_26_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_13
T_7_28_wire_logic_cluster/lc_6/out
T_7_28_lc_trk_g2_6
T_7_28_input_2_0
T_7_28_wire_logic_cluster/lc_0/in_2

T_7_28_wire_logic_cluster/lc_6/out
T_7_28_lc_trk_g2_6
T_7_28_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_0_a2_16_5
T_10_25_wire_logic_cluster/lc_4/out
T_8_25_sp4_h_l_5
T_12_25_sp4_h_l_8
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_4/in_0

T_10_25_wire_logic_cluster/lc_4/out
T_9_25_sp4_h_l_0
T_12_25_sp4_v_t_40
T_12_26_lc_trk_g2_0
T_12_26_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.counterZ0Z_14
T_11_25_wire_logic_cluster/lc_6/out
T_12_25_lc_trk_g0_6
T_12_25_wire_logic_cluster/lc_1/in_3

T_11_25_wire_logic_cluster/lc_6/out
T_12_25_lc_trk_g1_6
T_12_25_input_2_3
T_12_25_wire_logic_cluster/lc_3/in_2

T_11_25_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g1_6
T_11_25_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_6
T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g3_1
T_5_23_wire_logic_cluster/lc_2/in_0

T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g3_1
T_5_23_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_7
T_10_25_wire_logic_cluster/lc_1/out
T_9_26_lc_trk_g1_1
T_9_26_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_9
T_5_26_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g1_1
T_5_25_wire_logic_cluster/lc_2/in_0

T_5_26_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_39
T_6_22_sp4_h_l_2
T_10_22_sp4_h_l_5
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_4/in_3

T_5_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g0_1
T_5_26_input_2_1
T_5_26_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_13
T_5_28_wire_logic_cluster/lc_7/out
T_5_28_sp4_h_l_3
T_7_28_lc_trk_g3_6
T_7_28_wire_logic_cluster/lc_1/in_0

T_5_28_wire_logic_cluster/lc_7/out
T_5_28_lc_trk_g2_7
T_5_28_input_2_7
T_5_28_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_414_cascade_
T_5_24_wire_logic_cluster/lc_2/ltout
T_5_24_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNOZ0
T_12_25_wire_logic_cluster/lc_7/out
T_13_25_lc_trk_g1_7
T_13_25_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_0
T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_7_28_lc_trk_g0_0
T_7_28_wire_logic_cluster/lc_1/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_1/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_6/in_0

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_24_sp4_v_t_36
T_10_27_lc_trk_g2_4
T_10_27_wire_logic_cluster/lc_5/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_24_sp4_v_t_36
T_10_27_lc_trk_g2_4
T_10_27_wire_logic_cluster/lc_1/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_26_sp4_h_l_5
T_10_26_sp4_v_t_40
T_9_29_lc_trk_g3_0
T_9_29_wire_logic_cluster/lc_6/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_20_sp4_v_t_42
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_0/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_20_sp4_v_t_42
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_2/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_24_sp4_v_t_36
T_11_20_sp4_v_t_41
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_0/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_26_sp4_h_l_5
T_10_26_sp4_v_t_40
T_9_29_lc_trk_g3_0
T_9_29_wire_logic_cluster/lc_2/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_24_sp4_v_t_36
T_11_20_sp4_v_t_41
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_2/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_22_sp4_v_t_37
T_4_22_sp4_h_l_0
T_5_22_lc_trk_g3_0
T_5_22_wire_logic_cluster/lc_2/in_3

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_20_sp4_v_t_42
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_4/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_24_sp4_v_t_36
T_11_20_sp4_v_t_41
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_1/in_0

T_7_26_wire_logic_cluster/lc_0/out
T_7_26_sp4_h_l_5
T_10_26_sp4_v_t_40
T_10_28_lc_trk_g3_5
T_10_28_wire_logic_cluster/lc_1/in_3

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_20_sp4_v_t_42
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_5/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_8_24_sp4_v_t_44
T_9_24_sp4_h_l_9
T_12_20_sp4_v_t_44
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_0/in_0

T_7_26_wire_logic_cluster/lc_0/out
T_8_24_sp4_v_t_44
T_9_24_sp4_h_l_9
T_12_20_sp4_v_t_44
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_3/in_3

T_7_26_wire_logic_cluster/lc_0/out
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_4/in_0

T_7_26_wire_logic_cluster/lc_0/out
T_8_26_sp4_h_l_0
T_10_26_lc_trk_g2_5
T_10_26_wire_logic_cluster/lc_2/in_1

T_7_26_wire_logic_cluster/lc_0/out
T_7_24_sp4_v_t_45
T_8_24_sp4_h_l_1
T_11_24_sp4_v_t_36
T_10_27_lc_trk_g2_4
T_10_27_wire_logic_cluster/lc_3/in_3

T_7_26_wire_logic_cluster/lc_0/out
T_8_24_sp4_v_t_44
T_8_20_sp4_v_t_37
T_8_23_lc_trk_g1_5
T_8_23_wire_logic_cluster/lc_0/in_0

T_7_26_wire_logic_cluster/lc_0/out
T_8_24_sp4_v_t_44
T_9_24_sp4_h_l_9
T_9_24_lc_trk_g0_4
T_9_24_wire_logic_cluster/lc_6/in_0

T_7_26_wire_logic_cluster/lc_0/out
T_7_26_sp4_h_l_5
T_7_26_lc_trk_g1_0
T_7_26_wire_logic_cluster/lc_3/in_0

T_7_26_wire_logic_cluster/lc_0/out
T_7_26_sp4_h_l_5
T_7_26_lc_trk_g1_0
T_7_26_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_4
T_7_23_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_3
T_7_23_wire_logic_cluster/lc_3/cout
T_7_23_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_11
T_8_27_wire_logic_cluster/lc_4/out
T_9_27_lc_trk_g1_4
T_9_27_input_2_3
T_9_27_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_18
T_12_22_wire_logic_cluster/lc_3/out
T_12_21_sp4_v_t_38
T_12_25_lc_trk_g1_3
T_12_25_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_4
T_9_26_wire_logic_cluster/lc_4/cout
T_9_26_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_11_5
T_9_26_wire_logic_cluster/lc_5/out
T_9_25_sp4_v_t_42
T_8_28_lc_trk_g3_2
T_8_28_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_348_cascade_
T_7_27_wire_logic_cluster/lc_0/ltout
T_7_27_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.counterZ0Z_16
T_11_26_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g2_0
T_12_27_wire_logic_cluster/lc_5/in_3

T_11_26_wire_logic_cluster/lc_0/out
T_10_25_lc_trk_g3_0
T_10_25_wire_logic_cluster/lc_4/in_3

T_11_26_wire_logic_cluster/lc_0/out
T_11_26_lc_trk_g3_0
T_11_26_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_12
T_8_27_wire_logic_cluster/lc_6/out
T_9_27_lc_trk_g1_6
T_9_27_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_1
T_9_26_wire_logic_cluster/lc_1/cout
T_9_26_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_11_2
T_9_26_wire_logic_cluster/lc_2/out
T_9_26_sp4_h_l_9
T_8_26_sp4_v_t_38
T_8_28_lc_trk_g2_3
T_8_28_wire_logic_cluster/lc_0/in_1

End 

Net : uart.N_146_0
T_4_15_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g1_6
T_4_16_wire_logic_cluster/lc_4/in_1

T_4_15_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_44
T_4_17_lc_trk_g1_4
T_4_17_wire_logic_cluster/lc_0/in_3

End 

Net : uart.N_153_0
T_4_16_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_40
T_4_18_lc_trk_g1_0
T_4_18_wire_logic_cluster/lc_4/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g1_4
T_4_15_wire_logic_cluster/lc_2/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_40
T_3_19_lc_trk_g1_5
T_3_19_wire_logic_cluster/lc_1/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g0_4
T_3_17_wire_logic_cluster/lc_5/in_3

End 

Net : uart.state_RNIQABT2Z0Z_4
T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_1_20_sp4_h_l_8
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_5/s_r

T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_1_20_sp4_h_l_8
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_5/s_r

T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_1_20_sp4_h_l_8
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_5/s_r

T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_1_20_sp4_h_l_8
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_5/s_r

T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_1_20_sp4_h_l_8
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_5/s_r

T_4_19_wire_logic_cluster/lc_7/out
T_4_14_sp12_v_t_22
T_4_20_lc_trk_g3_5
T_4_20_wire_logic_cluster/lc_5/s_r

T_4_19_wire_logic_cluster/lc_7/out
T_4_14_sp12_v_t_22
T_4_20_lc_trk_g3_5
T_4_20_wire_logic_cluster/lc_5/s_r

T_4_19_wire_logic_cluster/lc_7/out
T_4_14_sp12_v_t_22
T_4_20_lc_trk_g3_5
T_4_20_wire_logic_cluster/lc_5/s_r

End 

Net : uart.data_rdyc_1
T_4_18_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g0_4
T_4_19_wire_logic_cluster/lc_7/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_4_20_lc_trk_g1_0
T_4_20_wire_logic_cluster/lc_5/in_0

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_3/in_0

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_5/in_0

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_4_20_lc_trk_g1_0
T_4_20_wire_logic_cluster/lc_0/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_4_20_lc_trk_g1_0
T_4_20_wire_logic_cluster/lc_2/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_0/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_6/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_40
T_3_20_lc_trk_g3_0
T_3_20_wire_logic_cluster/lc_4/in_3

End 

Net : uart.timer_CountZ0Z_1
T_4_13_wire_logic_cluster/lc_3/out
T_4_12_sp4_v_t_38
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_39
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_0/in_1

T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_1
T_7_23_wire_logic_cluster/lc_1/out
T_8_21_sp4_v_t_46
T_8_25_sp4_v_t_39
T_8_26_lc_trk_g3_7
T_8_26_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_14
T_3_27_wire_logic_cluster/lc_0/out
T_4_24_sp4_v_t_41
T_5_24_sp4_h_l_9
T_8_20_sp4_v_t_38
T_8_24_lc_trk_g0_3
T_8_24_wire_logic_cluster/lc_5/in_0

T_3_27_wire_logic_cluster/lc_0/out
T_3_23_sp12_v_t_23
T_4_23_sp12_h_l_0
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_10
T_5_26_wire_logic_cluster/lc_4/out
T_5_22_sp4_v_t_45
T_5_24_lc_trk_g3_0
T_5_24_wire_logic_cluster/lc_2/in_1

T_5_26_wire_logic_cluster/lc_4/out
T_6_26_sp4_h_l_8
T_7_26_lc_trk_g3_0
T_7_26_wire_logic_cluster/lc_6/in_1

T_5_26_wire_logic_cluster/lc_4/out
T_5_26_lc_trk_g1_4
T_5_26_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_12
T_5_26_wire_logic_cluster/lc_7/out
T_5_24_sp4_v_t_43
T_6_24_sp4_h_l_11
T_8_24_lc_trk_g2_6
T_8_24_wire_logic_cluster/lc_1/in_3

T_5_26_wire_logic_cluster/lc_7/out
T_5_24_sp4_v_t_43
T_6_24_sp4_h_l_11
T_9_20_sp4_v_t_40
T_10_20_sp4_h_l_10
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_6/in_1

T_5_26_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g2_7
T_5_26_input_2_7
T_5_26_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_10
T_4_26_wire_logic_cluster/lc_3/out
T_5_23_sp4_v_t_47
T_5_24_lc_trk_g3_7
T_5_24_input_2_2
T_5_24_wire_logic_cluster/lc_2/in_2

T_4_26_wire_logic_cluster/lc_3/out
T_5_26_sp4_h_l_6
T_7_26_lc_trk_g3_3
T_7_26_input_2_6
T_7_26_wire_logic_cluster/lc_6/in_2

T_4_26_wire_logic_cluster/lc_3/out
T_5_26_sp4_h_l_6
T_4_26_lc_trk_g0_6
T_4_26_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_2
T_9_26_wire_logic_cluster/lc_2/cout
T_9_26_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_11_3
T_9_26_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_38
T_8_28_lc_trk_g2_6
T_8_28_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.N_238_i_0_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_23_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_23_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_22_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_22_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_24_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_24_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_24_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_23_wire_logic_cluster/lc_7/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_23_wire_logic_cluster/lc_7/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_23_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_23_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_27_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_27_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_28_wire_logic_cluster/lc_0/cen

End 

Net : reset_system_g
T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_12_glb2local_2
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_7/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_glb2local_1
T_7_19_lc_trk_g0_5
T_7_19_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_30_glb2local_2
T_5_30_lc_trk_g0_6
T_5_30_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_23_glb2local_1
T_2_23_lc_trk_g0_5
T_2_23_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_glb2local_3
T_1_20_lc_trk_g0_7
T_1_20_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_20_glb2local_3
T_4_20_lc_trk_g0_7
T_4_20_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_glb2local_1
T_2_22_lc_trk_g0_5
T_2_22_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_glb2local_2
T_4_18_lc_trk_g0_6
T_4_18_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_23_glb2local_1
T_2_23_lc_trk_g0_5
T_2_23_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_24_glb2local_3
T_1_24_lc_trk_g0_7
T_1_24_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_23_glb2local_1
T_2_23_lc_trk_g0_5
T_2_23_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_glb2local_1
T_2_22_lc_trk_g0_5
T_2_22_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_24_glb2local_0
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_glb2local_3
T_3_19_lc_trk_g0_7
T_3_19_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_glb2local_0
T_5_22_lc_trk_g0_4
T_5_22_wire_logic_cluster/lc_0/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_22_glb2local_0
T_5_22_lc_trk_g0_4
T_5_22_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_glb2local_2
T_9_24_lc_trk_g0_6
T_9_24_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_29_glb2local_3
T_9_29_lc_trk_g0_7
T_9_29_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_24_glb2local_1
T_8_24_lc_trk_g0_5
T_8_24_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_26_glb2local_1
T_7_26_lc_trk_g0_5
T_7_26_wire_logic_cluster/lc_0/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_23_glb2local_2
T_10_23_lc_trk_g0_6
T_10_23_wire_logic_cluster/lc_1/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_glb2local_2
T_9_24_lc_trk_g0_6
T_9_24_wire_logic_cluster/lc_5/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_27_glb2local_2
T_10_27_lc_trk_g0_6
T_10_27_wire_logic_cluster/lc_3/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_28_glb2local_0
T_9_28_lc_trk_g0_4
T_9_28_wire_logic_cluster/lc_3/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_26_glb2local_2
T_7_26_lc_trk_g0_6
T_7_26_wire_logic_cluster/lc_5/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_23_glb2local_0
T_8_23_lc_trk_g0_4
T_8_23_input_2_0
T_8_23_wire_logic_cluster/lc_0/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_23_glb2local_0
T_8_23_lc_trk_g0_4
T_8_23_input_2_6
T_8_23_wire_logic_cluster/lc_6/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_26_glb2local_1
T_7_26_lc_trk_g0_5
T_7_26_input_2_3
T_7_26_wire_logic_cluster/lc_3/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_26_glb2local_1
T_7_26_lc_trk_g0_5
T_7_26_input_2_7
T_7_26_wire_logic_cluster/lc_7/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_glb2local_2
T_9_24_lc_trk_g0_6
T_9_24_input_2_6
T_9_24_wire_logic_cluster/lc_6/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_glb2local_3
T_4_19_lc_trk_g0_7
T_4_19_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_30_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_30_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_30_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_30_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.N_238_i_0
T_12_12_wire_logic_cluster/lc_7/out
T_12_7_sp12_v_t_22
T_12_0_span12_vert_13
T_12_0_lc_trk_g0_5
T_12_0_wire_gbuf/in

End 

Net : reset_system
T_4_16_wire_logic_cluster/lc_3/out
T_4_12_sp4_v_t_43
T_4_8_sp4_v_t_43
T_4_4_sp4_v_t_44
T_4_0_span4_vert_37
T_4_0_span4_horz_r_2
T_6_0_lc_trk_g1_2
T_6_0_wire_gbuf/in

T_4_16_wire_logic_cluster/lc_3/out
T_5_15_sp4_v_t_39
T_5_19_sp4_v_t_47
T_6_23_sp4_h_l_4
T_10_23_sp4_h_l_4
T_13_23_sp4_v_t_44
T_13_25_lc_trk_g2_1
T_13_25_input_2_5
T_13_25_wire_logic_cluster/lc_5/in_2

T_4_16_wire_logic_cluster/lc_3/out
T_5_15_sp4_v_t_39
T_5_19_sp4_v_t_47
T_2_19_sp4_h_l_4
T_1_19_lc_trk_g1_4
T_1_19_wire_logic_cluster/lc_6/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_5_13_sp4_v_t_47
T_5_17_sp4_v_t_47
T_4_19_lc_trk_g2_2
T_4_19_wire_logic_cluster/lc_7/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_3/in_3

T_4_16_wire_logic_cluster/lc_3/out
T_2_16_sp4_h_l_3
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_0/in_3

T_4_16_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g3_3
T_4_16_wire_logic_cluster/lc_5/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_5_13_sp4_v_t_47
T_5_17_sp4_v_t_47
T_5_21_sp4_v_t_43
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_3
T_10_25_lc_trk_g1_6
T_10_25_wire_logic_cluster/lc_6/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_5_13_sp4_v_t_47
T_5_17_sp4_v_t_47
T_5_21_sp4_v_t_43
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_3
T_10_25_lc_trk_g1_6
T_10_25_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_5_13_sp4_v_t_47
T_5_17_sp4_v_t_47
T_5_21_sp4_v_t_43
T_6_25_sp4_h_l_0
T_10_25_sp4_h_l_3
T_10_25_lc_trk_g1_6
T_10_25_input_2_5
T_10_25_wire_logic_cluster/lc_5/in_2

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_sp12_v_t_22
T_4_18_lc_trk_g2_2
T_4_18_wire_logic_cluster/lc_5/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_14
T_4_30_wire_logic_cluster/lc_0/out
T_5_26_sp4_v_t_36
T_6_26_sp4_h_l_6
T_7_26_lc_trk_g3_6
T_7_26_input_2_1
T_7_26_wire_logic_cluster/lc_1/in_2

End 

Net : uart.timer_CountZ0Z_2
T_5_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_6/in_0

T_5_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_7/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_7/in_3

T_5_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_0_a2_1
T_10_25_wire_logic_cluster/lc_3/out
T_10_25_sp4_h_l_11
T_12_25_lc_trk_g3_6
T_12_25_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_0
T_7_23_wire_logic_cluster/lc_0/cout
T_7_23_wire_logic_cluster/lc_1/in_3

Net : uart.timer_CountZ0Z_3
T_5_15_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g2_2
T_4_15_input_2_6
T_4_15_wire_logic_cluster/lc_6/in_2

T_5_15_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g2_2
T_4_15_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g1_2
T_5_15_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_14
T_7_27_wire_logic_cluster/lc_2/out
T_7_27_sp4_h_l_9
T_10_23_sp4_v_t_44
T_9_25_lc_trk_g2_1
T_9_25_wire_logic_cluster/lc_4/in_1

T_7_27_wire_logic_cluster/lc_2/out
T_7_27_sp4_h_l_9
T_10_27_sp4_v_t_44
T_9_28_lc_trk_g3_4
T_9_28_wire_logic_cluster/lc_6/in_1

T_7_27_wire_logic_cluster/lc_2/out
T_7_24_sp4_v_t_44
T_7_25_lc_trk_g3_4
T_7_25_input_2_3
T_7_25_wire_logic_cluster/lc_3/in_2

T_7_27_wire_logic_cluster/lc_2/out
T_7_27_sp4_h_l_9
T_10_23_sp4_v_t_44
T_11_23_sp4_h_l_2
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_10
T_4_26_wire_logic_cluster/lc_2/out
T_5_23_sp4_v_t_45
T_5_24_lc_trk_g2_5
T_5_24_wire_logic_cluster/lc_3/in_0

T_4_26_wire_logic_cluster/lc_2/out
T_0_26_sp12_h_l_3
T_10_26_sp12_v_t_23
T_10_27_lc_trk_g3_7
T_10_27_wire_logic_cluster/lc_2/in_0

T_4_26_wire_logic_cluster/lc_2/out
T_4_26_lc_trk_g0_2
T_4_26_input_2_2
T_4_26_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_14
T_9_28_wire_logic_cluster/lc_6/out
T_9_27_lc_trk_g0_6
T_9_27_input_2_6
T_9_27_wire_logic_cluster/lc_6/in_2

T_9_28_wire_logic_cluster/lc_6/out
T_9_27_sp4_v_t_44
T_6_27_sp4_h_l_3
T_7_27_lc_trk_g3_3
T_7_27_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_15
T_10_28_wire_logic_cluster/lc_4/out
T_9_27_lc_trk_g2_4
T_9_27_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_0
T_9_26_wire_logic_cluster/lc_0/cout
T_9_26_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_1
T_9_26_wire_logic_cluster/lc_1/out
T_8_26_lc_trk_g2_1
T_8_26_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.scaler_1_dv_0
T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_8_21_sp4_v_t_40
T_5_25_sp4_h_l_10
T_4_25_sp4_v_t_41
T_4_29_sp4_v_t_42
T_4_27_sp4_v_t_42
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_0/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_8_21_sp4_v_t_40
T_5_25_sp4_h_l_10
T_4_25_sp4_v_t_41
T_4_29_sp4_v_t_42
T_4_30_lc_trk_g2_2
T_4_30_wire_logic_cluster/lc_3/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_8_21_sp4_v_t_40
T_5_25_sp4_h_l_10
T_4_25_sp4_v_t_47
T_3_27_lc_trk_g2_2
T_3_27_wire_logic_cluster/lc_0/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_8_21_sp4_v_t_40
T_5_25_sp4_h_l_10
T_4_25_lc_trk_g0_2
T_4_25_wire_logic_cluster/lc_0/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_5_21_sp4_h_l_2
T_8_21_sp4_v_t_42
T_8_22_lc_trk_g2_2
T_8_22_wire_logic_cluster/lc_3/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_5_21_sp4_h_l_2
T_8_21_sp4_v_t_42
T_8_22_lc_trk_g2_2
T_8_22_wire_logic_cluster/lc_3/cen

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_5_19_sp4_v_t_39
T_5_21_lc_trk_g2_2
T_5_21_wire_logic_cluster/lc_1/cen

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_5_19_sp4_v_t_39
T_5_21_lc_trk_g2_2
T_5_21_wire_logic_cluster/lc_1/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_9_21_sp4_h_l_3
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_9_21_sp4_h_l_3
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_9_21_sp4_h_l_3
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_9_21_sp4_h_l_3
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/cen

End 

Net : ppm_encoder_1.rudderZ0Z_13
T_4_26_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_37
T_5_28_sp4_h_l_0
T_7_28_lc_trk_g2_5
T_7_28_wire_logic_cluster/lc_3/in_0

T_4_26_wire_logic_cluster/lc_4/out
T_3_26_sp4_h_l_0
T_7_26_sp4_h_l_8
T_10_26_sp4_v_t_45
T_10_27_lc_trk_g3_5
T_10_27_wire_logic_cluster/lc_7/in_3

T_4_26_wire_logic_cluster/lc_4/out
T_5_24_sp4_v_t_36
T_4_26_lc_trk_g1_1
T_4_26_input_2_4
T_4_26_wire_logic_cluster/lc_4/in_2

End 

Net : uart_frame_decoder.WDT8_0_i
T_2_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g3_3
T_1_17_input_2_0
T_1_17_wire_logic_cluster/lc_0/in_2

T_2_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g2_3
T_1_17_wire_logic_cluster/lc_0/in_3

End 

Net : uart_frame_decoder.WDTZ0Z_6
T_1_17_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g0_6
T_2_17_wire_logic_cluster/lc_4/in_0

T_1_17_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g1_6
T_1_17_wire_logic_cluster/lc_6/in_1

End 

Net : uart_frame_decoder.WDT_RNIM6B11Z0Z_4
T_2_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g3_4
T_2_17_wire_logic_cluster/lc_2/in_1

End 

Net : uart_frame_decoder.un1_WDT_cry_14
T_1_18_wire_logic_cluster/lc_6/cout
T_1_18_wire_logic_cluster/lc_7/in_3

End 

Net : uart_frame_decoder.WDT8lt14_0_cascade_
T_2_17_wire_logic_cluster/lc_2/ltout
T_2_17_wire_logic_cluster/lc_3/in_2

End 

Net : uart_frame_decoder.WDTZ0Z_5
T_1_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g0_5
T_2_17_wire_logic_cluster/lc_4/in_1

T_1_17_wire_logic_cluster/lc_5/out
T_1_17_lc_trk_g1_5
T_1_17_wire_logic_cluster/lc_5/in_1

End 

Net : uart_frame_decoder.WDTZ0Z_7
T_1_17_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g1_7
T_2_17_input_2_4
T_2_17_wire_logic_cluster/lc_4/in_2

T_1_17_wire_logic_cluster/lc_7/out
T_1_17_lc_trk_g3_7
T_1_17_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_16
T_9_28_wire_logic_cluster/lc_5/out
T_9_28_lc_trk_g0_5
T_9_28_wire_logic_cluster/lc_0/in_1

End 

Net : uart_frame_decoder.WDTZ0Z_8
T_1_18_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_0/in_3

T_1_18_wire_logic_cluster/lc_0/out
T_1_18_lc_trk_g3_0
T_1_18_wire_logic_cluster/lc_0/in_1

End 

Net : uart_frame_decoder.un1_WDT_cry_13
T_1_18_wire_logic_cluster/lc_5/cout
T_1_18_wire_logic_cluster/lc_6/in_3

Net : uart_frame_decoder.WDT8lto13_1
T_2_17_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g1_0
T_2_17_wire_logic_cluster/lc_2/in_3

End 

Net : uart_frame_decoder.WDTZ0Z_12
T_1_18_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g2_4
T_2_17_wire_logic_cluster/lc_0/in_0

T_1_18_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g2_4
T_2_17_wire_logic_cluster/lc_1/in_3

T_1_18_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g3_4
T_1_18_wire_logic_cluster/lc_4/in_1

End 

Net : uart_frame_decoder.WDTZ0Z_11
T_1_18_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g2_3
T_2_17_wire_logic_cluster/lc_0/in_1

T_1_18_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g2_3
T_2_17_wire_logic_cluster/lc_1/in_0

T_1_18_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g1_3
T_1_18_wire_logic_cluster/lc_3/in_1

End 

Net : uart_frame_decoder.WDTZ0Z_4
T_1_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g1_4
T_2_17_wire_logic_cluster/lc_4/in_3

T_1_17_wire_logic_cluster/lc_4/out
T_1_17_lc_trk_g3_4
T_1_17_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_17
T_9_28_wire_logic_cluster/lc_7/out
T_9_28_lc_trk_g3_7
T_9_28_wire_logic_cluster/lc_1/in_1

End 

Net : uart_frame_decoder.un1_WDT_cry_12
T_1_18_wire_logic_cluster/lc_4/cout
T_1_18_wire_logic_cluster/lc_5/in_3

Net : frame_decoder_dv_c_0_g
T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_30_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_30_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_29_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_28_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_28_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_28_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_28_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_28_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_28_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_28_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_7/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_26_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_22_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_21_wire_logic_cluster/lc_1/cen

End 

Net : frame_decoder_dv_c_0
T_5_30_wire_logic_cluster/lc_5/out
T_6_31_lc_trk_g0_5
T_6_31_wire_gbuf/in

End 

Net : uart.timer_Count_0_sqmuxa_1_cascade_
T_4_15_wire_logic_cluster/lc_2/ltout
T_4_15_wire_logic_cluster/lc_3/in_2

End 

Net : uart.timer_Count_1_sqmuxa_i
T_4_15_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_4_11_sp4_v_t_40
T_4_13_lc_trk_g3_5
T_4_13_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_3/out
T_2_15_sp4_h_l_3
T_6_15_sp4_h_l_11
T_5_11_sp4_v_t_41
T_5_13_lc_trk_g2_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_43
T_5_15_sp4_h_l_0
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_17
T_7_21_wire_logic_cluster/lc_4/out
T_7_13_sp12_v_t_23
T_7_25_lc_trk_g2_0
T_7_25_wire_logic_cluster/lc_1/in_1

End 

Net : scaler_4.un3_source_data_0_axb_7
T_1_24_wire_logic_cluster/lc_4/out
T_1_23_sp4_v_t_40
T_1_27_sp4_v_t_36
T_1_29_lc_trk_g3_1
T_1_29_wire_logic_cluster/lc_7/in_1

End 

Net : frame_decoder_OFF4data_7
T_1_27_wire_logic_cluster/lc_7/out
T_1_22_sp12_v_t_22
T_1_24_lc_trk_g2_5
T_1_24_wire_logic_cluster/lc_4/in_1

T_1_27_wire_logic_cluster/lc_7/out
T_1_22_sp12_v_t_22
T_1_30_lc_trk_g2_1
T_1_30_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_1_30_0_
T_1_30_wire_logic_cluster/carry_in_mux/cout
T_1_30_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_15
T_8_26_wire_logic_cluster/lc_6/out
T_8_26_lc_trk_g1_6
T_8_26_input_2_7
T_8_26_wire_logic_cluster/lc_7/in_2

T_8_26_wire_logic_cluster/lc_6/out
T_8_24_sp4_v_t_41
T_9_28_sp4_h_l_10
T_10_28_lc_trk_g2_2
T_10_28_input_2_4
T_10_28_wire_logic_cluster/lc_4/in_2

T_8_26_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g2_6
T_7_25_wire_logic_cluster/lc_6/in_0

T_8_26_wire_logic_cluster/lc_6/out
T_9_23_sp4_v_t_37
T_10_23_sp4_h_l_0
T_12_23_lc_trk_g3_5
T_12_23_input_2_4
T_12_23_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4.un3_source_data_0_cry_7_c_RNIBJQI
T_1_30_wire_logic_cluster/lc_0/out
T_2_29_lc_trk_g2_0
T_2_29_wire_logic_cluster/lc_7/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_2_30_lc_trk_g1_0
T_2_30_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_4.un2_source_data_0_cry_9
T_2_30_wire_logic_cluster/lc_0/cout
T_2_30_wire_logic_cluster/lc_1/in_3

End 

Net : uart_frame_decoder.un1_WDT_cry_11
T_1_18_wire_logic_cluster/lc_3/cout
T_1_18_wire_logic_cluster/lc_4/in_3

Net : bfn_2_30_0_
T_2_30_wire_logic_cluster/carry_in_mux/cout
T_2_30_wire_logic_cluster/lc_0/in_3

Net : uart_frame_decoder.un1_WDT_cry_10
T_1_18_wire_logic_cluster/lc_2/cout
T_1_18_wire_logic_cluster/lc_3/in_3

Net : frame_decoder_CH4data_7
T_3_24_wire_logic_cluster/lc_1/out
T_2_24_sp4_h_l_10
T_1_24_lc_trk_g1_2
T_1_24_wire_logic_cluster/lc_4/in_3

T_3_24_wire_logic_cluster/lc_1/out
T_2_24_sp4_h_l_10
T_1_24_sp4_v_t_47
T_1_28_sp4_v_t_36
T_1_30_lc_trk_g3_1
T_1_30_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.N_369
T_5_22_wire_logic_cluster/lc_5/out
T_5_15_sp12_v_t_22
T_6_27_sp12_h_l_1
T_10_27_lc_trk_g0_2
T_10_27_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.pulses2count_9_i_1_4
T_10_27_wire_logic_cluster/lc_6/out
T_10_24_sp4_v_t_36
T_11_24_sp4_h_l_6
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_1/in_0

End 

Net : scaler_4.un3_source_data_0_cry_8
T_1_30_wire_logic_cluster/lc_0/cout
T_1_30_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_4.un3_source_data_0_cry_8_c_RNIS918
T_1_30_wire_logic_cluster/lc_1/out
T_2_30_lc_trk_g1_1
T_2_30_input_2_0
T_2_30_wire_logic_cluster/lc_0/in_2

End 

Net : uart_frame_decoder.un1_WDT_cry_9
T_1_18_wire_logic_cluster/lc_1/cout
T_1_18_wire_logic_cluster/lc_2/in_3

Net : uart_frame_decoder.source_CH4data_1_sqmuxa_0
T_2_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_9
T_1_23_sp4_v_t_38
T_1_27_sp4_v_t_43
T_1_28_lc_trk_g3_3
T_1_28_wire_logic_cluster/lc_0/cen

T_2_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_9
T_1_23_sp4_v_t_38
T_1_27_sp4_v_t_43
T_1_28_lc_trk_g3_3
T_1_28_wire_logic_cluster/lc_0/cen

T_2_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_9
T_1_23_sp4_v_t_38
T_1_27_sp4_v_t_43
T_1_28_lc_trk_g3_3
T_1_28_wire_logic_cluster/lc_0/cen

T_2_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_9
T_1_23_sp4_v_t_38
T_1_27_sp4_v_t_43
T_1_28_lc_trk_g3_3
T_1_28_wire_logic_cluster/lc_0/cen

T_2_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_9
T_1_23_sp4_v_t_38
T_1_27_sp4_v_t_43
T_1_28_lc_trk_g3_3
T_1_28_wire_logic_cluster/lc_0/cen

T_2_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_9
T_1_23_sp4_v_t_38
T_1_27_sp4_v_t_43
T_1_28_lc_trk_g3_3
T_1_28_wire_logic_cluster/lc_0/cen

T_2_23_wire_logic_cluster/lc_2/out
T_2_23_sp4_h_l_9
T_1_23_sp4_v_t_38
T_1_27_sp4_v_t_43
T_1_28_lc_trk_g3_3
T_1_28_wire_logic_cluster/lc_0/cen

T_2_23_wire_logic_cluster/lc_2/out
T_3_24_lc_trk_g2_2
T_3_24_wire_logic_cluster/lc_1/cen

End 

Net : uart_frame_decoder.source_data_valid_2_sqmuxa_iZ0
T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_13_sp4_v_t_41
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_13_sp4_v_t_41
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_13_sp4_v_t_41
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_13_sp4_v_t_41
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_13_sp4_v_t_41
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_13_sp4_v_t_41
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_13_sp4_v_t_41
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_13_sp4_v_t_41
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_1_20_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_36
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

End 

Net : uart_frame_decoder.source_offset1data_1_sqmuxa_0
T_4_20_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_36
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_4/cen

T_4_20_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_36
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_4/cen

T_4_20_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_36
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_4/cen

T_4_20_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_36
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_4/cen

T_4_20_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_36
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_4/cen

T_4_20_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_36
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_4/cen

T_4_20_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_36
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_4/cen

T_4_20_wire_logic_cluster/lc_4/out
T_5_18_sp4_v_t_36
T_5_22_sp4_v_t_36
T_2_26_sp4_h_l_6
T_2_26_lc_trk_g1_3
T_2_26_wire_logic_cluster/lc_4/cen

End 

Net : uart_frame_decoder.source_CH1data_1_sqmuxa_0
T_2_22_wire_logic_cluster/lc_4/out
T_2_21_sp4_v_t_40
T_3_25_sp4_h_l_5
T_6_25_sp4_v_t_47
T_5_27_lc_trk_g2_2
T_5_27_wire_logic_cluster/lc_0/cen

T_2_22_wire_logic_cluster/lc_4/out
T_2_14_sp12_v_t_23
T_2_25_lc_trk_g3_3
T_2_25_wire_logic_cluster/lc_2/cen

T_2_22_wire_logic_cluster/lc_4/out
T_2_14_sp12_v_t_23
T_2_25_lc_trk_g3_3
T_2_25_wire_logic_cluster/lc_2/cen

T_2_22_wire_logic_cluster/lc_4/out
T_2_14_sp12_v_t_23
T_2_25_lc_trk_g3_3
T_2_25_wire_logic_cluster/lc_2/cen

T_2_22_wire_logic_cluster/lc_4/out
T_2_14_sp12_v_t_23
T_2_25_lc_trk_g3_3
T_2_25_wire_logic_cluster/lc_2/cen

T_2_22_wire_logic_cluster/lc_4/out
T_2_14_sp12_v_t_23
T_2_25_lc_trk_g3_3
T_2_25_wire_logic_cluster/lc_2/cen

T_2_22_wire_logic_cluster/lc_4/out
T_2_14_sp12_v_t_23
T_2_25_lc_trk_g3_3
T_2_25_wire_logic_cluster/lc_2/cen

T_2_22_wire_logic_cluster/lc_4/out
T_2_14_sp12_v_t_23
T_2_25_lc_trk_g3_3
T_2_25_wire_logic_cluster/lc_2/cen

End 

Net : uart.state_RNIAFHLZ0Z_3
T_4_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_5
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/s_r

T_4_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_5
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/s_r

T_4_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_5
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/s_r

T_4_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_5
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/s_r

T_4_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_5
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/s_r

T_4_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_5
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/s_r

T_4_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_5
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/s_r

T_4_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_5
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/s_r

End 

Net : uart_frame_decoder.un1_WDT_cry_8
T_1_18_wire_logic_cluster/lc_0/cout
T_1_18_wire_logic_cluster/lc_1/in_3

Net : uart_frame_decoder.WDT_RNIJUEI2Z0Z_15
T_2_17_wire_logic_cluster/lc_5/out
T_1_17_sp4_h_l_2
T_4_17_sp4_v_t_42
T_4_21_sp4_v_t_38
T_3_23_lc_trk_g0_3
T_3_23_wire_logic_cluster/lc_7/in_0

T_2_17_wire_logic_cluster/lc_5/out
T_1_17_sp4_h_l_2
T_4_17_sp4_v_t_42
T_4_21_sp4_v_t_38
T_3_23_lc_trk_g0_3
T_3_23_wire_logic_cluster/lc_3/in_0

T_2_17_wire_logic_cluster/lc_5/out
T_1_17_sp4_h_l_2
T_4_17_sp4_v_t_42
T_4_21_sp4_v_t_38
T_3_23_lc_trk_g0_3
T_3_23_wire_logic_cluster/lc_6/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_1_17_sp4_h_l_2
T_4_17_sp4_v_t_42
T_4_21_sp4_v_t_38
T_3_23_lc_trk_g0_3
T_3_23_wire_logic_cluster/lc_2/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_1_17_sp4_h_l_2
T_4_17_sp4_v_t_42
T_4_21_lc_trk_g0_7
T_4_21_wire_logic_cluster/lc_2/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_2_16_sp4_v_t_42
T_2_19_lc_trk_g0_2
T_2_19_wire_logic_cluster/lc_5/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g1_5
T_2_18_wire_logic_cluster/lc_4/in_0

T_2_17_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g1_5
T_2_18_wire_logic_cluster/lc_1/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g1_5
T_2_18_wire_logic_cluster/lc_7/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g0_5
T_3_17_wire_logic_cluster/lc_2/in_3

End 

Net : uart_frame_decoder.WDT8lt14_0
T_2_17_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_18
T_10_27_wire_logic_cluster/lc_0/out
T_9_28_lc_trk_g1_0
T_9_28_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_17
T_11_26_wire_logic_cluster/lc_1/cout
T_11_26_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_0_a2_16_4_cascade_
T_12_25_wire_logic_cluster/lc_3/ltout
T_12_25_wire_logic_cluster/lc_4/in_2

End 

Net : uart_frame_decoder.count8_THRU_CO
T_1_19_wire_logic_cluster/lc_3/out
T_1_19_lc_trk_g0_3
T_1_19_wire_logic_cluster/lc_6/in_3

T_1_19_wire_logic_cluster/lc_3/out
T_1_19_sp4_h_l_11
T_4_19_sp4_v_t_41
T_4_21_lc_trk_g2_4
T_4_21_wire_logic_cluster/lc_7/in_3

End 

Net : uart_frame_decoder.count8_0_i
T_1_20_wire_logic_cluster/lc_7/out
T_1_19_lc_trk_g0_7
T_1_19_wire_logic_cluster/lc_0/in_1

T_1_20_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g2_7
T_1_20_wire_logic_cluster/lc_7/in_0

End 

Net : uart_frame_decoder.count8_0
T_1_19_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g1_7
T_1_20_wire_logic_cluster/lc_7/in_3

T_1_19_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g1_7
T_2_19_input_2_0
T_2_19_wire_logic_cluster/lc_0/in_2

T_1_19_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g1_7
T_1_20_wire_logic_cluster/lc_5/in_3

T_1_19_wire_logic_cluster/lc_7/out
T_1_19_lc_trk_g1_7
T_1_19_wire_logic_cluster/lc_7/in_3

End 

Net : uart_frame_decoder.count8
T_1_19_wire_logic_cluster/lc_2/cout
T_1_19_wire_logic_cluster/lc_3/in_3

End 

Net : uart_frame_decoder.count8_cry_2_c_RNICKSZ0Z21
T_1_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g3_6
T_1_19_wire_logic_cluster/lc_5/in_0

T_1_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g3_6
T_1_19_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_1_18_0_
T_1_18_wire_logic_cluster/carry_in_mux/cout
T_1_18_wire_logic_cluster/lc_0/in_3

Net : uart_frame_decoder.source_offset4data_1_sqmuxa_0
T_1_24_wire_logic_cluster/lc_2/out
T_0_24_sp4_h_l_12
T_2_24_sp4_v_t_43
T_1_27_lc_trk_g3_3
T_1_27_wire_logic_cluster/lc_7/cen

T_1_24_wire_logic_cluster/lc_2/out
T_0_24_sp4_h_l_12
T_2_24_sp4_v_t_43
T_1_27_lc_trk_g3_3
T_1_27_wire_logic_cluster/lc_7/cen

T_1_24_wire_logic_cluster/lc_2/out
T_0_24_sp4_h_l_12
T_2_24_sp4_v_t_43
T_1_27_lc_trk_g3_3
T_1_27_wire_logic_cluster/lc_7/cen

T_1_24_wire_logic_cluster/lc_2/out
T_0_24_sp4_h_l_12
T_2_24_sp4_v_t_43
T_1_27_lc_trk_g3_3
T_1_27_wire_logic_cluster/lc_7/cen

T_1_24_wire_logic_cluster/lc_2/out
T_0_24_sp4_h_l_12
T_2_24_sp4_v_t_43
T_1_27_lc_trk_g3_3
T_1_27_wire_logic_cluster/lc_7/cen

T_1_24_wire_logic_cluster/lc_2/out
T_0_24_sp4_h_l_12
T_2_24_sp4_v_t_43
T_1_27_lc_trk_g3_3
T_1_27_wire_logic_cluster/lc_7/cen

T_1_24_wire_logic_cluster/lc_2/out
T_0_24_sp4_h_l_12
T_2_24_sp4_v_t_43
T_1_27_lc_trk_g3_3
T_1_27_wire_logic_cluster/lc_7/cen

T_1_24_wire_logic_cluster/lc_2/out
T_0_24_sp4_h_l_12
T_2_24_sp4_v_t_43
T_1_27_lc_trk_g3_3
T_1_27_wire_logic_cluster/lc_7/cen

End 

Net : uart_frame_decoder.source_offset3data_1_sqmuxa_0
T_2_23_wire_logic_cluster/lc_7/out
T_3_22_sp4_v_t_47
T_3_26_sp4_v_t_47
T_3_30_lc_trk_g0_2
T_3_30_wire_logic_cluster/lc_0/cen

T_2_23_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_43
T_1_22_lc_trk_g3_3
T_1_22_wire_logic_cluster/lc_4/cen

T_2_23_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_43
T_1_22_lc_trk_g3_3
T_1_22_wire_logic_cluster/lc_4/cen

T_2_23_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_43
T_1_22_lc_trk_g3_3
T_1_22_wire_logic_cluster/lc_4/cen

T_2_23_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_43
T_1_22_lc_trk_g3_3
T_1_22_wire_logic_cluster/lc_4/cen

T_2_23_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_43
T_1_22_lc_trk_g3_3
T_1_22_wire_logic_cluster/lc_4/cen

T_2_23_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_43
T_1_22_lc_trk_g3_3
T_1_22_wire_logic_cluster/lc_4/cen

T_2_23_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_43
T_1_22_lc_trk_g3_3
T_1_22_wire_logic_cluster/lc_4/cen

End 

Net : scaler_4.un3_source_data_0_cry_6_c_RNIAHPI
T_1_29_wire_logic_cluster/lc_7/out
T_2_29_lc_trk_g0_7
T_2_29_wire_logic_cluster/lc_6/in_1

T_1_29_wire_logic_cluster/lc_7/out
T_2_29_lc_trk_g0_7
T_2_29_input_2_7
T_2_29_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_16
T_9_25_wire_logic_cluster/lc_1/out
T_8_25_sp4_h_l_10
T_7_25_lc_trk_g1_2
T_7_25_wire_logic_cluster/lc_0/in_1

End 

Net : uart.N_180
T_4_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_3/in_1

T_4_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_16
T_11_26_wire_logic_cluster/lc_0/cout
T_11_26_wire_logic_cluster/lc_1/in_3

Net : uart.N_143_0
T_4_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_4/in_3

T_4_15_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g1_7
T_3_16_wire_logic_cluster/lc_1/in_3

End 

Net : uart.timer_CountZ0Z_5
T_5_15_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g0_4
T_4_16_wire_logic_cluster/lc_4/in_0

T_5_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g3_4
T_4_15_input_2_7
T_4_15_wire_logic_cluster/lc_7/in_2

T_5_15_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g0_4
T_4_16_wire_logic_cluster/lc_2/in_0

T_5_15_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g0_4
T_4_16_wire_logic_cluster/lc_6/in_0

T_5_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g3_4
T_5_15_wire_logic_cluster/lc_4/in_1

End 

Net : uart.timer_CountZ0Z_4
T_5_15_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_7/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g0_3
T_4_16_wire_logic_cluster/lc_4/in_3

T_5_15_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_2/in_3

T_5_15_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g0_3
T_4_16_wire_logic_cluster/lc_7/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g1_3
T_5_15_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.N_301
T_7_20_wire_logic_cluster/lc_6/out
T_5_20_sp4_h_l_9
T_8_20_sp4_v_t_44
T_9_24_sp4_h_l_3
T_10_24_lc_trk_g3_3
T_10_24_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_o2_0_6
T_5_23_wire_logic_cluster/lc_2/out
T_5_20_sp4_v_t_44
T_6_20_sp4_h_l_2
T_7_20_lc_trk_g2_2
T_7_20_input_2_6
T_7_20_wire_logic_cluster/lc_6/in_2

End 

Net : frame_decoder_OFF3data_1
T_3_30_wire_logic_cluster/lc_1/out
T_3_27_sp4_v_t_42
T_3_23_sp4_v_t_42
T_0_23_sp4_h_l_7
T_1_23_lc_trk_g2_7
T_1_23_input_2_1
T_1_23_wire_logic_cluster/lc_1/in_2

End 

Net : scaler_3.un3_source_data_0_cry_1_c_RNIOS6I
T_1_23_wire_logic_cluster/lc_2/out
T_1_21_sp12_v_t_23
T_1_25_lc_trk_g2_0
T_1_25_wire_logic_cluster/lc_1/in_1

T_1_23_wire_logic_cluster/lc_2/out
T_1_21_sp12_v_t_23
T_1_25_lc_trk_g2_0
T_1_25_input_2_2
T_1_25_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_3.un3_source_data_0_cry_1
T_1_23_wire_logic_cluster/lc_1/cout
T_1_23_wire_logic_cluster/lc_2/in_3

Net : scaler_3.un2_source_data_0_cry_9
T_1_26_wire_logic_cluster/lc_0/cout
T_1_26_wire_logic_cluster/lc_1/in_3

End 

Net : uart_frame_decoder.source_CH2data_1_sqmuxa_0
T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_0_21_sp4_h_l_3
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_0_21_sp4_h_l_3
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_0_21_sp4_h_l_3
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_0_21_sp4_h_l_3
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_0_21_sp4_h_l_3
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_0_21_sp4_h_l_3
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_0_21_sp4_h_l_3
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_2/cen

T_2_23_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_44
T_0_21_sp4_h_l_3
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_2/cen

End 

Net : uart_frame_decoder.countZ0Z_1
T_1_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_1/in_3

T_1_19_wire_logic_cluster/lc_4/out
T_2_19_lc_trk_g1_4
T_2_19_wire_logic_cluster/lc_0/in_1

T_1_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_4/in_0

T_1_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/in_3

End 

Net : uart.timer_CountZ0Z_6
T_5_15_wire_logic_cluster/lc_5/out
T_4_16_lc_trk_g1_5
T_4_16_input_2_4
T_4_16_wire_logic_cluster/lc_4/in_2

T_5_15_wire_logic_cluster/lc_5/out
T_4_15_sp4_h_l_2
T_3_15_sp4_v_t_39
T_3_16_lc_trk_g3_7
T_3_16_wire_logic_cluster/lc_7/in_3

T_5_15_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g2_5
T_4_15_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_5/out
T_4_16_lc_trk_g1_5
T_4_16_input_2_2
T_4_16_wire_logic_cluster/lc_2/in_2

T_5_15_wire_logic_cluster/lc_5/out
T_4_15_sp4_h_l_2
T_3_15_sp4_v_t_39
T_3_16_lc_trk_g3_7
T_3_16_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_5/in_1

End 

Net : uart_frame_decoder.count8_axb_1
T_1_19_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g3_1
T_1_19_wire_logic_cluster/lc_1/in_1

End 

Net : uart_frame_decoder.WDT_RNIAGPBZ0Z_10_cascade_
T_2_17_wire_logic_cluster/lc_1/ltout
T_2_17_wire_logic_cluster/lc_2/in_2

End 

Net : uart_frame_decoder.WDTZ0Z_10
T_1_18_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g2_2
T_2_17_wire_logic_cluster/lc_1/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_1_18_lc_trk_g1_2
T_1_18_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_3
T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_8_25_sp4_v_t_38
T_8_21_sp4_v_t_43
T_5_21_sp4_h_l_6
T_7_21_lc_trk_g2_3
T_7_21_wire_logic_cluster/lc_4/in_1

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_8_25_sp4_v_t_38
T_9_25_sp4_h_l_3
T_9_25_lc_trk_g1_6
T_9_25_wire_logic_cluster/lc_1/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_9_28_lc_trk_g1_7
T_9_28_wire_logic_cluster/lc_6/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_10_28_lc_trk_g3_7
T_10_28_wire_logic_cluster/lc_4/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_10_27_sp4_v_t_42
T_11_27_sp4_h_l_7
T_10_27_lc_trk_g1_7
T_10_27_wire_logic_cluster/lc_0/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_9_28_lc_trk_g1_7
T_9_28_wire_logic_cluster/lc_5/in_3

T_9_29_wire_logic_cluster/lc_7/out
T_9_28_lc_trk_g1_7
T_9_28_wire_logic_cluster/lc_7/in_3

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_12_25_sp4_v_t_44
T_12_21_sp4_v_t_40
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_7/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_12_25_sp4_v_t_44
T_12_21_sp4_v_t_40
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_6/in_1

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_lc_trk_g3_7
T_9_29_input_2_6
T_9_29_wire_logic_cluster/lc_6/in_2

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_12_25_sp4_v_t_38
T_12_21_sp4_v_t_43
T_12_23_lc_trk_g3_6
T_12_23_wire_logic_cluster/lc_3/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_10_27_sp4_v_t_42
T_10_23_sp4_v_t_38
T_11_23_sp4_h_l_3
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_7/in_1

T_9_29_wire_logic_cluster/lc_7/out
T_10_27_sp4_v_t_42
T_10_23_sp4_v_t_38
T_10_19_sp4_v_t_46
T_10_22_lc_trk_g1_6
T_10_22_input_2_1
T_10_22_wire_logic_cluster/lc_1/in_2

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_lc_trk_g3_7
T_9_29_input_2_2
T_9_29_wire_logic_cluster/lc_2/in_2

T_9_29_wire_logic_cluster/lc_7/out
T_10_28_lc_trk_g2_7
T_10_28_wire_logic_cluster/lc_1/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_8_25_sp4_v_t_38
T_7_27_lc_trk_g0_3
T_7_27_input_2_3
T_7_27_wire_logic_cluster/lc_3/in_2

T_9_29_wire_logic_cluster/lc_7/out
T_10_27_sp4_v_t_42
T_11_27_sp4_h_l_7
T_10_27_lc_trk_g1_7
T_10_27_wire_logic_cluster/lc_7/in_1

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_12_25_sp4_v_t_38
T_12_21_sp4_v_t_43
T_12_23_lc_trk_g3_6
T_12_23_wire_logic_cluster/lc_5/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_12_25_sp4_v_t_44
T_12_21_sp4_v_t_40
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_3/in_0

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_12_25_sp4_v_t_38
T_12_21_sp4_v_t_43
T_12_23_lc_trk_g3_6
T_12_23_wire_logic_cluster/lc_4/in_1

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_12_25_sp4_v_t_44
T_12_21_sp4_v_t_40
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_2/in_3

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_sp4_h_l_3
T_12_25_sp4_v_t_38
T_11_28_lc_trk_g2_6
T_11_28_wire_logic_cluster/lc_7/in_3

T_9_29_wire_logic_cluster/lc_7/out
T_9_29_lc_trk_g3_7
T_9_29_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.reset6_17
T_4_19_wire_logic_cluster/lc_0/out
T_4_16_sp4_v_t_40
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_4/in_3

End 

Net : reset_module_System.reset6_13
T_4_17_wire_logic_cluster/lc_2/out
T_4_16_sp4_v_t_36
T_4_19_lc_trk_g1_4
T_4_19_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.reset6_19
T_4_17_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_3/in_0

T_4_17_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_1/in_0

T_4_17_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.countZ0Z_8
T_5_17_wire_logic_cluster/lc_7/out
T_4_17_lc_trk_g3_7
T_4_17_wire_logic_cluster/lc_2/in_0

T_5_17_wire_logic_cluster/lc_7/out
T_5_17_lc_trk_g3_7
T_5_17_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_2_22_0_
T_2_22_wire_logic_cluster/carry_in_mux/cout
T_2_22_wire_logic_cluster/lc_0/in_3

Net : scaler_2.un3_source_data_0_axb_7
T_2_22_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_2.un3_source_data_0_cry_7_c_RNI5J0I
T_2_22_wire_logic_cluster/lc_0/out
T_3_21_lc_trk_g2_0
T_3_21_wire_logic_cluster/lc_7/in_1

T_2_22_wire_logic_cluster/lc_0/out
T_3_22_lc_trk_g1_0
T_3_22_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_1.un3_source_data_0_cry_7_c_RNI2JJ11
T_2_28_wire_logic_cluster/lc_0/out
T_3_28_lc_trk_g0_0
T_3_28_wire_logic_cluster/lc_7/in_1

T_2_28_wire_logic_cluster/lc_0/out
T_3_29_lc_trk_g3_0
T_3_29_wire_logic_cluster/lc_0/in_1

End 

Net : frame_decoder_OFF2data_7
T_2_20_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_46
T_2_22_lc_trk_g1_6
T_2_22_wire_logic_cluster/lc_2/in_1

T_2_20_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_46
T_2_22_lc_trk_g1_6
T_2_22_input_2_7
T_2_22_wire_logic_cluster/lc_7/in_2

End 

Net : uart_frame_decoder.WDTZ0Z_13
T_1_18_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g2_5
T_2_17_input_2_1
T_2_17_wire_logic_cluster/lc_1/in_2

T_1_18_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g1_5
T_1_18_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_2_28_0_
T_2_28_wire_logic_cluster/carry_in_mux/cout
T_2_28_wire_logic_cluster/lc_0/in_3

Net : frame_decoder_CH1data_7
T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g1_7
T_3_25_wire_logic_cluster/lc_7/in_3

T_2_25_wire_logic_cluster/lc_7/out
T_2_24_sp4_v_t_46
T_2_28_lc_trk_g1_3
T_2_28_wire_logic_cluster/lc_3/in_3

End 

Net : scaler_1.un3_source_data_0_axb_7
T_3_25_wire_logic_cluster/lc_7/out
T_3_24_sp4_v_t_46
T_2_27_lc_trk_g3_6
T_2_27_input_2_7
T_2_27_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_2.un2_source_data_0_cry_9
T_3_22_wire_logic_cluster/lc_0/cout
T_3_22_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_1.un2_source_data_0_cry_9
T_3_29_wire_logic_cluster/lc_0/cout
T_3_29_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.countZ0Z_7
T_5_17_wire_logic_cluster/lc_6/out
T_4_17_lc_trk_g3_6
T_4_17_wire_logic_cluster/lc_2/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g1_6
T_5_17_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.countZ0Z_9
T_5_18_wire_logic_cluster/lc_0/out
T_4_17_lc_trk_g2_0
T_4_17_input_2_2
T_4_17_wire_logic_cluster/lc_2/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g3_0
T_5_18_wire_logic_cluster/lc_0/in_1

End 

Net : frame_decoder_OFF1data_7
T_2_26_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g3_7
T_3_25_wire_logic_cluster/lc_7/in_1

T_2_26_wire_logic_cluster/lc_7/out
T_2_25_sp4_v_t_46
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_11_26_0_
T_11_26_wire_logic_cluster/carry_in_mux/cout
T_11_26_wire_logic_cluster/lc_0/in_3

Net : bfn_1_26_0_
T_1_26_wire_logic_cluster/carry_in_mux/cout
T_1_26_wire_logic_cluster/lc_0/in_3

Net : uart_frame_decoder.count_i_2
T_1_19_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g1_2
T_1_19_wire_logic_cluster/lc_2/in_1

End 

Net : uart_frame_decoder.countZ0Z_2
T_1_19_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g0_5
T_1_19_wire_logic_cluster/lc_2/in_3

T_1_19_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_0/in_0

T_1_19_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g0_5
T_1_19_input_2_5
T_1_19_wire_logic_cluster/lc_5/in_2

End 

Net : uart_frame_decoder.source_offset2data_1_sqmuxa_0
T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

T_2_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g2_2
T_2_20_wire_logic_cluster/lc_3/cen

End 

Net : bfn_3_29_0_
T_3_29_wire_logic_cluster/carry_in_mux/cout
T_3_29_wire_logic_cluster/lc_0/in_3

Net : bfn_3_22_0_
T_3_22_wire_logic_cluster/carry_in_mux/cout
T_3_22_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.N_379_cascade_
T_10_20_wire_logic_cluster/lc_0/ltout
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_0_8
T_10_20_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g1_1
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_3.un3_source_data_0_cry_3
T_1_23_wire_logic_cluster/lc_3/cout
T_1_23_wire_logic_cluster/lc_4/in_3

Net : scaler_3.un3_source_data_0_cry_5_c_RNI4DBI
T_1_23_wire_logic_cluster/lc_6/out
T_1_22_sp4_v_t_44
T_1_25_lc_trk_g0_4
T_1_25_wire_logic_cluster/lc_5/in_1

T_1_23_wire_logic_cluster/lc_6/out
T_1_22_sp4_v_t_44
T_1_25_lc_trk_g0_4
T_1_25_input_2_6
T_1_25_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_3.un3_source_data_0_cry_6
T_1_23_wire_logic_cluster/lc_6/cout
T_1_23_wire_logic_cluster/lc_7/in_3

Net : scaler_3.un3_source_data_0_cry_6_c_RNI7HCI
T_1_23_wire_logic_cluster/lc_7/out
T_1_22_sp4_v_t_46
T_1_25_lc_trk_g1_6
T_1_25_wire_logic_cluster/lc_6/in_1

T_1_23_wire_logic_cluster/lc_7/out
T_1_22_sp4_v_t_46
T_1_25_lc_trk_g1_6
T_1_25_input_2_7
T_1_25_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_3.un3_source_data_0_cry_4
T_1_23_wire_logic_cluster/lc_4/cout
T_1_23_wire_logic_cluster/lc_5/in_3

Net : scaler_3.un3_source_data_0_cry_3_c_RNIU49I
T_1_23_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_41
T_1_25_lc_trk_g3_1
T_1_25_wire_logic_cluster/lc_3/in_1

T_1_23_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_41
T_1_25_lc_trk_g3_1
T_1_25_input_2_4
T_1_25_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_3.un3_source_data_0_cry_2
T_1_23_wire_logic_cluster/lc_2/cout
T_1_23_wire_logic_cluster/lc_3/in_3

Net : scaler_3.un3_source_data_0_cry_4_c_RNI19AI
T_1_23_wire_logic_cluster/lc_5/out
T_1_22_sp4_v_t_42
T_1_25_lc_trk_g1_2
T_1_25_wire_logic_cluster/lc_4/in_1

T_1_23_wire_logic_cluster/lc_5/out
T_1_22_sp4_v_t_42
T_1_25_lc_trk_g1_2
T_1_25_input_2_5
T_1_25_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_3.un3_source_data_0_cry_2_c_RNIR08I
T_1_23_wire_logic_cluster/lc_3/out
T_2_22_sp4_v_t_39
T_1_25_lc_trk_g2_7
T_1_25_wire_logic_cluster/lc_2/in_1

T_1_23_wire_logic_cluster/lc_3/out
T_2_22_sp4_v_t_39
T_1_25_lc_trk_g2_7
T_1_25_input_2_3
T_1_25_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_3.un3_source_data_0_cry_5
T_1_23_wire_logic_cluster/lc_5/cout
T_1_23_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.pulses2count_9_i_1_8
T_10_21_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_45
T_12_22_sp4_h_l_2
T_13_22_lc_trk_g3_2
T_13_22_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_1_24_0_
T_1_24_wire_logic_cluster/carry_in_mux/cout
T_1_24_wire_logic_cluster/lc_0/in_3

Net : reset_module_System.countZ0Z_5
T_5_17_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g3_4
T_4_17_wire_logic_cluster/lc_2/in_3

T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g3_4
T_5_17_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_3.un3_source_data_0_cry_7_c_RNI8JDI
T_1_24_wire_logic_cluster/lc_0/out
T_1_25_lc_trk_g0_0
T_1_25_wire_logic_cluster/lc_7/in_1

T_1_24_wire_logic_cluster/lc_0/out
T_1_22_sp4_v_t_45
T_1_26_lc_trk_g1_0
T_1_26_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_4.N_807_i_l_ofxZ0
T_1_30_wire_logic_cluster/lc_7/out
T_1_30_lc_trk_g2_7
T_1_30_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2count_9_i_0_1_9
T_10_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_8
T_14_22_sp4_v_t_36
T_13_23_lc_trk_g2_4
T_13_23_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.N_325
T_4_22_wire_logic_cluster/lc_2/out
T_4_22_sp4_h_l_9
T_8_22_sp4_h_l_0
T_10_22_lc_trk_g3_5
T_10_22_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_3.un3_source_data_0_cry_8
T_1_24_wire_logic_cluster/lc_0/cout
T_1_24_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_3.un3_source_data_0_cry_8_c_RNIRV25
T_1_24_wire_logic_cluster/lc_1/out
T_1_22_sp4_v_t_47
T_1_26_lc_trk_g0_2
T_1_26_input_2_0
T_1_26_wire_logic_cluster/lc_0/in_2

End 

Net : uart.N_180_cascade_
T_4_15_wire_logic_cluster/lc_4/ltout
T_4_15_wire_logic_cluster/lc_5/in_2

End 

Net : uart.un1_state_5_0
T_4_15_wire_logic_cluster/lc_5/out
T_3_15_lc_trk_g3_5
T_3_15_wire_logic_cluster/lc_1/in_3

T_4_15_wire_logic_cluster/lc_5/out
T_3_15_sp4_h_l_2
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_2/in_1

T_4_15_wire_logic_cluster/lc_5/out
T_3_15_sp4_h_l_2
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_0/in_3

T_4_15_wire_logic_cluster/lc_5/out
T_3_15_sp4_h_l_2
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_4/in_3

End 

Net : uart.CO1
T_3_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g2_1
T_2_15_wire_logic_cluster/lc_2/in_3

End 

Net : uart_frame_decoder.un1_WDT_cry_6
T_1_17_wire_logic_cluster/lc_6/cout
T_1_17_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_17
T_8_26_wire_logic_cluster/lc_3/out
T_8_26_sp4_h_l_11
T_7_22_sp4_v_t_46
T_7_18_sp4_v_t_46
T_7_21_lc_trk_g0_6
T_7_21_input_2_4
T_7_21_wire_logic_cluster/lc_4/in_2

T_8_26_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_39
T_9_28_lc_trk_g0_7
T_9_28_input_2_7
T_9_28_wire_logic_cluster/lc_7/in_2

T_8_26_wire_logic_cluster/lc_3/out
T_8_26_sp4_h_l_11
T_11_22_sp4_v_t_46
T_12_22_sp4_h_l_4
T_12_22_lc_trk_g0_1
T_12_22_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_2
T_9_28_wire_logic_cluster/lc_3/out
T_10_25_sp4_v_t_47
T_10_21_sp4_v_t_43
T_7_21_sp4_h_l_6
T_7_21_lc_trk_g1_3
T_7_21_wire_logic_cluster/lc_4/in_0

T_9_28_wire_logic_cluster/lc_3/out
T_9_28_lc_trk_g1_3
T_9_28_input_2_6
T_9_28_wire_logic_cluster/lc_6/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_10_28_lc_trk_g0_3
T_10_28_wire_logic_cluster/lc_4/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_9_19_sp12_v_t_22
T_9_25_lc_trk_g3_5
T_9_25_wire_logic_cluster/lc_1/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_5/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_7/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_10_25_sp4_v_t_47
T_10_21_sp4_v_t_43
T_7_21_sp4_h_l_6
T_6_21_sp4_v_t_43
T_5_22_lc_trk_g3_3
T_5_22_input_2_2
T_5_22_wire_logic_cluster/lc_2/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g3_3
T_10_27_input_2_0
T_10_27_wire_logic_cluster/lc_0/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_41
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_7/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_10_25_sp4_v_t_47
T_10_21_sp4_v_t_43
T_10_22_lc_trk_g2_3
T_10_22_wire_logic_cluster/lc_4/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_10_25_sp4_v_t_47
T_10_21_sp4_v_t_43
T_11_21_sp4_h_l_11
T_11_21_lc_trk_g0_6
T_11_21_input_2_4
T_11_21_wire_logic_cluster/lc_4/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_41
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_6/in_0

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_41
T_12_23_lc_trk_g1_4
T_12_23_input_2_3
T_12_23_wire_logic_cluster/lc_3/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_9_27_sp4_v_t_38
T_9_23_sp4_v_t_38
T_10_23_sp4_h_l_3
T_11_23_lc_trk_g2_3
T_11_23_input_2_5
T_11_23_wire_logic_cluster/lc_5/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_41
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_0/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_10_25_sp4_v_t_47
T_10_21_sp4_v_t_43
T_10_25_sp4_v_t_44
T_10_26_lc_trk_g2_4
T_10_26_input_2_2
T_10_26_wire_logic_cluster/lc_2/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_10_25_sp4_v_t_47
T_10_21_sp4_v_t_43
T_10_22_lc_trk_g2_3
T_10_22_wire_logic_cluster/lc_0/in_3

T_9_28_wire_logic_cluster/lc_3/out
T_10_28_lc_trk_g0_3
T_10_28_input_2_1
T_10_28_wire_logic_cluster/lc_1/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g2_3
T_10_27_wire_logic_cluster/lc_6/in_1

T_9_28_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g2_3
T_10_27_wire_logic_cluster/lc_2/in_3

T_9_28_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g2_3
T_10_27_wire_logic_cluster/lc_7/in_0

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_41
T_12_23_lc_trk_g1_4
T_12_23_input_2_5
T_12_23_wire_logic_cluster/lc_5/in_2

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_41
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_2/in_0

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_41
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_4/in_3

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_47
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_3/in_3

T_9_28_wire_logic_cluster/lc_3/out
T_9_25_sp4_v_t_46
T_10_25_sp4_h_l_4
T_13_21_sp4_v_t_41
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_3/in_3

T_9_28_wire_logic_cluster/lc_3/out
T_9_28_sp4_h_l_11
T_11_28_lc_trk_g3_6
T_11_28_wire_logic_cluster/lc_7/in_0

T_9_28_wire_logic_cluster/lc_3/out
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_0_cascade_
T_7_22_wire_logic_cluster/lc_1/ltout
T_7_22_wire_logic_cluster/lc_2/in_2

End 

Net : frame_decoder_CH2data_7
T_1_21_wire_logic_cluster/lc_7/out
T_2_22_lc_trk_g2_7
T_2_22_wire_logic_cluster/lc_2/in_3

T_1_21_wire_logic_cluster/lc_7/out
T_2_22_lc_trk_g2_7
T_2_22_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_3.un3_source_data_0_axb_7
T_2_23_wire_logic_cluster/lc_4/out
T_1_23_lc_trk_g2_4
T_1_23_wire_logic_cluster/lc_7/in_1

End 

Net : frame_decoder_CH3data_7
T_2_24_wire_logic_cluster/lc_7/out
T_2_23_lc_trk_g0_7
T_2_23_wire_logic_cluster/lc_4/in_3

T_2_24_wire_logic_cluster/lc_7/out
T_1_24_lc_trk_g3_7
T_1_24_wire_logic_cluster/lc_7/in_3

End 

Net : frame_decoder_OFF3data_7
T_1_22_wire_logic_cluster/lc_7/out
T_2_23_lc_trk_g2_7
T_2_23_wire_logic_cluster/lc_4/in_1

T_1_22_wire_logic_cluster/lc_7/out
T_1_21_sp4_v_t_46
T_1_24_lc_trk_g0_6
T_1_24_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_2.un3_source_data_0_cry_8
T_2_22_wire_logic_cluster/lc_0/cout
T_2_22_wire_logic_cluster/lc_1/in_3

End 

Net : uart.un1_state_2_0
T_4_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_1/in_0

T_4_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_3/in_0

T_4_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_5/in_0

T_4_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_7/in_0

T_4_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_0/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_4/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_6/in_3

End 

Net : uart.timer_CountZ0Z_0
T_5_13_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_44
T_5_16_lc_trk_g0_1
T_5_16_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_44
T_5_15_lc_trk_g0_4
T_5_15_input_2_0
T_5_15_wire_logic_cluster/lc_0/in_2

T_5_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g2_6
T_4_13_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_1.un3_source_data_0_cry_8
T_2_28_wire_logic_cluster/lc_0/cout
T_2_28_wire_logic_cluster/lc_1/in_3

End 

Net : uart.un1_state_2_0_a3_2
T_4_16_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g1_2
T_4_17_wire_logic_cluster/lc_0/in_1

End 

Net : uart.un1_state_2_0_a3_0
T_5_16_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_2/in_3

End 

Net : scaler_1.un3_source_data_0_cry_8_c_RNIPB6F
T_2_28_wire_logic_cluster/lc_1/out
T_3_29_lc_trk_g3_1
T_3_29_input_2_0
T_3_29_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_2.un3_source_data_0_cry_8_c_RNIQL42
T_2_22_wire_logic_cluster/lc_1/out
T_3_22_lc_trk_g1_1
T_3_22_input_2_0
T_3_22_wire_logic_cluster/lc_0/in_2

End 

Net : uart_frame_decoder.WDTZ0Z_9
T_1_18_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g3_1
T_2_17_wire_logic_cluster/lc_2/in_0

T_1_18_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g3_1
T_1_18_wire_logic_cluster/lc_1/in_1

End 

Net : uart_frame_decoder.un1_WDT_cry_5
T_1_17_wire_logic_cluster/lc_5/cout
T_1_17_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.N_396
T_10_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_44
T_10_22_lc_trk_g0_4
T_10_22_input_2_2
T_10_22_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2count_9_0_0_12
T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_5/in_3

End 

Net : scaler_4.un2_source_data_0_cry_7
T_2_29_wire_logic_cluster/lc_6/cout
T_2_29_wire_logic_cluster/lc_7/in_3

Net : uart_frame_decoder.source_CH3data_1_sqmuxa_0
T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

T_3_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/cen

End 

Net : ppm_encoder_1.pulses2count_9_0_0_11
T_10_21_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_45
T_10_23_sp4_v_t_46
T_11_27_sp4_h_l_5
T_11_27_lc_trk_g1_0
T_11_27_wire_logic_cluster/lc_4/in_3

End 

Net : scaler_3.N_795_i_l_ofxZ0
T_1_24_wire_logic_cluster/lc_7/out
T_1_24_lc_trk_g2_7
T_1_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.N_391
T_10_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

End 

Net : reset_module_System.countZ0Z_10
T_5_18_wire_logic_cluster/lc_1/out
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_0/in_0

T_5_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g3_1
T_5_18_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.reset6_3
T_4_18_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g1_0
T_4_19_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_14
T_11_25_wire_logic_cluster/lc_6/cout
T_11_25_wire_logic_cluster/lc_7/in_3

Net : reset_module_System.countZ0Z_11
T_5_18_wire_logic_cluster/lc_2/out
T_4_18_lc_trk_g3_2
T_4_18_wire_logic_cluster/lc_0/in_3

T_5_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g1_2
T_5_18_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_3.un2_source_data_0_cry_7
T_1_25_wire_logic_cluster/lc_6/cout
T_1_25_wire_logic_cluster/lc_7/in_3

Net : scaler_3.un2_source_data_0
T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_1_25_lc_trk_g2_3
T_1_25_wire_logic_cluster/lc_0/in_1

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_1_25_lc_trk_g2_3
T_1_25_input_2_1
T_1_25_wire_logic_cluster/lc_1/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_36
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_7/in_1

T_1_23_wire_logic_cluster/lc_1/out
T_1_24_lc_trk_g0_1
T_1_24_wire_logic_cluster/lc_5/in_0

End 

Net : frame_decoder_CH1data_0
T_2_25_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_45
T_2_27_lc_trk_g1_0
T_2_27_wire_logic_cluster/lc_0/in_1

T_2_25_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_45
T_2_27_sp4_v_t_46
T_2_28_lc_trk_g2_6
T_2_28_wire_logic_cluster/lc_5/in_3

T_2_25_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_45
T_2_19_sp4_v_t_45
T_1_20_lc_trk_g3_5
T_1_20_wire_logic_cluster/lc_0/in_0

T_2_25_wire_logic_cluster/lc_0/out
T_3_25_lc_trk_g1_0
T_3_25_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_16
T_7_27_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_38
T_8_28_sp4_h_l_9
T_9_28_lc_trk_g2_1
T_9_28_input_2_5
T_9_28_wire_logic_cluster/lc_5/in_2

T_7_27_wire_logic_cluster/lc_7/out
T_7_25_sp4_v_t_43
T_8_25_sp4_h_l_6
T_9_25_lc_trk_g3_6
T_9_25_input_2_1
T_9_25_wire_logic_cluster/lc_1/in_2

T_7_27_wire_logic_cluster/lc_7/out
T_7_24_sp4_v_t_38
T_8_28_sp4_h_l_9
T_12_28_sp4_h_l_5
T_11_28_lc_trk_g0_5
T_11_28_input_2_7
T_11_28_wire_logic_cluster/lc_7/in_2

End 

Net : uart_frame_decoder.un1_WDT_cry_4
T_1_17_wire_logic_cluster/lc_4/cout
T_1_17_wire_logic_cluster/lc_5/in_3

Net : frame_decoder_OFF4data_0
T_1_27_wire_logic_cluster/lc_0/out
T_1_25_sp4_v_t_45
T_1_29_lc_trk_g0_0
T_1_29_input_2_0
T_1_29_wire_logic_cluster/lc_0/in_2

T_1_27_wire_logic_cluster/lc_0/out
T_2_28_lc_trk_g2_0
T_2_28_wire_logic_cluster/lc_7/in_3

T_1_27_wire_logic_cluster/lc_0/out
T_1_15_sp12_v_t_23
T_1_20_lc_trk_g3_7
T_1_20_wire_logic_cluster/lc_3/in_1

T_1_27_wire_logic_cluster/lc_0/out
T_1_26_lc_trk_g0_0
T_1_26_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_CH3data_0
T_2_24_wire_logic_cluster/lc_0/out
T_1_23_lc_trk_g3_0
T_1_23_wire_logic_cluster/lc_0/in_1

T_2_24_wire_logic_cluster/lc_0/out
T_1_24_lc_trk_g2_0
T_1_24_wire_logic_cluster/lc_5/in_3

T_2_24_wire_logic_cluster/lc_0/out
T_1_24_sp4_h_l_8
T_4_20_sp4_v_t_45
T_4_23_lc_trk_g1_5
T_4_23_wire_logic_cluster/lc_5/in_3

T_2_24_wire_logic_cluster/lc_0/out
T_1_24_sp4_h_l_8
T_4_20_sp4_v_t_45
T_3_22_lc_trk_g2_0
T_3_22_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.N_443
T_7_26_wire_logic_cluster/lc_2/out
T_8_26_sp4_h_l_4
T_12_26_sp4_h_l_0
T_11_22_sp4_v_t_37
T_10_23_lc_trk_g2_5
T_10_23_wire_logic_cluster/lc_3/in_0

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_input_2_0
T_7_27_wire_logic_cluster/lc_0/in_2

T_7_26_wire_logic_cluster/lc_2/out
T_8_26_sp4_h_l_4
T_10_26_lc_trk_g3_1
T_10_26_wire_logic_cluster/lc_6/in_0

T_7_26_wire_logic_cluster/lc_2/out
T_8_26_sp4_h_l_4
T_12_26_sp4_h_l_0
T_11_22_sp4_v_t_37
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_300
T_10_22_wire_logic_cluster/lc_6/out
T_10_20_sp4_v_t_41
T_11_24_sp4_h_l_4
T_12_24_lc_trk_g3_4
T_12_24_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_2_12
T_10_23_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g1_3
T_10_24_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_OFF3data_0
T_1_22_wire_logic_cluster/lc_0/out
T_1_23_lc_trk_g0_0
T_1_23_input_2_0
T_1_23_wire_logic_cluster/lc_0/in_2

T_1_22_wire_logic_cluster/lc_0/out
T_1_20_sp4_v_t_45
T_1_24_lc_trk_g0_0
T_1_24_wire_logic_cluster/lc_5/in_1

T_1_22_wire_logic_cluster/lc_0/out
T_1_22_sp4_h_l_5
T_4_22_sp4_v_t_40
T_4_23_lc_trk_g2_0
T_4_23_wire_logic_cluster/lc_5/in_1

T_1_22_wire_logic_cluster/lc_0/out
T_1_22_sp4_h_l_5
T_3_22_lc_trk_g3_0
T_3_22_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_13
T_11_25_wire_logic_cluster/lc_5/cout
T_11_25_wire_logic_cluster/lc_6/in_3

Net : scaler_3.un2_source_data_0_cry_6
T_1_25_wire_logic_cluster/lc_5/cout
T_1_25_wire_logic_cluster/lc_6/in_3

Net : scaler_1.un3_source_data_0_cry_6_c_RNI1HI11
T_2_27_wire_logic_cluster/lc_7/out
T_3_28_lc_trk_g2_7
T_3_28_wire_logic_cluster/lc_6/in_1

T_2_27_wire_logic_cluster/lc_7/out
T_3_28_lc_trk_g2_7
T_3_28_input_2_7
T_3_28_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_302
T_10_20_wire_logic_cluster/lc_5/out
T_10_13_sp12_v_t_22
T_10_24_lc_trk_g3_2
T_10_24_wire_logic_cluster/lc_2/in_1

End 

Net : frame_decoder_CH1data_1
T_2_25_wire_logic_cluster/lc_4/out
T_3_24_sp4_v_t_41
T_2_27_lc_trk_g3_1
T_2_27_wire_logic_cluster/lc_1/in_1

End 

Net : uart_frame_decoder.un1_WDT_cry_3
T_1_17_wire_logic_cluster/lc_3/cout
T_1_17_wire_logic_cluster/lc_4/in_3

Net : scaler_2.un3_source_data_0_cry_6_c_RNI4HVH
T_2_21_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g0_7
T_3_21_wire_logic_cluster/lc_6/in_1

T_2_21_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g0_7
T_3_21_input_2_7
T_3_21_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_383
T_7_26_wire_logic_cluster/lc_6/out
T_7_23_sp4_v_t_36
T_8_27_sp4_h_l_1
T_10_27_lc_trk_g3_4
T_10_27_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.pulses2count_9_i_1_10
T_10_27_wire_logic_cluster/lc_2/out
T_10_24_sp4_v_t_44
T_11_24_sp4_h_l_9
T_12_24_lc_trk_g3_1
T_12_24_wire_logic_cluster/lc_3/in_3

End 

Net : frame_decoder_OFF4data_1
T_1_27_wire_logic_cluster/lc_1/out
T_1_25_sp4_v_t_47
T_1_29_lc_trk_g1_2
T_1_29_input_2_1
T_1_29_wire_logic_cluster/lc_1/in_2

End 

Net : frame_decoder_CH3data_1
T_2_24_wire_logic_cluster/lc_1/out
T_1_23_lc_trk_g3_1
T_1_23_wire_logic_cluster/lc_1/in_1

End 

Net : scaler_1.N_771_i_l_ofxZ0
T_2_28_wire_logic_cluster/lc_3/out
T_2_28_lc_trk_g2_3
T_2_28_wire_logic_cluster/lc_0/in_1

End 

Net : uart_frame_decoder.source_offset4data_1_sqmuxa
T_3_23_wire_logic_cluster/lc_4/out
T_2_23_sp4_h_l_0
T_1_23_sp4_v_t_43
T_1_24_lc_trk_g2_3
T_1_24_wire_logic_cluster/lc_2/in_1

T_3_23_wire_logic_cluster/lc_4/out
T_4_19_sp4_v_t_44
T_4_21_lc_trk_g3_1
T_4_21_input_2_2
T_4_21_wire_logic_cluster/lc_2/in_2

End 

Net : uart_data_rdy
T_3_17_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_42
T_3_20_sp4_v_t_47
T_3_23_lc_trk_g0_7
T_3_23_wire_logic_cluster/lc_4/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_42
T_2_18_lc_trk_g1_7
T_2_18_wire_logic_cluster/lc_5/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_42
T_3_19_lc_trk_g1_2
T_3_19_wire_logic_cluster/lc_2/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_42
T_3_19_lc_trk_g1_2
T_3_19_wire_logic_cluster/lc_6/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_42
T_3_20_sp4_v_t_47
T_0_24_sp4_h_l_10
T_1_24_lc_trk_g2_2
T_1_24_wire_logic_cluster/lc_3/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g3_5
T_2_17_wire_logic_cluster/lc_7/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_42
T_3_20_sp4_v_t_47
T_2_23_lc_trk_g3_7
T_2_23_wire_logic_cluster/lc_1/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_42
T_3_20_sp4_v_t_47
T_2_23_lc_trk_g3_7
T_2_23_wire_logic_cluster/lc_6/in_0

T_3_17_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_43
T_4_20_lc_trk_g0_6
T_4_20_wire_logic_cluster/lc_3/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g3_5
T_2_17_wire_logic_cluster/lc_5/in_1

T_3_17_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_43
T_1_20_sp4_h_l_11
T_1_20_lc_trk_g1_6
T_1_20_wire_logic_cluster/lc_6/in_1

T_3_17_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_43
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_3/in_3

T_3_17_wire_logic_cluster/lc_5/out
T_2_17_sp4_h_l_2
T_1_17_sp4_v_t_45
T_1_19_lc_trk_g2_0
T_1_19_wire_logic_cluster/lc_6/in_0

T_3_17_wire_logic_cluster/lc_5/out
T_3_16_sp4_v_t_42
T_3_19_lc_trk_g1_2
T_3_19_wire_logic_cluster/lc_5/in_0

T_3_17_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_43
T_1_20_sp4_h_l_11
T_1_20_lc_trk_g1_6
T_1_20_input_2_5
T_1_20_wire_logic_cluster/lc_5/in_2

T_3_17_wire_logic_cluster/lc_5/out
T_2_17_sp4_h_l_2
T_5_17_sp4_v_t_42
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_2.N_783_i_l_ofxZ0
T_2_22_wire_logic_cluster/lc_7/out
T_2_22_lc_trk_g0_7
T_2_22_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_12
T_11_25_wire_logic_cluster/lc_4/cout
T_11_25_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.N_241
T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_8_28_sp4_h_l_7
T_8_28_lc_trk_g1_2
T_8_28_wire_logic_cluster/lc_1/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_8_28_sp4_h_l_7
T_8_28_lc_trk_g1_2
T_8_28_wire_logic_cluster/lc_5/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_7_20_sp4_v_t_44
T_7_22_lc_trk_g2_1
T_7_22_wire_logic_cluster/lc_2/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_7_20_sp4_v_t_44
T_7_22_lc_trk_g2_1
T_7_22_input_2_3
T_7_22_wire_logic_cluster/lc_3/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_8_28_sp4_h_l_7
T_8_28_lc_trk_g0_2
T_8_28_input_2_0
T_8_28_wire_logic_cluster/lc_0/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_8_28_sp4_h_l_7
T_8_28_lc_trk_g0_2
T_8_28_input_2_2
T_8_28_wire_logic_cluster/lc_2/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_8_28_sp4_h_l_7
T_8_28_lc_trk_g1_2
T_8_28_input_2_3
T_8_28_wire_logic_cluster/lc_3/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_8_28_sp4_h_l_7
T_8_28_lc_trk_g0_2
T_8_28_input_2_4
T_8_28_wire_logic_cluster/lc_4/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_7_27_lc_trk_g1_6
T_7_27_wire_logic_cluster/lc_1/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_8_26_lc_trk_g3_6
T_8_26_wire_logic_cluster/lc_3/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_8_27_lc_trk_g0_6
T_8_27_wire_logic_cluster/lc_5/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_8_27_lc_trk_g1_6
T_8_27_input_2_3
T_8_27_wire_logic_cluster/lc_3/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_8_27_lc_trk_g1_6
T_8_27_input_2_7
T_8_27_wire_logic_cluster/lc_7/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_8_27_lc_trk_g1_6
T_8_27_input_2_1
T_8_27_wire_logic_cluster/lc_1/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_8_26_lc_trk_g2_6
T_8_26_input_2_2
T_8_26_wire_logic_cluster/lc_2/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_8_26_lc_trk_g2_6
T_8_26_input_2_6
T_8_26_wire_logic_cluster/lc_6/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_8_26_lc_trk_g2_6
T_8_26_input_2_4
T_8_26_wire_logic_cluster/lc_4/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_8_26_lc_trk_g3_6
T_8_26_input_2_5
T_8_26_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.N_235
T_8_23_wire_logic_cluster/lc_3/out
T_8_23_sp4_h_l_11
T_7_23_sp4_v_t_40
T_7_27_lc_trk_g1_5
T_7_27_input_2_6
T_7_27_wire_logic_cluster/lc_6/in_2

T_8_23_wire_logic_cluster/lc_3/out
T_9_23_sp4_h_l_6
T_12_19_sp4_v_t_43
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_7/in_3

T_8_23_wire_logic_cluster/lc_3/out
T_9_23_sp4_h_l_6
T_12_19_sp4_v_t_43
T_12_22_lc_trk_g1_3
T_12_22_input_2_6
T_12_22_wire_logic_cluster/lc_6/in_2

T_8_23_wire_logic_cluster/lc_3/out
T_8_23_sp4_h_l_11
T_11_23_sp4_v_t_41
T_10_27_lc_trk_g1_4
T_10_27_input_2_7
T_10_27_wire_logic_cluster/lc_7/in_2

T_8_23_wire_logic_cluster/lc_3/out
T_8_23_sp4_h_l_11
T_7_23_sp4_v_t_40
T_7_27_lc_trk_g1_5
T_7_27_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_3/out
T_8_23_sp4_h_l_11
T_10_23_lc_trk_g3_6
T_10_23_input_2_7
T_10_23_wire_logic_cluster/lc_7/in_2

T_8_23_wire_logic_cluster/lc_3/out
T_9_23_sp4_h_l_6
T_12_19_sp4_v_t_43
T_12_23_lc_trk_g0_6
T_12_23_wire_logic_cluster/lc_5/in_1

T_8_23_wire_logic_cluster/lc_3/out
T_8_23_sp4_h_l_11
T_11_23_sp4_v_t_41
T_11_27_sp4_v_t_41
T_11_28_lc_trk_g3_1
T_11_28_wire_logic_cluster/lc_7/in_1

T_8_23_wire_logic_cluster/lc_3/out
T_9_23_sp4_h_l_6
T_12_19_sp4_v_t_43
T_12_23_lc_trk_g0_6
T_12_23_wire_logic_cluster/lc_4/in_0

T_8_23_wire_logic_cluster/lc_3/out
T_9_23_sp4_h_l_6
T_12_19_sp4_v_t_43
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_3/in_1

T_8_23_wire_logic_cluster/lc_3/out
T_9_23_sp4_h_l_6
T_12_19_sp4_v_t_43
T_12_22_lc_trk_g1_3
T_12_22_input_2_2
T_12_22_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_3.un2_source_data_0_cry_5
T_1_25_wire_logic_cluster/lc_4/cout
T_1_25_wire_logic_cluster/lc_5/in_3

Net : scaler_2.un2_source_data_0_cry_1_c_RNO_0
T_5_21_wire_logic_cluster/lc_4/out
T_4_21_sp4_h_l_0
T_3_21_lc_trk_g0_0
T_3_21_input_2_0
T_3_21_wire_logic_cluster/lc_0/in_2

End 

Net : frame_decoder_OFF2data_0
T_2_20_wire_logic_cluster/lc_0/out
T_2_17_sp4_v_t_40
T_3_21_sp4_h_l_11
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_4/in_3

T_2_20_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g0_0
T_2_21_input_2_0
T_2_21_wire_logic_cluster/lc_0/in_2

T_2_20_wire_logic_cluster/lc_0/out
T_2_17_sp4_v_t_40
T_3_21_sp4_h_l_11
T_6_21_sp4_v_t_41
T_6_25_sp4_v_t_42
T_5_26_lc_trk_g3_2
T_5_26_wire_logic_cluster/lc_6/in_1

T_2_20_wire_logic_cluster/lc_0/out
T_3_18_sp4_v_t_44
T_3_22_lc_trk_g0_1
T_3_22_wire_logic_cluster/lc_5/in_0

End 

Net : scaler_1.un3_source_data_0_cry_1_c_RNIISC11
T_2_27_wire_logic_cluster/lc_2/out
T_3_28_lc_trk_g2_2
T_3_28_wire_logic_cluster/lc_1/in_1

T_2_27_wire_logic_cluster/lc_2/out
T_3_28_lc_trk_g2_2
T_3_28_input_2_2
T_3_28_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_1.un3_source_data_0_cry_5_c_RNIUCH11
T_2_27_wire_logic_cluster/lc_6/out
T_3_28_lc_trk_g2_6
T_3_28_wire_logic_cluster/lc_5/in_1

T_2_27_wire_logic_cluster/lc_6/out
T_3_28_lc_trk_g2_6
T_3_28_input_2_6
T_3_28_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_1.un3_source_data_0_cry_3_c_RNIO4F11
T_2_27_wire_logic_cluster/lc_4/out
T_3_28_lc_trk_g2_4
T_3_28_wire_logic_cluster/lc_3/in_1

T_2_27_wire_logic_cluster/lc_4/out
T_3_28_lc_trk_g2_4
T_3_28_input_2_4
T_3_28_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_1.un3_source_data_0_cry_3
T_2_27_wire_logic_cluster/lc_3/cout
T_2_27_wire_logic_cluster/lc_4/in_3

Net : scaler_1.un3_source_data_0_cry_4
T_2_27_wire_logic_cluster/lc_4/cout
T_2_27_wire_logic_cluster/lc_5/in_3

Net : scaler_1.un3_source_data_0_cry_5
T_2_27_wire_logic_cluster/lc_5/cout
T_2_27_wire_logic_cluster/lc_6/in_3

Net : scaler_3.un3_source_data_0_cry_0
T_1_23_wire_logic_cluster/lc_0/cout
T_1_23_wire_logic_cluster/lc_1/in_3

Net : scaler_1.un3_source_data_0_cry_6
T_2_27_wire_logic_cluster/lc_6/cout
T_2_27_wire_logic_cluster/lc_7/in_3

Net : scaler_1.un3_source_data_0_cry_0
T_2_27_wire_logic_cluster/lc_0/cout
T_2_27_wire_logic_cluster/lc_1/in_3

Net : frame_decoder_CH1data_2
T_2_25_wire_logic_cluster/lc_2/out
T_2_24_sp4_v_t_36
T_2_27_lc_trk_g1_4
T_2_27_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_1.un3_source_data_0_cry_1
T_2_27_wire_logic_cluster/lc_1/cout
T_2_27_wire_logic_cluster/lc_2/in_3

Net : scaler_1.un3_source_data_0_cry_4_c_RNIR8G11
T_2_27_wire_logic_cluster/lc_5/out
T_3_28_lc_trk_g2_5
T_3_28_wire_logic_cluster/lc_4/in_1

T_2_27_wire_logic_cluster/lc_5/out
T_3_28_lc_trk_g2_5
T_3_28_input_2_5
T_3_28_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_1.un2_source_data_0
T_2_27_wire_logic_cluster/lc_1/out
T_3_28_lc_trk_g2_1
T_3_28_wire_logic_cluster/lc_0/in_1

T_2_27_wire_logic_cluster/lc_1/out
T_3_28_lc_trk_g2_1
T_3_28_input_2_1
T_3_28_wire_logic_cluster/lc_1/in_2

T_2_27_wire_logic_cluster/lc_1/out
T_3_24_sp4_v_t_43
T_3_25_lc_trk_g3_3
T_3_25_wire_logic_cluster/lc_0/in_0

T_2_27_wire_logic_cluster/lc_1/out
T_2_28_lc_trk_g1_1
T_2_28_wire_logic_cluster/lc_5/in_1

End 

Net : scaler_1.un3_source_data_0_cry_2_c_RNIL0E11
T_2_27_wire_logic_cluster/lc_3/out
T_3_28_lc_trk_g2_3
T_3_28_wire_logic_cluster/lc_2/in_1

T_2_27_wire_logic_cluster/lc_3/out
T_3_28_lc_trk_g2_3
T_3_28_input_2_3
T_3_28_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_1.un3_source_data_0_cry_2
T_2_27_wire_logic_cluster/lc_2/cout
T_2_27_wire_logic_cluster/lc_3/in_3

Net : frame_decoder_CH2data_0
T_1_21_wire_logic_cluster/lc_0/out
T_0_21_sp12_h_l_4
T_5_21_lc_trk_g0_0
T_5_21_wire_logic_cluster/lc_4/in_0

T_1_21_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g1_0
T_2_21_wire_logic_cluster/lc_0/in_1

T_1_21_wire_logic_cluster/lc_0/out
T_1_19_sp4_v_t_45
T_2_23_sp4_h_l_2
T_5_23_sp4_v_t_39
T_5_26_lc_trk_g0_7
T_5_26_wire_logic_cluster/lc_6/in_3

T_1_21_wire_logic_cluster/lc_0/out
T_1_18_sp4_v_t_40
T_2_22_sp4_h_l_11
T_3_22_lc_trk_g3_3
T_3_22_wire_logic_cluster/lc_5/in_3

End 

Net : uart_frame_decoder.WDTZ0Z_14
T_1_18_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g2_6
T_2_17_wire_logic_cluster/lc_3/in_3

T_1_18_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g3_6
T_2_17_input_2_5
T_2_17_wire_logic_cluster/lc_5/in_2

T_1_18_wire_logic_cluster/lc_6/out
T_1_18_lc_trk_g1_6
T_1_18_wire_logic_cluster/lc_6/in_1

End 

Net : uart_frame_decoder.WDTZ0Z_15
T_1_18_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g3_7
T_2_17_wire_logic_cluster/lc_3/in_1

T_1_18_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g2_7
T_2_17_wire_logic_cluster/lc_5/in_0

T_1_18_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g1_7
T_1_18_wire_logic_cluster/lc_7/in_1

End 

Net : uart_frame_decoder.un1_WDT_cry_2
T_1_17_wire_logic_cluster/lc_2/cout
T_1_17_wire_logic_cluster/lc_3/in_3

Net : uart_frame_decoder.source_CH1data_1_sqmuxa
T_2_18_wire_logic_cluster/lc_5/out
T_2_11_sp12_v_t_22
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_4/in_0

T_2_18_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g1_5
T_2_17_wire_logic_cluster/lc_6/in_0

End 

Net : frame_decoder_CH4data_0
T_1_28_wire_logic_cluster/lc_0/out
T_1_29_lc_trk_g1_0
T_1_29_wire_logic_cluster/lc_0/in_1

T_1_28_wire_logic_cluster/lc_0/out
T_2_28_lc_trk_g0_0
T_2_28_wire_logic_cluster/lc_7/in_1

T_1_28_wire_logic_cluster/lc_0/out
T_1_16_sp12_v_t_23
T_1_20_lc_trk_g2_0
T_1_20_wire_logic_cluster/lc_3/in_3

T_1_28_wire_logic_cluster/lc_0/out
T_1_25_sp4_v_t_40
T_1_26_lc_trk_g2_0
T_1_26_wire_logic_cluster/lc_5/in_3

End 

Net : uart_frame_decoder.N_79_4
T_2_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_4
T_4_18_sp4_v_t_47
T_3_19_lc_trk_g3_7
T_3_19_wire_logic_cluster/lc_3/in_3

T_2_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_4
T_4_18_sp4_v_t_47
T_3_19_lc_trk_g3_7
T_3_19_wire_logic_cluster/lc_7/in_3

End 

Net : uart_frame_decoder.state_1_ns_i_i_0_0_cascade_
T_2_19_wire_logic_cluster/lc_4/ltout
T_2_19_wire_logic_cluster/lc_5/in_2

End 

Net : uart_frame_decoder.state_1_RNO_3Z0Z_0
T_3_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g2_3
T_2_19_wire_logic_cluster/lc_4/in_3

End 

Net : uart_data_0
T_3_20_wire_logic_cluster/lc_0/out
T_3_18_sp4_v_t_45
T_2_22_lc_trk_g2_0
T_2_22_wire_logic_cluster/lc_6/in_0

T_3_20_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g2_0
T_3_20_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_5
T_2_20_sp4_v_t_46
T_2_24_sp4_v_t_42
T_1_28_lc_trk_g1_7
T_1_28_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_5
T_2_20_sp4_v_t_46
T_2_24_sp4_v_t_42
T_1_27_lc_trk_g3_2
T_1_27_wire_logic_cluster/lc_0/in_3

T_3_20_wire_logic_cluster/lc_0/out
T_3_18_sp4_v_t_45
T_3_22_sp4_v_t_45
T_2_25_lc_trk_g3_5
T_2_25_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_0/out
T_3_18_sp4_v_t_45
T_3_22_sp4_v_t_45
T_2_26_lc_trk_g2_0
T_2_26_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_0/out
T_3_18_sp4_v_t_45
T_3_22_sp4_v_t_45
T_2_24_lc_trk_g0_3
T_2_24_wire_logic_cluster/lc_0/in_3

T_3_20_wire_logic_cluster/lc_0/out
T_3_17_sp4_v_t_40
T_0_21_sp4_h_l_5
T_1_21_lc_trk_g2_5
T_1_21_wire_logic_cluster/lc_0/in_3

T_3_20_wire_logic_cluster/lc_0/out
T_3_18_sp4_v_t_45
T_0_22_sp4_h_l_1
T_1_22_lc_trk_g2_1
T_1_22_wire_logic_cluster/lc_0/in_3

T_3_20_wire_logic_cluster/lc_0/out
T_3_20_lc_trk_g2_0
T_3_20_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g3_0
T_2_20_wire_logic_cluster/lc_0/in_3

End 

Net : scaler_4.un3_source_data_0_cry_5_c_RNI7DOI
T_1_29_wire_logic_cluster/lc_6/out
T_2_29_lc_trk_g0_6
T_2_29_wire_logic_cluster/lc_5/in_1

T_1_29_wire_logic_cluster/lc_6/out
T_2_29_lc_trk_g0_6
T_2_29_input_2_6
T_2_29_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_4.un3_source_data_0_cry_1_c_RNIRSJI
T_1_29_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g0_2
T_2_29_wire_logic_cluster/lc_1/in_1

T_1_29_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g0_2
T_2_29_input_2_2
T_2_29_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un3_source_data_0_cry_3_c_RNI15MI
T_1_29_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g0_4
T_2_29_wire_logic_cluster/lc_3/in_1

T_1_29_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g0_4
T_2_29_input_2_4
T_2_29_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4.un3_source_data_0_cry_2
T_1_29_wire_logic_cluster/lc_2/cout
T_1_29_wire_logic_cluster/lc_3/in_3

Net : scaler_4.un3_source_data_0_cry_5
T_1_29_wire_logic_cluster/lc_5/cout
T_1_29_wire_logic_cluster/lc_6/in_3

Net : frame_decoder_OFF4data_2
T_1_27_wire_logic_cluster/lc_2/out
T_1_26_sp4_v_t_36
T_1_29_lc_trk_g0_4
T_1_29_input_2_2
T_1_29_wire_logic_cluster/lc_2/in_2

End 

Net : frame_decoder_OFF2data_2
T_2_20_wire_logic_cluster/lc_2/out
T_2_19_sp4_v_t_36
T_2_21_lc_trk_g3_1
T_2_21_input_2_2
T_2_21_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un3_source_data_0_cry_3
T_1_29_wire_logic_cluster/lc_3/cout
T_1_29_wire_logic_cluster/lc_4/in_3

Net : scaler_4.un3_source_data_0_cry_0
T_1_29_wire_logic_cluster/lc_0/cout
T_1_29_wire_logic_cluster/lc_1/in_3

Net : scaler_4.un3_source_data_0_cry_1
T_1_29_wire_logic_cluster/lc_1/cout
T_1_29_wire_logic_cluster/lc_2/in_3

Net : scaler_4.un3_source_data_0_cry_4
T_1_29_wire_logic_cluster/lc_4/cout
T_1_29_wire_logic_cluster/lc_5/in_3

Net : scaler_4.un2_source_data_0
T_1_29_wire_logic_cluster/lc_1/out
T_2_29_lc_trk_g0_1
T_2_29_wire_logic_cluster/lc_0/in_1

T_1_29_wire_logic_cluster/lc_1/out
T_2_29_lc_trk_g0_1
T_2_29_input_2_1
T_2_29_wire_logic_cluster/lc_1/in_2

T_1_29_wire_logic_cluster/lc_1/out
T_1_25_sp4_v_t_39
T_1_26_lc_trk_g2_7
T_1_26_wire_logic_cluster/lc_5/in_0

T_1_29_wire_logic_cluster/lc_1/out
T_2_28_lc_trk_g2_1
T_2_28_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_4.un3_source_data_0_cry_2_c_RNIU0LI
T_1_29_wire_logic_cluster/lc_3/out
T_2_29_lc_trk_g0_3
T_2_29_wire_logic_cluster/lc_2/in_1

T_1_29_wire_logic_cluster/lc_3/out
T_2_29_lc_trk_g0_3
T_2_29_input_2_3
T_2_29_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_4.un3_source_data_0_cry_4_c_RNI49NI
T_1_29_wire_logic_cluster/lc_5/out
T_2_29_lc_trk_g0_5
T_2_29_wire_logic_cluster/lc_4/in_1

T_1_29_wire_logic_cluster/lc_5/out
T_2_29_lc_trk_g0_5
T_2_29_input_2_5
T_2_29_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4.un3_source_data_0_cry_6
T_1_29_wire_logic_cluster/lc_6/cout
T_1_29_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_aileron_cry_11
T_4_24_wire_logic_cluster/lc_5/cout
T_4_24_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.N_441
T_10_26_wire_logic_cluster/lc_5/out
T_10_22_sp4_v_t_47
T_10_23_lc_trk_g2_7
T_10_23_input_2_3
T_10_23_wire_logic_cluster/lc_3/in_2

T_10_26_wire_logic_cluster/lc_5/out
T_2_26_sp12_h_l_1
T_13_14_sp12_v_t_22
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_2/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_10_22_sp4_v_t_47
T_11_22_sp4_h_l_10
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_0/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_10_24_sp4_v_t_39
T_11_24_sp4_h_l_2
T_12_24_lc_trk_g2_2
T_12_24_wire_logic_cluster/lc_2/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_8_26_sp4_h_l_7
T_11_22_sp4_v_t_36
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_1/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_9_26_sp4_h_l_2
T_12_22_sp4_v_t_45
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_6/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_10_22_sp4_v_t_47
T_11_22_sp4_h_l_10
T_11_22_lc_trk_g1_7
T_11_22_wire_logic_cluster/lc_1/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_10_24_sp4_v_t_39
T_11_24_sp4_h_l_2
T_12_24_lc_trk_g2_2
T_12_24_wire_logic_cluster/lc_3/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_10_24_sp4_v_t_39
T_11_24_sp4_h_l_2
T_12_24_lc_trk_g2_2
T_12_24_wire_logic_cluster/lc_1/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_10_22_sp4_v_t_47
T_10_24_lc_trk_g2_2
T_10_24_wire_logic_cluster/lc_2/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_10_22_sp4_v_t_47
T_10_24_lc_trk_g2_2
T_10_24_wire_logic_cluster/lc_1/in_3

T_10_26_wire_logic_cluster/lc_5/out
T_11_27_lc_trk_g2_5
T_11_27_wire_logic_cluster/lc_5/in_0

End 

Net : scaler_2_data_6
T_3_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_46
T_4_23_sp4_v_t_39
T_4_24_lc_trk_g2_7
T_4_24_wire_logic_cluster/lc_0/in_1

T_3_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_46
T_4_23_sp4_v_t_39
T_5_23_sp4_h_l_2
T_5_23_lc_trk_g0_7
T_5_23_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_11_THRU_CO
T_4_24_wire_logic_cluster/lc_6/out
T_4_22_sp4_v_t_41
T_5_22_sp4_h_l_9
T_8_18_sp4_v_t_44
T_8_19_lc_trk_g2_4
T_8_19_wire_logic_cluster/lc_1/in_1

End 

Net : frame_decoder_OFF1data_0
T_2_26_wire_logic_cluster/lc_0/out
T_2_27_lc_trk_g0_0
T_2_27_input_2_0
T_2_27_wire_logic_cluster/lc_0/in_2

T_2_26_wire_logic_cluster/lc_0/out
T_2_24_sp4_v_t_45
T_2_28_lc_trk_g1_0
T_2_28_wire_logic_cluster/lc_5/in_0

T_2_26_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_40
T_2_19_sp4_v_t_40
T_1_20_lc_trk_g3_0
T_1_20_wire_logic_cluster/lc_0/in_3

T_2_26_wire_logic_cluster/lc_0/out
T_3_25_lc_trk_g3_0
T_3_25_wire_logic_cluster/lc_0/in_1

End 

Net : uart_data_7
T_3_20_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_42
T_2_22_lc_trk_g3_2
T_2_22_wire_logic_cluster/lc_6/in_1

T_3_20_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g2_5
T_3_20_wire_logic_cluster/lc_2/in_1

T_3_20_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_42
T_3_23_sp4_v_t_47
T_0_27_sp4_h_l_10
T_1_27_lc_trk_g2_2
T_1_27_wire_logic_cluster/lc_7/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_2_20_sp4_h_l_2
T_1_20_sp4_v_t_39
T_1_21_lc_trk_g3_7
T_1_21_wire_logic_cluster/lc_7/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_2_20_sp4_h_l_2
T_1_20_sp4_v_t_39
T_1_22_lc_trk_g2_2
T_1_22_wire_logic_cluster/lc_7/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_42
T_3_23_sp4_v_t_47
T_2_24_lc_trk_g3_7
T_2_24_wire_logic_cluster/lc_7/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_42
T_3_23_sp4_v_t_47
T_2_25_lc_trk_g2_2
T_2_25_wire_logic_cluster/lc_7/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_42
T_3_23_sp4_v_t_47
T_2_26_lc_trk_g3_7
T_2_26_wire_logic_cluster/lc_7/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_42
T_3_23_sp4_v_t_47
T_3_24_lc_trk_g3_7
T_3_24_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_5/out
T_3_20_lc_trk_g2_5
T_3_20_input_2_5
T_3_20_wire_logic_cluster/lc_5/in_2

T_3_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g3_5
T_2_20_wire_logic_cluster/lc_7/in_3

End 

Net : uart_data_5
T_3_20_wire_logic_cluster/lc_3/out
T_3_19_sp4_v_t_38
T_2_22_lc_trk_g2_6
T_2_22_input_2_6
T_2_22_wire_logic_cluster/lc_6/in_2

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g1_3
T_3_20_wire_logic_cluster/lc_1/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_11
T_2_20_sp4_v_t_40
T_2_24_sp4_v_t_40
T_1_27_lc_trk_g3_0
T_1_27_wire_logic_cluster/lc_5/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_11
T_2_20_sp4_v_t_40
T_2_24_sp4_v_t_40
T_1_28_lc_trk_g1_5
T_1_28_wire_logic_cluster/lc_4/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_11
T_2_20_sp4_v_t_40
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/in_3

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_11
T_2_20_sp4_v_t_40
T_2_24_lc_trk_g1_5
T_2_24_wire_logic_cluster/lc_5/in_3

T_3_20_wire_logic_cluster/lc_3/out
T_3_19_sp4_v_t_38
T_3_23_sp4_v_t_43
T_2_25_lc_trk_g0_6
T_2_25_wire_logic_cluster/lc_5/in_3

T_3_20_wire_logic_cluster/lc_3/out
T_3_19_sp4_v_t_38
T_3_23_sp4_v_t_43
T_2_26_lc_trk_g3_3
T_2_26_wire_logic_cluster/lc_5/in_3

T_3_20_wire_logic_cluster/lc_3/out
T_3_17_sp4_v_t_46
T_0_21_sp4_h_l_4
T_1_21_lc_trk_g2_4
T_1_21_wire_logic_cluster/lc_5/in_3

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g1_3
T_3_20_wire_logic_cluster/lc_3/in_3

T_3_20_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g3_3
T_2_20_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_11
T_11_25_wire_logic_cluster/lc_3/cout
T_11_25_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_aileron_cry_12
T_4_24_wire_logic_cluster/lc_6/cout
T_4_24_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_aileron_cry_12_THRU_CO
T_4_24_wire_logic_cluster/lc_7/out
T_4_23_sp4_v_t_46
T_5_27_sp4_h_l_5
T_8_27_sp4_v_t_40
T_7_28_lc_trk_g3_0
T_7_28_wire_logic_cluster/lc_2/in_3

End 

Net : scaler_3.un2_source_data_0_cry_4
T_1_25_wire_logic_cluster/lc_3/cout
T_1_25_wire_logic_cluster/lc_4/in_3

Net : frame_decoder_CH1data_3
T_2_25_wire_logic_cluster/lc_3/out
T_2_24_sp4_v_t_38
T_2_27_lc_trk_g0_6
T_2_27_wire_logic_cluster/lc_3/in_1

End 

Net : uart_frame_decoder.un1_WDT_cry_1
T_1_17_wire_logic_cluster/lc_1/cout
T_1_17_wire_logic_cluster/lc_2/in_3

Net : frame_decoder_CH2data_1
T_1_21_wire_logic_cluster/lc_1/out
T_2_21_lc_trk_g1_1
T_2_21_wire_logic_cluster/lc_1/in_1

End 

Net : frame_decoder_CH4data_1
T_1_28_wire_logic_cluster/lc_6/out
T_1_29_lc_trk_g0_6
T_1_29_wire_logic_cluster/lc_1/in_1

End 

Net : uart_frame_decoder.count8_cry_2_c_RNICKSZ0Z21_cascade_
T_1_19_wire_logic_cluster/lc_6/ltout
T_1_19_wire_logic_cluster/lc_7/in_2

End 

Net : frame_decoder_OFF4data_3
T_1_27_wire_logic_cluster/lc_3/out
T_1_26_sp4_v_t_38
T_1_29_lc_trk_g1_6
T_1_29_input_2_3
T_1_29_wire_logic_cluster/lc_3/in_2

End 

Net : uart_frame_decoder.state_1_ns_0_i_a2_0_0_1
T_3_19_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g2_7
T_2_18_wire_logic_cluster/lc_1/in_0

End 

Net : frame_decoder_OFF1data_1
T_2_26_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g0_1
T_2_27_input_2_1
T_2_27_wire_logic_cluster/lc_1/in_2

End 

Net : frame_decoder_OFF2data_1
T_2_20_wire_logic_cluster/lc_1/out
T_2_21_lc_trk_g0_1
T_2_21_input_2_1
T_2_21_wire_logic_cluster/lc_1/in_2

End 

Net : uart_data_2
T_3_20_wire_logic_cluster/lc_4/out
T_3_19_sp4_v_t_40
T_2_22_lc_trk_g3_0
T_2_22_wire_logic_cluster/lc_6/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g1_4
T_3_20_wire_logic_cluster/lc_2/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_2_20_sp4_h_l_0
T_1_20_sp4_v_t_43
T_1_24_sp4_v_t_39
T_1_27_lc_trk_g0_7
T_1_27_wire_logic_cluster/lc_2/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_2_20_sp4_h_l_0
T_1_20_sp4_v_t_43
T_1_24_sp4_v_t_39
T_1_28_lc_trk_g0_2
T_1_28_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_2_20_sp4_h_l_0
T_1_20_sp4_v_t_43
T_1_21_lc_trk_g2_3
T_1_21_wire_logic_cluster/lc_2/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_2_20_sp4_h_l_0
T_1_20_sp4_v_t_43
T_1_22_lc_trk_g3_6
T_1_22_wire_logic_cluster/lc_2/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_3_19_sp4_v_t_40
T_3_23_sp4_v_t_40
T_2_24_lc_trk_g3_0
T_2_24_wire_logic_cluster/lc_2/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_3_19_sp4_v_t_40
T_3_23_sp4_v_t_40
T_2_25_lc_trk_g0_5
T_2_25_wire_logic_cluster/lc_2/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_3_19_sp4_v_t_40
T_3_23_sp4_v_t_40
T_2_26_lc_trk_g3_0
T_2_26_wire_logic_cluster/lc_2/in_3

T_3_20_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g1_4
T_3_20_wire_logic_cluster/lc_4/in_1

T_3_20_wire_logic_cluster/lc_4/out
T_2_20_lc_trk_g3_4
T_2_20_wire_logic_cluster/lc_2/in_3

End 

Net : uart.state_srsts_0_0_0_cascade_
T_3_19_wire_logic_cluster/lc_0/ltout
T_3_19_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_10
T_11_25_wire_logic_cluster/lc_2/cout
T_11_25_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.pulses2count_9_i_0_7
T_12_22_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_42
T_10_24_sp4_h_l_0
T_10_24_lc_trk_g1_5
T_10_24_input_2_2
T_10_24_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_3.un2_source_data_0_cry_3
T_1_25_wire_logic_cluster/lc_2/cout
T_1_25_wire_logic_cluster/lc_3/in_3

Net : scaler_1.un2_source_data_0_cry_1_c_RNOZ0
T_2_28_wire_logic_cluster/lc_5/out
T_3_28_lc_trk_g1_5
T_3_28_input_2_0
T_3_28_wire_logic_cluster/lc_0/in_2

End 

Net : frame_decoder_CH1data_4
T_5_27_wire_logic_cluster/lc_5/out
T_3_27_sp4_h_l_7
T_2_27_lc_trk_g0_7
T_2_27_wire_logic_cluster/lc_4/in_1

End 

Net : frame_decoder_CH3data_2
T_2_24_wire_logic_cluster/lc_2/out
T_1_23_lc_trk_g3_2
T_1_23_wire_logic_cluster/lc_2/in_1

End 

Net : uart_frame_decoder.un1_WDT_cry_0
T_1_17_wire_logic_cluster/lc_0/cout
T_1_17_wire_logic_cluster/lc_1/in_3

Net : scaler_2.un3_source_data_0_cry_3_c_RNIR4SH
T_2_21_wire_logic_cluster/lc_4/out
T_3_21_lc_trk_g0_4
T_3_21_wire_logic_cluster/lc_3/in_1

T_2_21_wire_logic_cluster/lc_4/out
T_3_21_lc_trk_g0_4
T_3_21_input_2_4
T_3_21_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_2.un3_source_data_0_cry_1_c_RNILSPH
T_2_21_wire_logic_cluster/lc_2/out
T_3_21_lc_trk_g0_2
T_3_21_wire_logic_cluster/lc_1/in_1

T_2_21_wire_logic_cluster/lc_2/out
T_3_21_lc_trk_g0_2
T_3_21_input_2_2
T_3_21_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_2.un3_source_data_0_cry_5_c_RNI1DUH
T_2_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g0_6
T_3_21_wire_logic_cluster/lc_5/in_1

T_2_21_wire_logic_cluster/lc_6/out
T_3_21_lc_trk_g0_6
T_3_21_input_2_6
T_3_21_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_2.un3_source_data_0_cry_1
T_2_21_wire_logic_cluster/lc_1/cout
T_2_21_wire_logic_cluster/lc_2/in_3

Net : scaler_2.un3_source_data_0_cry_0
T_2_21_wire_logic_cluster/lc_0/cout
T_2_21_wire_logic_cluster/lc_1/in_3

Net : scaler_2.un3_source_data_0_cry_3
T_2_21_wire_logic_cluster/lc_3/cout
T_2_21_wire_logic_cluster/lc_4/in_3

Net : scaler_2.un3_source_data_0_cry_2_c_RNIO0RH
T_2_21_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g0_3
T_3_21_wire_logic_cluster/lc_2/in_1

T_2_21_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g0_3
T_3_21_input_2_3
T_3_21_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_2.un3_source_data_0_cry_2
T_2_21_wire_logic_cluster/lc_2/cout
T_2_21_wire_logic_cluster/lc_3/in_3

Net : frame_decoder_CH4data_2
T_1_28_wire_logic_cluster/lc_1/out
T_1_29_lc_trk_g0_1
T_1_29_wire_logic_cluster/lc_2/in_1

End 

Net : frame_decoder_CH2data_2
T_1_21_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g1_2
T_2_21_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_2.un2_source_data_0
T_2_21_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g0_1
T_3_21_wire_logic_cluster/lc_0/in_1

T_2_21_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g0_1
T_3_21_input_2_1
T_3_21_wire_logic_cluster/lc_1/in_2

T_2_21_wire_logic_cluster/lc_1/out
T_3_22_lc_trk_g3_1
T_3_22_wire_logic_cluster/lc_5/in_1

T_2_21_wire_logic_cluster/lc_1/out
T_3_21_sp4_h_l_2
T_5_21_lc_trk_g2_7
T_5_21_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_2.un3_source_data_0_cry_5
T_2_21_wire_logic_cluster/lc_5/cout
T_2_21_wire_logic_cluster/lc_6/in_3

Net : scaler_2.un3_source_data_0_cry_4_c_RNIU8TH
T_2_21_wire_logic_cluster/lc_5/out
T_3_21_lc_trk_g0_5
T_3_21_wire_logic_cluster/lc_4/in_1

T_2_21_wire_logic_cluster/lc_5/out
T_3_21_lc_trk_g0_5
T_3_21_input_2_5
T_3_21_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_2.un3_source_data_0_cry_6
T_2_21_wire_logic_cluster/lc_6/cout
T_2_21_wire_logic_cluster/lc_7/in_3

Net : scaler_2.un3_source_data_0_cry_4
T_2_21_wire_logic_cluster/lc_4/cout
T_2_21_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_18
T_8_26_wire_logic_cluster/lc_4/out
T_7_26_sp4_h_l_0
T_10_26_sp4_v_t_37
T_10_27_lc_trk_g2_5
T_10_27_wire_logic_cluster/lc_0/in_1

T_8_26_wire_logic_cluster/lc_4/out
T_7_25_lc_trk_g2_4
T_7_25_wire_logic_cluster/lc_2/in_0

T_8_26_wire_logic_cluster/lc_4/out
T_9_22_sp4_v_t_44
T_10_22_sp4_h_l_2
T_12_22_lc_trk_g2_7
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

End 

Net : frame_decoder_OFF3data_2
T_1_22_wire_logic_cluster/lc_2/out
T_1_23_lc_trk_g0_2
T_1_23_input_2_2
T_1_23_wire_logic_cluster/lc_2/in_2

End 

Net : frame_decoder_OFF4data_4
T_1_27_wire_logic_cluster/lc_4/out
T_2_25_sp4_v_t_36
T_1_29_lc_trk_g1_1
T_1_29_input_2_4
T_1_29_wire_logic_cluster/lc_4/in_2

End 

Net : uart.N_167
T_4_16_wire_logic_cluster/lc_5/out
T_4_15_sp4_v_t_42
T_4_18_lc_trk_g0_2
T_4_18_wire_logic_cluster/lc_5/in_3

End 

Net : uart.N_153_0_cascade_
T_4_16_wire_logic_cluster/lc_4/ltout
T_4_16_wire_logic_cluster/lc_5/in_2

End 

Net : frame_decoder_OFF1data_2
T_2_26_wire_logic_cluster/lc_2/out
T_2_27_lc_trk_g0_2
T_2_27_input_2_2
T_2_27_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2count_9_0_2_11
T_10_26_wire_logic_cluster/lc_6/out
T_11_27_lc_trk_g3_6
T_11_27_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.pulses2count_9_i_0_5
T_12_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_44
T_12_24_lc_trk_g0_4
T_12_24_input_2_2
T_12_24_wire_logic_cluster/lc_2/in_2

End 

Net : uart_frame_decoder.state_1Z0Z_2
T_2_18_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g0_4
T_2_18_wire_logic_cluster/lc_5/in_1

T_2_18_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g1_4
T_2_18_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.reset6_19_cascade_
T_4_17_wire_logic_cluster/lc_4/ltout
T_4_17_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_9
T_11_25_wire_logic_cluster/lc_1/cout
T_11_25_wire_logic_cluster/lc_2/in_3

Net : scaler_3.un2_source_data_0_cry_2
T_1_25_wire_logic_cluster/lc_1/cout
T_1_25_wire_logic_cluster/lc_2/in_3

Net : scaler_1.un2_source_data_0_cry_7
T_3_28_wire_logic_cluster/lc_6/cout
T_3_28_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_elevator_cry_12
T_4_27_wire_logic_cluster/lc_6/cout
T_4_27_wire_logic_cluster/lc_7/in_3

Net : scaler_3_data_6
T_1_25_wire_logic_cluster/lc_1/out
T_1_23_sp4_v_t_47
T_2_27_sp4_h_l_10
T_4_27_lc_trk_g2_7
T_4_27_wire_logic_cluster/lc_0/in_1

T_1_25_wire_logic_cluster/lc_1/out
T_1_23_sp4_v_t_47
T_2_23_sp4_h_l_10
T_4_23_lc_trk_g3_7
T_4_23_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_12_THRU_CO
T_4_27_wire_logic_cluster/lc_7/out
T_4_24_sp4_v_t_38
T_5_28_sp4_h_l_9
T_7_28_lc_trk_g3_4
T_7_28_wire_logic_cluster/lc_6/in_3

End 

Net : frame_decoder_CH3data_3
T_2_24_wire_logic_cluster/lc_3/out
T_1_23_lc_trk_g3_3
T_1_23_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_CH1data_5
T_2_25_wire_logic_cluster/lc_5/out
T_3_23_sp4_v_t_38
T_2_27_lc_trk_g1_3
T_2_27_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_OFF4data_5
T_1_27_wire_logic_cluster/lc_5/out
T_2_26_sp4_v_t_43
T_1_29_lc_trk_g3_3
T_1_29_wire_logic_cluster/lc_5/in_1

End 

Net : scaler_2.un2_source_data_0_cry_7
T_3_21_wire_logic_cluster/lc_6/cout
T_3_21_wire_logic_cluster/lc_7/in_3

Net : frame_decoder_CH2data_3
T_1_21_wire_logic_cluster/lc_3/out
T_2_21_lc_trk_g1_3
T_2_21_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_CH4data_3
T_1_28_wire_logic_cluster/lc_2/out
T_1_29_lc_trk_g0_2
T_1_29_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_OFF3data_3
T_1_22_wire_logic_cluster/lc_3/out
T_1_23_lc_trk_g0_3
T_1_23_input_2_3
T_1_23_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.count_1_cry_20
T_5_19_wire_logic_cluster/lc_3/cout
T_5_19_wire_logic_cluster/lc_4/in_3

End 

Net : frame_decoder_OFF1data_3
T_2_26_wire_logic_cluster/lc_3/out
T_2_27_lc_trk_g0_3
T_2_27_input_2_3
T_2_27_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.countZ0Z_0
T_4_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g0_5
T_5_17_wire_logic_cluster/lc_0/in_1

T_4_17_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g2_5
T_4_17_wire_logic_cluster/lc_4/in_1

T_4_17_wire_logic_cluster/lc_5/out
T_4_16_lc_trk_g0_5
T_4_16_wire_logic_cluster/lc_0/in_1

T_4_17_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_38
T_4_17_lc_trk_g1_3
T_4_17_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_OFF2data_3
T_2_20_wire_logic_cluster/lc_3/out
T_2_21_lc_trk_g0_3
T_2_21_input_2_3
T_2_21_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_4_data_6
T_2_29_wire_logic_cluster/lc_1/out
T_3_25_sp4_v_t_38
T_3_26_lc_trk_g3_6
T_3_26_wire_logic_cluster/lc_0/in_1

T_2_29_wire_logic_cluster/lc_1/out
T_2_27_sp4_v_t_47
T_2_23_sp4_v_t_43
T_3_23_sp4_h_l_6
T_4_23_lc_trk_g2_6
T_4_23_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_6
T_3_26_wire_logic_cluster/lc_0/cout
T_3_26_wire_logic_cluster/lc_1/in_3

Net : scaler_2_data_7
T_3_21_wire_logic_cluster/lc_2/out
T_4_20_sp4_v_t_37
T_4_24_lc_trk_g0_0
T_4_24_wire_logic_cluster/lc_1/in_1

T_3_21_wire_logic_cluster/lc_2/out
T_4_18_sp4_v_t_45
T_5_22_sp4_h_l_8
T_9_22_sp4_h_l_4
T_9_22_lc_trk_g0_1
T_9_22_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_6_THRU_CO
T_3_26_wire_logic_cluster/lc_1/out
T_0_26_sp12_h_l_2
T_10_14_sp12_v_t_22
T_10_17_sp4_v_t_42
T_9_21_lc_trk_g1_7
T_9_21_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.init_pulses_18_i_a2_0_14
T_7_27_wire_logic_cluster/lc_3/out
T_7_27_lc_trk_g1_3
T_7_27_wire_logic_cluster/lc_2/in_0

End 

Net : reset_module_System.countZ0Z_1
T_4_16_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g3_1
T_5_17_input_2_0
T_5_17_wire_logic_cluster/lc_0/in_2

T_4_16_wire_logic_cluster/lc_1/out
T_4_13_sp12_v_t_22
T_4_18_lc_trk_g3_6
T_4_18_wire_logic_cluster/lc_2/in_3

T_4_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g2_1
T_4_16_wire_logic_cluster/lc_0/in_3

End 

Net : uart_frame_decoder.state_1_RNI592GZ0Z_10
T_3_19_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g3_2
T_2_19_wire_logic_cluster/lc_0/in_3

T_3_19_wire_logic_cluster/lc_2/out
T_1_19_sp4_h_l_1
T_1_19_lc_trk_g0_4
T_1_19_wire_logic_cluster/lc_7/in_1

End 

Net : uart_frame_decoder.state_1_ns_0_i_o2_0_10
T_2_19_wire_logic_cluster/lc_0/out
T_2_17_sp4_v_t_45
T_3_21_sp4_h_l_8
T_4_21_lc_trk_g3_0
T_4_21_wire_logic_cluster/lc_2/in_1

T_2_19_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g0_0
T_2_19_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_8
T_11_25_wire_logic_cluster/lc_0/cout
T_11_25_wire_logic_cluster/lc_1/in_3

Net : scaler_3_data_7
T_1_25_wire_logic_cluster/lc_2/out
T_2_25_sp4_h_l_4
T_5_25_sp4_v_t_44
T_4_27_lc_trk_g0_2
T_4_27_wire_logic_cluster/lc_1/in_1

T_1_25_wire_logic_cluster/lc_2/out
T_2_25_sp4_h_l_4
T_5_21_sp4_v_t_41
T_4_22_lc_trk_g3_1
T_4_22_wire_logic_cluster/lc_6/in_0

End 

Net : uart_frame_decoder.source_offset2data_1_sqmuxa
T_3_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_1
T_2_19_sp4_v_t_42
T_2_22_lc_trk_g0_2
T_2_22_wire_logic_cluster/lc_5/in_3

T_3_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_1
T_2_19_sp4_v_t_42
T_3_23_sp4_h_l_7
T_3_23_lc_trk_g1_2
T_3_23_wire_logic_cluster/lc_2/in_1

End 

Net : uart_frame_decoder.state_1Z0Z_10
T_4_21_wire_logic_cluster/lc_2/out
T_4_18_sp4_v_t_44
T_3_19_lc_trk_g3_4
T_3_19_wire_logic_cluster/lc_2/in_1

T_4_21_wire_logic_cluster/lc_2/out
T_2_21_sp4_h_l_1
T_1_17_sp4_v_t_43
T_1_19_lc_trk_g2_6
T_1_19_input_2_6
T_1_19_wire_logic_cluster/lc_6/in_2

T_4_21_wire_logic_cluster/lc_2/out
T_2_21_sp4_h_l_1
T_1_17_sp4_v_t_43
T_1_20_lc_trk_g0_3
T_1_20_wire_logic_cluster/lc_5/in_0

T_4_21_wire_logic_cluster/lc_2/out
T_4_18_sp4_v_t_44
T_3_19_lc_trk_g3_4
T_3_19_input_2_5
T_3_19_wire_logic_cluster/lc_5/in_2

T_4_21_wire_logic_cluster/lc_2/out
T_4_18_sp4_v_t_44
T_3_19_lc_trk_g3_4
T_3_19_wire_logic_cluster/lc_3/in_0

T_4_21_wire_logic_cluster/lc_2/out
T_4_18_sp4_v_t_44
T_3_19_lc_trk_g3_4
T_3_19_wire_logic_cluster/lc_4/in_3

T_4_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g2_2
T_4_21_wire_logic_cluster/lc_2/in_0

T_4_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g3_2
T_4_21_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_3.un2_source_data_0_cry_1_c_RNO_1
T_1_24_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g1_5
T_1_25_input_2_0
T_1_25_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_10
T_4_27_wire_logic_cluster/lc_4/cout
T_4_27_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_elevator_cry_10_THRU_CO
T_4_27_wire_logic_cluster/lc_5/out
T_5_27_sp4_h_l_10
T_8_27_sp4_v_t_47
T_7_29_lc_trk_g0_1
T_7_29_input_2_1
T_7_29_wire_logic_cluster/lc_1/in_2

End 

Net : uart_frame_decoder.state_1Z0Z_7
T_3_17_wire_logic_cluster/lc_2/out
T_3_16_sp4_v_t_36
T_3_19_lc_trk_g1_4
T_3_19_wire_logic_cluster/lc_6/in_1

T_3_17_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g3_2
T_3_17_wire_logic_cluster/lc_2/in_1

End 

Net : uart_frame_decoder.state_1Z0Z_9
T_3_23_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g2_3
T_3_23_wire_logic_cluster/lc_4/in_1

T_3_23_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g2_3
T_3_23_input_2_3
T_3_23_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_7_THRU_CO
T_4_27_wire_logic_cluster/lc_2/out
T_5_24_sp4_v_t_45
T_5_20_sp4_v_t_46
T_6_20_sp4_h_l_11
T_8_20_lc_trk_g3_6
T_8_20_wire_logic_cluster/lc_7/in_0

End 

Net : frame_decoder_CH3data_4
T_2_24_wire_logic_cluster/lc_4/out
T_1_23_lc_trk_g3_4
T_1_23_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_7
T_4_27_wire_logic_cluster/lc_1/cout
T_4_27_wire_logic_cluster/lc_2/in_3

Net : frame_decoder_CH4data_4
T_1_28_wire_logic_cluster/lc_3/out
T_1_29_lc_trk_g0_3
T_1_29_wire_logic_cluster/lc_4/in_1

End 

Net : frame_decoder_CH2data_4
T_1_21_wire_logic_cluster/lc_4/out
T_2_21_lc_trk_g1_4
T_2_21_wire_logic_cluster/lc_4/in_1

End 

Net : frame_decoder_OFF3data_4
T_1_22_wire_logic_cluster/lc_4/out
T_1_23_lc_trk_g0_4
T_1_23_input_2_4
T_1_23_wire_logic_cluster/lc_4/in_2

End 

Net : frame_decoder_CH1data_6
T_2_25_wire_logic_cluster/lc_6/out
T_3_24_sp4_v_t_45
T_2_27_lc_trk_g3_5
T_2_27_input_2_6
T_2_27_wire_logic_cluster/lc_6/in_2

End 

Net : frame_decoder_OFF4data_6
T_1_27_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_45
T_1_29_lc_trk_g3_5
T_1_29_input_2_6
T_1_29_wire_logic_cluster/lc_6/in_2

End 

Net : uart.N_154_0
T_3_16_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g3_7
T_2_16_wire_logic_cluster/lc_0/in_0

End 

Net : uart.state_srsts_i_0_3
T_2_16_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g1_0
T_3_16_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.count_1_cry_19
T_5_19_wire_logic_cluster/lc_2/cout
T_5_19_wire_logic_cluster/lc_3/in_3

Net : frame_decoder_OFF1data_4
T_2_26_wire_logic_cluster/lc_4/out
T_2_27_lc_trk_g0_4
T_2_27_input_2_4
T_2_27_wire_logic_cluster/lc_4/in_2

End 

Net : frame_decoder_OFF2data_4
T_2_20_wire_logic_cluster/lc_4/out
T_2_21_lc_trk_g0_4
T_2_21_input_2_4
T_2_21_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.countZ0Z_2
T_4_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_1/in_1

T_4_17_wire_logic_cluster/lc_1/out
T_4_17_lc_trk_g3_1
T_4_17_wire_logic_cluster/lc_3/in_3

End 

Net : uart_frame_decoder.source_CH3data_1_sqmuxa
T_1_24_wire_logic_cluster/lc_3/out
T_1_24_sp4_h_l_11
T_3_24_lc_trk_g2_6
T_3_24_wire_logic_cluster/lc_3/in_1

T_1_24_wire_logic_cluster/lc_3/out
T_1_24_sp4_h_l_11
T_4_20_sp4_v_t_40
T_3_23_lc_trk_g3_0
T_3_23_wire_logic_cluster/lc_6/in_1

End 

Net : uart.N_159
T_4_15_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g1_0
T_4_15_wire_logic_cluster/lc_3/in_0

End 

Net : uart.stateZ0Z_3
T_3_16_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g3_2
T_4_15_wire_logic_cluster/lc_0/in_3

T_3_16_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g3_2
T_4_15_wire_logic_cluster/lc_5/in_0

T_3_16_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_37
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_3/in_1

T_3_16_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g1_2
T_4_16_wire_logic_cluster/lc_6/in_3

T_3_16_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g2_2
T_4_17_wire_logic_cluster/lc_0/in_0

T_3_16_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g3_2
T_2_16_wire_logic_cluster/lc_0/in_1

T_3_16_wire_logic_cluster/lc_2/out
T_3_15_lc_trk_g0_2
T_3_15_wire_logic_cluster/lc_5/in_3

T_3_16_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_37
T_4_18_lc_trk_g0_5
T_4_18_wire_logic_cluster/lc_5/in_0

End 

Net : uart.timer_CountZ0Z_7
T_5_15_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g2_6
T_4_15_wire_logic_cluster/lc_4/in_0

T_5_15_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g3_1
T_3_16_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_5_14_sp4_v_t_44
T_4_18_lc_trk_g2_1
T_4_18_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g2_6
T_4_15_wire_logic_cluster/lc_2/in_0

T_5_15_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g2_1
T_3_16_wire_logic_cluster/lc_1/in_0

T_5_15_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g0_6
T_4_16_wire_logic_cluster/lc_5/in_3

T_5_15_wire_logic_cluster/lc_6/out
T_5_15_sp4_h_l_1
T_4_15_sp4_v_t_36
T_3_19_lc_trk_g1_1
T_3_19_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_5_15_sp4_h_l_1
T_4_15_sp4_v_t_36
T_3_17_lc_trk_g1_1
T_3_17_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_6/in_1

End 

Net : uart.stateZ0Z_2
T_4_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g2_1
T_4_15_wire_logic_cluster/lc_0/in_1

T_4_15_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g0_1
T_3_16_wire_logic_cluster/lc_7/in_0

T_4_15_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g1_1
T_4_14_wire_logic_cluster/lc_3/in_3

T_4_15_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g1_1
T_3_16_wire_logic_cluster/lc_2/in_0

End 

Net : scaler_2_data_8
T_3_21_wire_logic_cluster/lc_3/out
T_4_20_sp4_v_t_39
T_4_24_lc_trk_g1_2
T_4_24_wire_logic_cluster/lc_2/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_3_20_sp12_v_t_22
T_4_20_sp12_h_l_1
T_8_20_lc_trk_g0_2
T_8_20_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_0_13
T_10_27_wire_logic_cluster/lc_7/out
T_11_27_lc_trk_g0_7
T_11_27_input_2_5
T_11_27_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_rudder_cry_7_THRU_CO
T_3_26_wire_logic_cluster/lc_2/out
T_0_26_sp12_h_l_4
T_9_14_sp12_v_t_23
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_7
T_3_26_wire_logic_cluster/lc_1/cout
T_3_26_wire_logic_cluster/lc_2/in_3

Net : scaler_3_data_8
T_1_25_wire_logic_cluster/lc_3/out
T_1_25_sp4_h_l_11
T_4_25_sp4_v_t_46
T_4_27_lc_trk_g2_3
T_4_27_wire_logic_cluster/lc_2/in_1

T_1_25_wire_logic_cluster/lc_3/out
T_1_25_sp4_h_l_11
T_5_25_sp4_h_l_7
T_8_21_sp4_v_t_36
T_8_17_sp4_v_t_41
T_8_20_lc_trk_g1_1
T_8_20_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_11_25_0_
T_11_25_wire_logic_cluster/carry_in_mux/cout
T_11_25_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_aileron_cry_6
T_4_24_wire_logic_cluster/lc_0/cout
T_4_24_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_aileron_cry_6_THRU_CO
T_4_24_wire_logic_cluster/lc_1/out
T_3_24_sp4_h_l_10
T_7_24_sp4_h_l_6
T_10_20_sp4_v_t_37
T_9_22_lc_trk_g0_0
T_9_22_wire_logic_cluster/lc_6/in_0

End 

Net : uart_frame_decoder.state_1Z0Z_3
T_2_17_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g1_6
T_2_17_wire_logic_cluster/lc_7/in_0

T_2_17_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g1_6
T_2_17_wire_logic_cluster/lc_6/in_3

End 

Net : uart_frame_decoder.source_CH2data_1_sqmuxa
T_2_17_wire_logic_cluster/lc_7/out
T_2_12_sp12_v_t_22
T_2_23_lc_trk_g3_2
T_2_23_wire_logic_cluster/lc_0/in_1

T_2_17_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g0_7
T_2_18_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_2.un2_source_data_0_cry_6
T_3_21_wire_logic_cluster/lc_5/cout
T_3_21_wire_logic_cluster/lc_6/in_3

Net : scaler_1.un2_source_data_0_cry_6
T_3_28_wire_logic_cluster/lc_5/cout
T_3_28_wire_logic_cluster/lc_6/in_3

Net : frame_decoder_CH3data_5
T_2_24_wire_logic_cluster/lc_5/out
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_2_1
T_5_22_wire_logic_cluster/lc_2/out
T_0_22_sp12_h_l_0
T_11_22_sp12_v_t_23
T_11_23_lc_trk_g2_7
T_11_23_input_2_7
T_11_23_wire_logic_cluster/lc_7/in_2

End 

Net : frame_decoder_CH2data_5
T_1_21_wire_logic_cluster/lc_5/out
T_2_21_lc_trk_g1_5
T_2_21_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_OFF3data_5
T_1_22_wire_logic_cluster/lc_5/out
T_1_23_lc_trk_g0_5
T_1_23_input_2_5
T_1_23_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4.un2_source_data_0_cry_6
T_2_29_wire_logic_cluster/lc_5/cout
T_2_29_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_rudder_cry_10_THRU_CO
T_3_26_wire_logic_cluster/lc_5/out
T_4_22_sp4_v_t_46
T_4_18_sp4_v_t_42
T_4_21_lc_trk_g1_2
T_4_21_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_2_data_11
T_3_21_wire_logic_cluster/lc_6/out
T_1_21_sp4_h_l_9
T_4_21_sp4_v_t_39
T_4_24_lc_trk_g1_7
T_4_24_wire_logic_cluster/lc_5/in_1

T_3_21_wire_logic_cluster/lc_6/out
T_1_21_sp4_h_l_9
T_4_21_sp4_v_t_39
T_4_23_lc_trk_g3_2
T_4_23_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_rudder_cry_10
T_3_26_wire_logic_cluster/lc_4/cout
T_3_26_wire_logic_cluster/lc_5/in_3

Net : frame_decoder_OFF2data_5
T_2_20_wire_logic_cluster/lc_5/out
T_2_21_lc_trk_g0_5
T_2_21_input_2_5
T_2_21_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.count_1_cry_18
T_5_19_wire_logic_cluster/lc_1/cout
T_5_19_wire_logic_cluster/lc_2/in_3

Net : frame_decoder_CH4data_5
T_1_28_wire_logic_cluster/lc_4/out
T_1_29_lc_trk_g1_4
T_1_29_input_2_5
T_1_29_wire_logic_cluster/lc_5/in_2

End 

Net : frame_decoder_OFF1data_5
T_2_26_wire_logic_cluster/lc_5/out
T_2_27_lc_trk_g0_5
T_2_27_input_2_5
T_2_27_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.countZ0Z_3
T_5_17_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_2/in_1

T_5_17_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g3_2
T_4_17_wire_logic_cluster/lc_3/in_0

End 

Net : scaler_2_data_9
T_3_21_wire_logic_cluster/lc_4/out
T_4_20_sp4_v_t_41
T_4_24_lc_trk_g0_4
T_4_24_wire_logic_cluster/lc_3/in_1

T_3_21_wire_logic_cluster/lc_4/out
T_2_21_sp4_h_l_0
T_5_21_sp4_v_t_37
T_5_25_lc_trk_g0_0
T_5_25_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.N_371_cascade_
T_10_27_wire_logic_cluster/lc_5/ltout
T_10_27_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.N_327_cascade_
T_10_22_wire_logic_cluster/lc_3/ltout
T_10_22_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4_data_7
T_2_29_wire_logic_cluster/lc_2/out
T_3_25_sp4_v_t_40
T_3_26_lc_trk_g2_0
T_3_26_wire_logic_cluster/lc_1/in_1

T_2_29_wire_logic_cluster/lc_2/out
T_3_25_sp4_v_t_40
T_4_25_sp4_h_l_10
T_7_21_sp4_v_t_47
T_8_21_sp4_h_l_3
T_9_21_lc_trk_g2_3
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2count_9_0_0_6
T_10_23_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g0_7
T_10_24_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_7
T_4_24_wire_logic_cluster/lc_1/cout
T_4_24_wire_logic_cluster/lc_2/in_3

Net : uart_frame_decoder.state_1Z0Z_4
T_2_18_wire_logic_cluster/lc_7/out
T_2_17_sp4_v_t_46
T_2_21_sp4_v_t_42
T_1_24_lc_trk_g3_2
T_1_24_wire_logic_cluster/lc_3/in_0

T_2_18_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g3_7
T_2_18_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_7_THRU_CO
T_4_24_wire_logic_cluster/lc_2/out
T_5_20_sp4_v_t_40
T_6_20_sp4_h_l_10
T_8_20_lc_trk_g2_7
T_8_20_wire_logic_cluster/lc_5/in_0

End 

Net : scaler_2.un2_source_data_0_cry_5
T_3_21_wire_logic_cluster/lc_4/cout
T_3_21_wire_logic_cluster/lc_5/in_3

Net : scaler_3_data_9
T_1_25_wire_logic_cluster/lc_4/out
T_1_23_sp4_v_t_37
T_2_27_sp4_h_l_6
T_4_27_lc_trk_g3_3
T_4_27_wire_logic_cluster/lc_3/in_1

T_1_25_wire_logic_cluster/lc_4/out
T_1_23_sp4_v_t_37
T_2_27_sp4_h_l_6
T_5_23_sp4_v_t_37
T_4_26_lc_trk_g2_5
T_4_26_wire_logic_cluster/lc_6/in_1

End 

Net : frame_decoder_CH3data_6
T_2_24_wire_logic_cluster/lc_6/out
T_1_23_lc_trk_g3_6
T_1_23_wire_logic_cluster/lc_6/in_1

End 

Net : scaler_1.un2_source_data_0_cry_5
T_3_28_wire_logic_cluster/lc_4/cout
T_3_28_wire_logic_cluster/lc_5/in_3

Net : scaler_4.un2_source_data_0_cry_1_c_RNO_2
T_2_28_wire_logic_cluster/lc_7/out
T_2_29_lc_trk_g1_7
T_2_29_input_2_0
T_2_29_wire_logic_cluster/lc_0/in_2

End 

Net : uart.stateZ0Z_4
T_4_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_46
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_2/in_1

T_4_18_wire_logic_cluster/lc_5/out
T_4_18_lc_trk_g3_5
T_4_18_wire_logic_cluster/lc_4/in_0

T_4_18_wire_logic_cluster/lc_5/out
T_4_14_sp4_v_t_47
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_5/in_3

T_4_18_wire_logic_cluster/lc_5/out
T_4_14_sp4_v_t_47
T_4_15_lc_trk_g3_7
T_4_15_input_2_2
T_4_15_wire_logic_cluster/lc_2/in_2

T_4_18_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_46
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_5/in_0

T_4_18_wire_logic_cluster/lc_5/out
T_4_18_lc_trk_g2_5
T_4_18_wire_logic_cluster/lc_3/in_0

T_4_18_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g1_5
T_4_17_input_2_0
T_4_17_wire_logic_cluster/lc_0/in_2

T_4_18_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g2_5
T_3_17_wire_logic_cluster/lc_5/in_0

T_4_18_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g0_5
T_3_19_wire_logic_cluster/lc_1/in_0

End 

Net : frame_decoder_CH4data_6
T_1_28_wire_logic_cluster/lc_5/out
T_1_29_lc_trk_g0_5
T_1_29_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_11
T_4_27_wire_logic_cluster/lc_5/cout
T_4_27_wire_logic_cluster/lc_6/in_3

Net : frame_decoder_CH2data_6
T_1_21_wire_logic_cluster/lc_6/out
T_2_21_lc_trk_g1_6
T_2_21_wire_logic_cluster/lc_6/in_1

End 

Net : frame_decoder_OFF1data_6
T_2_26_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g1_6
T_2_27_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_11_THRU_CO
T_4_27_wire_logic_cluster/lc_6/out
T_4_26_lc_trk_g1_6
T_4_26_wire_logic_cluster/lc_5/in_0

End 

Net : frame_decoder_OFF3data_6
T_1_22_wire_logic_cluster/lc_6/out
T_1_23_lc_trk_g0_6
T_1_23_input_2_6
T_1_23_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_4.un2_source_data_0_cry_5
T_2_29_wire_logic_cluster/lc_4/cout
T_2_29_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_aileron_cry_9
T_4_24_wire_logic_cluster/lc_3/cout
T_4_24_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_aileron_cry_9_THRU_CO
T_4_24_wire_logic_cluster/lc_4/out
T_4_23_sp4_v_t_40
T_4_26_lc_trk_g0_0
T_4_26_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.count_1_cry_17
T_5_19_wire_logic_cluster/lc_0/cout
T_5_19_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.countZ0Z_4
T_5_17_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_3/in_1

T_5_17_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g1_3
T_4_18_wire_logic_cluster/lc_2/in_0

End 

Net : frame_decoder_OFF2data_6
T_2_20_wire_logic_cluster/lc_6/out
T_2_21_lc_trk_g0_6
T_2_21_input_2_6
T_2_21_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_1_data_6
T_3_28_wire_logic_cluster/lc_1/out
T_4_29_lc_trk_g2_1
T_4_29_wire_logic_cluster/lc_0/in_1

T_3_28_wire_logic_cluster/lc_1/out
T_4_26_sp4_v_t_46
T_4_22_sp4_v_t_42
T_4_23_lc_trk_g2_2
T_4_23_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_11
T_3_26_wire_logic_cluster/lc_5/cout
T_3_26_wire_logic_cluster/lc_6/in_3

Net : scaler_2_data_10
T_3_21_wire_logic_cluster/lc_5/out
T_4_20_sp4_v_t_43
T_4_24_lc_trk_g1_6
T_4_24_wire_logic_cluster/lc_4/in_1

T_3_21_wire_logic_cluster/lc_5/out
T_4_19_sp4_v_t_38
T_4_23_sp4_v_t_43
T_4_26_lc_trk_g0_3
T_4_26_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_7_THRU_CO
T_4_29_wire_logic_cluster/lc_2/out
T_5_28_sp4_v_t_37
T_5_24_sp4_v_t_38
T_5_20_sp4_v_t_43
T_6_20_sp4_h_l_6
T_8_20_lc_trk_g2_3
T_8_20_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_7
T_4_29_wire_logic_cluster/lc_1/cout
T_4_29_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_rudder_cry_11_THRU_CO
T_3_26_wire_logic_cluster/lc_6/out
T_3_26_sp4_h_l_1
T_5_26_lc_trk_g2_4
T_5_26_wire_logic_cluster/lc_7/in_1

End 

Net : uart_frame_decoder.WDT_RNIJUEI2Z0Z_15_cascade_
T_2_17_wire_logic_cluster/lc_5/ltout
T_2_17_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_6
T_4_29_wire_logic_cluster/lc_0/cout
T_4_29_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_throttle_cry_6_THRU_CO
T_4_29_wire_logic_cluster/lc_1/out
T_4_29_sp4_h_l_7
T_7_25_sp4_v_t_36
T_7_21_sp4_v_t_41
T_8_21_sp4_h_l_4
T_9_21_lc_trk_g3_4
T_9_21_wire_logic_cluster/lc_5/in_0

End 

Net : scaler_2.un2_source_data_0_cry_4
T_3_21_wire_logic_cluster/lc_3/cout
T_3_21_wire_logic_cluster/lc_4/in_3

Net : scaler_3_data_10
T_1_25_wire_logic_cluster/lc_5/out
T_1_23_sp4_v_t_39
T_2_27_sp4_h_l_8
T_4_27_lc_trk_g2_5
T_4_27_wire_logic_cluster/lc_4/in_1

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_5_25_sp4_v_t_38
T_5_26_lc_trk_g2_6
T_5_26_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_1.un2_source_data_0_cry_4
T_3_28_wire_logic_cluster/lc_3/cout
T_3_28_wire_logic_cluster/lc_4/in_3

Net : reset_module_System.countZ0Z_14
T_5_18_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g1_5
T_4_19_wire_logic_cluster/lc_0/in_0

T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_5/in_1

End 

Net : reset_module_System.countZ0Z_17
T_5_19_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g2_0
T_4_19_input_2_0
T_4_19_wire_logic_cluster/lc_0/in_2

T_5_19_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g3_0
T_5_19_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_4.un2_source_data_0_cry_4
T_2_29_wire_logic_cluster/lc_3/cout
T_2_29_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.N_385_cascade_
T_10_27_wire_logic_cluster/lc_1/ltout
T_10_27_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_1_dv
T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_7_19_lc_trk_g3_6
T_7_19_wire_logic_cluster/lc_0/in_1

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_8_19_sp4_v_t_40
T_9_23_sp4_h_l_5
T_9_23_lc_trk_g0_0
T_9_23_wire_logic_cluster/lc_5/in_1

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_5_27_sp4_h_l_1
T_8_27_sp4_v_t_43
T_7_28_lc_trk_g3_3
T_7_28_input_2_2
T_7_28_wire_logic_cluster/lc_2/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_5_27_sp4_h_l_1
T_8_27_sp4_v_t_43
T_7_28_lc_trk_g3_3
T_7_28_input_2_6
T_7_28_wire_logic_cluster/lc_6/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_8_19_sp4_v_t_40
T_8_20_lc_trk_g3_0
T_8_20_input_2_5
T_8_20_wire_logic_cluster/lc_5/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_8_19_sp4_v_t_40
T_8_20_lc_trk_g3_0
T_8_20_input_2_7
T_8_20_wire_logic_cluster/lc_7/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_18_sp12_v_t_22
T_4_25_sp4_v_t_38
T_5_29_sp4_h_l_3
T_7_29_lc_trk_g2_6
T_7_29_input_2_2
T_7_29_wire_logic_cluster/lc_2/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_10_sp12_v_t_22
T_5_22_sp12_h_l_1
T_9_22_lc_trk_g0_2
T_9_22_input_2_6
T_9_22_wire_logic_cluster/lc_6/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_8_19_sp4_v_t_40
T_8_20_lc_trk_g3_0
T_8_20_wire_logic_cluster/lc_6/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_4_18_sp12_v_t_22
T_4_25_sp4_v_t_38
T_5_29_sp4_h_l_3
T_7_29_lc_trk_g2_6
T_7_29_wire_logic_cluster/lc_1/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_5_19_sp4_v_t_46
T_5_23_sp4_v_t_42
T_5_27_sp4_v_t_42
T_5_28_lc_trk_g2_2
T_5_28_input_2_6
T_5_28_wire_logic_cluster/lc_6/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_8_19_lc_trk_g0_3
T_8_19_wire_logic_cluster/lc_2/in_1

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_5_19_sp4_h_l_3
T_9_19_sp4_h_l_11
T_8_19_lc_trk_g0_3
T_8_19_input_2_1
T_8_19_wire_logic_cluster/lc_1/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_5_19_sp4_v_t_46
T_5_23_sp4_v_t_42
T_5_27_sp4_v_t_42
T_5_28_lc_trk_g2_2
T_5_28_wire_logic_cluster/lc_7/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_4_26_lc_trk_g1_4
T_4_26_wire_logic_cluster/lc_7/in_0

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_5_23_sp4_h_l_4
T_5_23_lc_trk_g1_1
T_5_23_wire_logic_cluster/lc_1/in_1

T_4_21_wire_logic_cluster/lc_1/out
T_5_19_sp4_v_t_46
T_5_23_sp4_v_t_42
T_5_25_lc_trk_g2_7
T_5_25_input_2_5
T_5_25_wire_logic_cluster/lc_5/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_5_19_sp4_v_t_46
T_5_23_sp4_v_t_42
T_5_26_lc_trk_g0_2
T_5_26_input_2_4
T_5_26_wire_logic_cluster/lc_4/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_4_26_lc_trk_g1_4
T_4_26_input_2_3
T_4_26_wire_logic_cluster/lc_3/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_4_26_lc_trk_g1_4
T_4_26_input_2_5
T_4_26_wire_logic_cluster/lc_5/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_0_21_sp12_h_l_1
T_9_21_lc_trk_g0_5
T_9_21_input_2_5
T_9_21_wire_logic_cluster/lc_5/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_5_19_sp4_v_t_46
T_5_23_sp4_v_t_42
T_5_26_lc_trk_g0_2
T_5_26_wire_logic_cluster/lc_7/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_5_19_sp4_v_t_46
T_5_23_sp4_v_t_42
T_5_26_lc_trk_g0_2
T_5_26_wire_logic_cluster/lc_1/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_4_26_lc_trk_g1_4
T_4_26_wire_logic_cluster/lc_6/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_4_26_lc_trk_g1_4
T_4_26_wire_logic_cluster/lc_2/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_4_26_lc_trk_g1_4
T_4_26_wire_logic_cluster/lc_4/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_sp4_v_t_36
T_4_26_lc_trk_g1_4
T_4_26_wire_logic_cluster/lc_0/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_lc_trk_g1_2
T_4_23_wire_logic_cluster/lc_7/in_0

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_lc_trk_g1_2
T_4_23_wire_logic_cluster/lc_3/in_0

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_lc_trk_g1_2
T_4_23_wire_logic_cluster/lc_1/in_0

T_4_21_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_47
T_4_23_lc_trk_g0_2
T_4_23_wire_logic_cluster/lc_0/in_0

T_4_21_wire_logic_cluster/lc_1/out
T_0_21_sp12_h_l_1
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_6/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_0_21_sp12_h_l_1
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_2/in_3

T_4_21_wire_logic_cluster/lc_1/out
T_4_21_lc_trk_g1_1
T_4_21_input_2_4
T_4_21_wire_logic_cluster/lc_4/in_2

T_4_21_wire_logic_cluster/lc_1/out
T_4_22_lc_trk_g1_1
T_4_22_input_2_6
T_4_22_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_4_data_8
T_2_29_wire_logic_cluster/lc_3/out
T_3_25_sp4_v_t_42
T_3_26_lc_trk_g3_2
T_3_26_wire_logic_cluster/lc_2/in_1

T_2_29_wire_logic_cluster/lc_3/out
T_3_25_sp4_v_t_42
T_4_25_sp4_h_l_7
T_7_21_sp4_v_t_42
T_8_21_sp4_h_l_7
T_9_21_lc_trk_g2_7
T_9_21_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_5_19_0_
T_5_19_wire_logic_cluster/carry_in_mux/cout
T_5_19_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_aileron_cry_10
T_4_24_wire_logic_cluster/lc_4/cout
T_4_24_wire_logic_cluster/lc_5/in_3

Net : scaler_1_data_7
T_3_28_wire_logic_cluster/lc_2/out
T_4_29_lc_trk_g2_2
T_4_29_wire_logic_cluster/lc_1/in_1

T_3_28_wire_logic_cluster/lc_2/out
T_0_28_sp12_h_l_4
T_9_16_sp12_v_t_23
T_9_21_lc_trk_g3_7
T_9_21_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_10_THRU_CO
T_4_24_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g0_5
T_4_23_wire_logic_cluster/lc_0/in_1

End 

Net : frame_decoder_dv_c
T_4_21_wire_logic_cluster/lc_7/out
T_0_21_sp12_h_l_13
T_5_21_sp12_v_t_22
T_5_30_lc_trk_g2_6
T_5_30_wire_logic_cluster/lc_5/in_1

T_4_21_wire_logic_cluster/lc_7/out
T_0_21_sp12_h_l_13
T_5_21_sp12_v_t_22
T_5_22_sp4_v_t_44
T_5_26_lc_trk_g1_1
T_5_26_wire_logic_cluster/lc_6/in_0

T_4_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_46
T_1_20_sp4_h_l_5
T_1_20_lc_trk_g1_0
T_1_20_wire_logic_cluster/lc_3/in_0

T_4_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_46
T_1_20_sp4_h_l_5
T_1_20_lc_trk_g1_0
T_1_20_wire_logic_cluster/lc_0/in_1

T_4_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_46
T_4_23_lc_trk_g1_6
T_4_23_wire_logic_cluster/lc_5/in_0

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g2_7
T_4_21_wire_logic_cluster/lc_1/in_0

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g2_7
T_4_21_input_2_7
T_4_21_wire_logic_cluster/lc_7/in_2

T_4_21_wire_logic_cluster/lc_7/out
T_0_21_sp12_h_l_13
T_5_21_sp12_v_t_22
T_5_9_sp12_v_t_22
T_6_9_sp12_h_l_1
T_17_0_span12_vert_17
T_17_0_lc_trk_g1_1
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : ppm_encoder_1.un1_rudder_cry_12
T_3_26_wire_logic_cluster/lc_6/cout
T_3_26_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_rudder_cry_12_THRU_CO
T_3_26_wire_logic_cluster/lc_7/out
T_4_26_lc_trk_g0_7
T_4_26_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_6
T_11_24_wire_logic_cluster/lc_6/cout
T_11_24_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.N_204
T_9_29_wire_logic_cluster/lc_6/out
T_9_23_sp12_v_t_23
T_10_23_sp12_h_l_0
T_10_23_lc_trk_g0_3
T_10_23_input_2_1
T_10_23_wire_logic_cluster/lc_1/in_2

T_9_29_wire_logic_cluster/lc_6/out
T_9_26_sp4_v_t_36
T_9_22_sp4_v_t_41
T_8_24_lc_trk_g1_4
T_8_24_input_2_7
T_8_24_wire_logic_cluster/lc_7/in_2

T_9_29_wire_logic_cluster/lc_6/out
T_9_23_sp12_v_t_23
T_9_24_lc_trk_g2_7
T_9_24_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_6
T_4_27_wire_logic_cluster/lc_0/cout
T_4_27_wire_logic_cluster/lc_1/in_3

Net : scaler_2.un2_source_data_0_cry_3
T_3_21_wire_logic_cluster/lc_2/cout
T_3_21_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_elevator_cry_6_THRU_CO
T_4_27_wire_logic_cluster/lc_1/out
T_4_16_sp12_v_t_22
T_4_22_lc_trk_g2_5
T_4_22_wire_logic_cluster/lc_6/in_1

End 

Net : uart.N_168_1
T_3_16_wire_logic_cluster/lc_1/out
T_4_14_sp4_v_t_46
T_4_18_lc_trk_g0_3
T_4_18_input_2_5
T_4_18_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_3_data_11
T_1_25_wire_logic_cluster/lc_6/out
T_1_23_sp4_v_t_41
T_2_27_sp4_h_l_4
T_4_27_lc_trk_g3_1
T_4_27_wire_logic_cluster/lc_5/in_1

T_1_25_wire_logic_cluster/lc_6/out
T_1_25_sp4_h_l_1
T_4_25_sp4_v_t_36
T_5_29_sp4_h_l_1
T_7_29_lc_trk_g3_4
T_7_29_wire_logic_cluster/lc_1/in_0

End 

Net : scaler_3.un2_source_data_0_cry_1
T_1_25_wire_logic_cluster/lc_0/cout
T_1_25_wire_logic_cluster/lc_1/in_3

Net : scaler_1.un2_source_data_0_cry_3
T_3_28_wire_logic_cluster/lc_2/cout
T_3_28_wire_logic_cluster/lc_3/in_3

Net : scaler_4.un2_source_data_0_cry_3
T_2_29_wire_logic_cluster/lc_2/cout
T_2_29_wire_logic_cluster/lc_3/in_3

Net : scaler_4_data_9
T_2_29_wire_logic_cluster/lc_4/out
T_3_25_sp4_v_t_44
T_3_26_lc_trk_g2_4
T_3_26_wire_logic_cluster/lc_3/in_1

T_2_29_wire_logic_cluster/lc_4/out
T_3_29_sp4_h_l_8
T_6_25_sp4_v_t_45
T_5_26_lc_trk_g3_5
T_5_26_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.countZ0Z_6
T_5_17_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g1_5
T_5_17_wire_logic_cluster/lc_5/in_1

T_5_17_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_5
T_11_24_wire_logic_cluster/lc_5/cout
T_11_24_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_elevator_cry_9
T_4_27_wire_logic_cluster/lc_3/cout
T_4_27_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_elevator_cry_9_THRU_CO
T_4_27_wire_logic_cluster/lc_4/out
T_5_26_lc_trk_g3_4
T_5_26_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_8
T_4_24_wire_logic_cluster/lc_2/cout
T_4_24_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_rudder_cry_8
T_3_26_wire_logic_cluster/lc_2/cout
T_3_26_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_aileron_cry_8_THRU_CO
T_4_24_wire_logic_cluster/lc_3/out
T_5_25_lc_trk_g2_3
T_5_25_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_8_THRU_CO
T_3_26_wire_logic_cluster/lc_3/out
T_3_26_sp4_h_l_11
T_5_26_lc_trk_g3_6
T_5_26_wire_logic_cluster/lc_1/in_0

End 

Net : scaler_2.un2_source_data_0_cry_2
T_3_21_wire_logic_cluster/lc_1/cout
T_3_21_wire_logic_cluster/lc_2/in_3

Net : scaler_3_data_12
T_1_25_wire_logic_cluster/lc_7/out
T_2_23_sp4_v_t_42
T_3_27_sp4_h_l_1
T_4_27_lc_trk_g2_1
T_4_27_wire_logic_cluster/lc_6/in_1

T_1_25_wire_logic_cluster/lc_7/out
T_1_22_sp4_v_t_38
T_2_26_sp4_h_l_9
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/in_1

End 

Net : scaler_1.un2_source_data_0_cry_2
T_3_28_wire_logic_cluster/lc_1/cout
T_3_28_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.N_114
T_7_26_wire_logic_cluster/lc_4/out
T_8_25_sp4_v_t_41
T_8_21_sp4_v_t_37
T_8_23_lc_trk_g3_0
T_8_23_wire_logic_cluster/lc_6/in_1

T_7_26_wire_logic_cluster/lc_4/out
T_7_22_sp4_v_t_45
T_4_22_sp4_h_l_8
T_5_22_lc_trk_g2_0
T_5_22_input_2_0
T_5_22_wire_logic_cluster/lc_0/in_2

T_7_26_wire_logic_cluster/lc_4/out
T_7_26_lc_trk_g0_4
T_7_26_input_2_0
T_7_26_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_2_data_12
T_3_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_47
T_4_24_lc_trk_g0_2
T_4_24_input_2_6
T_4_24_wire_logic_cluster/lc_6/in_2

T_3_21_wire_logic_cluster/lc_7/out
T_4_20_sp4_v_t_47
T_5_20_sp4_h_l_3
T_8_16_sp4_v_t_44
T_8_19_lc_trk_g1_4
T_8_19_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_8
T_4_27_wire_logic_cluster/lc_2/cout
T_4_27_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_elevator_cry_8_THRU_CO
T_4_27_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g1_3
T_4_26_wire_logic_cluster/lc_6/in_0

End 

Net : scaler_4.un2_source_data_0_cry_2
T_2_29_wire_logic_cluster/lc_1/cout
T_2_29_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_2
T_9_29_wire_logic_cluster/lc_2/out
T_9_25_sp4_v_t_41
T_6_25_sp4_h_l_10
T_5_21_sp4_v_t_38
T_5_22_lc_trk_g2_6
T_5_22_input_2_6
T_5_22_wire_logic_cluster/lc_6/in_2

T_9_29_wire_logic_cluster/lc_2/out
T_9_25_sp4_v_t_41
T_9_21_sp4_v_t_37
T_9_24_lc_trk_g0_5
T_9_24_input_2_5
T_9_24_wire_logic_cluster/lc_5/in_2

T_9_29_wire_logic_cluster/lc_2/out
T_9_26_sp4_v_t_44
T_6_26_sp4_h_l_9
T_7_26_lc_trk_g3_1
T_7_26_wire_logic_cluster/lc_7/in_1

T_9_29_wire_logic_cluster/lc_2/out
T_9_28_lc_trk_g1_2
T_9_28_input_2_3
T_9_28_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_393
T_10_22_wire_logic_cluster/lc_0/out
T_10_20_sp4_v_t_45
T_10_24_lc_trk_g1_0
T_10_24_input_2_5
T_10_24_wire_logic_cluster/lc_5/in_2

End 

Net : uart_frame_decoder.source_CH4data_1_sqmuxa_cascade_
T_2_23_wire_logic_cluster/lc_1/ltout
T_2_23_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4_data_10
T_2_29_wire_logic_cluster/lc_5/out
T_3_25_sp4_v_t_46
T_3_26_lc_trk_g2_6
T_3_26_input_2_4
T_3_26_wire_logic_cluster/lc_4/in_2

T_2_29_wire_logic_cluster/lc_5/out
T_1_29_sp4_h_l_2
T_4_29_sp4_v_t_39
T_4_25_sp4_v_t_40
T_4_26_lc_trk_g3_0
T_4_26_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_4_data_11
T_2_29_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_36
T_3_26_sp4_h_l_6
T_3_26_lc_trk_g1_3
T_3_26_wire_logic_cluster/lc_5/in_1

T_2_29_wire_logic_cluster/lc_6/out
T_0_29_sp12_h_l_15
T_4_17_sp12_v_t_23
T_4_21_lc_trk_g2_0
T_4_21_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_4
T_11_24_wire_logic_cluster/lc_4/cout
T_11_24_wire_logic_cluster/lc_5/in_3

Net : uart_frame_decoder.source_offset1data_1_sqmuxa_cascade_
T_4_20_wire_logic_cluster/lc_3/ltout
T_4_20_wire_logic_cluster/lc_4/in_2

End 

Net : uart_frame_decoder.state_1Z0Z_6
T_3_23_wire_logic_cluster/lc_7/out
T_3_20_sp4_v_t_38
T_4_20_sp4_h_l_3
T_4_20_lc_trk_g1_6
T_4_20_wire_logic_cluster/lc_3/in_0

T_3_23_wire_logic_cluster/lc_7/out
T_3_23_lc_trk_g1_7
T_3_23_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_12
T_4_29_wire_logic_cluster/lc_6/cout
T_4_29_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_throttle_cry_12_THRU_CO
T_4_29_wire_logic_cluster/lc_7/out
T_5_28_lc_trk_g3_7
T_5_28_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_0_a2_2_cascade_
T_12_26_wire_logic_cluster/lc_2/ltout
T_12_26_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_431_cascade_
T_12_26_wire_logic_cluster/lc_3/ltout
T_12_26_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_2.un2_source_data_0_cry_1
T_3_21_wire_logic_cluster/lc_0/cout
T_3_21_wire_logic_cluster/lc_1/in_3

Net : scaler_1.un2_source_data_0_cry_1
T_3_28_wire_logic_cluster/lc_0/cout
T_3_28_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_rudder_cry_9
T_3_26_wire_logic_cluster/lc_3/cout
T_3_26_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_throttle_cry_9
T_4_29_wire_logic_cluster/lc_3/cout
T_4_29_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_throttle_cry_9_THRU_CO
T_4_29_wire_logic_cluster/lc_4/out
T_4_25_sp4_v_t_45
T_4_26_lc_trk_g3_5
T_4_26_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_9_THRU_CO
T_3_26_wire_logic_cluster/lc_4/out
T_4_26_lc_trk_g0_4
T_4_26_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.N_441_cascade_
T_10_26_wire_logic_cluster/lc_5/ltout
T_10_26_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_11
T_4_29_wire_logic_cluster/lc_5/cout
T_4_29_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_throttle_cry_11_THRU_CO
T_4_29_wire_logic_cluster/lc_6/out
T_5_28_lc_trk_g2_6
T_5_28_wire_logic_cluster/lc_6/in_0

End 

Net : scaler_4.un2_source_data_0_cry_1
T_2_29_wire_logic_cluster/lc_0/cout
T_2_29_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.count_1_cry_15
T_5_18_wire_logic_cluster/lc_6/cout
T_5_18_wire_logic_cluster/lc_7/in_3

Net : uart_frame_decoder.WDTZ0Z_0
T_1_17_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g1_0
T_1_17_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.N_360
T_11_21_wire_logic_cluster/lc_4/out
T_11_20_sp4_v_t_40
T_11_23_lc_trk_g1_0
T_11_23_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_PPM_STATE_1_sqmuxa_i_i_a2_0_1
T_10_26_wire_logic_cluster/lc_1/out
T_10_26_sp4_h_l_7
T_12_26_lc_trk_g3_2
T_12_26_wire_logic_cluster/lc_3/in_0

End 

Net : uart_frame_decoder.source_offset1data_1_sqmuxa
T_4_20_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_46
T_1_17_sp4_h_l_11
T_3_17_lc_trk_g2_6
T_3_17_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_3
T_11_24_wire_logic_cluster/lc_3/cout
T_11_24_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_throttle_cry_10_THRU_CO
T_4_29_wire_logic_cluster/lc_5/out
T_5_29_sp4_h_l_10
T_7_29_lc_trk_g2_7
T_7_29_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_10
T_4_29_wire_logic_cluster/lc_4/cout
T_4_29_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.pulses2count_9_0_0_3
T_10_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g0_1
T_11_22_input_2_1
T_11_22_wire_logic_cluster/lc_1/in_2

T_10_22_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g3_1
T_11_23_wire_logic_cluster/lc_1/in_3

End 

Net : uart_frame_decoder.source_offset3data_1_sqmuxa_cascade_
T_2_23_wire_logic_cluster/lc_6/ltout
T_2_23_wire_logic_cluster/lc_7/in_2

End 

Net : uart_frame_decoder.WDTZ0Z_1
T_1_17_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g3_1
T_1_17_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.count_1_cry_14
T_5_18_wire_logic_cluster/lc_5/cout
T_5_18_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.N_247
T_10_28_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_38
T_11_20_sp4_v_t_38
T_11_23_lc_trk_g1_6
T_11_23_wire_logic_cluster/lc_7/in_0

T_10_28_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_38
T_8_24_sp4_h_l_9
T_10_24_lc_trk_g3_4
T_10_24_wire_logic_cluster/lc_5/in_0

T_10_28_wire_logic_cluster/lc_1/out
T_11_27_lc_trk_g3_1
T_11_27_wire_logic_cluster/lc_4/in_0

End 

Net : uart_frame_decoder.state_1_ns_0_i_a2_1Z0Z_2
T_4_19_wire_logic_cluster/lc_3/out
T_2_19_sp4_h_l_3
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_4/in_1

T_4_19_wire_logic_cluster/lc_3/out
T_4_18_sp4_v_t_38
T_1_18_sp4_h_l_9
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_1/in_1

T_4_19_wire_logic_cluster/lc_3/out
T_4_18_sp4_v_t_38
T_1_18_sp4_h_l_9
T_2_18_lc_trk_g3_1
T_2_18_input_2_4
T_2_18_wire_logic_cluster/lc_4/in_2

End 

Net : uart_frame_decoder.state_1_ns_0_i_a2_1_1Z0Z_2_cascade_
T_4_19_wire_logic_cluster/lc_2/ltout
T_4_19_wire_logic_cluster/lc_3/in_2

End 

Net : uart_data_3
T_4_20_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g0_0
T_4_19_wire_logic_cluster/lc_2/in_0

T_4_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_41
T_2_25_lc_trk_g3_1
T_2_25_wire_logic_cluster/lc_3/in_3

T_4_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_41
T_2_26_lc_trk_g2_4
T_2_26_wire_logic_cluster/lc_3/in_3

T_4_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_41
T_1_27_lc_trk_g3_1
T_1_27_wire_logic_cluster/lc_3/in_3

T_4_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_41
T_1_28_lc_trk_g1_4
T_1_28_wire_logic_cluster/lc_2/in_3

T_4_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_45
T_2_24_lc_trk_g0_0
T_2_24_wire_logic_cluster/lc_3/in_1

T_4_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_45
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_3/in_3

T_4_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_8
T_2_20_sp4_v_t_45
T_1_22_lc_trk_g2_0
T_1_22_wire_logic_cluster/lc_3/in_3

T_4_20_wire_logic_cluster/lc_0/out
T_3_20_sp4_h_l_8
T_2_20_lc_trk_g0_0
T_2_20_wire_logic_cluster/lc_3/in_1

T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_0/in_1

End 

Net : uart_data_6
T_4_20_wire_logic_cluster/lc_2/out
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_2/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_4_20_sp4_h_l_9
T_3_20_sp4_v_t_44
T_3_24_sp4_v_t_37
T_2_26_lc_trk_g1_0
T_2_26_wire_logic_cluster/lc_6/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_1
T_1_20_sp4_v_t_36
T_1_24_sp4_v_t_44
T_1_27_lc_trk_g1_4
T_1_27_wire_logic_cluster/lc_6/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_1
T_1_20_sp4_v_t_36
T_1_24_sp4_v_t_44
T_1_28_lc_trk_g1_1
T_1_28_wire_logic_cluster/lc_5/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_1
T_1_20_sp4_v_t_36
T_2_24_sp4_h_l_7
T_2_24_lc_trk_g1_2
T_2_24_wire_logic_cluster/lc_6/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_4_17_sp4_v_t_44
T_4_21_sp4_v_t_44
T_1_25_sp4_h_l_9
T_2_25_lc_trk_g2_1
T_2_25_wire_logic_cluster/lc_6/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_1
T_1_20_sp4_v_t_36
T_1_22_lc_trk_g3_1
T_1_22_wire_logic_cluster/lc_6/in_0

T_4_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_1
T_1_20_sp4_v_t_36
T_1_21_lc_trk_g3_4
T_1_21_wire_logic_cluster/lc_6/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_2_20_sp4_h_l_1
T_2_20_lc_trk_g1_4
T_2_20_wire_logic_cluster/lc_6/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_4_20_lc_trk_g3_2
T_4_20_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_2
T_11_24_wire_logic_cluster/lc_2/cout
T_11_24_wire_logic_cluster/lc_3/in_3

Net : scaler_4_data_12
T_2_29_wire_logic_cluster/lc_7/out
T_2_26_sp4_v_t_38
T_3_26_sp4_h_l_8
T_3_26_lc_trk_g0_5
T_3_26_wire_logic_cluster/lc_6/in_1

T_2_29_wire_logic_cluster/lc_7/out
T_2_26_sp4_v_t_38
T_3_26_sp4_h_l_8
T_5_26_lc_trk_g2_5
T_5_26_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_1_data_8
T_3_28_wire_logic_cluster/lc_3/out
T_4_29_lc_trk_g2_3
T_4_29_wire_logic_cluster/lc_2/in_1

T_3_28_wire_logic_cluster/lc_3/out
T_4_24_sp4_v_t_42
T_5_24_sp4_h_l_0
T_8_20_sp4_v_t_43
T_9_20_sp4_h_l_11
T_8_20_lc_trk_g1_3
T_8_20_input_2_6
T_8_20_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.N_244
T_12_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_input_2_1
T_12_24_wire_logic_cluster/lc_1/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g3_3
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_2/in_3

End 

Net : reset_module_System.count_1_cry_13
T_5_18_wire_logic_cluster/lc_4/cout
T_5_18_wire_logic_cluster/lc_5/in_3

Net : uart_frame_decoder.WDTZ0Z_2
T_1_17_wire_logic_cluster/lc_2/out
T_1_17_lc_trk_g1_2
T_1_17_wire_logic_cluster/lc_2/in_1

End 

Net : uart_frame_decoder.state_1_ns_0_i_a2_0_2
T_3_20_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g2_2
T_2_19_wire_logic_cluster/lc_4/in_0

T_3_20_wire_logic_cluster/lc_2/out
T_3_17_sp4_v_t_44
T_2_18_lc_trk_g3_4
T_2_18_wire_logic_cluster/lc_4/in_3

End 

Net : uart_frame_decoder.state_1Z0Z_1
T_2_18_wire_logic_cluster/lc_1/out
T_2_16_sp4_v_t_47
T_3_20_sp4_h_l_4
T_3_20_lc_trk_g1_1
T_3_20_wire_logic_cluster/lc_2/in_0

T_2_18_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_5/in_1

T_2_18_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_3/in_1

T_2_18_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g3_1
T_3_19_input_2_4
T_3_19_wire_logic_cluster/lc_4/in_2

T_2_18_wire_logic_cluster/lc_1/out
T_2_18_lc_trk_g2_1
T_2_18_input_2_1
T_2_18_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2count_9_i_0_14_cascade_
T_12_23_wire_logic_cluster/lc_5/ltout
T_12_23_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_1
T_11_24_wire_logic_cluster/lc_1/cout
T_11_24_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.N_365
T_11_23_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g0_5
T_11_22_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.N_241_cascade_
T_7_27_wire_logic_cluster/lc_6/ltout
T_7_27_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_1_data_9
T_3_28_wire_logic_cluster/lc_4/out
T_4_29_lc_trk_g2_4
T_4_29_wire_logic_cluster/lc_3/in_1

T_3_28_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_44
T_4_26_lc_trk_g3_1
T_4_26_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_8_THRU_CO
T_4_29_wire_logic_cluster/lc_3/out
T_4_25_sp4_v_t_43
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_8
T_4_29_wire_logic_cluster/lc_2/cout
T_4_29_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.pulses2count_9_0_1_0
T_12_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g0_0
T_13_23_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_4_25_0_
T_4_25_wire_logic_cluster/carry_in_mux/cout
T_4_25_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.N_388
T_10_26_wire_logic_cluster/lc_2/out
T_11_27_lc_trk_g2_2
T_11_27_input_2_4
T_11_27_wire_logic_cluster/lc_4/in_2

End 

Net : uart_input_sync
T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_19_lc_trk_g2_3
T_4_19_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g1_6
T_4_14_wire_logic_cluster/lc_3/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_19_lc_trk_g2_5
T_3_19_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_0/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_2/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_4/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_1/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_3/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_5/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g0_0
T_3_18_input_2_6
T_3_18_wire_logic_cluster/lc_6/in_2

T_4_14_wire_logic_cluster/lc_6/out
T_4_8_sp12_v_t_23
T_4_19_lc_trk_g3_3
T_4_19_input_2_6
T_4_19_wire_logic_cluster/lc_6/in_2

T_4_14_wire_logic_cluster/lc_6/out
T_4_13_sp4_v_t_44
T_3_17_lc_trk_g2_1
T_3_17_input_2_5
T_3_17_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_4_28_0_
T_4_28_wire_logic_cluster/carry_in_mux/cout
T_4_28_wire_logic_cluster/lc_0/in_3

End 

Net : reset_module_System.count_1_cry_12
T_5_18_wire_logic_cluster/lc_3/cout
T_5_18_wire_logic_cluster/lc_4/in_3

Net : uart_frame_decoder.WDTZ0Z_3
T_1_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g1_3
T_1_17_wire_logic_cluster/lc_3/in_1

End 

Net : uart_frame_decoder.state_1_ns_0_i_a2_0_0_1Z0Z_2_cascade_
T_3_20_wire_logic_cluster/lc_1/ltout
T_3_20_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_0
T_11_24_wire_logic_cluster/lc_0/cout
T_11_24_wire_logic_cluster/lc_1/in_3

Net : uart_frame_decoder.state_1Z0Z_5
T_3_23_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g2_6
T_2_23_wire_logic_cluster/lc_1/in_1

T_3_23_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g2_6
T_3_23_wire_logic_cluster/lc_6/in_0

End 

Net : scaler_1_data_10
T_3_28_wire_logic_cluster/lc_5/out
T_4_29_lc_trk_g2_5
T_4_29_wire_logic_cluster/lc_4/in_1

T_3_28_wire_logic_cluster/lc_5/out
T_4_24_sp4_v_t_46
T_4_26_lc_trk_g2_3
T_4_26_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.reset6_11_cascade_
T_4_17_wire_logic_cluster/lc_3/ltout
T_4_17_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.countZ0Z_20
T_5_19_wire_logic_cluster/lc_3/out
T_5_15_sp4_v_t_43
T_4_17_lc_trk_g1_6
T_4_17_input_2_3
T_4_17_wire_logic_cluster/lc_3/in_2

T_5_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g1_3
T_5_19_wire_logic_cluster/lc_3/in_1

End 

Net : uart.N_177_cascade_
T_3_16_wire_logic_cluster/lc_0/ltout
T_3_16_wire_logic_cluster/lc_1/in_2

End 

Net : uart.bit_CountZ0Z_2
T_2_15_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_0/in_0

T_2_15_wire_logic_cluster/lc_2/out
T_2_14_sp4_v_t_36
T_3_18_sp4_h_l_7
T_4_18_lc_trk_g3_7
T_4_18_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_2/out
T_2_14_sp4_v_t_36
T_3_18_sp4_h_l_7
T_4_18_lc_trk_g3_7
T_4_18_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_4/in_0

T_2_15_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_5/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_2/out
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_3/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_3_15_lc_trk_g1_2
T_3_15_input_2_5
T_3_15_wire_logic_cluster/lc_5/in_2

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_2/in_0

End 

Net : uart.bit_CountZ0Z_0
T_2_15_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_0/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_5_15_sp4_v_t_40
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_5_15_sp4_v_t_40
T_4_18_lc_trk_g3_0
T_4_18_wire_logic_cluster/lc_1/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_4/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_6/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_3/in_0

T_2_15_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g0_0
T_3_15_wire_logic_cluster/lc_5/in_1

T_2_15_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g0_0
T_3_15_wire_logic_cluster/lc_1/in_1

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_0/in_1

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.count_1_cry_11
T_5_18_wire_logic_cluster/lc_2/cout
T_5_18_wire_logic_cluster/lc_3/in_3

Net : uart.bit_CountZ0Z_1
T_2_15_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g3_4
T_3_16_wire_logic_cluster/lc_0/in_1

T_2_15_wire_logic_cluster/lc_4/out
T_2_14_sp4_v_t_40
T_3_18_sp4_h_l_11
T_4_18_lc_trk_g2_3
T_4_18_wire_logic_cluster/lc_6/in_1

T_2_15_wire_logic_cluster/lc_4/out
T_2_14_sp4_v_t_40
T_3_18_sp4_h_l_11
T_4_18_lc_trk_g2_3
T_4_18_input_2_1
T_4_18_wire_logic_cluster/lc_1/in_2

T_2_15_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g3_4
T_3_16_wire_logic_cluster/lc_4/in_1

T_2_15_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g2_4
T_3_16_wire_logic_cluster/lc_5/in_3

T_2_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_6/in_1

T_2_15_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g3_4
T_3_16_wire_logic_cluster/lc_6/in_1

T_2_15_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g2_4
T_3_16_wire_logic_cluster/lc_3/in_3

T_2_15_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g1_4
T_3_15_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g1_4
T_3_15_wire_logic_cluster/lc_1/in_0

T_2_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_4/in_0

End 

Net : uart_data_4
T_4_20_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g0_5
T_4_19_wire_logic_cluster/lc_3/in_0

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_sp4_v_t_39
T_2_24_sp4_v_t_47
T_1_27_lc_trk_g3_7
T_1_27_wire_logic_cluster/lc_4/in_0

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_sp4_v_t_39
T_2_24_sp4_v_t_47
T_2_26_lc_trk_g3_2
T_2_26_wire_logic_cluster/lc_4/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_sp4_v_t_39
T_2_24_sp4_v_t_47
T_1_28_lc_trk_g2_2
T_1_28_wire_logic_cluster/lc_3/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_sp4_v_t_39
T_2_24_lc_trk_g0_2
T_2_24_wire_logic_cluster/lc_4/in_0

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_sp4_v_t_39
T_1_21_lc_trk_g2_7
T_1_21_wire_logic_cluster/lc_4/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_sp4_v_t_39
T_1_22_lc_trk_g1_2
T_1_22_wire_logic_cluster/lc_4/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_5_19_sp4_v_t_43
T_5_23_sp4_v_t_44
T_5_27_lc_trk_g1_1
T_5_27_wire_logic_cluster/lc_5/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_3_20_sp4_h_l_2
T_2_20_lc_trk_g1_2
T_2_20_wire_logic_cluster/lc_4/in_3

T_4_20_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g1_5
T_4_20_wire_logic_cluster/lc_5/in_3

End 

Net : scaler_1_data_11
T_3_28_wire_logic_cluster/lc_6/out
T_4_29_lc_trk_g2_6
T_4_29_wire_logic_cluster/lc_5/in_1

T_3_28_wire_logic_cluster/lc_6/out
T_4_25_sp4_v_t_37
T_5_29_sp4_h_l_0
T_7_29_lc_trk_g2_5
T_7_29_wire_logic_cluster/lc_2/in_1

End 

Net : uart_data_1
T_3_20_wire_logic_cluster/lc_6/out
T_4_19_lc_trk_g2_6
T_4_19_wire_logic_cluster/lc_3/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_2_20_sp12_h_l_0
T_1_20_sp12_v_t_23
T_1_27_lc_trk_g2_3
T_1_27_wire_logic_cluster/lc_1/in_0

T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_3_21_sp4_v_t_36
T_3_25_sp4_v_t_41
T_3_29_sp4_v_t_42
T_3_30_lc_trk_g2_2
T_3_30_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_6/out
T_2_20_sp12_h_l_0
T_1_20_sp12_v_t_23
T_1_28_lc_trk_g3_0
T_1_28_wire_logic_cluster/lc_6/in_3

T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_3_21_sp4_v_t_36
T_3_25_sp4_v_t_41
T_2_26_lc_trk_g3_1
T_2_26_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_3_21_sp4_v_t_36
T_2_25_lc_trk_g1_1
T_2_25_wire_logic_cluster/lc_4/in_0

T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_3_21_sp4_v_t_36
T_2_24_lc_trk_g2_4
T_2_24_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_6/out
T_3_17_sp4_v_t_36
T_0_21_sp4_h_l_6
T_1_21_lc_trk_g2_6
T_1_21_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g3_6
T_3_20_wire_logic_cluster/lc_6/in_1

T_3_20_wire_logic_cluster/lc_6/out
T_2_20_lc_trk_g2_6
T_2_20_wire_logic_cluster/lc_1/in_3

End 

Net : uart_frame_decoder.state_1_RNO_2Z0Z_0
T_3_19_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g3_5
T_2_19_input_2_4
T_2_19_wire_logic_cluster/lc_4/in_2

End 

Net : uart_frame_decoder.count_RNIV5MSZ0Z_0
T_1_20_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g1_5
T_1_19_wire_logic_cluster/lc_5/in_1

T_1_20_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g1_5
T_1_19_input_2_4
T_1_19_wire_logic_cluster/lc_4/in_2

End 

Net : uart.data_Auxce_0_0_2
T_4_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g3_6
T_3_18_wire_logic_cluster/lc_2/in_1

End 

Net : uart.data_Auxce_0_0_4
T_4_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g2_1
T_3_18_wire_logic_cluster/lc_4/in_1

End 

Net : uart_frame_decoder.source_CH4data_1_sqmuxa
T_2_23_wire_logic_cluster/lc_1/out
T_3_23_lc_trk_g1_1
T_3_23_wire_logic_cluster/lc_7/in_1

End 

Net : uart.N_151
T_4_14_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_1/in_0

End 

Net : uart.stateZ0Z_1
T_4_19_wire_logic_cluster/lc_6/out
T_4_13_sp12_v_t_23
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_3/in_1

T_4_19_wire_logic_cluster/lc_6/out
T_4_13_sp12_v_t_23
T_4_13_sp4_v_t_45
T_4_15_lc_trk_g3_0
T_4_15_input_2_1
T_4_15_wire_logic_cluster/lc_1/in_2

T_4_19_wire_logic_cluster/lc_6/out
T_4_19_lc_trk_g1_6
T_4_19_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.count_1_cry_1
T_5_17_wire_logic_cluster/lc_0/cout
T_5_17_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.count_1_2
T_5_17_wire_logic_cluster/lc_1/out
T_4_17_lc_trk_g2_1
T_4_17_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_3_27_0_
T_3_27_wire_logic_cluster/carry_in_mux/cout
T_3_27_wire_logic_cluster/lc_0/in_3

End 

Net : reset_module_System.count_1_cry_10
T_5_18_wire_logic_cluster/lc_1/cout
T_5_18_wire_logic_cluster/lc_2/in_3

Net : uart_frame_decoder.state_1Z0Z_8
T_3_23_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g2_2
T_2_23_input_2_6
T_2_23_wire_logic_cluster/lc_6/in_2

T_3_23_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g2_2
T_3_23_wire_logic_cluster/lc_2/in_0

End 

Net : uart.N_177
T_3_16_wire_logic_cluster/lc_0/out
T_3_12_sp12_v_t_23
T_3_18_lc_trk_g3_4
T_3_18_input_2_7
T_3_18_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_1_data_12
T_3_28_wire_logic_cluster/lc_7/out
T_4_29_lc_trk_g2_7
T_4_29_wire_logic_cluster/lc_6/in_1

T_3_28_wire_logic_cluster/lc_7/out
T_1_28_sp12_h_l_1
T_5_28_lc_trk_g1_2
T_5_28_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.reset6_14
T_4_18_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_44
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_3/in_3

T_4_18_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_44
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_1/in_3

T_4_18_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g0_2
T_4_17_wire_logic_cluster/lc_1/in_1

T_4_18_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g0_2
T_4_17_wire_logic_cluster/lc_5/in_3

End 

Net : uart_frame_decoder.source_offset3data_1_sqmuxa
T_2_23_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g0_6
T_3_23_wire_logic_cluster/lc_3/in_3

End 

Net : uart_frame_decoder.state_1Z0Z_0
T_2_19_wire_logic_cluster/lc_5/out
T_3_19_sp4_h_l_10
T_3_19_lc_trk_g1_7
T_3_19_wire_logic_cluster/lc_5/in_3

T_2_19_wire_logic_cluster/lc_5/out
T_3_19_sp4_h_l_10
T_3_19_lc_trk_g1_7
T_3_19_wire_logic_cluster/lc_4/in_0

T_2_19_wire_logic_cluster/lc_5/out
T_3_19_sp4_h_l_10
T_3_19_lc_trk_g1_7
T_3_19_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.countZ0Z_18
T_5_19_wire_logic_cluster/lc_1/out
T_5_16_sp4_v_t_42
T_4_18_lc_trk_g1_7
T_4_18_input_2_2
T_4_18_wire_logic_cluster/lc_2/in_2

T_5_19_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g3_1
T_5_19_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.count_1_cry_9
T_5_18_wire_logic_cluster/lc_0/cout
T_5_18_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.countZ0Z_12
T_5_18_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g1_3
T_5_18_wire_logic_cluster/lc_3/in_1

T_5_18_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g3_3
T_4_17_wire_logic_cluster/lc_4/in_0

End 

Net : uart_frame_decoder.N_168_i_1
T_3_19_wire_logic_cluster/lc_4/out
T_2_19_lc_trk_g3_4
T_2_19_wire_logic_cluster/lc_5/in_0

End 

Net : reset_module_System.reset6_15
T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_4_16_lc_trk_g3_7
T_4_16_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_4_16_lc_trk_g3_7
T_4_16_wire_logic_cluster/lc_1/in_1

T_5_19_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_47
T_4_17_lc_trk_g0_1
T_4_17_input_2_1
T_4_17_wire_logic_cluster/lc_1/in_2

End 

Net : uart.data_Auxce_0_6
T_3_16_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_41
T_3_18_lc_trk_g3_1
T_3_18_wire_logic_cluster/lc_6/in_0

End 

Net : reset_module_System.countZ0Z_19
T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_5/in_0

T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.countZ0Z_15
T_5_18_wire_logic_cluster/lc_6/out
T_5_19_lc_trk_g0_6
T_5_19_wire_logic_cluster/lc_5/in_1

T_5_18_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g1_6
T_5_18_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.countZ0Z_21
T_5_19_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g3_4
T_5_19_input_2_5
T_5_19_wire_logic_cluster/lc_5/in_2

T_5_19_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g3_4
T_5_19_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_PPM_STATE_0_sqmuxa_0_i_0_a2_16_4
T_12_25_wire_logic_cluster/lc_3/out
T_12_26_lc_trk_g1_3
T_12_26_wire_logic_cluster/lc_3/in_1

End 

Net : uart.data_Auxce_0_0_0
T_3_16_wire_logic_cluster/lc_5/out
T_3_15_sp4_v_t_42
T_3_18_lc_trk_g1_2
T_3_18_wire_logic_cluster/lc_0/in_1

End 

Net : uart.data_Auxce_0_1
T_2_16_wire_logic_cluster/lc_6/out
T_3_15_sp4_v_t_45
T_3_18_lc_trk_g0_5
T_3_18_input_2_1
T_3_18_wire_logic_cluster/lc_1/in_2

End 

Net : uart.N_170
T_4_16_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g2_7
T_3_16_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_5_18_0_
T_5_18_wire_logic_cluster/carry_in_mux/cout
T_5_18_wire_logic_cluster/lc_0/in_3

Net : bfn_4_30_0_
T_4_30_wire_logic_cluster/carry_in_mux/cout
T_4_30_wire_logic_cluster/lc_0/in_3

End 

Net : reset_module_System.countZ0Z_13
T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g3_4
T_5_18_wire_logic_cluster/lc_4/in_1

T_5_18_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_5/in_3

End 

Net : uart.state_srsts_i_a3_0_0_3_cascade_
T_4_16_wire_logic_cluster/lc_6/ltout
T_4_16_wire_logic_cluster/lc_7/in_2

End 

Net : uart.N_168_1_cascade_
T_3_16_wire_logic_cluster/lc_1/ltout
T_3_16_wire_logic_cluster/lc_2/in_2

End 

Net : uart.data_Auxce_0_3
T_3_16_wire_logic_cluster/lc_6/out
T_3_15_sp4_v_t_44
T_3_18_lc_trk_g0_4
T_3_18_wire_logic_cluster/lc_3/in_3

End 

Net : uart.data_Auxce_0_5
T_3_16_wire_logic_cluster/lc_3/out
T_3_15_sp4_v_t_38
T_3_18_lc_trk_g0_6
T_3_18_wire_logic_cluster/lc_5/in_3

End 

Net : reset_module_System.countZ0Z_16
T_5_18_wire_logic_cluster/lc_7/out
T_4_18_lc_trk_g2_7
T_4_18_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_7/out
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_7/in_1

End 

Net : uart.N_133_0
T_3_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_0/in_0

T_3_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g3_5
T_2_15_input_2_4
T_2_15_wire_logic_cluster/lc_4/in_2

T_3_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g3_5
T_2_15_input_2_2
T_2_15_wire_logic_cluster/lc_2/in_2

End 

Net : uart.un4_timer_Count_1_cry_6
T_5_15_wire_logic_cluster/lc_5/cout
T_5_15_wire_logic_cluster/lc_6/in_3

End 

Net : uart.un4_timer_Count_1_cry_5
T_5_15_wire_logic_cluster/lc_4/cout
T_5_15_wire_logic_cluster/lc_5/in_3

Net : reset_module_System.count_1_cry_7
T_5_17_wire_logic_cluster/lc_6/cout
T_5_17_wire_logic_cluster/lc_7/in_3

Net : scaler_4_data_13
T_2_30_wire_logic_cluster/lc_0/out
T_2_26_sp4_v_t_37
T_3_26_sp4_h_l_5
T_3_26_lc_trk_g0_0
T_3_26_wire_logic_cluster/lc_7/in_1

T_2_30_wire_logic_cluster/lc_0/out
T_2_26_sp4_v_t_37
T_0_26_sp4_h_l_19
T_3_26_sp4_h_l_2
T_4_26_lc_trk_g2_2
T_4_26_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_3_data_13
T_1_26_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_41
T_3_27_sp4_h_l_10
T_4_27_lc_trk_g2_2
T_4_27_wire_logic_cluster/lc_7/in_1

T_1_26_wire_logic_cluster/lc_0/out
T_1_24_sp4_v_t_45
T_2_28_sp4_h_l_2
T_6_28_sp4_h_l_10
T_7_28_lc_trk_g3_2
T_7_28_wire_logic_cluster/lc_6/in_1

End 

Net : uart.un4_timer_Count_1_cry_4
T_5_15_wire_logic_cluster/lc_3/cout
T_5_15_wire_logic_cluster/lc_4/in_3

Net : reset_module_System.count_1_cry_6
T_5_17_wire_logic_cluster/lc_5/cout
T_5_17_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.N_114_cascade_
T_7_26_wire_logic_cluster/lc_4/ltout
T_7_26_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_1_data_5
T_3_25_wire_logic_cluster/lc_0/out
T_3_21_sp12_v_t_23
T_4_21_sp12_h_l_0
T_8_21_lc_trk_g0_3
T_8_21_wire_logic_cluster/lc_3/in_0

End 

Net : uart.un4_timer_Count_1_cry_3
T_5_15_wire_logic_cluster/lc_2/cout
T_5_15_wire_logic_cluster/lc_3/in_3

Net : scaler_2_data_13
T_3_22_wire_logic_cluster/lc_0/out
T_4_20_sp4_v_t_44
T_4_24_lc_trk_g1_1
T_4_24_wire_logic_cluster/lc_7/in_1

T_3_22_wire_logic_cluster/lc_0/out
T_3_20_sp4_v_t_45
T_4_24_sp4_h_l_2
T_7_24_sp4_v_t_42
T_7_28_lc_trk_g0_7
T_7_28_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.count_1_cry_5
T_5_17_wire_logic_cluster/lc_4/cout
T_5_17_wire_logic_cluster/lc_5/in_3

Net : uart.un4_timer_Count_1_cry_2
T_5_15_wire_logic_cluster/lc_1/cout
T_5_15_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.N_204_cascade_
T_9_29_wire_logic_cluster/lc_6/ltout
T_9_29_wire_logic_cluster/lc_7/in_2

End 

Net : reset_module_System.count_1_cry_4
T_5_17_wire_logic_cluster/lc_3/cout
T_5_17_wire_logic_cluster/lc_4/in_3

Net : uart.un4_timer_Count_1_cry_1
T_5_15_wire_logic_cluster/lc_0/cout
T_5_15_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.count_1_cry_3
T_5_17_wire_logic_cluster/lc_2/cout
T_5_17_wire_logic_cluster/lc_3/in_3

Net : scaler_1_data_13
T_3_29_wire_logic_cluster/lc_0/out
T_4_29_lc_trk_g0_0
T_4_29_wire_logic_cluster/lc_7/in_1

T_3_29_wire_logic_cluster/lc_0/out
T_3_29_sp4_h_l_5
T_6_25_sp4_v_t_40
T_5_28_lc_trk_g3_0
T_5_28_wire_logic_cluster/lc_7/in_0

End 

Net : uart.data_AuxZ1Z_2
T_3_18_wire_logic_cluster/lc_2/out
T_4_18_sp4_h_l_4
T_3_18_sp4_v_t_47
T_3_20_lc_trk_g2_2
T_3_20_wire_logic_cluster/lc_4/in_0

T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g0_2
T_3_18_input_2_2
T_3_18_wire_logic_cluster/lc_2/in_2

End 

Net : uart.stateZ0Z_0
T_3_19_wire_logic_cluster/lc_1/out
T_3_19_sp4_h_l_7
T_3_19_lc_trk_g0_2
T_3_19_wire_logic_cluster/lc_0/in_0

T_3_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g1_1
T_4_19_wire_logic_cluster/lc_6/in_0

End 

Net : uart.data_AuxZ0Z_6
T_3_18_wire_logic_cluster/lc_6/out
T_2_18_sp4_h_l_4
T_5_18_sp4_v_t_44
T_4_20_lc_trk_g0_2
T_4_20_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g1_6
T_3_18_wire_logic_cluster/lc_6/in_1

End 

Net : scaler_3_data_5
T_3_22_wire_logic_cluster/lc_7/out
T_3_21_sp4_v_t_46
T_4_21_sp4_h_l_4
T_8_21_sp4_h_l_0
T_8_21_lc_trk_g0_5
T_8_21_wire_logic_cluster/lc_0/in_3

End 

Net : scaler_4_data_4
T_1_20_wire_logic_cluster/lc_3/out
T_1_17_sp4_v_t_46
T_2_21_sp4_h_l_5
T_6_21_sp4_h_l_5
T_8_21_lc_trk_g2_0
T_8_21_wire_logic_cluster/lc_1/in_3

T_1_20_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g2_3
T_1_20_input_2_3
T_1_20_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_1_data_4
T_1_20_wire_logic_cluster/lc_0/out
T_1_17_sp4_v_t_40
T_2_21_sp4_h_l_11
T_6_21_sp4_h_l_2
T_8_21_lc_trk_g2_7
T_8_21_wire_logic_cluster/lc_2/in_3

T_1_20_wire_logic_cluster/lc_0/out
T_1_20_lc_trk_g0_0
T_1_20_input_2_0
T_1_20_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_4_data_5
T_1_26_wire_logic_cluster/lc_5/out
T_2_22_sp4_v_t_46
T_3_22_sp4_h_l_4
T_7_22_sp4_h_l_0
T_8_22_lc_trk_g2_0
T_8_22_wire_logic_cluster/lc_7/in_3

End 

Net : reset_module_System.count_1_cry_2
T_5_17_wire_logic_cluster/lc_1/cout
T_5_17_wire_logic_cluster/lc_2/in_3

Net : uart.data_AuxZ1Z_1
T_3_18_wire_logic_cluster/lc_1/out
T_3_15_sp12_v_t_22
T_3_20_lc_trk_g2_6
T_3_20_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g1_1
T_3_18_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_2_data_14
T_3_22_wire_logic_cluster/lc_1/out
T_4_19_sp4_v_t_43
T_4_23_sp4_v_t_44
T_4_25_lc_trk_g2_1
T_4_25_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_3_data_14
T_1_26_wire_logic_cluster/lc_1/out
T_1_26_sp4_h_l_7
T_4_26_sp4_v_t_37
T_4_28_lc_trk_g3_0
T_4_28_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_3_data_4
T_4_23_wire_logic_cluster/lc_5/out
T_3_23_sp4_h_l_2
T_6_19_sp4_v_t_45
T_5_21_lc_trk_g0_3
T_5_21_wire_logic_cluster/lc_2/in_3

T_4_23_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g2_5
T_4_23_input_2_5
T_4_23_wire_logic_cluster/lc_5/in_2

End 

Net : uart_sync.aux_0__0_Z0Z_0
T_7_6_wire_logic_cluster/lc_2/out
T_7_6_sp4_h_l_9
T_6_6_sp4_v_t_38
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_2/in_3

End 

Net : uart.data_AuxZ0Z_3
T_3_18_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_39
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g0_3
T_3_18_input_2_3
T_3_18_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_2_data_4
T_5_26_wire_logic_cluster/lc_6/out
T_5_20_sp12_v_t_23
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_1/in_3

T_5_26_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g0_6
T_5_26_input_2_6
T_5_26_wire_logic_cluster/lc_6/in_2

End 

Net : uart_sync.aux_3__0_Z0Z_0
T_4_10_wire_logic_cluster/lc_0/out
T_4_6_sp12_v_t_23
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_2_data_5
T_3_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_8_22_lc_trk_g0_5
T_8_22_wire_logic_cluster/lc_6/in_3

End 

Net : reset_module_System.count_1_1_cascade_
T_4_16_wire_logic_cluster/lc_0/ltout
T_4_16_wire_logic_cluster/lc_1/in_2

End 

Net : uart.data_AuxZ0Z_5
T_3_18_wire_logic_cluster/lc_5/out
T_3_17_sp4_v_t_42
T_3_20_lc_trk_g0_2
T_3_20_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g2_5
T_3_18_input_2_5
T_3_18_wire_logic_cluster/lc_5/in_2

End 

Net : uart.data_AuxZ0Z_4
T_3_18_wire_logic_cluster/lc_4/out
T_4_17_sp4_v_t_41
T_4_20_lc_trk_g1_1
T_4_20_wire_logic_cluster/lc_5/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g2_4
T_3_18_input_2_4
T_3_18_wire_logic_cluster/lc_4/in_2

End 

Net : uart.data_AuxZ1Z_0
T_3_18_wire_logic_cluster/lc_0/out
T_3_16_sp4_v_t_45
T_3_20_lc_trk_g1_0
T_3_20_wire_logic_cluster/lc_0/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g2_0
T_3_18_input_2_0
T_3_18_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_4_data_14
T_2_30_wire_logic_cluster/lc_1/out
T_3_26_sp4_v_t_38
T_3_27_lc_trk_g3_6
T_3_27_wire_logic_cluster/lc_0/in_1

End 

Net : uart.data_AuxZ0Z_7
T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_lc_trk_g0_6
T_3_20_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_output_c
T_12_26_wire_logic_cluster/lc_4/out
T_12_26_lc_trk_g0_4
T_12_26_wire_logic_cluster/lc_4/in_0

T_12_26_wire_logic_cluster/lc_4/out
T_12_18_sp12_v_t_23
T_12_6_sp12_v_t_23
T_12_4_sp4_v_t_47
T_12_0_span4_vert_43
T_12_0_span4_horz_r_3
T_13_0_lc_trk_g0_7
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : scaler_1_data_14
T_3_29_wire_logic_cluster/lc_1/out
T_4_30_lc_trk_g2_1
T_4_30_wire_logic_cluster/lc_0/in_1

End 

Net : uart_sync.aux_1__0_Z0Z_0
T_5_8_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g1_2
T_4_9_wire_logic_cluster/lc_2/in_3

End 

Net : uart_sync.aux_2__0_Z0Z_0
T_4_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g1_2
T_4_10_wire_logic_cluster/lc_0/in_3

End 

Net : clk_system_c_g
T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_6_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_0_19_sp12_h_l_18
T_1_19_lc_trk_g0_6
T_1_19_input_2_2
T_1_19_wire_logic_cluster/lc_2/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_24_lc_trk_g1_7
T_13_24_input_2_2
T_13_24_wire_logic_cluster/lc_2/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_24_lc_trk_g0_7
T_13_24_input_2_3
T_13_24_wire_logic_cluster/lc_3/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_24_lc_trk_g1_7
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_24_lc_trk_g0_7
T_13_24_input_2_5
T_13_24_wire_logic_cluster/lc_5/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_24_lc_trk_g1_7
T_13_24_input_2_6
T_13_24_wire_logic_cluster/lc_6/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_24_lc_trk_g0_7
T_13_24_input_2_7
T_13_24_wire_logic_cluster/lc_7/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_24_lc_trk_g0_7
T_13_24_input_2_1
T_13_24_wire_logic_cluster/lc_1/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_3_19_sp4_h_l_0
T_2_19_sp4_v_t_43
T_1_20_lc_trk_g3_3
T_1_20_wire_logic_cluster/lc_7/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_25_lc_trk_g3_2
T_13_25_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_14_19_sp12_v_t_22
T_14_22_sp4_v_t_42
T_13_25_lc_trk_g3_2
T_13_25_input_2_1
T_13_25_wire_logic_cluster/lc_1/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_9_18_sp4_v_t_38
T_6_22_sp4_h_l_3
T_5_22_sp4_v_t_38
T_4_24_lc_trk_g0_3
T_4_24_input_2_7
T_4_24_wire_logic_cluster/lc_7/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_3_19_sp4_h_l_0
T_2_19_sp4_v_t_43
T_2_22_lc_trk_g1_3
T_2_22_input_2_0
T_2_22_wire_logic_cluster/lc_0/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_9_18_sp4_v_t_38
T_6_22_sp4_h_l_3
T_5_22_sp4_v_t_38
T_5_26_sp4_v_t_46
T_4_27_lc_trk_g3_6
T_4_27_input_2_7
T_4_27_wire_logic_cluster/lc_7/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_9_18_sp4_v_t_38
T_6_22_sp4_h_l_3
T_5_22_sp4_v_t_38
T_2_26_sp4_h_l_3
T_3_26_lc_trk_g2_3
T_3_26_input_2_7
T_3_26_wire_logic_cluster/lc_7/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_2_19_sp12_v_t_22
T_2_22_sp4_v_t_42
T_1_24_lc_trk_g1_7
T_1_24_input_2_0
T_1_24_wire_logic_cluster/lc_0/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_9_18_sp4_v_t_38
T_6_22_sp4_h_l_3
T_5_22_sp4_v_t_38
T_5_26_sp4_v_t_46
T_4_29_lc_trk_g3_6
T_4_29_input_2_7
T_4_29_wire_logic_cluster/lc_7/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_2_19_sp12_v_t_22
T_2_22_sp4_v_t_42
T_2_26_sp4_v_t_42
T_2_28_lc_trk_g3_7
T_2_28_input_2_0
T_2_28_wire_logic_cluster/lc_0/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_3_19_sp12_h_l_1
T_2_19_sp12_v_t_22
T_2_22_sp4_v_t_42
T_2_26_sp4_v_t_42
T_1_30_lc_trk_g1_7
T_1_30_input_2_0
T_1_30_wire_logic_cluster/lc_0/in_2

End 

Net : uart_input_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_horz_r_0
T_16_0_lc_trk_g0_4
T_16_0_wire_io_cluster/io_0/D_OUT_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_9_2_sp4_v_t_40
T_6_6_sp4_h_l_10
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_2/in_3

End 

