# ğŸ“š AES Accelerator Documentation

## ğŸ¯ Tá»•ng Quan Dá»± Ãn

Dá»± Ã¡n AES Accelerator trÃªn Caravel Platform lÃ  má»™t triá»ƒn khai pháº§n cá»©ng cá»§a thuáº­t toÃ¡n mÃ£ hÃ³a AES (Advanced Encryption Standard) Ä‘Æ°á»£c tÃ­ch há»£p vÃ o há»‡ thá»‘ng SoC mÃ£ nguá»“n má»Ÿ Caravel. Dá»± Ã¡n cung cáº¥p má»™t giáº£i phÃ¡p mÃ£ hÃ³a hiá»‡u quáº£, báº£o máº­t vÃ  dá»… tÃ­ch há»£p cho cÃ¡c á»©ng dá»¥ng IoT, embedded systems vÃ  cÃ¡c dá»± Ã¡n chip mÃ£ nguá»“n má»Ÿ.

## ğŸ—ï¸ Kiáº¿n TrÃºc Tá»•ng Thá»ƒ

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    AES Accelerator System                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚   RTL Core  â”‚  â”‚  Wishbone   â”‚  â”‚  Caravel    â”‚        â”‚
â”‚  â”‚   Modules   â”‚â—„â”€â”¤   Bus       â”‚â—„â”€â”¤  Platform   â”‚        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚ Testbench   â”‚  â”‚  CPU Flow   â”‚  â”‚  OpenLane2  â”‚        â”‚
â”‚  â”‚  Suite      â”‚  â”‚  Interface  â”‚  â”‚   Flow      â”‚        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“– TÃ i Liá»‡u HÆ°á»›ng Dáº«n

### **ğŸš€ Báº¯t Äáº§u Nhanh**

1. **[01_theory.md](01_theory.md)** - LÃ½ thuyáº¿t AES vÃ  Caravel Platform
2. **[02_rtl_design.md](02_rtl_design.md)** - Kiáº¿n trÃºc RTL vÃ  luá»“ng thá»±c thi CPU
3. **[03_rtl_testbench.md](03_rtl_testbench.md)** - Tá»•ng quan testbench vÃ  káº¿t quáº£

### **ğŸ—ï¸ Thiáº¿t Káº¿ RTL Chi Tiáº¿t**

#### **Module ChÃ­nh**
- **[rtl_aes.md](rtl_aes.md)** - Module chÃ­nh AES (top-level)
- **[rtl_aes_core.md](rtl_aes_core.md)** - Module Ä‘iá»u khiá»ƒn trung tÃ¢m

#### **Module Chá»©c NÄƒng**
- **[rtl_aes_key_mem.md](rtl_aes_key_mem.md)** - Module quáº£n lÃ½ khÃ³a vÃ  key expansion
- **[rtl_aes_encipher_block.md](rtl_aes_encipher_block.md)** - Module mÃ£ hÃ³a AES
- **[rtl_aes_decipher_block.md](rtl_aes_decipher_block.md)** - Module giáº£i mÃ£ AES

### **ğŸ§ª Testbench vÃ  Verification**

#### **Testbench ChÃ­nh**
- **[tb_aes.md](tb_aes.md)** - Testbench module chÃ­nh AES (end-to-end)
- **[tb_aes_core.md](tb_aes_core.md)** - Testbench module Ä‘iá»u khiá»ƒn
- **[tb_aes_key_mem.md](tb_aes_key_mem.md)** - Testbench module khÃ³a
- **[tb_aes_encipher_block.md](tb_aes_encipher_block.md)** - Testbench module mÃ£ hÃ³a
- **[tb_aes_decipher_block.md](tb_aes_decipher_block.md)** - Testbench module giáº£i mÃ£

### **ğŸ”§ HÆ°á»›ng Dáº«n Thá»±c HÃ nh**

- **[cpu_flow.md](cpu_flow.md)** - Luá»“ng thá»±c thi CPU khi giao tiáº¿p vá»›i AES core
- **[04_openlane2_flow.md](04_openlane2_flow.md)** - Quy trÃ¬nh OpenLane2 cho ASIC
- **[05_future_devs.md](05_future_devs.md)** - HÆ°á»›ng phÃ¡t triá»ƒn tÆ°Æ¡ng lai

### **ğŸ“š TÃ i Liá»‡u Tham Kháº£o**

- **[06_references.md](06_references.md)** - TÃ i liá»‡u tham kháº£o vÃ  nguá»“n

## ğŸ¯ TÃ­nh NÄƒng ChÃ­nh

### **ğŸ” Thuáº­t ToÃ¡n AES**
- âœ… **AES-128**: KhÃ³a 128-bit, 10 vÃ²ng
- âœ… **AES-256**: KhÃ³a 256-bit, 14 vÃ²ng
- âœ… **ECB Mode**: Electronic Codebook mode
- âœ… **NIST FIPS 197**: TuÃ¢n thá»§ chuáº©n quá»‘c táº¿

### **ğŸš€ Hiá»‡u Suáº¥t**
- **Throughput**: 1 block/10-14 clock cycles
- **Latency**: 11-15 clock cycles total
- **Frequency**: Há»— trá»£ táº§n sá»‘ cao
- **Area**: Tá»‘i Æ°u hÃ³a diá»‡n tÃ­ch chip

### **ğŸ”Œ Giao Diá»‡n**
- **Wishbone Bus**: Giao diá»‡n bus chuáº©n
- **Memory Mapped**: Äiá»u khiá»ƒn qua thanh ghi
- **Interrupt Support**: Há»— trá»£ ngáº¯t
- **Configurable**: Cáº¥u hÃ¬nh linh hoáº¡t

## ğŸ› ï¸ CÃ´ng Cá»¥ vÃ  MÃ´i TrÆ°á»ng

### **Development Tools**
- **Verilog HDL**: NgÃ´n ngá»¯ thiáº¿t káº¿ chÃ­nh
- **Icarus Verilog**: Simulator
- **GTKWave**: Waveform viewer
- **OpenLane2**: ASIC design flow

### **Platform Support**
- **Caravel**: SoC platform chÃ­nh
- **SkyWater 130nm**: Process technology
- **RISC-V**: CPU architecture
- **Open Source**: MÃ£ nguá»“n má»Ÿ hoÃ n toÃ n

## ğŸ“Š Káº¿t Quáº£ Verification

### **Test Coverage**
- **Functional Tests**: 59/59 passed (100%)
- **NIST Compliance**: âœ… Verified
- **Round-trip Testing**: âœ… Encrypt â†’ Decrypt â†’ Original
- **Edge Cases**: âœ… All-zero, all-one, boundary values

### **Performance Metrics**
- **Code Coverage**: 100% statement, branch, expression
- **State Machine**: 100% transition coverage
- **Signal Coverage**: 100% control vÃ  data signals

## ğŸš€ Báº¯t Äáº§u Sá»­ Dá»¥ng

### **1. Äá»c LÃ½ Thuyáº¿t**
Báº¯t Ä‘áº§u vá»›i **[01_theory.md](01_theory.md)** Ä‘á»ƒ hiá»ƒu vá» AES vÃ  Caravel platform.

### **2. Hiá»ƒu Kiáº¿n TrÃºc**
Äá»c **[02_rtl_design.md](02_rtl_design.md)** Ä‘á»ƒ náº¯m kiáº¿n trÃºc tá»•ng thá»ƒ.

### **3. Xem Testbench**
Kiá»ƒm tra **[03_rtl_testbench.md](03_rtl_testbench.md)** Ä‘á»ƒ hiá»ƒu verification.

### **4. Thá»±c HÃ nh**
LÃ m theo **[cpu_flow.md](cpu_flow.md)** Ä‘á»ƒ giao tiáº¿p vá»›i AES core.

### **5. Triá»ƒn Khai ASIC**
Sá»­ dá»¥ng **[04_openlane2_flow.md](04_openlane2_flow.md)** cho OpenLane2 flow.

## ğŸ¤ ÄÃ³ng GÃ³p

Dá»± Ã¡n nÃ y hoÃ n toÃ n mÃ£ nguá»“n má»Ÿ vÃ  chÃ o Ä‘Ã³n má»i Ä‘Ã³ng gÃ³p:
- ğŸ› BÃ¡o cÃ¡o lá»—i
- ğŸ’¡ Äá» xuáº¥t tÃ­nh nÄƒng
- ğŸ“ Cáº£i thiá»‡n tÃ i liá»‡u
- ğŸ”§ Tá»‘i Æ°u hÃ³a code

## ğŸ“ LiÃªn Há»‡

- **Repository**: [GitHub AES Project](https://github.com/your-username/aes)
- **Issues**: [GitHub Issues](https://github.com/your-username/aes/issues)
- **Discussions**: [GitHub Discussions](https://github.com/your-username/aes/discussions)

---

## ğŸ”— Navigation

### **ğŸ“š TÃ i Liá»‡u LÃ½ Thuyáº¿t**
- **[01_theory.md](01_theory.md)** - LÃ½ thuyáº¿t AES vÃ  Caravel Platform
- **[06_references.md](06_references.md)** - TÃ i liá»‡u tham kháº£o vÃ  nguá»“n

### **ğŸ—ï¸ Thiáº¿t Káº¿ RTL**
- **[02_rtl_design.md](02_rtl_design.md)** - Kiáº¿n trÃºc RTL vÃ  luá»“ng thá»±c thi CPU
- **[rtl_aes.md](rtl_aes.md)** - Module chÃ­nh AES (top-level)
- **[rtl_aes_core.md](rtl_aes_core.md)** - Module Ä‘iá»u khiá»ƒn trung tÃ¢m
- **[rtl_aes_key_mem.md](rtl_aes_key_mem.md)** - Module quáº£n lÃ½ khÃ³a
- **[rtl_aes_encipher_block.md](rtl_aes_encipher_block.md)** - Module mÃ£ hÃ³a
- **[rtl_aes_decipher_block.md](rtl_aes_decipher_block.md)** - Module giáº£i mÃ£

### **ğŸ§ª Testbench vÃ  Verification**
- **[03_rtl_testbench.md](03_rtl_testbench.md)** - Tá»•ng quan testbench vÃ  káº¿t quáº£
- **[tb_aes.md](tb_aes.md)** - Testbench module chÃ­nh AES
- **[tb_aes_core.md](tb_aes_core.md)** - Testbench module Ä‘iá»u khiá»ƒn
- **[tb_aes_key_mem.md](tb_aes_key_mem.md)** - Testbench module khÃ³a
- **[tb_aes_encipher_block.md](tb_aes_encipher_block.md)** - Testbench module mÃ£ hÃ³a
- **[tb_aes_decipher_block.md](tb_aes_decipher_block.md)** - Testbench module giáº£i mÃ£

### **ğŸ”§ HÆ°á»›ng Dáº«n Thá»±c HÃ nh**
- **[cpu_flow.md](cpu_flow.md)** - Luá»“ng thá»±c thi CPU khi giao tiáº¿p vá»›i AES core
- **[04_openlane2_flow.md](04_openlane2_flow.md)** - Quy trÃ¬nh OpenLane2 cho ASIC
- **[05_future_devs.md](05_future_devs.md)** - HÆ°á»›ng phÃ¡t triá»ƒn tÆ°Æ¡ng lai

---

*ğŸ“ TÃ i liá»‡u Ä‘Æ°á»£c cáº­p nháº­t láº§n cuá»‘i: ThÃ¡ng 12/2024*
*ğŸ”§ Dá»± Ã¡n: AES Accelerator trÃªn Caravel Platform*
*ğŸŒŸ MÃ£ nguá»“n má»Ÿ - ChÃ o Ä‘Ã³n má»i Ä‘Ã³ng gÃ³p!*
