{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['20:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fabd05e7090>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['reset',
                       'r_reg',
                       'r_reg',
                       'feedback_value',
                       'r_reg',
                       'r_reg',
                       'r_reg']],
            'DLines': ['15:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fabd05e4210>]},
 'r_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['r_next']],
           'DLines': ['18:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fabd05e7950>]}}
