
---------- Begin Simulation Statistics ----------
final_tick                                11076906250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    297                       # Simulator instruction rate (inst/s)
host_mem_usage                                7985380                       # Number of bytes of host memory used
host_op_rate                                      305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23525.53                       # Real time elapsed on the host
host_tick_rate                                 225447                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6990485                       # Number of instructions simulated
sim_ops                                       7172642                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005304                       # Number of seconds simulated
sim_ticks                                  5303766875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.627972                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   20933                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                32390                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                473                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2238                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             25282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4363                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4971                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              608                       # Number of indirect misses.
system.cpu.branchPred.lookups                   50257                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8473                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          587                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      260366                       # Number of instructions committed
system.cpu.committedOps                        294138                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.444912                       # CPI: cycles per instruction
system.cpu.discardedOps                          7200                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             146457                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68282                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            35365                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          776429                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.224976                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      473                       # number of quiesce instructions executed
system.cpu.numCycles                          1157304                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       473                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  165198     56.16%     56.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1047      0.36%     56.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75060     25.52%     82.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 52833     17.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   294138                       # Class of committed instruction
system.cpu.quiesceCycles                      7328723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          380875                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              214489                       # Transaction distribution
system.membus.trans_dist::ReadResp             214921                       # Transaction distribution
system.membus.trans_dist::WriteReq             127096                       # Transaction distribution
system.membus.trans_dist::WriteResp            127096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          225                       # Transaction distribution
system.membus.trans_dist::CleanEvict              120                       # Transaction distribution
system.membus.trans_dist::ReadExReq               157                       # Transaction distribution
system.membus.trans_dist::ReadExResp              157                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            157                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           275                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 684693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21627630                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            342363                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000044                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006619                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  342348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              342363                       # Request fanout histogram
system.membus.reqLayer6.occupancy           917636250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9474375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              309062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1821750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7631410                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1329377085                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy             788000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       431775                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       431775                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1355070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21571750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2323773125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1487515                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          717                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1855394591                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1169055000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       418068                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       418068    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       418068                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    996663375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1192960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24117248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13697024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23134208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4308992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       428032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2787328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3064412216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1482780104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4547192320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1779336125                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2582508682                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4361844807                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4843748341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4065288786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8909037127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10048                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          157                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          172                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1894503                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       181003                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2075506                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1894503                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1894503                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1894503                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       181003                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2075506                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13697024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13723712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7878720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       214016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123105                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2582508682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5031895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2587540577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2715051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1482780104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1485495156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2715051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4065288786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5031895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4073035733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000202844000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              384903                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123105                       # Number of write requests accepted
system.mem_ctrls.readBursts                    214433                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123105                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7701                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6904076040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1071520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12529556040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32216.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58466.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       184                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   199947                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114691                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                214433                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123105                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  189621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    368                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.051985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   881.759026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.329117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          415      1.82%      1.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          565      2.48%      4.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          291      1.28%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          342      1.50%      7.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          415      1.82%      8.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          301      1.32%     10.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          362      1.59%     11.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          353      1.55%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19732     86.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22776                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1771.314050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1660.733289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    618.407229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     33.06%     33.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.83%     34.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           71     58.68%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      5.79%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.471074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    991.140574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     91.828924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      5.79%      6.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          113     93.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13715456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7879296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13723712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7878720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2585.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1485.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2587.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1485.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5303620625                       # Total gap between requests
system.mem_ctrls.avgGap                      15712.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13689024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2581000319.702023029327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4983627.791898376308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3004656.949594904669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1482599100.851317167282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       214016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12513367825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16188215                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2278196005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 100806893250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58469.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38820.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10125315.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    820368.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11240714.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7844054.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        389769037.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       171097681.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50765614.200001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     104406990.262499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27331029.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       762455122.387502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.757284                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1383921460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    286860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3633362790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 946                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9684226.744186                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2427631.277854                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          473    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5607625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11987250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6496267000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4580639250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       102429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           102429                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       102429                       # number of overall hits
system.cpu.icache.overall_hits::total          102429                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          157                       # number of overall misses
system.cpu.icache.overall_misses::total           157                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6814375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6814375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6814375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6814375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       102586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       102586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       102586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       102586                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001530                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001530                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001530                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001530                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43403.662420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43403.662420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43403.662420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43403.662420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          157                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          157                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          157                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6568750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6568750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6568750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6568750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001530                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001530                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001530                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001530                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.171975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.171975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.171975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.171975                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       102429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          102429                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           157                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6814375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6814375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       102586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       102586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43403.662420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43403.662420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6568750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6568750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.171975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.171975                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           283.125618                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               49960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1998.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   283.125618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.552980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            205329                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           205329                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       123757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           123757                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       123757                       # number of overall hits
system.cpu.dcache.overall_hits::total          123757                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          577                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          577                       # number of overall misses
system.cpu.dcache.overall_misses::total           577                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41407500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41407500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41407500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41407500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       124334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       124334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124334                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004641                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004641                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71763.431542                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71763.431542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71763.431542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71763.431542                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          225                       # number of writebacks
system.cpu.dcache.writebacks::total               225                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30445625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30445625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30445625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30445625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10285500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10285500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003475                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70475.983796                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70475.983796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70475.983796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70475.983796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2193.538068                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2193.538068                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20211875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20211875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73497.727273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73497.727273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10285500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10285500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71916.363636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71916.363636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.243129                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.243129                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21195625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21195625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70184.188742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70184.188742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10668625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10668625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67953.025478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67953.025478                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           375.685146                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              153526                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            479.768750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   375.685146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.733760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.733760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            497768                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           497768                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11076906250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11076991875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    297                       # Simulator instruction rate (inst/s)
host_mem_usage                                7985380                       # Number of bytes of host memory used
host_op_rate                                      305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23525.69                       # Real time elapsed on the host
host_tick_rate                                 225449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6990494                       # Number of instructions simulated
sim_ops                                       7172657                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005304                       # Number of seconds simulated
sim_ticks                                  5303852500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.617094                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   20934                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                32397                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                474                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2240                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             25282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4363                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4971                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              608                       # Number of indirect misses.
system.cpu.branchPred.lookups                   50266                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8475                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          587                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      260375                       # Number of instructions committed
system.cpu.committedOps                        294153                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.445285                       # CPI: cycles per instruction
system.cpu.discardedOps                          7205                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             146478                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68282                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            35366                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          776519                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.224957                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      473                       # number of quiesce instructions executed
system.cpu.numCycles                          1157441                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       473                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  165206     56.16%     56.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1047      0.36%     56.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75066     25.52%     82.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 52833     17.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   294153                       # Class of committed instruction
system.cpu.quiesceCycles                      7328723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          380922                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           941                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              214489                       # Transaction distribution
system.membus.trans_dist::ReadResp             214922                       # Transaction distribution
system.membus.trans_dist::WriteReq             127096                       # Transaction distribution
system.membus.trans_dist::WriteResp            127096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          226                       # Transaction distribution
system.membus.trans_dist::CleanEvict              120                       # Transaction distribution
system.membus.trans_dist::ReadExReq               157                       # Transaction distribution
system.membus.trans_dist::ReadExResp              157                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            157                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           276                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       673792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 684696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56366                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21627758                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            342364                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000044                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006619                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  342349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              342364                       # Request fanout histogram
system.membus.reqLayer6.occupancy           917643125                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9474375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              309062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1821750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7637160                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1329377085                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy             788000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       431775                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       431775                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1355070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21571750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2323773125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1487515                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          717                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1855394591                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1169055000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       418068                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       418068    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       418068                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    996663375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1192960000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24117248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13697024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23134208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4308992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       428032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2787328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3064362744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1482756166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4547118910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1779307400                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2582466990                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4361774389                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4843670144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4065223156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8908893300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10048                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          157                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          172                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1894472                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       181001                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2075472                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1894472                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1894472                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1894472                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       181001                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2075472                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13697024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13723776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7878784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       214016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          226                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123106                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2582466990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5043881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2587510871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2727074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1482756166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1485483241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2727074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4065223156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5043881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4072994111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000202844000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              384906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214434                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123106                       # Number of write requests accepted
system.mem_ctrls.readBursts                    214434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123106                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7701                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6904076040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1071525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12529582290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32216.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58466.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       184                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   199948                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114691                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                214434                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123106                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  189621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    368                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.051985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   881.759026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.329117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          415      1.82%      1.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          565      2.48%      4.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          291      1.28%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          342      1.50%      7.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          415      1.82%      8.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          301      1.32%     10.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          362      1.59%     11.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          353      1.55%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19732     86.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22776                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1771.314050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1660.733289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    618.407229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     33.06%     33.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.83%     34.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           71     58.68%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      5.79%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.471074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    991.140574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     91.828924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      5.79%      6.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          113     93.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13715520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7879296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13723776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7878784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2585.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1485.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2587.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1485.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5303881875                       # Total gap between requests
system.mem_ctrls.avgGap                      15713.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13689024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2580958652.224962711334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4995614.037155067548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3004608.442636743654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1482575165.881781101227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       214016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          226                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12513367825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16214465                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2278196005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 100806893250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58469.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38790.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10080513.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    820368.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11240714.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7844054.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        389770856.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       171097681.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50765614.200001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     104409321.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27331029.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       762459272.475002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.755746                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1383921460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    286860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3633448415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 946                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9684226.744186                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2427631.277854                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          473    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5607625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11987250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             473                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6496352625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4580639250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       102441                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           102441                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       102441                       # number of overall hits
system.cpu.icache.overall_hits::total          102441                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          157                       # number of overall misses
system.cpu.icache.overall_misses::total           157                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6814375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6814375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6814375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6814375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       102598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       102598                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       102598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       102598                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001530                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001530                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001530                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001530                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43403.662420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43403.662420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43403.662420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43403.662420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          157                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          157                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          157                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6568750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6568750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6568750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6568750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001530                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001530                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001530                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001530                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.171975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.171975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.171975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.171975                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       102441                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          102441                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           157                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6814375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6814375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       102598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       102598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43403.662420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43403.662420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6568750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6568750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.171975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.171975                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           283.125697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2180527                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6966.539936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   283.125697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.552980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            205353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           205353                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       123761                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           123761                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       123761                       # number of overall hits
system.cpu.dcache.overall_hits::total          123761                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          578                       # number of overall misses
system.cpu.dcache.overall_misses::total           578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41468125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41468125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41468125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41468125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       124339                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       124339                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124339                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004649                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004649                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71744.160900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71744.160900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71744.160900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71744.160900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          226                       # number of writebacks
system.cpu.dcache.writebacks::total               226                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4689                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10285500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10285500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003482                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003482                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003482                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003482                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70449.191686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70449.191686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70449.191686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70449.191686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2193.538068                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2193.538068                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20272500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20272500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73451.086957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73451.086957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          473                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19835875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19835875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10285500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10285500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71869.112319                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71869.112319                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.243129                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.243129                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          302                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21195625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21195625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70184.188742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70184.188742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10668625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10668625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67953.025478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67953.025478                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           375.685700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              273932                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               731                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            374.735978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   375.685700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.733761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.733761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            497789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           497789                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11076991875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
