// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_insert_point_Pipeline_VITIS_LOOP_262_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln243,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_q1,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_q1,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_q1,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_q1,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_q0,
        regions_center_0_address1,
        regions_center_0_ce1,
        regions_center_0_q1,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_q0,
        regions_center_1_address1,
        regions_center_1_ce1,
        regions_center_1_q1,
        merge_2_out,
        merge_2_out_ap_vld,
        merge_1_out,
        merge_1_out_ap_vld,
        grp_fu_965_p_din0,
        grp_fu_965_p_din1,
        grp_fu_965_p_opcode,
        grp_fu_965_p_dout0,
        grp_fu_965_p_ce,
        grp_fu_970_p_din0,
        grp_fu_970_p_din1,
        grp_fu_970_p_opcode,
        grp_fu_970_p_dout0,
        grp_fu_970_p_ce,
        grp_fu_975_p_din0,
        grp_fu_975_p_din1,
        grp_fu_975_p_opcode,
        grp_fu_975_p_dout0,
        grp_fu_975_p_ce,
        grp_fu_954_p_din0,
        grp_fu_954_p_din1,
        grp_fu_954_p_opcode,
        grp_fu_954_p_dout0,
        grp_fu_954_p_ce,
        grp_fu_960_p_din0,
        grp_fu_960_p_din1,
        grp_fu_960_p_dout0,
        grp_fu_960_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] zext_ln243;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
input  [31:0] regions_min_0_q1;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
input  [31:0] regions_min_1_q1;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
input  [31:0] regions_max_0_q1;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
input  [31:0] regions_max_1_q1;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
input  [31:0] regions_center_0_q0;
output  [11:0] regions_center_0_address1;
output   regions_center_0_ce1;
input  [31:0] regions_center_0_q1;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
input  [31:0] regions_center_1_q0;
output  [11:0] regions_center_1_address1;
output   regions_center_1_ce1;
input  [31:0] regions_center_1_q1;
output  [9:0] merge_2_out;
output   merge_2_out_ap_vld;
output  [9:0] merge_1_out;
output   merge_1_out_ap_vld;
output  [31:0] grp_fu_965_p_din0;
output  [31:0] grp_fu_965_p_din1;
output  [4:0] grp_fu_965_p_opcode;
input  [0:0] grp_fu_965_p_dout0;
output   grp_fu_965_p_ce;
output  [31:0] grp_fu_970_p_din0;
output  [31:0] grp_fu_970_p_din1;
output  [4:0] grp_fu_970_p_opcode;
input  [0:0] grp_fu_970_p_dout0;
output   grp_fu_970_p_ce;
output  [31:0] grp_fu_975_p_din0;
output  [31:0] grp_fu_975_p_din1;
output  [4:0] grp_fu_975_p_opcode;
input  [0:0] grp_fu_975_p_dout0;
output   grp_fu_975_p_ce;
output  [31:0] grp_fu_954_p_din0;
output  [31:0] grp_fu_954_p_din1;
output  [1:0] grp_fu_954_p_opcode;
input  [31:0] grp_fu_954_p_dout0;
output   grp_fu_954_p_ce;
output  [31:0] grp_fu_960_p_din0;
output  [31:0] grp_fu_960_p_din1;
input  [31:0] grp_fu_960_p_dout0;
output   grp_fu_960_p_ce;

reg ap_idle;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg[11:0] regions_min_0_address1;
reg regions_min_0_ce1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg[11:0] regions_min_1_address1;
reg regions_min_1_ce1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg[11:0] regions_max_0_address1;
reg regions_max_0_ce1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg[11:0] regions_max_1_address1;
reg regions_max_1_ce1;
reg[11:0] regions_center_0_address0;
reg regions_center_0_ce0;
reg[11:0] regions_center_0_address1;
reg regions_center_0_ce1;
reg[11:0] regions_center_1_address0;
reg regions_center_1_ce0;
reg[11:0] regions_center_1_address1;
reg regions_center_1_ce1;
reg merge_2_out_ap_vld;
reg merge_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln1073_reg_3224;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_1017_p4;
reg   [31:0] reg_1073;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] grp_fu_1026_p4;
reg   [31:0] reg_1079;
wire   [31:0] grp_fu_1035_p4;
reg   [31:0] reg_1085;
wire   [31:0] grp_fu_1044_p4;
reg   [31:0] reg_1091;
wire   [31:0] grp_fu_1054_p4;
reg   [31:0] reg_1102;
wire   [31:0] grp_fu_1063_p4;
reg   [31:0] reg_1108;
reg   [31:0] reg_1119;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_1125;
reg   [31:0] reg_1131;
reg   [31:0] reg_1137;
reg   [31:0] reg_1148;
reg   [31:0] reg_1154;
reg   [31:0] reg_1165;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1171;
reg   [31:0] reg_1177;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_1183;
reg   [31:0] reg_1193;
reg   [31:0] reg_1199;
reg   [31:0] reg_1209;
wire   [31:0] grp_fu_966_p2;
reg   [31:0] reg_1215;
reg   [0:0] icmp_ln1073_reg_3224_pp0_iter1_reg;
wire   [31:0] grp_fu_970_p2;
reg   [31:0] reg_1222;
wire   [31:0] grp_fu_974_p2;
reg   [31:0] reg_1228;
wire   [31:0] grp_fu_978_p2;
reg   [31:0] reg_1234;
reg   [31:0] reg_1240;
reg   [31:0] reg_1246;
reg   [31:0] reg_1255;
reg   [31:0] reg_1261;
reg   [31:0] reg_1267;
reg   [31:0] reg_1273;
reg   [0:0] and_ln298_13_reg_3895;
reg   [31:0] reg_1279;
wire   [31:0] grp_fu_982_p2;
reg   [31:0] reg_1285;
reg   [0:0] icmp_ln1073_reg_3224_pp0_iter2_reg;
wire   [31:0] grp_fu_999_p2;
reg   [31:0] reg_1291;
wire   [31:0] grp_fu_987_p2;
reg   [31:0] reg_1296;
reg   [0:0] and_ln298_15_reg_3927;
reg   [0:0] icmp_ln1073_reg_3224_pp0_iter3_reg;
reg   [31:0] reg_1301;
reg   [31:0] i_real_3_reg_3216;
reg   [31:0] i_real_3_reg_3216_pp0_iter1_reg;
reg   [31:0] i_real_3_reg_3216_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_3216_pp0_iter3_reg;
reg   [31:0] i_real_3_reg_3216_pp0_iter4_reg;
reg   [31:0] i_real_3_reg_3216_pp0_iter5_reg;
wire   [0:0] icmp_ln1073_fu_1345_p2;
reg   [0:0] icmp_ln1073_reg_3224_pp0_iter4_reg;
reg   [0:0] icmp_ln1073_reg_3224_pp0_iter5_reg;
wire   [0:0] trunc_ln251_fu_1354_p1;
reg   [0:0] trunc_ln251_reg_3228;
wire   [11:0] tmp_93_fu_1373_p3;
reg   [11:0] tmp_93_reg_3235;
wire   [11:0] tmp_94_fu_1406_p3;
reg   [11:0] tmp_94_reg_3276;
wire   [0:0] icmp_ln1065_fu_1424_p2;
reg   [0:0] icmp_ln1065_reg_3317;
reg   [0:0] icmp_ln1065_reg_3317_pp0_iter1_reg;
reg   [0:0] icmp_ln1065_reg_3317_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_reg_3317_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_reg_3317_pp0_iter4_reg;
reg   [0:0] icmp_ln1065_reg_3317_pp0_iter5_reg;
wire   [0:0] trunc_ln251_1_fu_1455_p1;
reg   [0:0] trunc_ln251_1_reg_3327;
wire   [0:0] and_ln298_1_fu_1599_p2;
reg   [0:0] and_ln298_1_reg_3454;
wire   [0:0] and_ln298_3_fu_1713_p2;
reg   [0:0] and_ln298_3_reg_3519;
reg   [31:0] tmp_57_reg_3524;
reg   [31:0] tmp_58_reg_3529;
reg   [31:0] tmp_60_reg_3534;
reg   [31:0] tmp_62_reg_3543;
wire   [0:0] and_ln298_5_fu_1825_p2;
reg   [0:0] and_ln298_5_reg_3612;
reg   [31:0] tmp_63_reg_3617;
reg   [31:0] tmp_64_reg_3622;
wire   [0:0] and_ln298_7_fu_1939_p2;
reg   [0:0] and_ln298_7_reg_3687;
wire   [0:0] and_ln298_9_fu_2053_p2;
reg   [0:0] and_ln298_9_reg_3752;
reg   [31:0] mul_reg_3817;
reg   [31:0] d1_2_reg_3822;
reg   [31:0] d2_2_reg_3827;
reg   [31:0] sub79_2_reg_3832;
reg   [31:0] sub91_2_reg_3837;
wire   [0:0] and_ln298_11_fu_2167_p2;
reg   [0:0] and_ln298_11_reg_3842;
reg   [31:0] tmp_81_reg_3847;
reg   [31:0] tmp_82_reg_3852;
reg   [31:0] tmp_84_reg_3857;
reg   [31:0] tmp_86_reg_3866;
wire   [31:0] i_real_4_fu_2173_p2;
reg   [31:0] i_real_4_reg_3875;
reg   [31:0] i_real_4_reg_3875_pp0_iter2_reg;
reg   [31:0] i_real_4_reg_3875_pp0_iter3_reg;
reg   [31:0] i_real_4_reg_3875_pp0_iter4_reg;
reg   [31:0] i_real_4_reg_3875_pp0_iter5_reg;
reg   [31:0] mul_1_reg_3880;
reg   [31:0] d1_3_reg_3885;
reg   [31:0] sub91_3_reg_3890;
wire   [0:0] and_ln298_13_fu_2265_p2;
reg   [31:0] tmp_87_reg_3900;
reg   [31:0] tmp_88_reg_3905;
wire   [31:0] ov_2_fu_2271_p3;
reg   [31:0] ov_2_reg_3910;
reg   [31:0] mul_2_reg_3917;
reg   [31:0] sub91_4_reg_3922;
wire   [0:0] and_ln298_15_fu_2356_p2;
wire   [31:0] ov_6_fu_2362_p3;
reg   [31:0] ov_6_reg_3932;
reg   [31:0] mul_3_reg_3939;
reg   [31:0] mul_3_reg_3939_pp0_iter2_reg;
reg   [31:0] sub91_5_reg_3944;
reg   [31:0] distance_reg_3949;
wire   [31:0] ov_32_fu_2410_p3;
reg   [31:0] ov_32_reg_3954;
wire   [31:0] ov_10_fu_2417_p3;
reg   [31:0] ov_10_reg_3959;
reg   [31:0] mul_4_reg_3966;
reg   [31:0] mul_4_reg_3966_pp0_iter2_reg;
reg   [31:0] d1_6_reg_3971;
reg   [31:0] d2_6_reg_3976;
reg   [31:0] sub79_6_reg_3981;
wire   [31:0] ov_7_fu_2465_p3;
reg   [31:0] ov_7_reg_3986;
wire   [31:0] ov_14_fu_2472_p3;
reg   [31:0] ov_14_reg_3991;
reg   [31:0] mul_5_reg_3998;
reg   [31:0] mul_5_reg_3998_pp0_iter2_reg;
reg   [31:0] d2_7_reg_4003;
reg   [31:0] sub79_7_reg_4008;
reg   [31:0] sub91_7_reg_4013;
wire   [31:0] ov_11_fu_2520_p3;
reg   [31:0] ov_11_reg_4018;
wire   [31:0] ov_18_fu_2527_p3;
reg   [31:0] ov_18_reg_4023;
reg   [31:0] d_7_reg_4030;
reg   [31:0] overlap_1_reg_4036;
wire   [31:0] ov_15_fu_2575_p3;
reg   [31:0] ov_15_reg_4041;
wire   [31:0] ov_22_fu_2582_p3;
reg   [31:0] ov_22_reg_4046;
reg   [31:0] mul_6_reg_4053;
reg   [31:0] mul_6_reg_4053_pp0_iter2_reg;
reg   [31:0] mul_6_reg_4053_pp0_iter3_reg;
wire   [31:0] ov_19_fu_2630_p3;
reg   [31:0] ov_19_reg_4058;
wire   [31:0] ov_23_fu_2678_p3;
reg   [31:0] ov_23_reg_4063;
wire   [31:0] ov_26_fu_2685_p3;
reg   [31:0] ov_26_reg_4068;
reg   [31:0] mul_7_reg_4075;
reg   [31:0] mul_7_reg_4075_pp0_iter3_reg;
reg   [31:0] mul_7_reg_4075_pp0_iter4_reg;
wire   [31:0] ov_30_fu_2692_p3;
reg   [31:0] ov_30_reg_4080;
wire   [31:0] ov_27_fu_2740_p3;
reg   [31:0] ov_27_reg_4087;
wire   [31:0] ov_31_fu_2788_p3;
reg   [31:0] ov_31_reg_4092;
reg   [31:0] ov_31_reg_4092_pp0_iter3_reg;
reg   [31:0] distance_3_reg_4097;
reg   [31:0] overlap_7_reg_4102;
reg   [31:0] overlap_7_reg_4102_pp0_iter4_reg;
wire   [31:0] grp_fu_991_p2;
reg   [31:0] distance_5_reg_4109;
reg   [0:0] tmp_95_reg_4114;
reg   [0:0] tmp_95_reg_4114_pp0_iter5_reg;
reg   [31:0] distance_6_reg_4119;
wire   [31:0] sc_2_fu_2849_p3;
reg   [31:0] sc_2_reg_4124;
reg   [31:0] tmp_score_load_reg_4131;
reg   [31:0] merge_1_1_reg_4138;
reg   [31:0] merge_2_1_reg_4145;
reg   [31:0] score_load_reg_4151;
wire   [31:0] tmp_other_6_fu_2977_p3;
reg   [31:0] tmp_other_6_reg_4159;
wire   [31:0] tmp_score_4_fu_2984_p3;
reg   [31:0] tmp_score_4_reg_4164;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage5_subdone;
reg    ap_condition_exit_pp0_iter5_stage5;
wire    ap_block_pp0_stage6_subdone;
wire   [63:0] zext_ln295_fu_1381_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln296_fu_1414_p1;
wire   [63:0] zext_ln295_1_fu_1466_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln296_1_fu_1481_p1;
wire   [63:0] zext_ln295_2_fu_1496_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln296_2_fu_1511_p1;
wire   [63:0] zext_ln295_3_fu_1610_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln296_3_fu_1625_p1;
wire   [63:0] zext_ln295_4_fu_1724_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln296_4_fu_1739_p1;
wire   [63:0] zext_ln295_5_fu_1836_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln296_5_fu_1851_p1;
wire   [63:0] zext_ln295_6_fu_1950_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln296_6_fu_1965_p1;
wire   [63:0] zext_ln295_7_fu_2064_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln296_7_fu_2079_p1;
reg   [31:0] merge_1_fu_92;
wire   [31:0] merge_1_6_fu_3140_p3;
wire    ap_loop_init;
reg   [31:0] merge_2_fu_96;
wire   [31:0] merge_2_6_fu_3134_p3;
reg   [31:0] score_fu_100;
wire   [31:0] score_3_fu_3128_p3;
reg   [31:0] tmp_other_1_fu_104;
wire   [31:0] i_real_fu_2178_p3;
reg   [31:0] k_real_1_fu_108;
wire   [31:0] k_real_3_fu_1442_p3;
reg   [31:0] tmp_score_fu_112;
wire   [31:0] tmp_score_3_fu_2998_p3;
reg   [31:0] tmp_other_fu_116;
wire   [31:0] tmp_other_5_fu_2991_p3;
wire    ap_block_pp0_stage5_01001;
reg   [31:0] grp_fu_962_p0;
reg   [31:0] grp_fu_962_p1;
reg   [31:0] grp_fu_966_p0;
reg   [31:0] grp_fu_966_p1;
reg   [31:0] grp_fu_970_p0;
reg   [31:0] grp_fu_970_p1;
reg   [31:0] grp_fu_974_p0;
reg   [31:0] grp_fu_974_p1;
reg   [31:0] grp_fu_978_p0;
reg   [31:0] grp_fu_978_p1;
reg   [31:0] grp_fu_982_p0;
reg   [31:0] grp_fu_982_p1;
reg   [31:0] grp_fu_987_p0;
reg   [31:0] grp_fu_987_p1;
reg   [31:0] grp_fu_995_p0;
reg   [31:0] grp_fu_995_p1;
reg   [31:0] grp_fu_999_p0;
reg   [31:0] grp_fu_999_p1;
reg   [31:0] grp_fu_1007_p0;
reg   [31:0] grp_fu_1012_p0;
reg   [31:0] grp_fu_1012_p1;
reg   [0:0] grp_fu_1017_p3;
reg   [0:0] grp_fu_1035_p3;
reg   [0:0] grp_fu_1044_p3;
wire   [8:0] lshr_ln_fu_1358_p4;
wire   [8:0] add_ln295_fu_1368_p2;
wire   [8:0] lshr_ln290_1_fu_1391_p4;
wire   [8:0] add_ln296_fu_1401_p2;
wire   [31:0] k_real_fu_1430_p2;
wire   [31:0] k_real_2_fu_1436_p2;
wire   [11:0] or_ln295_fu_1461_p2;
wire   [11:0] or_ln296_fu_1476_p2;
wire   [11:0] or_ln295_1_fu_1491_p2;
wire   [11:0] or_ln296_1_fu_1506_p2;
wire   [31:0] bitcast_ln298_fu_1521_p1;
wire   [31:0] bitcast_ln298_1_fu_1539_p1;
wire   [7:0] tmp_5_fu_1525_p4;
wire   [22:0] trunc_ln298_fu_1535_p1;
wire   [0:0] icmp_ln298_1_fu_1563_p2;
wire   [0:0] icmp_ln298_fu_1557_p2;
wire   [7:0] tmp_6_fu_1543_p4;
wire   [22:0] trunc_ln298_1_fu_1553_p1;
wire   [0:0] icmp_ln298_3_fu_1581_p2;
wire   [0:0] icmp_ln298_2_fu_1575_p2;
wire   [0:0] or_ln298_fu_1569_p2;
wire   [0:0] or_ln298_1_fu_1587_p2;
wire   [0:0] and_ln298_fu_1593_p2;
wire   [11:0] or_ln295_2_fu_1605_p2;
wire   [11:0] or_ln296_2_fu_1620_p2;
wire   [31:0] bitcast_ln298_2_fu_1635_p1;
wire   [31:0] bitcast_ln298_3_fu_1653_p1;
wire   [7:0] tmp_10_fu_1639_p4;
wire   [22:0] trunc_ln298_2_fu_1649_p1;
wire   [0:0] icmp_ln298_5_fu_1677_p2;
wire   [0:0] icmp_ln298_4_fu_1671_p2;
wire   [7:0] tmp_11_fu_1657_p4;
wire   [22:0] trunc_ln298_3_fu_1667_p1;
wire   [0:0] icmp_ln298_7_fu_1695_p2;
wire   [0:0] icmp_ln298_6_fu_1689_p2;
wire   [0:0] or_ln298_2_fu_1683_p2;
wire   [0:0] and_ln298_2_fu_1707_p2;
wire   [0:0] or_ln298_3_fu_1701_p2;
wire   [11:0] or_ln295_3_fu_1719_p2;
wire   [11:0] or_ln296_3_fu_1734_p2;
wire   [31:0] bitcast_ln298_4_fu_1749_p1;
wire   [31:0] bitcast_ln298_5_fu_1766_p1;
wire   [7:0] tmp_15_fu_1752_p4;
wire   [22:0] trunc_ln298_4_fu_1762_p1;
wire   [0:0] icmp_ln298_9_fu_1789_p2;
wire   [0:0] icmp_ln298_8_fu_1783_p2;
wire   [7:0] tmp_16_fu_1769_p4;
wire   [22:0] trunc_ln298_5_fu_1779_p1;
wire   [0:0] icmp_ln298_11_fu_1807_p2;
wire   [0:0] icmp_ln298_10_fu_1801_p2;
wire   [0:0] or_ln298_4_fu_1795_p2;
wire   [0:0] and_ln298_4_fu_1819_p2;
wire   [0:0] or_ln298_5_fu_1813_p2;
wire   [11:0] or_ln295_4_fu_1831_p2;
wire   [11:0] or_ln296_4_fu_1846_p2;
wire   [31:0] bitcast_ln298_6_fu_1861_p1;
wire   [31:0] bitcast_ln298_7_fu_1879_p1;
wire   [7:0] tmp_20_fu_1865_p4;
wire   [22:0] trunc_ln298_6_fu_1875_p1;
wire   [0:0] icmp_ln298_13_fu_1903_p2;
wire   [0:0] icmp_ln298_12_fu_1897_p2;
wire   [7:0] tmp_21_fu_1883_p4;
wire   [22:0] trunc_ln298_7_fu_1893_p1;
wire   [0:0] icmp_ln298_15_fu_1921_p2;
wire   [0:0] icmp_ln298_14_fu_1915_p2;
wire   [0:0] or_ln298_6_fu_1909_p2;
wire   [0:0] or_ln298_7_fu_1927_p2;
wire   [0:0] and_ln298_6_fu_1933_p2;
wire   [11:0] or_ln295_5_fu_1945_p2;
wire   [11:0] or_ln296_5_fu_1960_p2;
wire   [31:0] bitcast_ln298_8_fu_1975_p1;
wire   [31:0] bitcast_ln298_9_fu_1993_p1;
wire   [7:0] tmp_25_fu_1979_p4;
wire   [22:0] trunc_ln298_8_fu_1989_p1;
wire   [0:0] icmp_ln298_17_fu_2017_p2;
wire   [0:0] icmp_ln298_16_fu_2011_p2;
wire   [7:0] tmp_26_fu_1997_p4;
wire   [22:0] trunc_ln298_9_fu_2007_p1;
wire   [0:0] icmp_ln298_19_fu_2035_p2;
wire   [0:0] icmp_ln298_18_fu_2029_p2;
wire   [0:0] or_ln298_8_fu_2023_p2;
wire   [0:0] or_ln298_9_fu_2041_p2;
wire   [0:0] and_ln298_8_fu_2047_p2;
wire   [11:0] or_ln295_6_fu_2059_p2;
wire   [11:0] or_ln296_6_fu_2074_p2;
wire   [31:0] bitcast_ln298_10_fu_2089_p1;
wire   [31:0] bitcast_ln298_11_fu_2107_p1;
wire   [7:0] tmp_30_fu_2093_p4;
wire   [22:0] trunc_ln298_10_fu_2103_p1;
wire   [0:0] icmp_ln298_21_fu_2131_p2;
wire   [0:0] icmp_ln298_20_fu_2125_p2;
wire   [7:0] tmp_31_fu_2111_p4;
wire   [22:0] trunc_ln298_11_fu_2121_p1;
wire   [0:0] icmp_ln298_23_fu_2149_p2;
wire   [0:0] icmp_ln298_22_fu_2143_p2;
wire   [0:0] or_ln298_10_fu_2137_p2;
wire   [0:0] or_ln298_11_fu_2155_p2;
wire   [0:0] and_ln298_10_fu_2161_p2;
wire   [31:0] bitcast_ln298_12_fu_2189_p1;
wire   [31:0] bitcast_ln298_13_fu_2206_p1;
wire   [7:0] tmp_35_fu_2192_p4;
wire   [22:0] trunc_ln298_12_fu_2202_p1;
wire   [0:0] icmp_ln298_25_fu_2229_p2;
wire   [0:0] icmp_ln298_24_fu_2223_p2;
wire   [7:0] tmp_36_fu_2209_p4;
wire   [22:0] trunc_ln298_13_fu_2219_p1;
wire   [0:0] icmp_ln298_27_fu_2247_p2;
wire   [0:0] icmp_ln298_26_fu_2241_p2;
wire   [0:0] or_ln298_12_fu_2235_p2;
wire   [0:0] or_ln298_13_fu_2253_p2;
wire   [0:0] and_ln298_12_fu_2259_p2;
wire   [31:0] bitcast_ln298_14_fu_2278_p1;
wire   [31:0] bitcast_ln298_15_fu_2296_p1;
wire   [7:0] tmp_40_fu_2282_p4;
wire   [22:0] trunc_ln298_14_fu_2292_p1;
wire   [0:0] icmp_ln298_29_fu_2320_p2;
wire   [0:0] icmp_ln298_28_fu_2314_p2;
wire   [7:0] tmp_41_fu_2300_p4;
wire   [22:0] trunc_ln298_15_fu_2310_p1;
wire   [0:0] icmp_ln298_31_fu_2338_p2;
wire   [0:0] icmp_ln298_30_fu_2332_p2;
wire   [0:0] or_ln298_14_fu_2326_p2;
wire   [0:0] or_ln298_15_fu_2344_p2;
wire   [0:0] and_ln298_14_fu_2350_p2;
wire   [31:0] bitcast_ln302_fu_2369_p1;
wire   [7:0] tmp_8_fu_2372_p4;
wire   [22:0] trunc_ln302_fu_2382_p1;
wire   [0:0] icmp_ln302_1_fu_2392_p2;
wire   [0:0] icmp_ln302_fu_2386_p2;
wire   [0:0] or_ln302_fu_2398_p2;
wire   [0:0] and_ln302_fu_2404_p2;
wire   [31:0] bitcast_ln302_1_fu_2424_p1;
wire   [7:0] tmp_13_fu_2427_p4;
wire   [22:0] trunc_ln302_1_fu_2437_p1;
wire   [0:0] icmp_ln302_3_fu_2447_p2;
wire   [0:0] icmp_ln302_2_fu_2441_p2;
wire   [0:0] or_ln302_1_fu_2453_p2;
wire   [0:0] and_ln302_1_fu_2459_p2;
wire   [31:0] bitcast_ln302_2_fu_2479_p1;
wire   [7:0] tmp_18_fu_2482_p4;
wire   [22:0] trunc_ln302_2_fu_2492_p1;
wire   [0:0] icmp_ln302_5_fu_2502_p2;
wire   [0:0] icmp_ln302_4_fu_2496_p2;
wire   [0:0] or_ln302_2_fu_2508_p2;
wire   [0:0] and_ln302_2_fu_2514_p2;
wire   [31:0] bitcast_ln302_3_fu_2534_p1;
wire   [7:0] tmp_23_fu_2537_p4;
wire   [22:0] trunc_ln302_3_fu_2547_p1;
wire   [0:0] icmp_ln302_7_fu_2557_p2;
wire   [0:0] icmp_ln302_6_fu_2551_p2;
wire   [0:0] or_ln302_3_fu_2563_p2;
wire   [0:0] and_ln302_3_fu_2569_p2;
wire   [31:0] bitcast_ln302_4_fu_2589_p1;
wire   [7:0] tmp_28_fu_2592_p4;
wire   [22:0] trunc_ln302_4_fu_2602_p1;
wire   [0:0] icmp_ln302_9_fu_2612_p2;
wire   [0:0] icmp_ln302_8_fu_2606_p2;
wire   [0:0] or_ln302_4_fu_2618_p2;
wire   [0:0] and_ln302_4_fu_2624_p2;
wire   [31:0] bitcast_ln302_5_fu_2637_p1;
wire   [7:0] tmp_33_fu_2640_p4;
wire   [22:0] trunc_ln302_5_fu_2650_p1;
wire   [0:0] icmp_ln302_11_fu_2660_p2;
wire   [0:0] icmp_ln302_10_fu_2654_p2;
wire   [0:0] or_ln302_5_fu_2666_p2;
wire   [0:0] and_ln302_5_fu_2672_p2;
wire   [31:0] bitcast_ln302_6_fu_2699_p1;
wire   [7:0] tmp_38_fu_2702_p4;
wire   [22:0] trunc_ln302_6_fu_2712_p1;
wire   [0:0] icmp_ln302_13_fu_2722_p2;
wire   [0:0] icmp_ln302_12_fu_2716_p2;
wire   [0:0] or_ln302_6_fu_2728_p2;
wire   [0:0] and_ln302_6_fu_2734_p2;
wire   [31:0] bitcast_ln302_7_fu_2747_p1;
wire   [7:0] tmp_43_fu_2750_p4;
wire   [22:0] trunc_ln302_7_fu_2760_p1;
wire   [0:0] icmp_ln302_15_fu_2770_p2;
wire   [0:0] icmp_ln302_14_fu_2764_p2;
wire   [0:0] or_ln302_7_fu_2776_p2;
wire   [0:0] and_ln302_7_fu_2782_p2;
wire   [31:0] bitcast_ln308_fu_2795_p1;
wire   [7:0] tmp_45_fu_2798_p4;
wire   [22:0] trunc_ln308_fu_2808_p1;
wire   [0:0] icmp_ln308_1_fu_2818_p2;
wire   [0:0] icmp_ln308_fu_2812_p2;
wire   [0:0] or_ln308_fu_2824_p2;
wire   [31:0] bitcast_ln312_fu_2835_p1;
wire   [31:0] xor_ln312_fu_2839_p2;
wire   [0:0] and_ln308_fu_2830_p2;
wire   [31:0] sc_fu_2845_p1;
wire   [31:0] bitcast_ln316_fu_2889_p1;
wire   [31:0] bitcast_ln316_1_fu_2906_p1;
wire   [7:0] tmp_96_fu_2892_p4;
wire   [22:0] trunc_ln316_fu_2902_p1;
wire   [0:0] icmp_ln316_2_fu_2929_p2;
wire   [0:0] icmp_ln316_1_fu_2923_p2;
wire   [7:0] tmp_97_fu_2909_p4;
wire   [22:0] trunc_ln316_1_fu_2919_p1;
wire   [0:0] icmp_ln316_4_fu_2947_p2;
wire   [0:0] icmp_ln316_3_fu_2941_p2;
wire   [0:0] or_ln316_1_fu_2935_p2;
wire   [0:0] or_ln316_2_fu_2953_p2;
wire   [0:0] and_ln316_fu_2959_p2;
wire   [0:0] icmp_ln316_fu_2883_p2;
wire   [0:0] and_ln316_1_fu_2965_p2;
wire   [0:0] or_ln316_fu_2971_p2;
wire   [31:0] bitcast_ln329_fu_3022_p1;
wire   [31:0] bitcast_ln329_1_fu_3039_p1;
wire   [7:0] tmp_99_fu_3025_p4;
wire   [22:0] trunc_ln329_fu_3035_p1;
wire   [0:0] icmp_ln329_1_fu_3062_p2;
wire   [0:0] icmp_ln329_fu_3056_p2;
wire   [7:0] tmp_100_fu_3042_p4;
wire   [22:0] trunc_ln329_1_fu_3052_p1;
wire   [0:0] icmp_ln329_3_fu_3080_p2;
wire   [0:0] icmp_ln329_2_fu_3074_p2;
wire   [0:0] or_ln329_1_fu_3068_p2;
wire   [0:0] or_ln329_2_fu_3086_p2;
wire   [0:0] and_ln329_fu_3092_p2;
wire   [0:0] tmp_fu_3015_p3;
wire   [0:0] and_ln329_1_fu_3098_p2;
wire   [0:0] or_ln329_fu_3104_p2;
wire   [31:0] score_2_fu_3110_p3;
wire   [31:0] merge_2_5_fu_3116_p3;
wire   [31:0] merge_1_5_fu_3122_p3;
reg   [1:0] grp_fu_962_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage2_00001;
reg   [1:0] grp_fu_982_opcode;
reg   [1:0] grp_fu_987_opcode;
reg   [4:0] grp_fu_1012_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_966_p0),
    .din1(grp_fu_966_p1),
    .ce(1'b1),
    .dout(grp_fu_966_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_970_p0),
    .din1(grp_fu_970_p1),
    .ce(1'b1),
    .dout(grp_fu_970_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_974_p0),
    .din1(grp_fu_974_p1),
    .ce(1'b1),
    .dout(grp_fu_974_p2)
);

run_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_978_p0),
    .din1(grp_fu_978_p1),
    .ce(1'b1),
    .dout(grp_fu_978_p2)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_982_p0),
    .din1(grp_fu_982_p1),
    .opcode(grp_fu_982_opcode),
    .ce(1'b1),
    .dout(grp_fu_982_p2)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_987_p0),
    .din1(grp_fu_987_p1),
    .opcode(grp_fu_987_opcode),
    .ce(1'b1),
    .dout(grp_fu_987_p2)
);

run_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1296),
    .din1(mul_5_reg_3998_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_991_p2)
);

run_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_999_p0),
    .din1(grp_fu_999_p1),
    .ce(1'b1),
    .dout(grp_fu_999_p2)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U19(
    .din0(regions_center_0_q1),
    .din1(regions_center_1_q1),
    .din2(grp_fu_1017_p3),
    .dout(grp_fu_1017_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U20(
    .din0(regions_center_0_q0),
    .din1(regions_center_1_q0),
    .din2(trunc_ln251_reg_3228),
    .dout(grp_fu_1026_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U21(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q1),
    .din2(grp_fu_1035_p3),
    .dout(grp_fu_1035_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U22(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(grp_fu_1044_p3),
    .dout(grp_fu_1044_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U23(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q0),
    .din2(trunc_ln251_reg_3228),
    .dout(grp_fu_1054_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U24(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(trunc_ln251_reg_3228),
    .dout(grp_fu_1063_p4)
);

run_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter5_stage5) | ((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5)))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_real_1_fu_108 <= 32'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_fu_1345_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k_real_1_fu_108 <= k_real_3_fu_1442_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        merge_1_fu_92 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        merge_1_fu_92 <= merge_1_6_fu_3140_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        merge_2_fu_96 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        merge_2_fu_96 <= merge_2_6_fu_3134_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        score_fu_100 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        score_fu_100 <= score_3_fu_3128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            tmp_other_1_fu_104 <= 32'd0;
        end else if (((icmp_ln1073_reg_3224 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            tmp_other_1_fu_104 <= i_real_fu_2178_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_other_fu_116 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_other_fu_116 <= tmp_other_5_fu_2991_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_score_fu_112 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_score_fu_112 <= tmp_score_3_fu_2998_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln298_11_reg_3842 <= and_ln298_11_fu_2167_p2;
        i_real_4_reg_3875 <= i_real_4_fu_2173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln298_13_reg_3895 <= and_ln298_13_fu_2265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln298_15_reg_3927 <= and_ln298_15_fu_2356_p2;
        ov_2_reg_3910 <= ov_2_fu_2271_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln298_1_reg_3454 <= and_ln298_1_fu_1599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln298_3_reg_3519 <= and_ln298_3_fu_1713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln298_5_reg_3612 <= and_ln298_5_fu_1825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln298_7_reg_3687 <= and_ln298_7_fu_1939_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln298_9_reg_3752 <= and_ln298_9_fu_2053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d1_2_reg_3822 <= grp_fu_966_p2;
        d2_2_reg_3827 <= grp_fu_970_p2;
        mul_reg_3817 <= grp_fu_960_p_dout0;
        sub79_2_reg_3832 <= grp_fu_974_p2;
        sub91_2_reg_3837 <= grp_fu_978_p2;
        tmp_81_reg_3847 <= grp_fu_1017_p4;
        tmp_82_reg_3852 <= grp_fu_1026_p4;
        tmp_84_reg_3857 <= grp_fu_1044_p4;
        tmp_86_reg_3866 <= grp_fu_1063_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d1_3_reg_3885 <= grp_fu_966_p2;
        mul_1_reg_3880 <= grp_fu_960_p_dout0;
        sub91_3_reg_3890 <= grp_fu_978_p2;
        tmp_87_reg_3900 <= grp_fu_1017_p4;
        tmp_88_reg_3905 <= grp_fu_1026_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        d1_6_reg_3971 <= grp_fu_970_p2;
        d2_6_reg_3976 <= grp_fu_974_p2;
        distance_reg_3949 <= grp_fu_954_p_dout0;
        mul_4_reg_3966 <= grp_fu_960_p_dout0;
        sub79_6_reg_3981 <= grp_fu_978_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        d2_7_reg_4003 <= grp_fu_978_p2;
        mul_5_reg_3998 <= grp_fu_960_p_dout0;
        sub79_7_reg_4008 <= grp_fu_982_p2;
        sub91_7_reg_4013 <= grp_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        d_7_reg_4030 <= grp_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_3_reg_4097 <= grp_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_reg_3224_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_5_reg_4109 <= grp_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1073_reg_3224_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        distance_6_reg_4119 <= grp_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_real_3_reg_3216 <= tmp_other_1_fu_104;
        i_real_3_reg_3216_pp0_iter1_reg <= i_real_3_reg_3216;
        i_real_3_reg_3216_pp0_iter2_reg <= i_real_3_reg_3216_pp0_iter1_reg;
        i_real_3_reg_3216_pp0_iter3_reg <= i_real_3_reg_3216_pp0_iter2_reg;
        i_real_3_reg_3216_pp0_iter4_reg <= i_real_3_reg_3216_pp0_iter3_reg;
        i_real_3_reg_3216_pp0_iter5_reg <= i_real_3_reg_3216_pp0_iter4_reg;
        icmp_ln1065_reg_3317_pp0_iter1_reg <= icmp_ln1065_reg_3317;
        icmp_ln1065_reg_3317_pp0_iter2_reg <= icmp_ln1065_reg_3317_pp0_iter1_reg;
        icmp_ln1065_reg_3317_pp0_iter3_reg <= icmp_ln1065_reg_3317_pp0_iter2_reg;
        icmp_ln1065_reg_3317_pp0_iter4_reg <= icmp_ln1065_reg_3317_pp0_iter3_reg;
        icmp_ln1065_reg_3317_pp0_iter5_reg <= icmp_ln1065_reg_3317_pp0_iter4_reg;
        icmp_ln1073_reg_3224 <= icmp_ln1073_fu_1345_p2;
        icmp_ln1073_reg_3224_pp0_iter1_reg <= icmp_ln1073_reg_3224;
        icmp_ln1073_reg_3224_pp0_iter2_reg <= icmp_ln1073_reg_3224_pp0_iter1_reg;
        icmp_ln1073_reg_3224_pp0_iter3_reg <= icmp_ln1073_reg_3224_pp0_iter2_reg;
        icmp_ln1073_reg_3224_pp0_iter4_reg <= icmp_ln1073_reg_3224_pp0_iter3_reg;
        icmp_ln1073_reg_3224_pp0_iter5_reg <= icmp_ln1073_reg_3224_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_real_4_reg_3875_pp0_iter2_reg <= i_real_4_reg_3875;
        i_real_4_reg_3875_pp0_iter3_reg <= i_real_4_reg_3875_pp0_iter2_reg;
        i_real_4_reg_3875_pp0_iter4_reg <= i_real_4_reg_3875_pp0_iter3_reg;
        i_real_4_reg_3875_pp0_iter5_reg <= i_real_4_reg_3875_pp0_iter4_reg;
        tmp_95_reg_4114_pp0_iter5_reg <= tmp_95_reg_4114;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_fu_1345_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln1065_reg_3317 <= icmp_ln1065_fu_1424_p2;
        tmp_93_reg_3235[11 : 3] <= tmp_93_fu_1373_p3[11 : 3];
        tmp_94_reg_3276[11 : 3] <= tmp_94_fu_1406_p3[11 : 3];
        trunc_ln251_reg_3228 <= trunc_ln251_fu_1354_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_1_1_reg_4138 <= merge_1_fu_92;
        merge_2_1_reg_4145 <= merge_2_fu_96;
        mul_5_reg_3998_pp0_iter2_reg <= mul_5_reg_3998;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_2_reg_3917 <= grp_fu_960_p_dout0;
        sub91_4_reg_3922 <= grp_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_3939 <= grp_fu_960_p_dout0;
        sub91_5_reg_3944 <= grp_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_reg_3939_pp0_iter2_reg <= mul_3_reg_3939;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_reg_3966_pp0_iter2_reg <= mul_4_reg_3966;
        ov_31_reg_4092_pp0_iter3_reg <= ov_31_reg_4092;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_4053 <= grp_fu_999_p2;
        overlap_1_reg_4036 <= grp_fu_960_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_4053_pp0_iter2_reg <= mul_6_reg_4053;
        mul_6_reg_4053_pp0_iter3_reg <= mul_6_reg_4053_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_7_reg_4075 <= grp_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_7_reg_4075_pp0_iter3_reg <= mul_7_reg_4075;
        mul_7_reg_4075_pp0_iter4_reg <= mul_7_reg_4075_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_10_reg_3959 <= ov_10_fu_2417_p3;
        ov_32_reg_3954 <= ov_32_fu_2410_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ov_11_reg_4018 <= ov_11_fu_2520_p3;
        ov_18_reg_4023 <= ov_18_fu_2527_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ov_14_reg_3991 <= ov_14_fu_2472_p3;
        ov_7_reg_3986 <= ov_7_fu_2465_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_15_reg_4041 <= ov_15_fu_2575_p3;
        ov_22_reg_4046 <= ov_22_fu_2582_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ov_19_reg_4058 <= ov_19_fu_2630_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ov_23_reg_4063 <= ov_23_fu_2678_p3;
        ov_26_reg_4068 <= ov_26_fu_2685_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_27_reg_4087 <= ov_27_fu_2740_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ov_30_reg_4080 <= ov_30_fu_2692_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ov_31_reg_4092 <= ov_31_fu_2788_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_6_reg_3932 <= ov_6_fu_2362_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        overlap_7_reg_4102 <= grp_fu_960_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        overlap_7_reg_4102_pp0_iter4_reg <= overlap_7_reg_4102;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1073 <= grp_fu_1017_p4;
        reg_1079 <= grp_fu_1026_p4;
        reg_1085 <= grp_fu_1035_p4;
        reg_1091 <= grp_fu_1044_p4;
        reg_1102 <= grp_fu_1054_p4;
        reg_1108 <= grp_fu_1063_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1119 <= grp_fu_1017_p4;
        reg_1125 <= grp_fu_1026_p4;
        reg_1131 <= grp_fu_1035_p4;
        reg_1137 <= grp_fu_1044_p4;
        reg_1148 <= grp_fu_1054_p4;
        reg_1154 <= grp_fu_1063_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1165 <= grp_fu_1035_p4;
        reg_1171 <= grp_fu_1054_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1177 <= grp_fu_1035_p4;
        reg_1183 <= grp_fu_1044_p4;
        reg_1193 <= grp_fu_1054_p4;
        reg_1199 <= grp_fu_1063_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1209 <= grp_fu_954_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1215 <= grp_fu_966_p2;
        reg_1222 <= grp_fu_970_p2;
        reg_1228 <= grp_fu_974_p2;
        reg_1234 <= grp_fu_978_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1240 <= grp_fu_954_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1246 <= grp_fu_966_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1255 <= grp_fu_970_p2;
        reg_1261 <= grp_fu_974_p2;
        reg_1267 <= grp_fu_978_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln298_13_reg_3895) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1273 <= grp_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1279 <= grp_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1285 <= grp_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1291 <= grp_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_15_reg_3927)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1296 <= grp_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1301 <= grp_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sc_2_reg_4124 <= sc_2_fu_2849_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        score_load_reg_4151 <= score_fu_100;
        tmp_other_6_reg_4159 <= tmp_other_6_fu_2977_p3;
        tmp_score_4_reg_4164 <= tmp_score_4_fu_2984_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_57_reg_3524 <= grp_fu_1017_p4;
        tmp_58_reg_3529 <= grp_fu_1026_p4;
        tmp_60_reg_3534 <= grp_fu_1044_p4;
        tmp_62_reg_3543 <= grp_fu_1063_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_63_reg_3617 <= grp_fu_1017_p4;
        tmp_64_reg_3622 <= grp_fu_1026_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_95_reg_4114 <= grp_fu_975_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_score_load_reg_4131 <= tmp_score_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln251_1_reg_3327 <= trunc_ln251_1_fu_1455_p1;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_3224 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter5_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1007_p0 = ov_26_reg_4068;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1007_p0 = ov_22_reg_4046;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1007_p0 = ov_18_reg_4023;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1007_p0 = ov_14_reg_3991;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1007_p0 = ov_10_reg_3959;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1007_p0 = ov_6_reg_3932;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1007_p0 = ov_2_reg_3910;
    end else begin
        grp_fu_1007_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1012_opcode = 5'd2;
    end else if (((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1012_opcode = 5'd4;
    end else begin
        grp_fu_1012_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1012_p0 = tmp_score_4_fu_2984_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1012_p0 = sc_2_reg_4124;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1012_p0 = overlap_7_reg_4102;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1012_p0 = ov_30_reg_4080;
    end else begin
        grp_fu_1012_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1012_p1 = score_fu_100;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1012_p1 = tmp_score_fu_112;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1012_p1 = 32'd0;
    end else begin
        grp_fu_1012_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1017_p3 = trunc_ln251_1_reg_3327;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1017_p3 = trunc_ln251_1_fu_1455_p1;
    end else begin
        grp_fu_1017_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1035_p3 = trunc_ln251_1_reg_3327;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1035_p3 = trunc_ln251_1_fu_1455_p1;
    end else begin
        grp_fu_1035_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1044_p3 = trunc_ln251_1_reg_3327;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1044_p3 = trunc_ln251_1_fu_1455_p1;
    end else begin
        grp_fu_1044_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln298_7_reg_3687) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln298_3_reg_3519) & (icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln298_1_reg_3454) & (icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_3687)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_3519)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_3454)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_962_opcode = 2'd1;
    end else if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_opcode = 2'd0;
    end else begin
        grp_fu_962_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln298_7_reg_3687) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_p0 = reg_1273;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_3687))) begin
        grp_fu_962_p0 = d1_3_reg_3885;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_p0 = mul_reg_3817;
    end else if (((1'd0 == and_ln298_3_reg_3519) & (icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_962_p0 = reg_1255;
    end else if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_3519))) begin
        grp_fu_962_p0 = reg_1246;
    end else if (((1'd0 == and_ln298_1_reg_3454) & (icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_962_p0 = reg_1222;
    end else if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_3454))) begin
        grp_fu_962_p0 = reg_1215;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_962_p0 = tmp_63_reg_3617;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_962_p0 = tmp_57_reg_3524;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_962_p0 = reg_1119;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_962_p0 = reg_1073;
    end else begin
        grp_fu_962_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln298_7_reg_3687) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_p1 = sub91_3_reg_3890;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln298_7_reg_3687))) begin
        grp_fu_962_p1 = reg_1279;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_p1 = 32'd0;
    end else if (((1'd0 == and_ln298_3_reg_3519) & (icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_962_p1 = reg_1267;
    end else if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln298_3_reg_3519))) begin
        grp_fu_962_p1 = reg_1261;
    end else if (((1'd0 == and_ln298_1_reg_3454) & (icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_962_p1 = reg_1234;
    end else if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln298_1_reg_3454))) begin
        grp_fu_962_p1 = reg_1228;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_962_p1 = tmp_64_reg_3622;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_962_p1 = tmp_58_reg_3529;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_962_p1 = reg_1125;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_962_p1 = reg_1079;
    end else begin
        grp_fu_962_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_p0 = tmp_81_reg_3847;
    end else if (((1'd0 == and_ln298_5_reg_3612) & (icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_966_p0 = d2_2_reg_3827;
    end else if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_5_reg_3612))) begin
        grp_fu_966_p0 = d1_2_reg_3822;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_p0 = reg_1119;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_966_p0 = reg_1073;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_966_p0 = reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_966_p0 = reg_1165;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_966_p0 = reg_1131;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_966_p0 = reg_1085;
    end else begin
        grp_fu_966_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_p1 = tmp_82_reg_3852;
    end else if (((1'd0 == and_ln298_5_reg_3612) & (icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_966_p1 = sub91_2_reg_3837;
    end else if (((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln298_5_reg_3612))) begin
        grp_fu_966_p1 = sub79_2_reg_3832;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_p1 = reg_1125;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_966_p1 = reg_1079;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_966_p1 = reg_1183;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_966_p1 = tmp_60_reg_3534;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_966_p1 = reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_966_p1 = reg_1091;
    end else begin
        grp_fu_966_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_p0 = tmp_84_reg_3857;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_970_p0 = reg_1165;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_970_p0 = reg_1131;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_970_p0 = reg_1085;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_970_p0 = reg_1193;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_970_p0 = reg_1171;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_970_p0 = reg_1148;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_970_p0 = reg_1102;
    end else begin
        grp_fu_970_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_p1 = tmp_86_reg_3866;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_970_p1 = tmp_84_reg_3857;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_970_p1 = reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_970_p1 = reg_1091;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_970_p1 = reg_1199;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_970_p1 = tmp_62_reg_3543;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_970_p1 = reg_1154;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_970_p1 = reg_1108;
    end else begin
        grp_fu_970_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_974_p0 = reg_1177;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_974_p0 = reg_1171;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_p0 = reg_1148;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_974_p0 = reg_1102;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_974_p0 = reg_1199;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_974_p0 = tmp_62_reg_3543;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_974_p0 = reg_1154;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_974_p0 = reg_1108;
    end else begin
        grp_fu_974_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_974_p1 = tmp_86_reg_3866;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_p1 = reg_1154;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_974_p1 = reg_1108;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_974_p1 = reg_1183;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_974_p1 = tmp_60_reg_3534;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_974_p1 = reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_974_p1 = reg_1091;
    end else begin
        grp_fu_974_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_978_p0 = reg_1193;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_978_p0 = tmp_86_reg_3866;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_978_p0 = reg_1154;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_978_p0 = reg_1108;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_978_p0 = reg_1183;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_978_p0 = tmp_60_reg_3534;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_978_p0 = reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_978_p0 = reg_1091;
    end else begin
        grp_fu_978_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_978_p1 = tmp_84_reg_3857;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_978_p1 = reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_978_p1 = reg_1091;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_978_p1 = reg_1199;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_978_p1 = tmp_62_reg_3543;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_978_p1 = reg_1154;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_978_p1 = reg_1108;
    end else begin
        grp_fu_978_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln298_9_reg_3752) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'd0 == and_ln298_13_reg_3895) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_3895)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_3842)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_3752)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1073_reg_3224 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'd0 == and_ln298_11_reg_3842) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_982_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_982_opcode = 2'd0;
    end else begin
        grp_fu_982_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_982_p0 = reg_1285;
    end else if (((1'd0 == and_ln298_13_reg_3895) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_982_p0 = d2_6_reg_3976;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_3895))) begin
        grp_fu_982_p0 = d1_6_reg_3971;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_982_p0 = distance_reg_3949;
    end else if (((1'd0 == and_ln298_11_reg_3842) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_982_p0 = reg_1261;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_3842))) begin
        grp_fu_982_p0 = reg_1255;
    end else if (((1'd0 == and_ln298_9_reg_3752) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_982_p0 = reg_1228;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_3752))) begin
        grp_fu_982_p0 = reg_1222;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_982_p0 = reg_1199;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_982_p0 = reg_1137;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_982_p0 = reg_1091;
    end else begin
        grp_fu_982_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_982_p1 = mul_2_reg_3917;
    end else if (((1'd0 == and_ln298_13_reg_3895) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_982_p1 = reg_1273;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_13_reg_3895))) begin
        grp_fu_982_p1 = sub79_6_reg_3981;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_982_p1 = mul_1_reg_3880;
    end else if (((1'd0 == and_ln298_11_reg_3842) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_982_p1 = sub91_5_reg_3944;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == and_ln298_11_reg_3842))) begin
        grp_fu_982_p1 = reg_1267;
    end else if (((1'd0 == and_ln298_9_reg_3752) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_982_p1 = sub91_4_reg_3922;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln298_9_reg_3752))) begin
        grp_fu_982_p1 = reg_1234;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_982_p1 = reg_1183;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_982_p1 = reg_1154;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_982_p1 = reg_1108;
    end else begin
        grp_fu_982_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln298_15_reg_3927) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd1 == and_ln298_15_reg_3927)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_987_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1073_reg_3224_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1073_reg_3224_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_987_opcode = 2'd0;
    end else begin
        grp_fu_987_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_987_p0 = distance_6_reg_4119;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_987_p0 = distance_5_reg_4109;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_987_p0 = distance_3_reg_4097;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_987_p0 = reg_1285;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_987_p0 = d2_7_reg_4003;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_987_p0 = reg_1279;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_987_p0 = tmp_87_reg_3900;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_987_p0 = reg_1183;
    end else begin
        grp_fu_987_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_987_p1 = mul_7_reg_4075_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_987_p1 = mul_6_reg_4053_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_987_p1 = mul_4_reg_3966_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_987_p1 = mul_3_reg_3939_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_987_p1 = sub91_7_reg_4013;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_987_p1 = sub79_7_reg_4008;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_987_p1 = tmp_88_reg_3905;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_987_p1 = reg_1199;
    end else begin
        grp_fu_987_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_995_p0 = reg_1301;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_995_p0 = ov_32_reg_3954;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_995_p0 = reg_1246;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_995_p0 = reg_1215;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_995_p0 = reg_1240;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_995_p0 = reg_1209;
    end else begin
        grp_fu_995_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_995_p1 = ov_31_reg_4092_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_995_p1 = ov_7_reg_3986;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_995_p1 = reg_1246;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_995_p1 = reg_1215;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_995_p1 = reg_1240;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_995_p1 = reg_1209;
    end else begin
        grp_fu_995_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_999_p0 = reg_1301;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_999_p0 = reg_1291;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_999_p0 = d_7_reg_4030;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_999_p0 = overlap_1_reg_4036;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_999_p0 = reg_1246;
    end else begin
        grp_fu_999_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_999_p1 = ov_27_reg_4087;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_999_p1 = ov_23_reg_4063;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_999_p1 = ov_19_reg_4058;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_999_p1 = ov_15_reg_4041;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_999_p1 = d_7_reg_4030;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_999_p1 = ov_11_reg_4018;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_999_p1 = reg_1246;
    end else begin
        grp_fu_999_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_1_out_ap_vld = 1'b1;
    end else begin
        merge_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1073_reg_3224_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        merge_2_out_ap_vld = 1'b1;
    end else begin
        merge_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_address0 = zext_ln296_7_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_0_address0 = zext_ln296_6_fu_1965_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_0_address0 = zext_ln296_5_fu_1851_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_0_address0 = zext_ln296_4_fu_1739_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_0_address0 = zext_ln296_3_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_0_address0 = zext_ln296_2_fu_1511_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_0_address0 = zext_ln296_1_fu_1481_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_0_address0 = zext_ln296_fu_1414_p1;
    end else begin
        regions_center_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_0_address1 = zext_ln295_7_fu_2064_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_0_address1 = zext_ln295_6_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_0_address1 = zext_ln295_5_fu_1836_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_0_address1 = zext_ln295_4_fu_1724_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_0_address1 = zext_ln295_3_fu_1610_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_0_address1 = zext_ln295_2_fu_1496_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_0_address1 = zext_ln295_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_0_address1 = zext_ln295_fu_1381_p1;
    end else begin
        regions_center_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_0_ce0 = 1'b1;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_0_ce1 = 1'b1;
    end else begin
        regions_center_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_address0 = zext_ln296_7_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_1_address0 = zext_ln296_6_fu_1965_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_1_address0 = zext_ln296_5_fu_1851_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_1_address0 = zext_ln296_4_fu_1739_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_1_address0 = zext_ln296_3_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_1_address0 = zext_ln296_2_fu_1511_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_1_address0 = zext_ln296_1_fu_1481_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_1_address0 = zext_ln296_fu_1414_p1;
    end else begin
        regions_center_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_center_1_address1 = zext_ln295_7_fu_2064_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_center_1_address1 = zext_ln295_6_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_center_1_address1 = zext_ln295_5_fu_1836_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_center_1_address1 = zext_ln295_4_fu_1724_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_center_1_address1 = zext_ln295_3_fu_1610_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_center_1_address1 = zext_ln295_2_fu_1496_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_center_1_address1 = zext_ln295_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_center_1_address1 = zext_ln295_fu_1381_p1;
    end else begin
        regions_center_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_1_ce0 = 1'b1;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_center_1_ce1 = 1'b1;
    end else begin
        regions_center_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address0 = zext_ln296_7_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_0_address0 = zext_ln296_6_fu_1965_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_0_address0 = zext_ln296_5_fu_1851_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_0_address0 = zext_ln296_4_fu_1739_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_0_address0 = zext_ln296_3_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_0_address0 = zext_ln296_2_fu_1511_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_0_address0 = zext_ln296_1_fu_1481_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address0 = zext_ln296_fu_1414_p1;
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_0_address1 = zext_ln295_7_fu_2064_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_0_address1 = zext_ln295_6_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_0_address1 = zext_ln295_5_fu_1836_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_0_address1 = zext_ln295_4_fu_1724_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_0_address1 = zext_ln295_3_fu_1610_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_0_address1 = zext_ln295_2_fu_1496_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_0_address1 = zext_ln295_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_0_address1 = zext_ln295_fu_1381_p1;
    end else begin
        regions_max_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_0_ce0 = 1'b1;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_0_ce1 = 1'b1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address0 = zext_ln296_7_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_1_address0 = zext_ln296_6_fu_1965_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_1_address0 = zext_ln296_5_fu_1851_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_1_address0 = zext_ln296_4_fu_1739_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_1_address0 = zext_ln296_3_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_1_address0 = zext_ln296_2_fu_1511_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_1_address0 = zext_ln296_1_fu_1481_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address0 = zext_ln296_fu_1414_p1;
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_max_1_address1 = zext_ln295_7_fu_2064_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_max_1_address1 = zext_ln295_6_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_max_1_address1 = zext_ln295_5_fu_1836_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_max_1_address1 = zext_ln295_4_fu_1724_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_max_1_address1 = zext_ln295_3_fu_1610_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_max_1_address1 = zext_ln295_2_fu_1496_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_max_1_address1 = zext_ln295_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_max_1_address1 = zext_ln295_fu_1381_p1;
    end else begin
        regions_max_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_1_ce0 = 1'b1;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_max_1_ce1 = 1'b1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address0 = zext_ln296_7_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_0_address0 = zext_ln296_6_fu_1965_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_0_address0 = zext_ln296_5_fu_1851_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_0_address0 = zext_ln296_4_fu_1739_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_0_address0 = zext_ln296_3_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_0_address0 = zext_ln296_2_fu_1511_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_0_address0 = zext_ln296_1_fu_1481_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address0 = zext_ln296_fu_1414_p1;
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_0_address1 = zext_ln295_7_fu_2064_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_0_address1 = zext_ln295_6_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_0_address1 = zext_ln295_5_fu_1836_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_0_address1 = zext_ln295_4_fu_1724_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_0_address1 = zext_ln295_3_fu_1610_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_0_address1 = zext_ln295_2_fu_1496_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_0_address1 = zext_ln295_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_0_address1 = zext_ln295_fu_1381_p1;
    end else begin
        regions_min_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_0_ce0 = 1'b1;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_0_ce1 = 1'b1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address0 = zext_ln296_7_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_1_address0 = zext_ln296_6_fu_1965_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_1_address0 = zext_ln296_5_fu_1851_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_1_address0 = zext_ln296_4_fu_1739_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_1_address0 = zext_ln296_3_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_1_address0 = zext_ln296_2_fu_1511_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_1_address0 = zext_ln296_1_fu_1481_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address0 = zext_ln296_fu_1414_p1;
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        regions_min_1_address1 = zext_ln295_7_fu_2064_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        regions_min_1_address1 = zext_ln295_6_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        regions_min_1_address1 = zext_ln295_5_fu_1836_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        regions_min_1_address1 = zext_ln295_4_fu_1724_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        regions_min_1_address1 = zext_ln295_3_fu_1610_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        regions_min_1_address1 = zext_ln295_2_fu_1496_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        regions_min_1_address1 = zext_ln295_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        regions_min_1_address1 = zext_ln295_fu_1381_p1;
    end else begin
        regions_min_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_1_ce0 = 1'b1;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        regions_min_1_ce1 = 1'b1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (((ap_idle_pp0_0to4 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter5_stage5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln295_fu_1368_p2 = (zext_ln243 + lshr_ln_fu_1358_p4);

assign add_ln296_fu_1401_p2 = (zext_ln243 + lshr_ln290_1_fu_1391_p4);

assign and_ln298_10_fu_2161_p2 = (or_ln298_11_fu_2155_p2 & or_ln298_10_fu_2137_p2);

assign and_ln298_11_fu_2167_p2 = (grp_fu_965_p_dout0 & and_ln298_10_fu_2161_p2);

assign and_ln298_12_fu_2259_p2 = (or_ln298_13_fu_2253_p2 & or_ln298_12_fu_2235_p2);

assign and_ln298_13_fu_2265_p2 = (grp_fu_965_p_dout0 & and_ln298_12_fu_2259_p2);

assign and_ln298_14_fu_2350_p2 = (or_ln298_15_fu_2344_p2 & or_ln298_14_fu_2326_p2);

assign and_ln298_15_fu_2356_p2 = (grp_fu_965_p_dout0 & and_ln298_14_fu_2350_p2);

assign and_ln298_1_fu_1599_p2 = (grp_fu_965_p_dout0 & and_ln298_fu_1593_p2);

assign and_ln298_2_fu_1707_p2 = (or_ln298_2_fu_1683_p2 & grp_fu_965_p_dout0);

assign and_ln298_3_fu_1713_p2 = (or_ln298_3_fu_1701_p2 & and_ln298_2_fu_1707_p2);

assign and_ln298_4_fu_1819_p2 = (or_ln298_4_fu_1795_p2 & grp_fu_965_p_dout0);

assign and_ln298_5_fu_1825_p2 = (or_ln298_5_fu_1813_p2 & and_ln298_4_fu_1819_p2);

assign and_ln298_6_fu_1933_p2 = (or_ln298_7_fu_1927_p2 & or_ln298_6_fu_1909_p2);

assign and_ln298_7_fu_1939_p2 = (grp_fu_965_p_dout0 & and_ln298_6_fu_1933_p2);

assign and_ln298_8_fu_2047_p2 = (or_ln298_9_fu_2041_p2 & or_ln298_8_fu_2023_p2);

assign and_ln298_9_fu_2053_p2 = (grp_fu_965_p_dout0 & and_ln298_8_fu_2047_p2);

assign and_ln298_fu_1593_p2 = (or_ln298_fu_1569_p2 & or_ln298_1_fu_1587_p2);

assign and_ln302_1_fu_2459_p2 = (or_ln302_1_fu_2453_p2 & grp_fu_970_p_dout0);

assign and_ln302_2_fu_2514_p2 = (or_ln302_2_fu_2508_p2 & grp_fu_970_p_dout0);

assign and_ln302_3_fu_2569_p2 = (or_ln302_3_fu_2563_p2 & grp_fu_970_p_dout0);

assign and_ln302_4_fu_2624_p2 = (or_ln302_4_fu_2618_p2 & grp_fu_970_p_dout0);

assign and_ln302_5_fu_2672_p2 = (or_ln302_5_fu_2666_p2 & grp_fu_970_p_dout0);

assign and_ln302_6_fu_2734_p2 = (or_ln302_6_fu_2728_p2 & grp_fu_970_p_dout0);

assign and_ln302_7_fu_2782_p2 = (or_ln302_7_fu_2776_p2 & grp_fu_975_p_dout0);

assign and_ln302_fu_2404_p2 = (or_ln302_fu_2398_p2 & grp_fu_970_p_dout0);

assign and_ln308_fu_2830_p2 = (tmp_95_reg_4114_pp0_iter5_reg & or_ln308_fu_2824_p2);

assign and_ln316_1_fu_2965_p2 = (grp_fu_975_p_dout0 & and_ln316_fu_2959_p2);

assign and_ln316_fu_2959_p2 = (or_ln316_2_fu_2953_p2 & or_ln316_1_fu_2935_p2);

assign and_ln329_1_fu_3098_p2 = (grp_fu_975_p_dout0 & and_ln329_fu_3092_p2);

assign and_ln329_fu_3092_p2 = (or_ln329_2_fu_3086_p2 & or_ln329_1_fu_3068_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign bitcast_ln298_10_fu_2089_p1 = reg_1137;

assign bitcast_ln298_11_fu_2107_p1 = reg_1154;

assign bitcast_ln298_12_fu_2189_p1 = tmp_84_reg_3857;

assign bitcast_ln298_13_fu_2206_p1 = tmp_86_reg_3866;

assign bitcast_ln298_14_fu_2278_p1 = reg_1183;

assign bitcast_ln298_15_fu_2296_p1 = reg_1199;

assign bitcast_ln298_1_fu_1539_p1 = reg_1108;

assign bitcast_ln298_2_fu_1635_p1 = reg_1137;

assign bitcast_ln298_3_fu_1653_p1 = reg_1154;

assign bitcast_ln298_4_fu_1749_p1 = tmp_60_reg_3534;

assign bitcast_ln298_5_fu_1766_p1 = tmp_62_reg_3543;

assign bitcast_ln298_6_fu_1861_p1 = reg_1183;

assign bitcast_ln298_7_fu_1879_p1 = reg_1199;

assign bitcast_ln298_8_fu_1975_p1 = reg_1091;

assign bitcast_ln298_9_fu_1993_p1 = reg_1108;

assign bitcast_ln298_fu_1521_p1 = reg_1091;

assign bitcast_ln302_1_fu_2424_p1 = ov_6_reg_3932;

assign bitcast_ln302_2_fu_2479_p1 = ov_10_reg_3959;

assign bitcast_ln302_3_fu_2534_p1 = ov_14_reg_3991;

assign bitcast_ln302_4_fu_2589_p1 = ov_18_reg_4023;

assign bitcast_ln302_5_fu_2637_p1 = ov_22_reg_4046;

assign bitcast_ln302_6_fu_2699_p1 = ov_26_reg_4068;

assign bitcast_ln302_7_fu_2747_p1 = ov_30_reg_4080;

assign bitcast_ln302_fu_2369_p1 = ov_2_reg_3910;

assign bitcast_ln308_fu_2795_p1 = overlap_7_reg_4102_pp0_iter4_reg;

assign bitcast_ln312_fu_2835_p1 = grp_fu_987_p2;

assign bitcast_ln316_1_fu_2906_p1 = tmp_score_load_reg_4131;

assign bitcast_ln316_fu_2889_p1 = sc_2_reg_4124;

assign bitcast_ln329_1_fu_3039_p1 = score_load_reg_4151;

assign bitcast_ln329_fu_3022_p1 = tmp_score_4_reg_4164;

assign grp_fu_954_p_ce = 1'b1;

assign grp_fu_954_p_din0 = grp_fu_962_p0;

assign grp_fu_954_p_din1 = grp_fu_962_p1;

assign grp_fu_954_p_opcode = grp_fu_962_opcode;

assign grp_fu_960_p_ce = 1'b1;

assign grp_fu_960_p_din0 = grp_fu_995_p0;

assign grp_fu_960_p_din1 = grp_fu_995_p1;

assign grp_fu_965_p_ce = 1'b1;

assign grp_fu_965_p_din0 = grp_fu_1044_p4;

assign grp_fu_965_p_din1 = grp_fu_1063_p4;

assign grp_fu_965_p_opcode = 5'd4;

assign grp_fu_970_p_ce = 1'b1;

assign grp_fu_970_p_din0 = grp_fu_1007_p0;

assign grp_fu_970_p_din1 = 32'd0;

assign grp_fu_970_p_opcode = 5'd4;

assign grp_fu_975_p_ce = 1'b1;

assign grp_fu_975_p_din0 = grp_fu_1012_p0;

assign grp_fu_975_p_din1 = grp_fu_1012_p1;

assign grp_fu_975_p_opcode = grp_fu_1012_opcode;

assign i_real_4_fu_2173_p2 = (i_real_3_reg_3216 + 32'd1);

assign i_real_fu_2178_p3 = ((icmp_ln1065_reg_3317[0:0] == 1'b1) ? i_real_4_fu_2173_p2 : i_real_3_reg_3216);

assign icmp_ln1065_fu_1424_p2 = ((k_real_1_fu_108 == 32'd15) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_1345_p2 = (($signed(tmp_other_1_fu_104) < $signed(32'd15)) ? 1'b1 : 1'b0);

assign icmp_ln298_10_fu_1801_p2 = ((tmp_16_fu_1769_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_11_fu_1807_p2 = ((trunc_ln298_5_fu_1779_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_12_fu_1897_p2 = ((tmp_20_fu_1865_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_13_fu_1903_p2 = ((trunc_ln298_6_fu_1875_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_14_fu_1915_p2 = ((tmp_21_fu_1883_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_15_fu_1921_p2 = ((trunc_ln298_7_fu_1893_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_16_fu_2011_p2 = ((tmp_25_fu_1979_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_17_fu_2017_p2 = ((trunc_ln298_8_fu_1989_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_18_fu_2029_p2 = ((tmp_26_fu_1997_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_19_fu_2035_p2 = ((trunc_ln298_9_fu_2007_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_1_fu_1563_p2 = ((trunc_ln298_fu_1535_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_20_fu_2125_p2 = ((tmp_30_fu_2093_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_21_fu_2131_p2 = ((trunc_ln298_10_fu_2103_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_22_fu_2143_p2 = ((tmp_31_fu_2111_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_23_fu_2149_p2 = ((trunc_ln298_11_fu_2121_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_24_fu_2223_p2 = ((tmp_35_fu_2192_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_25_fu_2229_p2 = ((trunc_ln298_12_fu_2202_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_26_fu_2241_p2 = ((tmp_36_fu_2209_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_27_fu_2247_p2 = ((trunc_ln298_13_fu_2219_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_28_fu_2314_p2 = ((tmp_40_fu_2282_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_29_fu_2320_p2 = ((trunc_ln298_14_fu_2292_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_2_fu_1575_p2 = ((tmp_6_fu_1543_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_30_fu_2332_p2 = ((tmp_41_fu_2300_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_31_fu_2338_p2 = ((trunc_ln298_15_fu_2310_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_3_fu_1581_p2 = ((trunc_ln298_1_fu_1553_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_4_fu_1671_p2 = ((tmp_10_fu_1639_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_5_fu_1677_p2 = ((trunc_ln298_2_fu_1649_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_6_fu_1689_p2 = ((tmp_11_fu_1657_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_7_fu_1695_p2 = ((trunc_ln298_3_fu_1667_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_8_fu_1783_p2 = ((tmp_15_fu_1752_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln298_9_fu_1789_p2 = ((trunc_ln298_4_fu_1762_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_fu_1557_p2 = ((tmp_5_fu_1525_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_10_fu_2654_p2 = ((tmp_33_fu_2640_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_11_fu_2660_p2 = ((trunc_ln302_5_fu_2650_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_12_fu_2716_p2 = ((tmp_38_fu_2702_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_13_fu_2722_p2 = ((trunc_ln302_6_fu_2712_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_14_fu_2764_p2 = ((tmp_43_fu_2750_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_15_fu_2770_p2 = ((trunc_ln302_7_fu_2760_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_1_fu_2392_p2 = ((trunc_ln302_fu_2382_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_2_fu_2441_p2 = ((tmp_13_fu_2427_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_3_fu_2447_p2 = ((trunc_ln302_1_fu_2437_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_4_fu_2496_p2 = ((tmp_18_fu_2482_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_5_fu_2502_p2 = ((trunc_ln302_2_fu_2492_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_6_fu_2551_p2 = ((tmp_23_fu_2537_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_7_fu_2557_p2 = ((trunc_ln302_3_fu_2547_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_8_fu_2606_p2 = ((tmp_28_fu_2592_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln302_9_fu_2612_p2 = ((trunc_ln302_4_fu_2602_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_2386_p2 = ((tmp_8_fu_2372_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln308_1_fu_2818_p2 = ((trunc_ln308_fu_2808_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_fu_2812_p2 = ((tmp_45_fu_2798_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_1_fu_2923_p2 = ((tmp_96_fu_2892_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_2_fu_2929_p2 = ((trunc_ln316_fu_2902_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln316_3_fu_2941_p2 = ((tmp_97_fu_2909_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln316_4_fu_2947_p2 = ((trunc_ln316_1_fu_2919_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_2883_p2 = ((tmp_other_fu_116 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln329_1_fu_3062_p2 = ((trunc_ln329_fu_3035_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln329_2_fu_3074_p2 = ((tmp_100_fu_3042_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln329_3_fu_3080_p2 = ((trunc_ln329_1_fu_3052_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln329_fu_3056_p2 = ((tmp_99_fu_3025_p4 != 8'd255) ? 1'b1 : 1'b0);

assign k_real_2_fu_1436_p2 = (k_real_1_fu_108 + 32'd1);

assign k_real_3_fu_1442_p3 = ((icmp_ln1065_fu_1424_p2[0:0] == 1'b1) ? k_real_fu_1430_p2 : k_real_2_fu_1436_p2);

assign k_real_fu_1430_p2 = (tmp_other_1_fu_104 + 32'd2);

assign lshr_ln290_1_fu_1391_p4 = {{k_real_1_fu_108[9:1]}};

assign lshr_ln_fu_1358_p4 = {{tmp_other_1_fu_104[9:1]}};

assign merge_1_5_fu_3122_p3 = ((or_ln329_fu_3104_p2[0:0] == 1'b1) ? i_real_4_reg_3875_pp0_iter5_reg : merge_1_1_reg_4138);

assign merge_1_6_fu_3140_p3 = ((icmp_ln1065_reg_3317_pp0_iter5_reg[0:0] == 1'b1) ? merge_1_5_fu_3122_p3 : merge_1_1_reg_4138);

assign merge_1_out = merge_1_fu_92[9:0];

assign merge_2_5_fu_3116_p3 = ((or_ln329_fu_3104_p2[0:0] == 1'b1) ? tmp_other_6_reg_4159 : merge_2_1_reg_4145);

assign merge_2_6_fu_3134_p3 = ((icmp_ln1065_reg_3317_pp0_iter5_reg[0:0] == 1'b1) ? merge_2_5_fu_3116_p3 : merge_2_1_reg_4145);

assign merge_2_out = merge_2_fu_96[9:0];

assign or_ln295_1_fu_1491_p2 = (tmp_93_reg_3235 | 12'd2);

assign or_ln295_2_fu_1605_p2 = (tmp_93_reg_3235 | 12'd3);

assign or_ln295_3_fu_1719_p2 = (tmp_93_reg_3235 | 12'd4);

assign or_ln295_4_fu_1831_p2 = (tmp_93_reg_3235 | 12'd5);

assign or_ln295_5_fu_1945_p2 = (tmp_93_reg_3235 | 12'd6);

assign or_ln295_6_fu_2059_p2 = (tmp_93_reg_3235 | 12'd7);

assign or_ln295_fu_1461_p2 = (tmp_93_reg_3235 | 12'd1);

assign or_ln296_1_fu_1506_p2 = (tmp_94_reg_3276 | 12'd2);

assign or_ln296_2_fu_1620_p2 = (tmp_94_reg_3276 | 12'd3);

assign or_ln296_3_fu_1734_p2 = (tmp_94_reg_3276 | 12'd4);

assign or_ln296_4_fu_1846_p2 = (tmp_94_reg_3276 | 12'd5);

assign or_ln296_5_fu_1960_p2 = (tmp_94_reg_3276 | 12'd6);

assign or_ln296_6_fu_2074_p2 = (tmp_94_reg_3276 | 12'd7);

assign or_ln296_fu_1476_p2 = (tmp_94_reg_3276 | 12'd1);

assign or_ln298_10_fu_2137_p2 = (icmp_ln298_21_fu_2131_p2 | icmp_ln298_20_fu_2125_p2);

assign or_ln298_11_fu_2155_p2 = (icmp_ln298_23_fu_2149_p2 | icmp_ln298_22_fu_2143_p2);

assign or_ln298_12_fu_2235_p2 = (icmp_ln298_25_fu_2229_p2 | icmp_ln298_24_fu_2223_p2);

assign or_ln298_13_fu_2253_p2 = (icmp_ln298_27_fu_2247_p2 | icmp_ln298_26_fu_2241_p2);

assign or_ln298_14_fu_2326_p2 = (icmp_ln298_29_fu_2320_p2 | icmp_ln298_28_fu_2314_p2);

assign or_ln298_15_fu_2344_p2 = (icmp_ln298_31_fu_2338_p2 | icmp_ln298_30_fu_2332_p2);

assign or_ln298_1_fu_1587_p2 = (icmp_ln298_3_fu_1581_p2 | icmp_ln298_2_fu_1575_p2);

assign or_ln298_2_fu_1683_p2 = (icmp_ln298_5_fu_1677_p2 | icmp_ln298_4_fu_1671_p2);

assign or_ln298_3_fu_1701_p2 = (icmp_ln298_7_fu_1695_p2 | icmp_ln298_6_fu_1689_p2);

assign or_ln298_4_fu_1795_p2 = (icmp_ln298_9_fu_1789_p2 | icmp_ln298_8_fu_1783_p2);

assign or_ln298_5_fu_1813_p2 = (icmp_ln298_11_fu_1807_p2 | icmp_ln298_10_fu_1801_p2);

assign or_ln298_6_fu_1909_p2 = (icmp_ln298_13_fu_1903_p2 | icmp_ln298_12_fu_1897_p2);

assign or_ln298_7_fu_1927_p2 = (icmp_ln298_15_fu_1921_p2 | icmp_ln298_14_fu_1915_p2);

assign or_ln298_8_fu_2023_p2 = (icmp_ln298_17_fu_2017_p2 | icmp_ln298_16_fu_2011_p2);

assign or_ln298_9_fu_2041_p2 = (icmp_ln298_19_fu_2035_p2 | icmp_ln298_18_fu_2029_p2);

assign or_ln298_fu_1569_p2 = (icmp_ln298_fu_1557_p2 | icmp_ln298_1_fu_1563_p2);

assign or_ln302_1_fu_2453_p2 = (icmp_ln302_3_fu_2447_p2 | icmp_ln302_2_fu_2441_p2);

assign or_ln302_2_fu_2508_p2 = (icmp_ln302_5_fu_2502_p2 | icmp_ln302_4_fu_2496_p2);

assign or_ln302_3_fu_2563_p2 = (icmp_ln302_7_fu_2557_p2 | icmp_ln302_6_fu_2551_p2);

assign or_ln302_4_fu_2618_p2 = (icmp_ln302_9_fu_2612_p2 | icmp_ln302_8_fu_2606_p2);

assign or_ln302_5_fu_2666_p2 = (icmp_ln302_11_fu_2660_p2 | icmp_ln302_10_fu_2654_p2);

assign or_ln302_6_fu_2728_p2 = (icmp_ln302_13_fu_2722_p2 | icmp_ln302_12_fu_2716_p2);

assign or_ln302_7_fu_2776_p2 = (icmp_ln302_15_fu_2770_p2 | icmp_ln302_14_fu_2764_p2);

assign or_ln302_fu_2398_p2 = (icmp_ln302_fu_2386_p2 | icmp_ln302_1_fu_2392_p2);

assign or_ln308_fu_2824_p2 = (icmp_ln308_fu_2812_p2 | icmp_ln308_1_fu_2818_p2);

assign or_ln316_1_fu_2935_p2 = (icmp_ln316_2_fu_2929_p2 | icmp_ln316_1_fu_2923_p2);

assign or_ln316_2_fu_2953_p2 = (icmp_ln316_4_fu_2947_p2 | icmp_ln316_3_fu_2941_p2);

assign or_ln316_fu_2971_p2 = (icmp_ln316_fu_2883_p2 | and_ln316_1_fu_2965_p2);

assign or_ln329_1_fu_3068_p2 = (icmp_ln329_fu_3056_p2 | icmp_ln329_1_fu_3062_p2);

assign or_ln329_2_fu_3086_p2 = (icmp_ln329_3_fu_3080_p2 | icmp_ln329_2_fu_3074_p2);

assign or_ln329_fu_3104_p2 = (tmp_fu_3015_p3 | and_ln329_1_fu_3098_p2);

assign ov_10_fu_2417_p3 = ((and_ln298_5_reg_3612[0:0] == 1'b1) ? grp_fu_966_p2 : grp_fu_966_p2);

assign ov_11_fu_2520_p3 = ((and_ln302_2_fu_2514_p2[0:0] == 1'b1) ? 32'd0 : ov_10_reg_3959);

assign ov_14_fu_2472_p3 = ((and_ln298_7_reg_3687[0:0] == 1'b1) ? grp_fu_954_p_dout0 : grp_fu_954_p_dout0);

assign ov_15_fu_2575_p3 = ((and_ln302_3_fu_2569_p2[0:0] == 1'b1) ? 32'd0 : ov_14_reg_3991);

assign ov_18_fu_2527_p3 = ((and_ln298_9_reg_3752[0:0] == 1'b1) ? grp_fu_982_p2 : grp_fu_982_p2);

assign ov_19_fu_2630_p3 = ((and_ln302_4_fu_2624_p2[0:0] == 1'b1) ? 32'd0 : ov_18_reg_4023);

assign ov_22_fu_2582_p3 = ((and_ln298_11_reg_3842[0:0] == 1'b1) ? grp_fu_982_p2 : grp_fu_982_p2);

assign ov_23_fu_2678_p3 = ((and_ln302_5_fu_2672_p2[0:0] == 1'b1) ? 32'd0 : ov_22_reg_4046);

assign ov_26_fu_2685_p3 = ((and_ln298_13_reg_3895[0:0] == 1'b1) ? grp_fu_982_p2 : grp_fu_982_p2);

assign ov_27_fu_2740_p3 = ((and_ln302_6_fu_2734_p2[0:0] == 1'b1) ? 32'd0 : ov_26_reg_4068);

assign ov_2_fu_2271_p3 = ((and_ln298_1_reg_3454[0:0] == 1'b1) ? grp_fu_954_p_dout0 : grp_fu_954_p_dout0);

assign ov_30_fu_2692_p3 = ((and_ln298_15_reg_3927[0:0] == 1'b1) ? reg_1296 : grp_fu_987_p2);

assign ov_31_fu_2788_p3 = ((and_ln302_7_fu_2782_p2[0:0] == 1'b1) ? 32'd0 : ov_30_reg_4080);

assign ov_32_fu_2410_p3 = ((and_ln302_fu_2404_p2[0:0] == 1'b1) ? 32'd0 : ov_2_reg_3910);

assign ov_6_fu_2362_p3 = ((and_ln298_3_reg_3519[0:0] == 1'b1) ? grp_fu_954_p_dout0 : grp_fu_954_p_dout0);

assign ov_7_fu_2465_p3 = ((and_ln302_1_fu_2459_p2[0:0] == 1'b1) ? 32'd0 : ov_6_reg_3932);

assign sc_2_fu_2849_p3 = ((and_ln308_fu_2830_p2[0:0] == 1'b1) ? overlap_7_reg_4102_pp0_iter4_reg : sc_fu_2845_p1);

assign sc_fu_2845_p1 = xor_ln312_fu_2839_p2;

assign score_2_fu_3110_p3 = ((or_ln329_fu_3104_p2[0:0] == 1'b1) ? tmp_score_4_reg_4164 : score_load_reg_4151);

assign score_3_fu_3128_p3 = ((icmp_ln1065_reg_3317_pp0_iter5_reg[0:0] == 1'b1) ? score_2_fu_3110_p3 : score_load_reg_4151);

assign tmp_100_fu_3042_p4 = {{bitcast_ln329_1_fu_3039_p1[30:23]}};

assign tmp_10_fu_1639_p4 = {{bitcast_ln298_2_fu_1635_p1[30:23]}};

assign tmp_11_fu_1657_p4 = {{bitcast_ln298_3_fu_1653_p1[30:23]}};

assign tmp_13_fu_2427_p4 = {{bitcast_ln302_1_fu_2424_p1[30:23]}};

assign tmp_15_fu_1752_p4 = {{bitcast_ln298_4_fu_1749_p1[30:23]}};

assign tmp_16_fu_1769_p4 = {{bitcast_ln298_5_fu_1766_p1[30:23]}};

assign tmp_18_fu_2482_p4 = {{bitcast_ln302_2_fu_2479_p1[30:23]}};

assign tmp_20_fu_1865_p4 = {{bitcast_ln298_6_fu_1861_p1[30:23]}};

assign tmp_21_fu_1883_p4 = {{bitcast_ln298_7_fu_1879_p1[30:23]}};

assign tmp_23_fu_2537_p4 = {{bitcast_ln302_3_fu_2534_p1[30:23]}};

assign tmp_25_fu_1979_p4 = {{bitcast_ln298_8_fu_1975_p1[30:23]}};

assign tmp_26_fu_1997_p4 = {{bitcast_ln298_9_fu_1993_p1[30:23]}};

assign tmp_28_fu_2592_p4 = {{bitcast_ln302_4_fu_2589_p1[30:23]}};

assign tmp_30_fu_2093_p4 = {{bitcast_ln298_10_fu_2089_p1[30:23]}};

assign tmp_31_fu_2111_p4 = {{bitcast_ln298_11_fu_2107_p1[30:23]}};

assign tmp_33_fu_2640_p4 = {{bitcast_ln302_5_fu_2637_p1[30:23]}};

assign tmp_35_fu_2192_p4 = {{bitcast_ln298_12_fu_2189_p1[30:23]}};

assign tmp_36_fu_2209_p4 = {{bitcast_ln298_13_fu_2206_p1[30:23]}};

assign tmp_38_fu_2702_p4 = {{bitcast_ln302_6_fu_2699_p1[30:23]}};

assign tmp_40_fu_2282_p4 = {{bitcast_ln298_14_fu_2278_p1[30:23]}};

assign tmp_41_fu_2300_p4 = {{bitcast_ln298_15_fu_2296_p1[30:23]}};

assign tmp_43_fu_2750_p4 = {{bitcast_ln302_7_fu_2747_p1[30:23]}};

assign tmp_45_fu_2798_p4 = {{bitcast_ln308_fu_2795_p1[30:23]}};

assign tmp_5_fu_1525_p4 = {{bitcast_ln298_fu_1521_p1[30:23]}};

assign tmp_6_fu_1543_p4 = {{bitcast_ln298_1_fu_1539_p1[30:23]}};

assign tmp_8_fu_2372_p4 = {{bitcast_ln302_fu_2369_p1[30:23]}};

assign tmp_93_fu_1373_p3 = {{add_ln295_fu_1368_p2}, {3'd0}};

assign tmp_94_fu_1406_p3 = {{add_ln296_fu_1401_p2}, {3'd0}};

assign tmp_96_fu_2892_p4 = {{bitcast_ln316_fu_2889_p1[30:23]}};

assign tmp_97_fu_2909_p4 = {{bitcast_ln316_1_fu_2906_p1[30:23]}};

assign tmp_99_fu_3025_p4 = {{bitcast_ln329_fu_3022_p1[30:23]}};

assign tmp_fu_3015_p3 = merge_1_1_reg_4138[32'd31];

assign tmp_other_5_fu_2991_p3 = ((icmp_ln1065_reg_3317_pp0_iter5_reg[0:0] == 1'b1) ? 32'd4294967295 : tmp_other_6_fu_2977_p3);

assign tmp_other_6_fu_2977_p3 = ((or_ln316_fu_2971_p2[0:0] == 1'b1) ? i_real_3_reg_3216_pp0_iter5_reg : tmp_other_fu_116);

assign tmp_score_3_fu_2998_p3 = ((icmp_ln1065_reg_3317_pp0_iter5_reg[0:0] == 1'b1) ? 32'd0 : tmp_score_4_fu_2984_p3);

assign tmp_score_4_fu_2984_p3 = ((or_ln316_fu_2971_p2[0:0] == 1'b1) ? sc_2_reg_4124 : tmp_score_load_reg_4131);

assign trunc_ln251_1_fu_1455_p1 = i_real_3_reg_3216[0:0];

assign trunc_ln251_fu_1354_p1 = k_real_1_fu_108[0:0];

assign trunc_ln298_10_fu_2103_p1 = bitcast_ln298_10_fu_2089_p1[22:0];

assign trunc_ln298_11_fu_2121_p1 = bitcast_ln298_11_fu_2107_p1[22:0];

assign trunc_ln298_12_fu_2202_p1 = bitcast_ln298_12_fu_2189_p1[22:0];

assign trunc_ln298_13_fu_2219_p1 = bitcast_ln298_13_fu_2206_p1[22:0];

assign trunc_ln298_14_fu_2292_p1 = bitcast_ln298_14_fu_2278_p1[22:0];

assign trunc_ln298_15_fu_2310_p1 = bitcast_ln298_15_fu_2296_p1[22:0];

assign trunc_ln298_1_fu_1553_p1 = bitcast_ln298_1_fu_1539_p1[22:0];

assign trunc_ln298_2_fu_1649_p1 = bitcast_ln298_2_fu_1635_p1[22:0];

assign trunc_ln298_3_fu_1667_p1 = bitcast_ln298_3_fu_1653_p1[22:0];

assign trunc_ln298_4_fu_1762_p1 = bitcast_ln298_4_fu_1749_p1[22:0];

assign trunc_ln298_5_fu_1779_p1 = bitcast_ln298_5_fu_1766_p1[22:0];

assign trunc_ln298_6_fu_1875_p1 = bitcast_ln298_6_fu_1861_p1[22:0];

assign trunc_ln298_7_fu_1893_p1 = bitcast_ln298_7_fu_1879_p1[22:0];

assign trunc_ln298_8_fu_1989_p1 = bitcast_ln298_8_fu_1975_p1[22:0];

assign trunc_ln298_9_fu_2007_p1 = bitcast_ln298_9_fu_1993_p1[22:0];

assign trunc_ln298_fu_1535_p1 = bitcast_ln298_fu_1521_p1[22:0];

assign trunc_ln302_1_fu_2437_p1 = bitcast_ln302_1_fu_2424_p1[22:0];

assign trunc_ln302_2_fu_2492_p1 = bitcast_ln302_2_fu_2479_p1[22:0];

assign trunc_ln302_3_fu_2547_p1 = bitcast_ln302_3_fu_2534_p1[22:0];

assign trunc_ln302_4_fu_2602_p1 = bitcast_ln302_4_fu_2589_p1[22:0];

assign trunc_ln302_5_fu_2650_p1 = bitcast_ln302_5_fu_2637_p1[22:0];

assign trunc_ln302_6_fu_2712_p1 = bitcast_ln302_6_fu_2699_p1[22:0];

assign trunc_ln302_7_fu_2760_p1 = bitcast_ln302_7_fu_2747_p1[22:0];

assign trunc_ln302_fu_2382_p1 = bitcast_ln302_fu_2369_p1[22:0];

assign trunc_ln308_fu_2808_p1 = bitcast_ln308_fu_2795_p1[22:0];

assign trunc_ln316_1_fu_2919_p1 = bitcast_ln316_1_fu_2906_p1[22:0];

assign trunc_ln316_fu_2902_p1 = bitcast_ln316_fu_2889_p1[22:0];

assign trunc_ln329_1_fu_3052_p1 = bitcast_ln329_1_fu_3039_p1[22:0];

assign trunc_ln329_fu_3035_p1 = bitcast_ln329_fu_3022_p1[22:0];

assign xor_ln312_fu_2839_p2 = (bitcast_ln312_fu_2835_p1 ^ 32'd2147483648);

assign zext_ln295_1_fu_1466_p1 = or_ln295_fu_1461_p2;

assign zext_ln295_2_fu_1496_p1 = or_ln295_1_fu_1491_p2;

assign zext_ln295_3_fu_1610_p1 = or_ln295_2_fu_1605_p2;

assign zext_ln295_4_fu_1724_p1 = or_ln295_3_fu_1719_p2;

assign zext_ln295_5_fu_1836_p1 = or_ln295_4_fu_1831_p2;

assign zext_ln295_6_fu_1950_p1 = or_ln295_5_fu_1945_p2;

assign zext_ln295_7_fu_2064_p1 = or_ln295_6_fu_2059_p2;

assign zext_ln295_fu_1381_p1 = tmp_93_fu_1373_p3;

assign zext_ln296_1_fu_1481_p1 = or_ln296_fu_1476_p2;

assign zext_ln296_2_fu_1511_p1 = or_ln296_1_fu_1506_p2;

assign zext_ln296_3_fu_1625_p1 = or_ln296_2_fu_1620_p2;

assign zext_ln296_4_fu_1739_p1 = or_ln296_3_fu_1734_p2;

assign zext_ln296_5_fu_1851_p1 = or_ln296_4_fu_1846_p2;

assign zext_ln296_6_fu_1965_p1 = or_ln296_5_fu_1960_p2;

assign zext_ln296_7_fu_2079_p1 = or_ln296_6_fu_2074_p2;

assign zext_ln296_fu_1414_p1 = tmp_94_fu_1406_p3;

always @ (posedge ap_clk) begin
    tmp_93_reg_3235[2:0] <= 3'b000;
    tmp_94_reg_3276[2:0] <= 3'b000;
end

endmodule //run_insert_point_Pipeline_VITIS_LOOP_262_1
