// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_insert_point (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        regions_min_0_address0,
        regions_min_0_ce0,
        regions_min_0_we0,
        regions_min_0_d0,
        regions_min_0_q0,
        regions_min_0_address1,
        regions_min_0_ce1,
        regions_min_0_we1,
        regions_min_0_d1,
        regions_min_0_q1,
        regions_min_0_offset,
        regions_min_1_address0,
        regions_min_1_ce0,
        regions_min_1_we0,
        regions_min_1_d0,
        regions_min_1_q0,
        regions_min_1_address1,
        regions_min_1_ce1,
        regions_min_1_we1,
        regions_min_1_d1,
        regions_min_1_q1,
        regions_min_1_offset,
        regions_max_0_address0,
        regions_max_0_ce0,
        regions_max_0_we0,
        regions_max_0_d0,
        regions_max_0_q0,
        regions_max_0_address1,
        regions_max_0_ce1,
        regions_max_0_we1,
        regions_max_0_d1,
        regions_max_0_q1,
        regions_max_0_offset,
        regions_max_1_address0,
        regions_max_1_ce0,
        regions_max_1_we0,
        regions_max_1_d0,
        regions_max_1_q0,
        regions_max_1_address1,
        regions_max_1_ce1,
        regions_max_1_we1,
        regions_max_1_d1,
        regions_max_1_q1,
        regions_max_1_offset,
        regions_center_0_address0,
        regions_center_0_ce0,
        regions_center_0_we0,
        regions_center_0_d0,
        regions_center_0_q0,
        regions_center_0_address1,
        regions_center_0_ce1,
        regions_center_0_we1,
        regions_center_0_d1,
        regions_center_0_q1,
        regions_center_0_offset,
        regions_center_1_address0,
        regions_center_1_ce0,
        regions_center_1_we0,
        regions_center_1_d0,
        regions_center_1_q0,
        regions_center_1_address1,
        regions_center_1_ce1,
        regions_center_1_we1,
        regions_center_1_d1,
        regions_center_1_q1,
        regions_center_1_offset,
        n_regions_i,
        n_regions_o,
        n_regions_o_ap_vld,
        d_read,
        d_read_23,
        d_read_24,
        d_read_25,
        d_read_26,
        d_read_27,
        d_read_28,
        d_read_29
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] regions_min_0_address0;
output   regions_min_0_ce0;
output   regions_min_0_we0;
output  [31:0] regions_min_0_d0;
input  [31:0] regions_min_0_q0;
output  [11:0] regions_min_0_address1;
output   regions_min_0_ce1;
output   regions_min_0_we1;
output  [31:0] regions_min_0_d1;
input  [31:0] regions_min_0_q1;
input  [5:0] regions_min_0_offset;
output  [11:0] regions_min_1_address0;
output   regions_min_1_ce0;
output   regions_min_1_we0;
output  [31:0] regions_min_1_d0;
input  [31:0] regions_min_1_q0;
output  [11:0] regions_min_1_address1;
output   regions_min_1_ce1;
output   regions_min_1_we1;
output  [31:0] regions_min_1_d1;
input  [31:0] regions_min_1_q1;
input  [5:0] regions_min_1_offset;
output  [11:0] regions_max_0_address0;
output   regions_max_0_ce0;
output   regions_max_0_we0;
output  [31:0] regions_max_0_d0;
input  [31:0] regions_max_0_q0;
output  [11:0] regions_max_0_address1;
output   regions_max_0_ce1;
output   regions_max_0_we1;
output  [31:0] regions_max_0_d1;
input  [31:0] regions_max_0_q1;
input  [5:0] regions_max_0_offset;
output  [11:0] regions_max_1_address0;
output   regions_max_1_ce0;
output   regions_max_1_we0;
output  [31:0] regions_max_1_d0;
input  [31:0] regions_max_1_q0;
output  [11:0] regions_max_1_address1;
output   regions_max_1_ce1;
output   regions_max_1_we1;
output  [31:0] regions_max_1_d1;
input  [31:0] regions_max_1_q1;
input  [5:0] regions_max_1_offset;
output  [11:0] regions_center_0_address0;
output   regions_center_0_ce0;
output   regions_center_0_we0;
output  [31:0] regions_center_0_d0;
input  [31:0] regions_center_0_q0;
output  [11:0] regions_center_0_address1;
output   regions_center_0_ce1;
output   regions_center_0_we1;
output  [31:0] regions_center_0_d1;
input  [31:0] regions_center_0_q1;
input  [5:0] regions_center_0_offset;
output  [11:0] regions_center_1_address0;
output   regions_center_1_ce0;
output   regions_center_1_we0;
output  [31:0] regions_center_1_d0;
input  [31:0] regions_center_1_q0;
output  [11:0] regions_center_1_address1;
output   regions_center_1_ce1;
output   regions_center_1_we1;
output  [31:0] regions_center_1_d1;
input  [31:0] regions_center_1_q1;
input  [5:0] regions_center_1_offset;
input  [7:0] n_regions_i;
output  [7:0] n_regions_o;
output   n_regions_o_ap_vld;
input  [31:0] d_read;
input  [31:0] d_read_23;
input  [31:0] d_read_24;
input  [31:0] d_read_25;
input  [31:0] d_read_26;
input  [31:0] d_read_27;
input  [31:0] d_read_28;
input  [31:0] d_read_29;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] regions_min_0_address0;
reg regions_min_0_ce0;
reg regions_min_0_we0;
reg[31:0] regions_min_0_d0;
reg[11:0] regions_min_0_address1;
reg regions_min_0_ce1;
reg regions_min_0_we1;
reg[31:0] regions_min_0_d1;
reg[11:0] regions_min_1_address0;
reg regions_min_1_ce0;
reg regions_min_1_we0;
reg[31:0] regions_min_1_d0;
reg[11:0] regions_min_1_address1;
reg regions_min_1_ce1;
reg regions_min_1_we1;
reg[31:0] regions_min_1_d1;
reg[11:0] regions_max_0_address0;
reg regions_max_0_ce0;
reg regions_max_0_we0;
reg[31:0] regions_max_0_d0;
reg[11:0] regions_max_0_address1;
reg regions_max_0_ce1;
reg regions_max_0_we1;
reg[31:0] regions_max_0_d1;
reg[11:0] regions_max_1_address0;
reg regions_max_1_ce0;
reg regions_max_1_we0;
reg[31:0] regions_max_1_d0;
reg[11:0] regions_max_1_address1;
reg regions_max_1_ce1;
reg regions_max_1_we1;
reg[31:0] regions_max_1_d1;
reg[11:0] regions_center_0_address0;
reg regions_center_0_ce0;
reg regions_center_0_we0;
reg[31:0] regions_center_0_d0;
reg[11:0] regions_center_0_address1;
reg regions_center_0_ce1;
reg regions_center_0_we1;
reg[31:0] regions_center_0_d1;
reg[11:0] regions_center_1_address0;
reg regions_center_1_ce0;
reg regions_center_1_we0;
reg[31:0] regions_center_1_d0;
reg[11:0] regions_center_1_address1;
reg regions_center_1_ce1;
reg regions_center_1_we1;
reg[31:0] regions_center_1_d1;
reg[7:0] n_regions_o;
reg n_regions_o_ap_vld;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_1037;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state22;
reg   [31:0] reg_1043;
reg   [31:0] reg_1049;
reg   [31:0] reg_1055;
reg   [31:0] reg_1061;
reg   [31:0] reg_1068;
wire   [8:0] tmp_126_fu_1075_p3;
reg   [8:0] tmp_126_reg_2821;
reg   [11:0] regions_center_1_addr_16_reg_2829;
reg   [11:0] regions_center_1_addr_17_reg_2834;
reg   [11:0] regions_center_1_addr_18_reg_2839;
reg   [11:0] regions_center_1_addr_19_reg_2844;
reg   [11:0] regions_center_1_addr_20_reg_2849;
reg   [11:0] regions_center_1_addr_21_reg_2854;
reg   [11:0] regions_center_1_addr_22_reg_2859;
reg   [11:0] regions_center_1_addr_23_reg_2864;
wire   [8:0] tmp_s_fu_1179_p3;
reg   [8:0] tmp_s_reg_2869;
wire   [8:0] tmp_128_fu_1187_p3;
reg   [8:0] tmp_128_reg_2877;
reg   [11:0] regions_max_1_addr_16_reg_2885;
reg   [11:0] regions_max_1_addr_17_reg_2890;
reg   [11:0] regions_max_1_addr_18_reg_2895;
reg   [11:0] regions_max_1_addr_19_reg_2900;
reg   [11:0] regions_max_1_addr_20_reg_2905;
reg   [11:0] regions_max_1_addr_21_reg_2910;
reg   [11:0] regions_max_1_addr_22_reg_2915;
reg   [11:0] regions_max_1_addr_23_reg_2920;
wire   [8:0] tmp_130_fu_1291_p3;
reg   [8:0] tmp_130_reg_2925;
wire   [8:0] tmp_131_fu_1299_p3;
reg   [8:0] tmp_131_reg_2933;
reg   [11:0] regions_min_1_addr_16_reg_2941;
reg   [11:0] regions_min_1_addr_17_reg_2946;
reg   [11:0] regions_min_1_addr_18_reg_2951;
reg   [11:0] regions_min_1_addr_19_reg_2956;
reg   [11:0] regions_min_1_addr_20_reg_2961;
reg   [11:0] regions_min_1_addr_21_reg_2966;
reg   [11:0] regions_min_1_addr_22_reg_2971;
reg   [11:0] regions_min_1_addr_23_reg_2976;
wire   [8:0] tmp_133_fu_1403_p3;
reg   [8:0] tmp_133_reg_2981;
wire   [0:0] icmp_ln70_fu_1419_p2;
reg   [0:0] icmp_ln70_reg_2989;
wire    ap_CS_fsm_state2;
wire   [3:0] add_ln70_fu_1425_p2;
reg   [3:0] add_ln70_reg_2993;
wire   [31:0] p_x_assign_fu_1431_p10;
wire   [0:0] icmp_ln73_fu_1466_p2;
reg   [0:0] icmp_ln73_reg_3005;
wire   [0:0] icmp_ln73_2_fu_1472_p2;
reg   [0:0] icmp_ln73_2_reg_3010;
wire   [11:0] tmp_135_fu_1497_p3;
reg   [11:0] tmp_135_reg_3027;
wire   [11:0] tmp_136_fu_1514_p3;
reg   [11:0] tmp_136_reg_3032;
wire   [11:0] tmp_137_fu_1531_p3;
reg   [11:0] tmp_137_reg_3037;
wire   [11:0] tmp_138_fu_1548_p3;
reg   [11:0] tmp_138_reg_3042;
wire   [11:0] tmp_139_fu_1565_p3;
reg   [11:0] tmp_139_reg_3047;
wire   [11:0] tmp_140_fu_1582_p3;
reg   [11:0] tmp_140_reg_3052;
wire   [0:0] empty_fu_1590_p1;
wire   [7:0] add_ln886_fu_1729_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln242_fu_1692_p2;
wire   [0:0] trunc_ln251_fu_1751_p1;
reg   [0:0] trunc_ln251_reg_3082;
wire    ap_CS_fsm_state6;
wire   [0:0] trunc_ln251_2_fu_1755_p1;
reg   [0:0] trunc_ln251_2_reg_3088;
wire   [11:0] tmp_141_fu_1774_p3;
reg   [11:0] tmp_141_reg_3094;
reg   [11:0] regions_min_0_addr_16_reg_3099;
reg   [11:0] regions_min_0_addr_17_reg_3104;
reg   [11:0] regions_min_0_addr_18_reg_3109;
reg   [11:0] regions_min_0_addr_19_reg_3114;
reg   [11:0] regions_min_0_addr_20_reg_3119;
reg   [11:0] regions_min_0_addr_21_reg_3124;
reg   [11:0] regions_min_0_addr_22_reg_3129;
reg   [11:0] regions_min_0_addr_23_reg_3134;
wire   [11:0] tmp_142_fu_1869_p3;
reg   [11:0] tmp_142_reg_3139;
reg   [11:0] regions_min_1_addr_24_reg_3144;
reg   [11:0] regions_min_1_addr_25_reg_3149;
reg   [11:0] regions_min_1_addr_28_reg_3154;
reg   [11:0] regions_min_1_addr_29_reg_3159;
reg   [11:0] regions_min_1_addr_30_reg_3164;
reg   [11:0] regions_min_1_addr_31_reg_3169;
reg   [11:0] regions_min_1_addr_32_reg_3174;
reg   [11:0] regions_min_1_addr_33_reg_3179;
wire   [11:0] tmp_143_fu_1964_p3;
reg   [11:0] tmp_143_reg_3184;
reg   [11:0] regions_max_0_addr_16_reg_3189;
reg   [11:0] regions_max_0_addr_17_reg_3194;
reg   [11:0] regions_max_0_addr_18_reg_3199;
reg   [11:0] regions_max_0_addr_19_reg_3204;
reg   [11:0] regions_max_0_addr_20_reg_3209;
reg   [11:0] regions_max_0_addr_21_reg_3214;
reg   [11:0] regions_max_0_addr_22_reg_3219;
reg   [11:0] regions_max_0_addr_23_reg_3224;
wire   [11:0] tmp_144_fu_2059_p3;
reg   [11:0] tmp_144_reg_3229;
reg   [11:0] regions_max_1_addr_24_reg_3234;
reg   [11:0] regions_max_1_addr_25_reg_3239;
reg   [11:0] regions_max_1_addr_26_reg_3244;
reg   [11:0] regions_max_1_addr_27_reg_3249;
reg   [11:0] regions_max_1_addr_28_reg_3254;
reg   [11:0] regions_max_1_addr_29_reg_3259;
reg   [11:0] regions_max_1_addr_30_reg_3264;
reg   [11:0] regions_max_1_addr_31_reg_3269;
reg   [11:0] regions_center_0_addr_16_reg_3274;
reg   [11:0] regions_center_0_addr_17_reg_3279;
reg   [11:0] regions_center_0_addr_18_reg_3284;
reg   [11:0] regions_center_0_addr_19_reg_3289;
reg   [11:0] regions_center_0_addr_20_reg_3294;
reg   [11:0] regions_center_0_addr_21_reg_3299;
reg   [11:0] regions_center_0_addr_22_reg_3304;
reg   [11:0] regions_center_0_addr_23_reg_3309;
reg   [11:0] regions_center_1_addr_24_reg_3314;
reg   [11:0] regions_center_1_addr_25_reg_3319;
reg   [11:0] regions_center_1_addr_26_reg_3324;
reg   [11:0] regions_center_1_addr_27_reg_3329;
reg   [11:0] regions_center_1_addr_28_reg_3334;
reg   [11:0] regions_center_1_addr_29_reg_3339;
reg   [11:0] regions_center_1_addr_30_reg_3344;
reg   [11:0] regions_center_1_addr_31_reg_3349;
wire   [11:0] tmp_148_fu_2354_p3;
reg   [11:0] tmp_148_reg_3354;
wire   [11:0] tmp_149_fu_2367_p3;
reg   [11:0] tmp_149_reg_3359;
wire   [11:0] tmp_150_fu_2380_p3;
reg   [11:0] tmp_150_reg_3364;
wire   [11:0] tmp_151_fu_2393_p3;
reg   [11:0] tmp_151_reg_3369;
wire   [11:0] tmp_152_fu_2406_p3;
reg   [11:0] tmp_152_reg_3374;
wire   [11:0] tmp_153_fu_2419_p3;
reg   [11:0] tmp_153_reg_3379;
wire    ap_CS_fsm_state7;
reg   [11:0] regions_min_0_addr_25_reg_3389;
reg   [11:0] regions_min_1_addr_27_reg_3400;
reg   [11:0] regions_max_0_addr_24_reg_3406;
reg   [11:0] regions_max_0_addr_25_reg_3411;
reg   [11:0] regions_max_1_addr_32_reg_3417;
reg   [11:0] regions_max_1_addr_33_reg_3422;
reg   [11:0] regions_center_0_addr_24_reg_3427;
reg   [11:0] regions_center_1_addr_32_reg_3432;
wire   [3:0] add_ln348_fu_2540_p2;
reg   [3:0] add_ln348_reg_3440;
wire   [31:0] tmp_116_fu_2546_p4;
reg   [31:0] tmp_116_reg_3445;
wire    ap_CS_fsm_state8;
wire   [31:0] tmp_117_fu_2556_p4;
reg   [31:0] tmp_117_reg_3454;
wire   [31:0] tmp_118_fu_2648_p4;
reg   [31:0] tmp_118_reg_3464;
wire    ap_CS_fsm_state10;
wire   [31:0] tmp_119_fu_2658_p4;
reg   [31:0] tmp_119_reg_3473;
wire   [31:0] grp_fu_1011_p2;
reg   [31:0] add_reg_3483;
wire    ap_CS_fsm_state15;
wire   [31:0] grp_fu_1017_p2;
reg   [31:0] conv_reg_3488;
wire    ap_CS_fsm_state17;
reg   [31:0] regions_min_1_load_17_reg_3494;
wire    ap_CS_fsm_state20;
reg   [31:0] regions_min_1_load_18_reg_3500;
reg   [31:0] regions_max_1_load_17_reg_3506;
reg   [31:0] regions_max_1_load_18_reg_3512;
reg   [31:0] regions_center_1_load_17_reg_3518;
reg   [31:0] regions_center_1_load_18_reg_3524;
reg   [31:0] regions_min_1_load_19_reg_3530;
wire    ap_CS_fsm_state21;
reg   [31:0] regions_min_1_load_20_reg_3536;
reg   [31:0] regions_max_1_load_19_reg_3542;
reg   [31:0] regions_max_1_load_20_reg_3548;
reg   [31:0] regions_center_1_load_19_reg_3554;
reg   [31:0] regions_center_1_load_20_reg_3560;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_done;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_idle;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_ready;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_ce1;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_address0;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_ce0;
wire   [11:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_address1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_ce1;
wire   [9:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_2_out;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_2_out_ap_vld;
wire   [9:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_1_out;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_1_out_ap_vld;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_din1;
wire   [1:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_din1;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_ce;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_din0;
wire   [31:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_din1;
wire   [4:0] grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_opcode;
wire    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_ce;
reg   [31:0] empty_58_reg_955;
wire    ap_CS_fsm_state9;
wire   [0:0] and_ln349_1_fu_2642_p2;
reg   [31:0] empty_59_reg_965;
wire    ap_CS_fsm_state11;
wire   [0:0] and_ln352_1_fu_2744_p2;
reg   [7:0] n_regions_new_0_reg_975;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln1065_fu_1734_p2;
reg    grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [9:0] merge_2_loc_fu_166;
reg   [9:0] merge_1_loc_fu_162;
wire   [63:0] zext_ln367_fu_1097_p1;
wire   [63:0] zext_ln367_1_fu_1108_p1;
wire   [63:0] zext_ln367_2_fu_1119_p1;
wire   [63:0] zext_ln367_3_fu_1130_p1;
wire   [63:0] zext_ln367_4_fu_1141_p1;
wire   [63:0] zext_ln367_5_fu_1152_p1;
wire   [63:0] zext_ln367_6_fu_1163_p1;
wire   [63:0] zext_ln367_7_fu_1174_p1;
wire   [63:0] zext_ln367_8_fu_1209_p1;
wire   [63:0] zext_ln367_9_fu_1220_p1;
wire   [63:0] zext_ln367_10_fu_1231_p1;
wire   [63:0] zext_ln367_11_fu_1242_p1;
wire   [63:0] zext_ln367_12_fu_1253_p1;
wire   [63:0] zext_ln367_13_fu_1264_p1;
wire   [63:0] zext_ln367_14_fu_1275_p1;
wire   [63:0] zext_ln367_15_fu_1286_p1;
wire   [63:0] zext_ln367_16_fu_1321_p1;
wire   [63:0] zext_ln367_17_fu_1332_p1;
wire   [63:0] zext_ln367_18_fu_1343_p1;
wire   [63:0] zext_ln367_19_fu_1354_p1;
wire   [63:0] zext_ln367_20_fu_1365_p1;
wire   [63:0] zext_ln367_21_fu_1376_p1;
wire   [63:0] zext_ln367_22_fu_1387_p1;
wire   [63:0] zext_ln367_23_fu_1398_p1;
wire   [63:0] zext_ln243_7_fu_1637_p1;
wire   [63:0] zext_ln243_8_fu_1647_p1;
wire   [63:0] zext_ln243_9_fu_1657_p1;
wire   [63:0] zext_ln243_10_fu_1667_p1;
wire   [63:0] zext_ln243_11_fu_1677_p1;
wire   [63:0] zext_ln243_12_fu_1687_p1;
wire   [63:0] zext_ln367_24_fu_1782_p1;
wire   [63:0] zext_ln367_25_fu_1793_p1;
wire   [63:0] zext_ln367_26_fu_1804_p1;
wire   [63:0] zext_ln367_27_fu_1815_p1;
wire   [63:0] zext_ln367_28_fu_1826_p1;
wire   [63:0] zext_ln367_29_fu_1837_p1;
wire   [63:0] zext_ln367_30_fu_1848_p1;
wire   [63:0] zext_ln367_31_fu_1859_p1;
wire   [63:0] zext_ln367_32_fu_1877_p1;
wire   [63:0] zext_ln367_33_fu_1888_p1;
wire   [63:0] zext_ln367_34_fu_1899_p1;
wire   [63:0] zext_ln367_35_fu_1910_p1;
wire   [63:0] zext_ln367_36_fu_1921_p1;
wire   [63:0] zext_ln367_37_fu_1932_p1;
wire   [63:0] zext_ln367_38_fu_1943_p1;
wire   [63:0] zext_ln367_39_fu_1954_p1;
wire   [63:0] zext_ln367_40_fu_1972_p1;
wire   [63:0] zext_ln367_41_fu_1983_p1;
wire   [63:0] zext_ln367_42_fu_1994_p1;
wire   [63:0] zext_ln367_43_fu_2005_p1;
wire   [63:0] zext_ln367_44_fu_2016_p1;
wire   [63:0] zext_ln367_45_fu_2027_p1;
wire   [63:0] zext_ln367_46_fu_2038_p1;
wire   [63:0] zext_ln367_47_fu_2049_p1;
wire   [63:0] zext_ln367_48_fu_2067_p1;
wire   [63:0] zext_ln367_49_fu_2078_p1;
wire   [63:0] zext_ln367_50_fu_2089_p1;
wire   [63:0] zext_ln367_51_fu_2100_p1;
wire   [63:0] zext_ln367_52_fu_2111_p1;
wire   [63:0] zext_ln367_53_fu_2122_p1;
wire   [63:0] zext_ln367_54_fu_2133_p1;
wire   [63:0] zext_ln367_55_fu_2144_p1;
wire   [63:0] zext_ln367_56_fu_2162_p1;
wire   [63:0] zext_ln367_57_fu_2173_p1;
wire   [63:0] zext_ln367_58_fu_2184_p1;
wire   [63:0] zext_ln367_59_fu_2195_p1;
wire   [63:0] zext_ln367_60_fu_2206_p1;
wire   [63:0] zext_ln367_61_fu_2217_p1;
wire   [63:0] zext_ln367_62_fu_2228_p1;
wire   [63:0] zext_ln367_63_fu_2239_p1;
wire   [63:0] zext_ln367_64_fu_2257_p1;
wire   [63:0] zext_ln367_65_fu_2268_p1;
wire   [63:0] zext_ln367_66_fu_2279_p1;
wire   [63:0] zext_ln367_67_fu_2290_p1;
wire   [63:0] zext_ln367_68_fu_2301_p1;
wire   [63:0] zext_ln367_69_fu_2312_p1;
wire   [63:0] zext_ln367_70_fu_2323_p1;
wire   [63:0] zext_ln367_71_fu_2334_p1;
wire   [63:0] zext_ln349_1_fu_2439_p1;
wire   [63:0] zext_ln349_2_fu_2449_p1;
wire   [63:0] zext_ln349_3_fu_2459_p1;
wire   [63:0] zext_ln349_4_fu_2469_p1;
wire   [63:0] zext_ln352_fu_2479_p1;
wire   [63:0] zext_ln352_1_fu_2489_p1;
wire   [63:0] zext_ln352_2_fu_2499_p1;
wire   [63:0] zext_ln352_3_fu_2509_p1;
wire   [63:0] zext_ln355_fu_2519_p1;
wire   [63:0] zext_ln355_1_fu_2529_p1;
reg   [3:0] i_fu_158;
wire    ap_CS_fsm_state3;
wire   [0:0] or_ln73_2_fu_1615_p2;
reg   [3:0] i_2_fu_170;
wire   [3:0] add_ln242_fu_1698_p2;
reg   [3:0] i_3_fu_174;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state28;
wire   [31:0] tmp_fu_1704_p10;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln348_fu_2534_p2;
reg   [31:0] grp_fu_1011_p0;
reg   [31:0] grp_fu_1011_p1;
wire    ap_CS_fsm_state12;
reg   [31:0] grp_fu_1017_p0;
reg   [31:0] grp_fu_1017_p1;
wire    ap_CS_fsm_state16;
reg   [31:0] grp_fu_1022_p0;
reg   [31:0] grp_fu_1022_p1;
reg   [31:0] grp_fu_1027_p0;
reg   [31:0] grp_fu_1027_p1;
reg   [31:0] grp_fu_1032_p0;
reg   [31:0] grp_fu_1032_p1;
wire   [11:0] tmp_127_fu_1083_p3;
wire   [11:0] or_ln367_fu_1091_p2;
wire   [11:0] or_ln367_1_fu_1102_p2;
wire   [11:0] or_ln367_2_fu_1113_p2;
wire   [11:0] or_ln367_3_fu_1124_p2;
wire   [11:0] or_ln367_4_fu_1135_p2;
wire   [11:0] or_ln367_5_fu_1146_p2;
wire   [11:0] or_ln367_6_fu_1157_p2;
wire   [11:0] or_ln367_7_fu_1168_p2;
wire   [11:0] tmp_129_fu_1195_p3;
wire   [11:0] or_ln367_8_fu_1203_p2;
wire   [11:0] or_ln367_9_fu_1214_p2;
wire   [11:0] or_ln367_10_fu_1225_p2;
wire   [11:0] or_ln367_11_fu_1236_p2;
wire   [11:0] or_ln367_12_fu_1247_p2;
wire   [11:0] or_ln367_13_fu_1258_p2;
wire   [11:0] or_ln367_14_fu_1269_p2;
wire   [11:0] or_ln367_15_fu_1280_p2;
wire   [11:0] tmp_132_fu_1307_p3;
wire   [11:0] or_ln367_16_fu_1315_p2;
wire   [11:0] or_ln367_17_fu_1326_p2;
wire   [11:0] or_ln367_18_fu_1337_p2;
wire   [11:0] or_ln367_19_fu_1348_p2;
wire   [11:0] or_ln367_20_fu_1359_p2;
wire   [11:0] or_ln367_21_fu_1370_p2;
wire   [11:0] or_ln367_22_fu_1381_p2;
wire   [11:0] or_ln367_23_fu_1392_p2;
wire   [31:0] bitcast_ln73_fu_1448_p1;
wire   [7:0] tmp_17_fu_1452_p4;
wire   [22:0] trunc_ln73_fu_1462_p1;
wire   [6:0] tmp_134_fu_1478_p4;
wire   [8:0] zext_ln243_fu_1488_p1;
wire   [8:0] add_ln243_fu_1492_p2;
wire   [8:0] zext_ln243_1_fu_1505_p1;
wire   [8:0] add_ln243_1_fu_1509_p2;
wire   [8:0] zext_ln243_2_fu_1522_p1;
wire   [8:0] add_ln243_2_fu_1526_p2;
wire   [8:0] zext_ln243_3_fu_1539_p1;
wire   [8:0] add_ln243_3_fu_1543_p2;
wire   [8:0] zext_ln243_4_fu_1556_p1;
wire   [8:0] add_ln243_4_fu_1560_p2;
wire   [8:0] zext_ln243_5_fu_1573_p1;
wire   [8:0] add_ln243_5_fu_1577_p2;
wire   [0:0] grp_fu_1027_p2;
wire   [0:0] grp_fu_1032_p2;
wire   [0:0] or_ln73_fu_1599_p2;
wire   [0:0] or_ln73_3_fu_1603_p2;
wire   [0:0] and_ln73_fu_1609_p2;
wire   [0:0] grp_fu_1022_p2;
wire   [11:0] zext_ln243_6_fu_1628_p1;
wire   [11:0] add_ln243_6_fu_1632_p2;
wire   [11:0] add_ln243_7_fu_1642_p2;
wire   [11:0] add_ln243_8_fu_1652_p2;
wire   [11:0] add_ln243_9_fu_1662_p2;
wire   [11:0] add_ln243_10_fu_1672_p2;
wire   [11:0] add_ln243_11_fu_1682_p2;
wire   [8:0] lshr_ln2_fu_1759_p4;
wire   [8:0] add_ln349_fu_1769_p2;
wire   [11:0] or_ln367_24_fu_1787_p2;
wire   [11:0] or_ln367_25_fu_1798_p2;
wire   [11:0] or_ln367_26_fu_1809_p2;
wire   [11:0] or_ln367_27_fu_1820_p2;
wire   [11:0] or_ln367_28_fu_1831_p2;
wire   [11:0] or_ln367_29_fu_1842_p2;
wire   [11:0] or_ln367_30_fu_1853_p2;
wire   [8:0] add_ln349_1_fu_1864_p2;
wire   [11:0] or_ln367_31_fu_1882_p2;
wire   [11:0] or_ln367_32_fu_1893_p2;
wire   [11:0] or_ln367_33_fu_1904_p2;
wire   [11:0] or_ln367_34_fu_1915_p2;
wire   [11:0] or_ln367_35_fu_1926_p2;
wire   [11:0] or_ln367_36_fu_1937_p2;
wire   [11:0] or_ln367_37_fu_1948_p2;
wire   [8:0] add_ln352_fu_1959_p2;
wire   [11:0] or_ln367_38_fu_1977_p2;
wire   [11:0] or_ln367_39_fu_1988_p2;
wire   [11:0] or_ln367_40_fu_1999_p2;
wire   [11:0] or_ln367_41_fu_2010_p2;
wire   [11:0] or_ln367_42_fu_2021_p2;
wire   [11:0] or_ln367_43_fu_2032_p2;
wire   [11:0] or_ln367_44_fu_2043_p2;
wire   [8:0] add_ln352_1_fu_2054_p2;
wire   [11:0] or_ln367_45_fu_2072_p2;
wire   [11:0] or_ln367_46_fu_2083_p2;
wire   [11:0] or_ln367_47_fu_2094_p2;
wire   [11:0] or_ln367_48_fu_2105_p2;
wire   [11:0] or_ln367_49_fu_2116_p2;
wire   [11:0] or_ln367_50_fu_2127_p2;
wire   [11:0] or_ln367_51_fu_2138_p2;
wire   [8:0] add_ln367_fu_2149_p2;
wire   [11:0] tmp_145_fu_2154_p3;
wire   [11:0] or_ln367_52_fu_2167_p2;
wire   [11:0] or_ln367_53_fu_2178_p2;
wire   [11:0] or_ln367_54_fu_2189_p2;
wire   [11:0] or_ln367_55_fu_2200_p2;
wire   [11:0] or_ln367_56_fu_2211_p2;
wire   [11:0] or_ln367_57_fu_2222_p2;
wire   [11:0] or_ln367_58_fu_2233_p2;
wire   [8:0] add_ln367_1_fu_2244_p2;
wire   [11:0] tmp_146_fu_2249_p3;
wire   [11:0] or_ln367_59_fu_2262_p2;
wire   [11:0] or_ln367_60_fu_2273_p2;
wire   [11:0] or_ln367_61_fu_2284_p2;
wire   [11:0] or_ln367_62_fu_2295_p2;
wire   [11:0] or_ln367_63_fu_2306_p2;
wire   [11:0] or_ln367_64_fu_2317_p2;
wire   [11:0] or_ln367_65_fu_2328_p2;
wire   [8:0] tmp_147_fu_2339_p4;
wire   [8:0] add_ln349_2_fu_2349_p2;
wire   [8:0] add_ln349_3_fu_2362_p2;
wire   [8:0] add_ln352_2_fu_2375_p2;
wire   [8:0] add_ln352_3_fu_2388_p2;
wire   [8:0] add_ln355_fu_2401_p2;
wire   [8:0] add_ln355_1_fu_2414_p2;
wire   [11:0] zext_ln349_fu_2430_p1;
wire   [11:0] add_ln349_4_fu_2434_p2;
wire   [11:0] add_ln349_5_fu_2444_p2;
wire   [11:0] add_ln349_6_fu_2454_p2;
wire   [11:0] add_ln349_7_fu_2464_p2;
wire   [11:0] add_ln352_4_fu_2474_p2;
wire   [11:0] add_ln352_5_fu_2484_p2;
wire   [11:0] add_ln352_6_fu_2494_p2;
wire   [11:0] add_ln352_7_fu_2504_p2;
wire   [11:0] add_ln355_2_fu_2514_p2;
wire   [11:0] add_ln355_3_fu_2524_p2;
wire   [31:0] bitcast_ln349_fu_2566_p1;
wire   [31:0] bitcast_ln349_1_fu_2583_p1;
wire   [7:0] tmp_120_fu_2569_p4;
wire   [22:0] trunc_ln349_fu_2579_p1;
wire   [0:0] icmp_ln349_1_fu_2606_p2;
wire   [0:0] icmp_ln349_fu_2600_p2;
wire   [7:0] tmp_121_fu_2586_p4;
wire   [22:0] trunc_ln349_1_fu_2596_p1;
wire   [0:0] icmp_ln349_3_fu_2624_p2;
wire   [0:0] icmp_ln349_2_fu_2618_p2;
wire   [0:0] or_ln349_fu_2612_p2;
wire   [0:0] or_ln349_1_fu_2630_p2;
wire   [0:0] and_ln349_fu_2636_p2;
wire   [31:0] bitcast_ln352_fu_2668_p1;
wire   [31:0] bitcast_ln352_1_fu_2685_p1;
wire   [7:0] tmp_123_fu_2671_p4;
wire   [22:0] trunc_ln352_fu_2681_p1;
wire   [0:0] icmp_ln352_1_fu_2708_p2;
wire   [0:0] icmp_ln352_fu_2702_p2;
wire   [7:0] tmp_124_fu_2688_p4;
wire   [22:0] trunc_ln352_1_fu_2698_p1;
wire   [0:0] icmp_ln352_3_fu_2726_p2;
wire   [0:0] icmp_ln352_2_fu_2720_p2;
wire   [0:0] or_ln352_fu_2714_p2;
wire   [0:0] or_ln352_1_fu_2732_p2;
wire   [0:0] and_ln352_fu_2738_p2;
reg   [1:0] grp_fu_1011_opcode;
reg    grp_fu_1011_ce;
reg    grp_fu_1017_ce;
reg    grp_fu_1022_ce;
reg   [4:0] grp_fu_1022_opcode;
reg    grp_fu_1027_ce;
reg   [4:0] grp_fu_1027_opcode;
reg    grp_fu_1032_ce;
reg   [4:0] grp_fu_1032_opcode;
reg   [27:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start_reg = 1'b0;
end

run_insert_point_Pipeline_VITIS_LOOP_262_1 grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start),
    .ap_done(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_done),
    .ap_idle(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_idle),
    .ap_ready(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_ready),
    .zext_ln243_5(tmp_133_reg_2981),
    .regions_min_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_address0),
    .regions_min_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_ce0),
    .regions_min_0_q0(regions_min_0_q0),
    .regions_min_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_address1),
    .regions_min_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_ce1),
    .regions_min_0_q1(regions_min_0_q1),
    .zext_ln243_4(tmp_131_reg_2933),
    .regions_min_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_address0),
    .regions_min_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_ce0),
    .regions_min_1_q0(regions_min_1_q0),
    .regions_min_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_address1),
    .regions_min_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_ce1),
    .regions_min_1_q1(regions_min_1_q1),
    .zext_ln243_3(tmp_130_reg_2925),
    .regions_max_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_address0),
    .regions_max_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_ce0),
    .regions_max_0_q0(regions_max_0_q0),
    .regions_max_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_address1),
    .regions_max_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_ce1),
    .regions_max_0_q1(regions_max_0_q1),
    .zext_ln243_2(tmp_128_reg_2877),
    .regions_max_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_address0),
    .regions_max_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_ce0),
    .regions_max_1_q0(regions_max_1_q0),
    .regions_max_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_address1),
    .regions_max_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_ce1),
    .regions_max_1_q1(regions_max_1_q1),
    .zext_ln243_1(tmp_s_reg_2869),
    .regions_center_0_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_address0),
    .regions_center_0_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_ce0),
    .regions_center_0_q0(regions_center_0_q0),
    .regions_center_0_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_address1),
    .regions_center_0_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_ce1),
    .regions_center_0_q1(regions_center_0_q1),
    .zext_ln243(tmp_126_reg_2821),
    .regions_center_1_address0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_address0),
    .regions_center_1_ce0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_ce0),
    .regions_center_1_q0(regions_center_1_q0),
    .regions_center_1_address1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_address1),
    .regions_center_1_ce1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_ce1),
    .regions_center_1_q1(regions_center_1_q1),
    .merge_2_out(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_2_out),
    .merge_2_out_ap_vld(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_2_out_ap_vld),
    .merge_1_out(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_1_out),
    .merge_1_out_ap_vld(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_1_out_ap_vld),
    .grp_fu_1011_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_din0),
    .grp_fu_1011_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_din1),
    .grp_fu_1011_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_opcode),
    .grp_fu_1011_p_dout0(grp_fu_1011_p2),
    .grp_fu_1011_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_ce),
    .grp_fu_1017_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_din0),
    .grp_fu_1017_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_din1),
    .grp_fu_1017_p_dout0(grp_fu_1017_p2),
    .grp_fu_1017_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_ce),
    .grp_fu_1022_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_din0),
    .grp_fu_1022_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_din1),
    .grp_fu_1022_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_opcode),
    .grp_fu_1022_p_dout0(grp_fu_1022_p2),
    .grp_fu_1022_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_ce),
    .grp_fu_1027_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_din0),
    .grp_fu_1027_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_din1),
    .grp_fu_1027_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_opcode),
    .grp_fu_1027_p_dout0(grp_fu_1027_p2),
    .grp_fu_1027_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_ce),
    .grp_fu_1032_p_din0(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_din0),
    .grp_fu_1032_p_din1(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_din1),
    .grp_fu_1032_p_opcode(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_opcode),
    .grp_fu_1032_p_dout0(grp_fu_1032_p2),
    .grp_fu_1032_p_ce(grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_ce)
);

run_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1011_p0),
    .din1(grp_fu_1011_p1),
    .opcode(grp_fu_1011_opcode),
    .ce(grp_fu_1011_ce),
    .dout(grp_fu_1011_p2)
);

run_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1017_p0),
    .din1(grp_fu_1017_p1),
    .ce(grp_fu_1017_ce),
    .dout(grp_fu_1017_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1022_p0),
    .din1(grp_fu_1022_p1),
    .ce(grp_fu_1022_ce),
    .opcode(grp_fu_1022_opcode),
    .dout(grp_fu_1022_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1027_p0),
    .din1(grp_fu_1027_p1),
    .ce(grp_fu_1027_ce),
    .opcode(grp_fu_1027_opcode),
    .dout(grp_fu_1027_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1032_p0),
    .din1(grp_fu_1032_p1),
    .ce(grp_fu_1032_ce),
    .opcode(grp_fu_1032_opcode),
    .dout(grp_fu_1032_p2)
);

run_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U49(
    .din0(d_read),
    .din1(d_read_23),
    .din2(d_read_24),
    .din3(d_read_25),
    .din4(d_read_26),
    .din5(d_read_27),
    .din6(d_read_28),
    .din7(d_read_29),
    .din8(i_fu_158),
    .dout(p_x_assign_fu_1431_p10)
);

run_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U50(
    .din0(d_read),
    .din1(d_read_23),
    .din2(d_read_24),
    .din3(d_read_25),
    .din4(d_read_26),
    .din5(d_read_27),
    .din6(d_read_28),
    .din7(d_read_29),
    .din8(i_2_fu_170),
    .dout(tmp_fu_1704_p10)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U51(
    .din0(regions_min_0_q1),
    .din1(regions_min_1_q1),
    .din2(trunc_ln251_2_reg_3088),
    .dout(tmp_116_fu_2546_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U52(
    .din0(regions_min_0_q0),
    .din1(regions_min_1_q0),
    .din2(trunc_ln251_reg_3082),
    .dout(tmp_117_fu_2556_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U53(
    .din0(regions_max_0_q1),
    .din1(regions_max_1_q0),
    .din2(trunc_ln251_2_reg_3088),
    .dout(tmp_118_fu_2648_p4)
);

run_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U54(
    .din0(regions_max_0_q0),
    .din1(regions_max_1_q1),
    .din2(trunc_ln251_reg_3082),
    .dout(tmp_119_fu_2658_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1065_fu_1734_p2 == 1'd1) & (icmp_ln242_fu_1692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start_reg <= 1'b1;
        end else if ((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_ready == 1'b1)) begin
            grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((1'd0 == and_ln349_1_fu_2642_p2)) begin
            empty_58_reg_955 <= tmp_117_reg_3454;
        end else if ((1'd1 == and_ln349_1_fu_2642_p2)) begin
            empty_58_reg_955 <= tmp_116_reg_3445;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((1'd0 == and_ln352_1_fu_2744_p2)) begin
            empty_59_reg_965 <= tmp_119_reg_3473;
        end else if ((1'd1 == and_ln352_1_fu_2744_p2)) begin
            empty_59_reg_965 <= tmp_118_reg_3464;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_1419_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_2_fu_170 <= 4'd0;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_2_fu_170 <= add_ln242_fu_1698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_fu_1734_p2 == 1'd1) & (icmp_ln242_fu_1692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_3_fu_174 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        i_3_fu_174 <= add_ln348_reg_3440;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_158 <= 4'd0;
    end else if (((or_ln73_2_fu_1615_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_158 <= add_ln70_reg_2993;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_fu_1734_p2 == 1'd0) & (icmp_ln242_fu_1692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        n_regions_new_0_reg_975 <= add_ln886_fu_1729_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        n_regions_new_0_reg_975 <= 8'd15;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln348_reg_3440 <= add_ln348_fu_2540_p2;
        regions_center_0_addr_24_reg_3427 <= zext_ln355_fu_2519_p1;
        regions_center_1_addr_32_reg_3432 <= zext_ln355_1_fu_2529_p1;
        regions_max_0_addr_24_reg_3406 <= zext_ln352_fu_2479_p1;
        regions_max_0_addr_25_reg_3411 <= zext_ln352_1_fu_2489_p1;
        regions_max_1_addr_32_reg_3417 <= zext_ln352_2_fu_2499_p1;
        regions_max_1_addr_33_reg_3422 <= zext_ln352_3_fu_2509_p1;
        regions_min_0_addr_25_reg_3389 <= zext_ln349_2_fu_2449_p1;
        regions_min_1_addr_27_reg_3400 <= zext_ln349_4_fu_2469_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln70_reg_2993 <= add_ln70_fu_1425_p2;
        icmp_ln70_reg_2989 <= icmp_ln70_fu_1419_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_reg_3483 <= grp_fu_1011_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_reg_3488 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_1419_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln73_2_reg_3010 <= icmp_ln73_2_fu_1472_p2;
        icmp_ln73_reg_3005 <= icmp_ln73_fu_1466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        merge_1_loc_fu_162 <= grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        merge_2_loc_fu_166 <= grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_merge_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_1037 <= regions_min_1_q1;
        reg_1043 <= regions_min_1_q0;
        reg_1049 <= regions_max_1_q1;
        reg_1055 <= regions_max_1_q0;
        reg_1061 <= regions_center_1_q1;
        reg_1068 <= regions_center_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        regions_center_0_addr_16_reg_3274[11 : 3] <= zext_ln367_56_fu_2162_p1[11 : 3];
        regions_center_0_addr_17_reg_3279[11 : 3] <= zext_ln367_57_fu_2173_p1[11 : 3];
        regions_center_0_addr_18_reg_3284[11 : 3] <= zext_ln367_58_fu_2184_p1[11 : 3];
        regions_center_0_addr_19_reg_3289[11 : 3] <= zext_ln367_59_fu_2195_p1[11 : 3];
        regions_center_0_addr_20_reg_3294[11 : 3] <= zext_ln367_60_fu_2206_p1[11 : 3];
        regions_center_0_addr_21_reg_3299[11 : 3] <= zext_ln367_61_fu_2217_p1[11 : 3];
        regions_center_0_addr_22_reg_3304[11 : 3] <= zext_ln367_62_fu_2228_p1[11 : 3];
        regions_center_0_addr_23_reg_3309[11 : 3] <= zext_ln367_63_fu_2239_p1[11 : 3];
        regions_center_1_addr_24_reg_3314[11 : 3] <= zext_ln367_64_fu_2257_p1[11 : 3];
        regions_center_1_addr_25_reg_3319[11 : 3] <= zext_ln367_65_fu_2268_p1[11 : 3];
        regions_center_1_addr_26_reg_3324[11 : 3] <= zext_ln367_66_fu_2279_p1[11 : 3];
        regions_center_1_addr_27_reg_3329[11 : 3] <= zext_ln367_67_fu_2290_p1[11 : 3];
        regions_center_1_addr_28_reg_3334[11 : 3] <= zext_ln367_68_fu_2301_p1[11 : 3];
        regions_center_1_addr_29_reg_3339[11 : 3] <= zext_ln367_69_fu_2312_p1[11 : 3];
        regions_center_1_addr_30_reg_3344[11 : 3] <= zext_ln367_70_fu_2323_p1[11 : 3];
        regions_center_1_addr_31_reg_3349[11 : 3] <= zext_ln367_71_fu_2334_p1[11 : 3];
        regions_max_0_addr_16_reg_3189[11 : 3] <= zext_ln367_40_fu_1972_p1[11 : 3];
        regions_max_0_addr_17_reg_3194[11 : 3] <= zext_ln367_41_fu_1983_p1[11 : 3];
        regions_max_0_addr_18_reg_3199[11 : 3] <= zext_ln367_42_fu_1994_p1[11 : 3];
        regions_max_0_addr_19_reg_3204[11 : 3] <= zext_ln367_43_fu_2005_p1[11 : 3];
        regions_max_0_addr_20_reg_3209[11 : 3] <= zext_ln367_44_fu_2016_p1[11 : 3];
        regions_max_0_addr_21_reg_3214[11 : 3] <= zext_ln367_45_fu_2027_p1[11 : 3];
        regions_max_0_addr_22_reg_3219[11 : 3] <= zext_ln367_46_fu_2038_p1[11 : 3];
        regions_max_0_addr_23_reg_3224[11 : 3] <= zext_ln367_47_fu_2049_p1[11 : 3];
        regions_max_1_addr_24_reg_3234[11 : 3] <= zext_ln367_48_fu_2067_p1[11 : 3];
        regions_max_1_addr_25_reg_3239[11 : 3] <= zext_ln367_49_fu_2078_p1[11 : 3];
        regions_max_1_addr_26_reg_3244[11 : 3] <= zext_ln367_50_fu_2089_p1[11 : 3];
        regions_max_1_addr_27_reg_3249[11 : 3] <= zext_ln367_51_fu_2100_p1[11 : 3];
        regions_max_1_addr_28_reg_3254[11 : 3] <= zext_ln367_52_fu_2111_p1[11 : 3];
        regions_max_1_addr_29_reg_3259[11 : 3] <= zext_ln367_53_fu_2122_p1[11 : 3];
        regions_max_1_addr_30_reg_3264[11 : 3] <= zext_ln367_54_fu_2133_p1[11 : 3];
        regions_max_1_addr_31_reg_3269[11 : 3] <= zext_ln367_55_fu_2144_p1[11 : 3];
        regions_min_0_addr_16_reg_3099[11 : 3] <= zext_ln367_24_fu_1782_p1[11 : 3];
        regions_min_0_addr_17_reg_3104[11 : 3] <= zext_ln367_25_fu_1793_p1[11 : 3];
        regions_min_0_addr_18_reg_3109[11 : 3] <= zext_ln367_26_fu_1804_p1[11 : 3];
        regions_min_0_addr_19_reg_3114[11 : 3] <= zext_ln367_27_fu_1815_p1[11 : 3];
        regions_min_0_addr_20_reg_3119[11 : 3] <= zext_ln367_28_fu_1826_p1[11 : 3];
        regions_min_0_addr_21_reg_3124[11 : 3] <= zext_ln367_29_fu_1837_p1[11 : 3];
        regions_min_0_addr_22_reg_3129[11 : 3] <= zext_ln367_30_fu_1848_p1[11 : 3];
        regions_min_0_addr_23_reg_3134[11 : 3] <= zext_ln367_31_fu_1859_p1[11 : 3];
        regions_min_1_addr_24_reg_3144[11 : 3] <= zext_ln367_32_fu_1877_p1[11 : 3];
        regions_min_1_addr_25_reg_3149[11 : 3] <= zext_ln367_33_fu_1888_p1[11 : 3];
        regions_min_1_addr_28_reg_3154[11 : 3] <= zext_ln367_34_fu_1899_p1[11 : 3];
        regions_min_1_addr_29_reg_3159[11 : 3] <= zext_ln367_35_fu_1910_p1[11 : 3];
        regions_min_1_addr_30_reg_3164[11 : 3] <= zext_ln367_36_fu_1921_p1[11 : 3];
        regions_min_1_addr_31_reg_3169[11 : 3] <= zext_ln367_37_fu_1932_p1[11 : 3];
        regions_min_1_addr_32_reg_3174[11 : 3] <= zext_ln367_38_fu_1943_p1[11 : 3];
        regions_min_1_addr_33_reg_3179[11 : 3] <= zext_ln367_39_fu_1954_p1[11 : 3];
        tmp_141_reg_3094[11 : 3] <= tmp_141_fu_1774_p3[11 : 3];
        tmp_142_reg_3139[11 : 3] <= tmp_142_fu_1869_p3[11 : 3];
        tmp_143_reg_3184[11 : 3] <= tmp_143_fu_1964_p3[11 : 3];
        tmp_144_reg_3229[11 : 3] <= tmp_144_fu_2059_p3[11 : 3];
        tmp_148_reg_3354[11 : 3] <= tmp_148_fu_2354_p3[11 : 3];
        tmp_149_reg_3359[11 : 3] <= tmp_149_fu_2367_p3[11 : 3];
        tmp_150_reg_3364[11 : 3] <= tmp_150_fu_2380_p3[11 : 3];
        tmp_151_reg_3369[11 : 3] <= tmp_151_fu_2393_p3[11 : 3];
        tmp_152_reg_3374[11 : 3] <= tmp_152_fu_2406_p3[11 : 3];
        tmp_153_reg_3379[11 : 3] <= tmp_153_fu_2419_p3[11 : 3];
        trunc_ln251_2_reg_3088 <= trunc_ln251_2_fu_1755_p1;
        trunc_ln251_reg_3082 <= trunc_ln251_fu_1751_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        regions_center_1_addr_16_reg_2829[11 : 6] <= zext_ln367_fu_1097_p1[11 : 6];
        regions_center_1_addr_17_reg_2834[11 : 6] <= zext_ln367_1_fu_1108_p1[11 : 6];
        regions_center_1_addr_18_reg_2839[11 : 6] <= zext_ln367_2_fu_1119_p1[11 : 6];
        regions_center_1_addr_19_reg_2844[11 : 6] <= zext_ln367_3_fu_1130_p1[11 : 6];
        regions_center_1_addr_20_reg_2849[11 : 6] <= zext_ln367_4_fu_1141_p1[11 : 6];
        regions_center_1_addr_21_reg_2854[11 : 6] <= zext_ln367_5_fu_1152_p1[11 : 6];
        regions_center_1_addr_22_reg_2859[11 : 6] <= zext_ln367_6_fu_1163_p1[11 : 6];
        regions_center_1_addr_23_reg_2864[11 : 6] <= zext_ln367_7_fu_1174_p1[11 : 6];
        regions_max_1_addr_16_reg_2885[11 : 6] <= zext_ln367_8_fu_1209_p1[11 : 6];
        regions_max_1_addr_17_reg_2890[11 : 6] <= zext_ln367_9_fu_1220_p1[11 : 6];
        regions_max_1_addr_18_reg_2895[11 : 6] <= zext_ln367_10_fu_1231_p1[11 : 6];
        regions_max_1_addr_19_reg_2900[11 : 6] <= zext_ln367_11_fu_1242_p1[11 : 6];
        regions_max_1_addr_20_reg_2905[11 : 6] <= zext_ln367_12_fu_1253_p1[11 : 6];
        regions_max_1_addr_21_reg_2910[11 : 6] <= zext_ln367_13_fu_1264_p1[11 : 6];
        regions_max_1_addr_22_reg_2915[11 : 6] <= zext_ln367_14_fu_1275_p1[11 : 6];
        regions_max_1_addr_23_reg_2920[11 : 6] <= zext_ln367_15_fu_1286_p1[11 : 6];
        regions_min_1_addr_16_reg_2941[11 : 6] <= zext_ln367_16_fu_1321_p1[11 : 6];
        regions_min_1_addr_17_reg_2946[11 : 6] <= zext_ln367_17_fu_1332_p1[11 : 6];
        regions_min_1_addr_18_reg_2951[11 : 6] <= zext_ln367_18_fu_1343_p1[11 : 6];
        regions_min_1_addr_19_reg_2956[11 : 6] <= zext_ln367_19_fu_1354_p1[11 : 6];
        regions_min_1_addr_20_reg_2961[11 : 6] <= zext_ln367_20_fu_1365_p1[11 : 6];
        regions_min_1_addr_21_reg_2966[11 : 6] <= zext_ln367_21_fu_1376_p1[11 : 6];
        regions_min_1_addr_22_reg_2971[11 : 6] <= zext_ln367_22_fu_1387_p1[11 : 6];
        regions_min_1_addr_23_reg_2976[11 : 6] <= zext_ln367_23_fu_1398_p1[11 : 6];
        tmp_126_reg_2821[8 : 3] <= tmp_126_fu_1075_p3[8 : 3];
        tmp_128_reg_2877[8 : 3] <= tmp_128_fu_1187_p3[8 : 3];
        tmp_130_reg_2925[8 : 3] <= tmp_130_fu_1291_p3[8 : 3];
        tmp_131_reg_2933[8 : 3] <= tmp_131_fu_1299_p3[8 : 3];
        tmp_133_reg_2981[8 : 3] <= tmp_133_fu_1403_p3[8 : 3];
        tmp_s_reg_2869[8 : 3] <= tmp_s_fu_1179_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_center_1_load_17_reg_3518 <= regions_center_1_q1;
        regions_center_1_load_18_reg_3524 <= regions_center_1_q0;
        regions_max_1_load_17_reg_3506 <= regions_max_1_q1;
        regions_max_1_load_18_reg_3512 <= regions_max_1_q0;
        regions_min_1_load_17_reg_3494 <= regions_min_1_q1;
        regions_min_1_load_18_reg_3500 <= regions_min_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_load_19_reg_3554 <= regions_center_1_q1;
        regions_center_1_load_20_reg_3560 <= regions_center_1_q0;
        regions_max_1_load_19_reg_3542 <= regions_max_1_q1;
        regions_max_1_load_20_reg_3548 <= regions_max_1_q0;
        regions_min_1_load_19_reg_3530 <= regions_min_1_q1;
        regions_min_1_load_20_reg_3536 <= regions_min_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_116_reg_3445 <= tmp_116_fu_2546_p4;
        tmp_117_reg_3454 <= tmp_117_fu_2556_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_118_reg_3464 <= tmp_118_fu_2648_p4;
        tmp_119_reg_3473 <= tmp_119_fu_2658_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_1419_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_135_reg_3027[11 : 3] <= tmp_135_fu_1497_p3[11 : 3];
        tmp_136_reg_3032[11 : 3] <= tmp_136_fu_1514_p3[11 : 3];
        tmp_137_reg_3037[11 : 3] <= tmp_137_fu_1531_p3[11 : 3];
        tmp_138_reg_3042[11 : 3] <= tmp_138_fu_1548_p3[11 : 3];
        tmp_139_reg_3047[11 : 3] <= tmp_139_fu_1565_p3[11 : 3];
        tmp_140_reg_3052[11 : 3] <= tmp_140_fu_1582_p3[11 : 3];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1011_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_ce;
    end else begin
        grp_fu_1011_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1011_opcode = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1011_opcode = 2'd0;
    end else begin
        grp_fu_1011_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1011_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1011_p0 = empty_59_reg_965;
    end else begin
        grp_fu_1011_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1011_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1011_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1011_p1 = empty_58_reg_955;
    end else begin
        grp_fu_1011_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1017_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_ce;
    end else begin
        grp_fu_1017_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1017_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1017_p0 = add_reg_3483;
    end else begin
        grp_fu_1017_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1017_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1017_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1017_p1 = 32'd1056964608;
    end else begin
        grp_fu_1017_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1022_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_ce;
    end else begin
        grp_fu_1022_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1022_opcode = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1022_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1022_opcode = 5'd4;
    end else if (((icmp_ln70_fu_1419_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_1022_opcode = 5'd8;
    end else begin
        grp_fu_1022_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1022_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1022_p0 = tmp_118_fu_2648_p4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1022_p0 = tmp_116_fu_2546_p4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1022_p0 = p_x_assign_fu_1431_p10;
    end else begin
        grp_fu_1022_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1022_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1022_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1022_p1 = tmp_119_fu_2658_p4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1022_p1 = tmp_117_fu_2556_p4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1022_p1 = 32'd0;
    end else begin
        grp_fu_1022_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1027_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_ce;
    end else begin
        grp_fu_1027_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1027_opcode = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_opcode;
    end else if (((icmp_ln70_fu_1419_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_1027_opcode = 5'd1;
    end else begin
        grp_fu_1027_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1027_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1027_p0 = p_x_assign_fu_1431_p10;
    end else begin
        grp_fu_1027_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1027_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1027_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1027_p1 = 32'd2139095040;
    end else begin
        grp_fu_1027_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1032_ce = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_ce;
    end else begin
        grp_fu_1032_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1032_opcode = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_opcode;
    end else if (((icmp_ln70_fu_1419_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_1032_opcode = 5'd1;
    end else begin
        grp_fu_1032_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1032_p0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1032_p0 = p_x_assign_fu_1431_p10;
    end else begin
        grp_fu_1032_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1032_p1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_grp_fu_1032_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1032_p1 = 32'd4286578688;
    end else begin
        grp_fu_1032_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln70_reg_2989 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        n_regions_o = n_regions_new_0_reg_975;
    end else begin
        n_regions_o = n_regions_i;
    end
end

always @ (*) begin
    if (((icmp_ln70_reg_2989 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        n_regions_o_ap_vld = 1'b1;
    end else begin
        n_regions_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_address0 = regions_center_0_addr_22_reg_3304;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_address0 = regions_center_0_addr_20_reg_3294;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_address0 = regions_center_0_addr_18_reg_3284;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_0_address0 = regions_center_0_addr_17_reg_3279;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        regions_center_0_address0 = regions_center_0_addr_24_reg_3427;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_center_0_address0 = zext_ln243_11_fu_1677_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_address0;
    end else begin
        regions_center_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_address1 = regions_center_0_addr_23_reg_3309;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_address1 = regions_center_0_addr_21_reg_3299;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_address1 = regions_center_0_addr_19_reg_3289;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_0_address1 = regions_center_0_addr_16_reg_3274;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_address1;
    end else begin
        regions_center_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_center_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_ce0;
    end else begin
        regions_center_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_center_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_0_ce1;
    end else begin
        regions_center_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_d0 = reg_1061;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_d0 = regions_center_1_load_19_reg_3554;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_d0 = regions_center_1_load_17_reg_3518;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_0_d0 = reg_1068;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        regions_center_0_d0 = conv_reg_3488;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_center_0_d0 = tmp_fu_1704_p10;
    end else begin
        regions_center_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_0_d1 = reg_1068;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_center_0_d1 = regions_center_1_load_20_reg_3560;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_center_0_d1 = regions_center_1_load_18_reg_3524;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_0_d1 = reg_1061;
    end else begin
        regions_center_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_3082 == 1'd0) & (1'b1 == ap_CS_fsm_state18)) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_center_0_we0 = 1'b1;
    end else begin
        regions_center_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state22)))) begin
        regions_center_0_we1 = 1'b1;
    end else begin
        regions_center_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_address0 = regions_center_1_addr_29_reg_3339;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_address0 = regions_center_1_addr_27_reg_3329;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_1_address0 = regions_center_1_addr_31_reg_3349;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_1_address0 = regions_center_1_addr_25_reg_3319;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_address0 = regions_center_1_addr_23_reg_2864;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_center_1_address0 = regions_center_1_addr_21_reg_2854;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_center_1_address0 = regions_center_1_addr_19_reg_2844;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_center_1_address0 = regions_center_1_addr_17_reg_2834;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_center_1_address0 = zext_ln243_12_fu_1687_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_address0;
    end else begin
        regions_center_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_address1 = regions_center_1_addr_28_reg_3334;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_address1 = regions_center_1_addr_26_reg_3324;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_center_1_address1 = regions_center_1_addr_30_reg_3344;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_center_1_address1 = regions_center_1_addr_24_reg_3314;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_center_1_address1 = regions_center_1_addr_22_reg_2859;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_center_1_address1 = regions_center_1_addr_20_reg_2849;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_center_1_address1 = regions_center_1_addr_18_reg_2839;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        regions_center_1_address1 = regions_center_1_addr_32_reg_3432;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_center_1_address1 = regions_center_1_addr_16_reg_2829;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_address1;
    end else begin
        regions_center_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_center_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_ce0;
    end else begin
        regions_center_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19))) begin
        regions_center_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_center_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_center_1_ce1;
    end else begin
        regions_center_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_d0 = regions_center_1_load_20_reg_3560;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_d0 = regions_center_1_load_18_reg_3524;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_center_1_d0 = reg_1068;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_center_1_d0 = tmp_fu_1704_p10;
    end else begin
        regions_center_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_center_1_d1 = regions_center_1_load_19_reg_3554;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_center_1_d1 = regions_center_1_load_17_reg_3518;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_center_1_d1 = reg_1061;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        regions_center_1_d1 = conv_reg_3488;
    end else begin
        regions_center_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_center_1_we0 = 1'b1;
    end else begin
        regions_center_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_3082 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        regions_center_1_we1 = 1'b1;
    end else begin
        regions_center_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_0_address0 = regions_max_0_addr_23_reg_3224;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_address0 = regions_max_0_addr_21_reg_3214;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_address0 = regions_max_0_addr_19_reg_3204;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_0_address0 = regions_max_0_addr_17_reg_3194;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_max_0_address0 = regions_max_0_addr_25_reg_3411;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_max_0_address0 = zext_ln243_9_fu_1657_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_address0;
    end else begin
        regions_max_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_0_address1 = regions_max_0_addr_22_reg_3219;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_address1 = regions_max_0_addr_20_reg_3209;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_address1 = regions_max_0_addr_18_reg_3199;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_0_address1 = regions_max_0_addr_16_reg_3189;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_max_0_address1 = regions_max_0_addr_25_reg_3411;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_max_0_address1 = regions_max_0_addr_24_reg_3406;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_address1;
    end else begin
        regions_max_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_max_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_ce0;
    end else begin
        regions_max_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_0_ce1;
    end else begin
        regions_max_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_d0 = regions_max_1_load_20_reg_3548;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_d0 = regions_max_1_load_18_reg_3512;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_0_d0 = reg_1055;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_max_0_d0 = tmp_fu_1704_p10;
    end else begin
        regions_max_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_max_0_d1 = regions_max_1_load_19_reg_3542;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_max_0_d1 = regions_max_1_load_17_reg_3506;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_0_d1 = reg_1049;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_max_0_d1 = tmp_118_reg_3464;
    end else begin
        regions_max_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_max_0_we0 = 1'b1;
    end else begin
        regions_max_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_3082 == 1'd0) & (1'd1 == and_ln352_1_fu_2744_p2) & (1'b1 == ap_CS_fsm_state11)))) begin
        regions_max_0_we1 = 1'b1;
    end else begin
        regions_max_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_address0 = regions_max_1_addr_29_reg_3259;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_address0 = regions_max_1_addr_27_reg_3249;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_1_address0 = regions_max_1_addr_31_reg_3269;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_1_address0 = regions_max_1_addr_25_reg_3239;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_max_1_address0 = regions_max_1_addr_23_reg_2920;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_max_1_address0 = regions_max_1_addr_21_reg_2910;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_max_1_address0 = regions_max_1_addr_19_reg_2900;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_max_1_address0 = regions_max_1_addr_32_reg_3417;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_max_1_address0 = regions_max_1_addr_17_reg_2890;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_max_1_address0 = zext_ln243_10_fu_1667_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_address0;
    end else begin
        regions_max_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_address1 = regions_max_1_addr_28_reg_3254;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_address1 = regions_max_1_addr_26_reg_3244;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_max_1_address1 = regions_max_1_addr_30_reg_3264;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_max_1_address1 = regions_max_1_addr_24_reg_3234;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_max_1_address1 = regions_max_1_addr_22_reg_2915;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_max_1_address1 = regions_max_1_addr_20_reg_2905;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_max_1_address1 = regions_max_1_addr_18_reg_2895;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        regions_max_1_address1 = regions_max_1_addr_33_reg_3422;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_max_1_address1 = regions_max_1_addr_16_reg_2885;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_address1;
    end else begin
        regions_max_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_max_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_ce0;
    end else begin
        regions_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19))) begin
        regions_max_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_max_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_max_1_ce1;
    end else begin
        regions_max_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_d0 = regions_max_1_load_20_reg_3548;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_d0 = regions_max_1_load_18_reg_3512;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_1_d0 = reg_1055;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_max_1_d0 = tmp_fu_1704_p10;
    end else begin
        regions_max_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_max_1_d1 = regions_max_1_load_19_reg_3542;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_max_1_d1 = regions_max_1_load_17_reg_3506;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_max_1_d1 = reg_1049;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        regions_max_1_d1 = tmp_118_reg_3464;
    end else begin
        regions_max_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_max_1_we0 = 1'b1;
    end else begin
        regions_max_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_3082 == 1'd1) & (1'd1 == and_ln352_1_fu_2744_p2) & (1'b1 == ap_CS_fsm_state11)))) begin
        regions_max_1_we1 = 1'b1;
    end else begin
        regions_max_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_0_address0 = regions_min_0_addr_23_reg_3134;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_address0 = regions_min_0_addr_21_reg_3124;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_address0 = regions_min_0_addr_19_reg_3114;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_0_address0 = regions_min_0_addr_17_reg_3104;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_min_0_address0 = zext_ln349_2_fu_2449_p1;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_min_0_address0 = zext_ln243_7_fu_1637_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_0_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_address0;
    end else begin
        regions_min_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_0_address1 = regions_min_0_addr_22_reg_3129;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_address1 = regions_min_0_addr_20_reg_3119;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_address1 = regions_min_0_addr_18_reg_3109;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_0_address1 = regions_min_0_addr_16_reg_3099;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_min_0_address1 = regions_min_0_addr_25_reg_3389;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        regions_min_0_address1 = zext_ln349_1_fu_2439_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_0_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_address1;
    end else begin
        regions_min_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_min_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_0_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_ce0;
    end else begin
        regions_min_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_0_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_0_ce1;
    end else begin
        regions_min_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_d0 = regions_min_1_load_20_reg_3536;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_d0 = regions_min_1_load_18_reg_3500;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_0_d0 = reg_1043;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_min_0_d0 = tmp_fu_1704_p10;
    end else begin
        regions_min_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        regions_min_0_d1 = regions_min_1_load_19_reg_3530;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        regions_min_0_d1 = regions_min_1_load_17_reg_3494;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_0_d1 = reg_1037;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_min_0_d1 = tmp_116_reg_3445;
    end else begin
        regions_min_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_min_0_we0 = 1'b1;
    end else begin
        regions_min_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_3082 == 1'd0) & (1'd1 == and_ln349_1_fu_2642_p2) & (1'b1 == ap_CS_fsm_state9)))) begin
        regions_min_0_we1 = 1'b1;
    end else begin
        regions_min_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_address0 = regions_min_1_addr_31_reg_3169;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_address0 = regions_min_1_addr_29_reg_3159;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_1_address0 = regions_min_1_addr_33_reg_3179;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_1_address0 = regions_min_1_addr_25_reg_3149;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_min_1_address0 = regions_min_1_addr_23_reg_2976;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_min_1_address0 = regions_min_1_addr_21_reg_2966;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_min_1_address0 = regions_min_1_addr_19_reg_2956;
    end else if (((icmp_ln348_fu_2534_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        regions_min_1_address0 = regions_min_1_addr_17_reg_2946;
    end else if (((icmp_ln348_fu_2534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        regions_min_1_address0 = zext_ln349_4_fu_2469_p1;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_min_1_address0 = zext_ln243_8_fu_1647_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_1_address0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_address0;
    end else begin
        regions_min_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_address1 = regions_min_1_addr_30_reg_3164;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_address1 = regions_min_1_addr_28_reg_3154;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        regions_min_1_address1 = regions_min_1_addr_32_reg_3174;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        regions_min_1_address1 = regions_min_1_addr_24_reg_3144;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        regions_min_1_address1 = regions_min_1_addr_22_reg_2971;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        regions_min_1_address1 = regions_min_1_addr_20_reg_2961;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        regions_min_1_address1 = regions_min_1_addr_18_reg_2951;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_min_1_address1 = regions_min_1_addr_27_reg_3400;
    end else if (((icmp_ln348_fu_2534_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        regions_min_1_address1 = regions_min_1_addr_16_reg_2941;
    end else if (((icmp_ln348_fu_2534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        regions_min_1_address1 = zext_ln349_3_fu_2459_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_1_address1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_address1;
    end else begin
        regions_min_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | ((icmp_ln348_fu_2534_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln348_fu_2534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_min_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_1_ce0 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_ce0;
    end else begin
        regions_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | ((icmp_ln348_fu_2534_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln348_fu_2534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        regions_min_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        regions_min_1_ce1 = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_regions_min_1_ce1;
    end else begin
        regions_min_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_d0 = regions_min_1_load_20_reg_3536;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_d0 = regions_min_1_load_18_reg_3500;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_1_d0 = reg_1043;
    end else if (((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        regions_min_1_d0 = tmp_fu_1704_p10;
    end else begin
        regions_min_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        regions_min_1_d1 = regions_min_1_load_19_reg_3530;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        regions_min_1_d1 = regions_min_1_load_17_reg_3494;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        regions_min_1_d1 = reg_1037;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        regions_min_1_d1 = tmp_116_reg_3445;
    end else begin
        regions_min_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln242_fu_1692_p2 == 1'd0) & (empty_fu_1590_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        regions_min_1_we0 = 1'b1;
    end else begin
        regions_min_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((trunc_ln251_reg_3082 == 1'd1) & (1'd1 == and_ln349_1_fu_2642_p2) & (1'b1 == ap_CS_fsm_state9)))) begin
        regions_min_1_we1 = 1'b1;
    end else begin
        regions_min_1_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln70_fu_1419_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((or_ln73_2_fu_1615_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1065_fu_1734_p2 == 1'd0) & (icmp_ln242_fu_1692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((icmp_ln1065_fu_1734_p2 == 1'd1) & (icmp_ln242_fu_1692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln348_fu_2534_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((trunc_ln251_2_reg_3088 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln242_fu_1698_p2 = (i_2_fu_170 + 4'd1);

assign add_ln243_10_fu_1672_p2 = (tmp_139_reg_3047 + zext_ln243_6_fu_1628_p1);

assign add_ln243_11_fu_1682_p2 = (tmp_140_reg_3052 + zext_ln243_6_fu_1628_p1);

assign add_ln243_1_fu_1509_p2 = (tmp_131_reg_2933 + zext_ln243_1_fu_1505_p1);

assign add_ln243_2_fu_1526_p2 = (tmp_130_reg_2925 + zext_ln243_2_fu_1522_p1);

assign add_ln243_3_fu_1543_p2 = (tmp_128_reg_2877 + zext_ln243_3_fu_1539_p1);

assign add_ln243_4_fu_1560_p2 = (tmp_s_reg_2869 + zext_ln243_4_fu_1556_p1);

assign add_ln243_5_fu_1577_p2 = (tmp_126_reg_2821 + zext_ln243_5_fu_1573_p1);

assign add_ln243_6_fu_1632_p2 = (tmp_135_reg_3027 + zext_ln243_6_fu_1628_p1);

assign add_ln243_7_fu_1642_p2 = (tmp_136_reg_3032 + zext_ln243_6_fu_1628_p1);

assign add_ln243_8_fu_1652_p2 = (tmp_137_reg_3037 + zext_ln243_6_fu_1628_p1);

assign add_ln243_9_fu_1662_p2 = (tmp_138_reg_3042 + zext_ln243_6_fu_1628_p1);

assign add_ln243_fu_1492_p2 = (tmp_133_reg_2981 + zext_ln243_fu_1488_p1);

assign add_ln348_fu_2540_p2 = (i_3_fu_174 + 4'd1);

assign add_ln349_1_fu_1864_p2 = (tmp_131_reg_2933 + lshr_ln2_fu_1759_p4);

assign add_ln349_2_fu_2349_p2 = (tmp_133_reg_2981 + tmp_147_fu_2339_p4);

assign add_ln349_3_fu_2362_p2 = (tmp_131_reg_2933 + tmp_147_fu_2339_p4);

assign add_ln349_4_fu_2434_p2 = (tmp_141_reg_3094 + zext_ln349_fu_2430_p1);

assign add_ln349_5_fu_2444_p2 = (tmp_148_reg_3354 + zext_ln349_fu_2430_p1);

assign add_ln349_6_fu_2454_p2 = (tmp_142_reg_3139 + zext_ln349_fu_2430_p1);

assign add_ln349_7_fu_2464_p2 = (tmp_149_reg_3359 + zext_ln349_fu_2430_p1);

assign add_ln349_fu_1769_p2 = (tmp_133_reg_2981 + lshr_ln2_fu_1759_p4);

assign add_ln352_1_fu_2054_p2 = (tmp_128_reg_2877 + lshr_ln2_fu_1759_p4);

assign add_ln352_2_fu_2375_p2 = (tmp_130_reg_2925 + tmp_147_fu_2339_p4);

assign add_ln352_3_fu_2388_p2 = (tmp_128_reg_2877 + tmp_147_fu_2339_p4);

assign add_ln352_4_fu_2474_p2 = (tmp_143_reg_3184 + zext_ln349_fu_2430_p1);

assign add_ln352_5_fu_2484_p2 = (tmp_150_reg_3364 + zext_ln349_fu_2430_p1);

assign add_ln352_6_fu_2494_p2 = (tmp_144_reg_3229 + zext_ln349_fu_2430_p1);

assign add_ln352_7_fu_2504_p2 = (tmp_151_reg_3369 + zext_ln349_fu_2430_p1);

assign add_ln352_fu_1959_p2 = (tmp_130_reg_2925 + lshr_ln2_fu_1759_p4);

assign add_ln355_1_fu_2414_p2 = (tmp_126_reg_2821 + tmp_147_fu_2339_p4);

assign add_ln355_2_fu_2514_p2 = (tmp_152_reg_3374 + zext_ln349_fu_2430_p1);

assign add_ln355_3_fu_2524_p2 = (tmp_153_reg_3379 + zext_ln349_fu_2430_p1);

assign add_ln355_fu_2401_p2 = (tmp_s_reg_2869 + tmp_147_fu_2339_p4);

assign add_ln367_1_fu_2244_p2 = (tmp_126_reg_2821 + lshr_ln2_fu_1759_p4);

assign add_ln367_fu_2149_p2 = (tmp_s_reg_2869 + lshr_ln2_fu_1759_p4);

assign add_ln70_fu_1425_p2 = (i_fu_158 + 4'd1);

assign add_ln886_fu_1729_p2 = (n_regions_i + 8'd1);

assign and_ln349_1_fu_2642_p2 = (grp_fu_1022_p2 & and_ln349_fu_2636_p2);

assign and_ln349_fu_2636_p2 = (or_ln349_fu_2612_p2 & or_ln349_1_fu_2630_p2);

assign and_ln352_1_fu_2744_p2 = (grp_fu_1022_p2 & and_ln352_fu_2738_p2);

assign and_ln352_fu_2738_p2 = (or_ln352_fu_2714_p2 & or_ln352_1_fu_2732_p2);

assign and_ln73_fu_1609_p2 = (or_ln73_fu_1599_p2 & or_ln73_3_fu_1603_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln349_1_fu_2583_p1 = tmp_117_reg_3454;

assign bitcast_ln349_fu_2566_p1 = tmp_116_reg_3445;

assign bitcast_ln352_1_fu_2685_p1 = tmp_119_reg_3473;

assign bitcast_ln352_fu_2668_p1 = tmp_118_reg_3464;

assign bitcast_ln73_fu_1448_p1 = p_x_assign_fu_1431_p10;

assign empty_fu_1590_p1 = n_regions_i[0:0];

assign grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start = grp_insert_point_Pipeline_VITIS_LOOP_262_1_fu_987_ap_start_reg;

assign icmp_ln1065_fu_1734_p2 = ((add_ln886_fu_1729_p2 == 8'd16) ? 1'b1 : 1'b0);

assign icmp_ln242_fu_1692_p2 = ((i_2_fu_170 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln348_fu_2534_p2 = ((i_3_fu_174 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln349_1_fu_2606_p2 = ((trunc_ln349_fu_2579_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln349_2_fu_2618_p2 = ((tmp_121_fu_2586_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln349_3_fu_2624_p2 = ((trunc_ln349_1_fu_2596_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln349_fu_2600_p2 = ((tmp_120_fu_2569_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln352_1_fu_2708_p2 = ((trunc_ln352_fu_2681_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln352_2_fu_2720_p2 = ((tmp_124_fu_2688_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln352_3_fu_2726_p2 = ((trunc_ln352_1_fu_2698_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_2702_p2 = ((tmp_123_fu_2671_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_1419_p2 = ((i_fu_158 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln73_2_fu_1472_p2 = ((trunc_ln73_fu_1462_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1466_p2 = ((tmp_17_fu_1452_p4 != 8'd255) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_1759_p4 = {{merge_2_loc_fu_166[9:1]}};

assign or_ln349_1_fu_2630_p2 = (icmp_ln349_3_fu_2624_p2 | icmp_ln349_2_fu_2618_p2);

assign or_ln349_fu_2612_p2 = (icmp_ln349_fu_2600_p2 | icmp_ln349_1_fu_2606_p2);

assign or_ln352_1_fu_2732_p2 = (icmp_ln352_3_fu_2726_p2 | icmp_ln352_2_fu_2720_p2);

assign or_ln352_fu_2714_p2 = (icmp_ln352_fu_2702_p2 | icmp_ln352_1_fu_2708_p2);

assign or_ln367_10_fu_1225_p2 = (tmp_129_fu_1195_p3 | 12'd58);

assign or_ln367_11_fu_1236_p2 = (tmp_129_fu_1195_p3 | 12'd59);

assign or_ln367_12_fu_1247_p2 = (tmp_129_fu_1195_p3 | 12'd60);

assign or_ln367_13_fu_1258_p2 = (tmp_129_fu_1195_p3 | 12'd61);

assign or_ln367_14_fu_1269_p2 = (tmp_129_fu_1195_p3 | 12'd62);

assign or_ln367_15_fu_1280_p2 = (tmp_129_fu_1195_p3 | 12'd63);

assign or_ln367_16_fu_1315_p2 = (tmp_132_fu_1307_p3 | 12'd56);

assign or_ln367_17_fu_1326_p2 = (tmp_132_fu_1307_p3 | 12'd57);

assign or_ln367_18_fu_1337_p2 = (tmp_132_fu_1307_p3 | 12'd58);

assign or_ln367_19_fu_1348_p2 = (tmp_132_fu_1307_p3 | 12'd59);

assign or_ln367_1_fu_1102_p2 = (tmp_127_fu_1083_p3 | 12'd57);

assign or_ln367_20_fu_1359_p2 = (tmp_132_fu_1307_p3 | 12'd60);

assign or_ln367_21_fu_1370_p2 = (tmp_132_fu_1307_p3 | 12'd61);

assign or_ln367_22_fu_1381_p2 = (tmp_132_fu_1307_p3 | 12'd62);

assign or_ln367_23_fu_1392_p2 = (tmp_132_fu_1307_p3 | 12'd63);

assign or_ln367_24_fu_1787_p2 = (tmp_141_fu_1774_p3 | 12'd1);

assign or_ln367_25_fu_1798_p2 = (tmp_141_fu_1774_p3 | 12'd2);

assign or_ln367_26_fu_1809_p2 = (tmp_141_fu_1774_p3 | 12'd3);

assign or_ln367_27_fu_1820_p2 = (tmp_141_fu_1774_p3 | 12'd4);

assign or_ln367_28_fu_1831_p2 = (tmp_141_fu_1774_p3 | 12'd5);

assign or_ln367_29_fu_1842_p2 = (tmp_141_fu_1774_p3 | 12'd6);

assign or_ln367_2_fu_1113_p2 = (tmp_127_fu_1083_p3 | 12'd58);

assign or_ln367_30_fu_1853_p2 = (tmp_141_fu_1774_p3 | 12'd7);

assign or_ln367_31_fu_1882_p2 = (tmp_142_fu_1869_p3 | 12'd1);

assign or_ln367_32_fu_1893_p2 = (tmp_142_fu_1869_p3 | 12'd2);

assign or_ln367_33_fu_1904_p2 = (tmp_142_fu_1869_p3 | 12'd3);

assign or_ln367_34_fu_1915_p2 = (tmp_142_fu_1869_p3 | 12'd4);

assign or_ln367_35_fu_1926_p2 = (tmp_142_fu_1869_p3 | 12'd5);

assign or_ln367_36_fu_1937_p2 = (tmp_142_fu_1869_p3 | 12'd6);

assign or_ln367_37_fu_1948_p2 = (tmp_142_fu_1869_p3 | 12'd7);

assign or_ln367_38_fu_1977_p2 = (tmp_143_fu_1964_p3 | 12'd1);

assign or_ln367_39_fu_1988_p2 = (tmp_143_fu_1964_p3 | 12'd2);

assign or_ln367_3_fu_1124_p2 = (tmp_127_fu_1083_p3 | 12'd59);

assign or_ln367_40_fu_1999_p2 = (tmp_143_fu_1964_p3 | 12'd3);

assign or_ln367_41_fu_2010_p2 = (tmp_143_fu_1964_p3 | 12'd4);

assign or_ln367_42_fu_2021_p2 = (tmp_143_fu_1964_p3 | 12'd5);

assign or_ln367_43_fu_2032_p2 = (tmp_143_fu_1964_p3 | 12'd6);

assign or_ln367_44_fu_2043_p2 = (tmp_143_fu_1964_p3 | 12'd7);

assign or_ln367_45_fu_2072_p2 = (tmp_144_fu_2059_p3 | 12'd1);

assign or_ln367_46_fu_2083_p2 = (tmp_144_fu_2059_p3 | 12'd2);

assign or_ln367_47_fu_2094_p2 = (tmp_144_fu_2059_p3 | 12'd3);

assign or_ln367_48_fu_2105_p2 = (tmp_144_fu_2059_p3 | 12'd4);

assign or_ln367_49_fu_2116_p2 = (tmp_144_fu_2059_p3 | 12'd5);

assign or_ln367_4_fu_1135_p2 = (tmp_127_fu_1083_p3 | 12'd60);

assign or_ln367_50_fu_2127_p2 = (tmp_144_fu_2059_p3 | 12'd6);

assign or_ln367_51_fu_2138_p2 = (tmp_144_fu_2059_p3 | 12'd7);

assign or_ln367_52_fu_2167_p2 = (tmp_145_fu_2154_p3 | 12'd1);

assign or_ln367_53_fu_2178_p2 = (tmp_145_fu_2154_p3 | 12'd2);

assign or_ln367_54_fu_2189_p2 = (tmp_145_fu_2154_p3 | 12'd3);

assign or_ln367_55_fu_2200_p2 = (tmp_145_fu_2154_p3 | 12'd4);

assign or_ln367_56_fu_2211_p2 = (tmp_145_fu_2154_p3 | 12'd5);

assign or_ln367_57_fu_2222_p2 = (tmp_145_fu_2154_p3 | 12'd6);

assign or_ln367_58_fu_2233_p2 = (tmp_145_fu_2154_p3 | 12'd7);

assign or_ln367_59_fu_2262_p2 = (tmp_146_fu_2249_p3 | 12'd1);

assign or_ln367_5_fu_1146_p2 = (tmp_127_fu_1083_p3 | 12'd61);

assign or_ln367_60_fu_2273_p2 = (tmp_146_fu_2249_p3 | 12'd2);

assign or_ln367_61_fu_2284_p2 = (tmp_146_fu_2249_p3 | 12'd3);

assign or_ln367_62_fu_2295_p2 = (tmp_146_fu_2249_p3 | 12'd4);

assign or_ln367_63_fu_2306_p2 = (tmp_146_fu_2249_p3 | 12'd5);

assign or_ln367_64_fu_2317_p2 = (tmp_146_fu_2249_p3 | 12'd6);

assign or_ln367_65_fu_2328_p2 = (tmp_146_fu_2249_p3 | 12'd7);

assign or_ln367_6_fu_1157_p2 = (tmp_127_fu_1083_p3 | 12'd62);

assign or_ln367_7_fu_1168_p2 = (tmp_127_fu_1083_p3 | 12'd63);

assign or_ln367_8_fu_1203_p2 = (tmp_129_fu_1195_p3 | 12'd56);

assign or_ln367_9_fu_1214_p2 = (tmp_129_fu_1195_p3 | 12'd57);

assign or_ln367_fu_1091_p2 = (tmp_127_fu_1083_p3 | 12'd56);

assign or_ln73_2_fu_1615_p2 = (grp_fu_1022_p2 | and_ln73_fu_1609_p2);

assign or_ln73_3_fu_1603_p2 = (grp_fu_1032_p2 | grp_fu_1027_p2);

assign or_ln73_fu_1599_p2 = (icmp_ln73_reg_3005 | icmp_ln73_2_reg_3010);

assign tmp_120_fu_2569_p4 = {{bitcast_ln349_fu_2566_p1[30:23]}};

assign tmp_121_fu_2586_p4 = {{bitcast_ln349_1_fu_2583_p1[30:23]}};

assign tmp_123_fu_2671_p4 = {{bitcast_ln352_fu_2668_p1[30:23]}};

assign tmp_124_fu_2688_p4 = {{bitcast_ln352_1_fu_2685_p1[30:23]}};

assign tmp_126_fu_1075_p3 = {{regions_center_1_offset}, {3'd0}};

assign tmp_127_fu_1083_p3 = {{regions_center_1_offset}, {6'd0}};

assign tmp_128_fu_1187_p3 = {{regions_max_1_offset}, {3'd0}};

assign tmp_129_fu_1195_p3 = {{regions_max_1_offset}, {6'd0}};

assign tmp_130_fu_1291_p3 = {{regions_max_0_offset}, {3'd0}};

assign tmp_131_fu_1299_p3 = {{regions_min_1_offset}, {3'd0}};

assign tmp_132_fu_1307_p3 = {{regions_min_1_offset}, {6'd0}};

assign tmp_133_fu_1403_p3 = {{regions_min_0_offset}, {3'd0}};

assign tmp_134_fu_1478_p4 = {{n_regions_i[7:1]}};

assign tmp_135_fu_1497_p3 = {{add_ln243_fu_1492_p2}, {3'd0}};

assign tmp_136_fu_1514_p3 = {{add_ln243_1_fu_1509_p2}, {3'd0}};

assign tmp_137_fu_1531_p3 = {{add_ln243_2_fu_1526_p2}, {3'd0}};

assign tmp_138_fu_1548_p3 = {{add_ln243_3_fu_1543_p2}, {3'd0}};

assign tmp_139_fu_1565_p3 = {{add_ln243_4_fu_1560_p2}, {3'd0}};

assign tmp_140_fu_1582_p3 = {{add_ln243_5_fu_1577_p2}, {3'd0}};

assign tmp_141_fu_1774_p3 = {{add_ln349_fu_1769_p2}, {3'd0}};

assign tmp_142_fu_1869_p3 = {{add_ln349_1_fu_1864_p2}, {3'd0}};

assign tmp_143_fu_1964_p3 = {{add_ln352_fu_1959_p2}, {3'd0}};

assign tmp_144_fu_2059_p3 = {{add_ln352_1_fu_2054_p2}, {3'd0}};

assign tmp_145_fu_2154_p3 = {{add_ln367_fu_2149_p2}, {3'd0}};

assign tmp_146_fu_2249_p3 = {{add_ln367_1_fu_2244_p2}, {3'd0}};

assign tmp_147_fu_2339_p4 = {{merge_1_loc_fu_162[9:1]}};

assign tmp_148_fu_2354_p3 = {{add_ln349_2_fu_2349_p2}, {3'd0}};

assign tmp_149_fu_2367_p3 = {{add_ln349_3_fu_2362_p2}, {3'd0}};

assign tmp_150_fu_2380_p3 = {{add_ln352_2_fu_2375_p2}, {3'd0}};

assign tmp_151_fu_2393_p3 = {{add_ln352_3_fu_2388_p2}, {3'd0}};

assign tmp_152_fu_2406_p3 = {{add_ln355_fu_2401_p2}, {3'd0}};

assign tmp_153_fu_2419_p3 = {{add_ln355_1_fu_2414_p2}, {3'd0}};

assign tmp_17_fu_1452_p4 = {{bitcast_ln73_fu_1448_p1[30:23]}};

assign tmp_s_fu_1179_p3 = {{regions_center_0_offset}, {3'd0}};

assign trunc_ln251_2_fu_1755_p1 = merge_2_loc_fu_166[0:0];

assign trunc_ln251_fu_1751_p1 = merge_1_loc_fu_162[0:0];

assign trunc_ln349_1_fu_2596_p1 = bitcast_ln349_1_fu_2583_p1[22:0];

assign trunc_ln349_fu_2579_p1 = bitcast_ln349_fu_2566_p1[22:0];

assign trunc_ln352_1_fu_2698_p1 = bitcast_ln352_1_fu_2685_p1[22:0];

assign trunc_ln352_fu_2681_p1 = bitcast_ln352_fu_2668_p1[22:0];

assign trunc_ln73_fu_1462_p1 = bitcast_ln73_fu_1448_p1[22:0];

assign zext_ln243_10_fu_1667_p1 = add_ln243_9_fu_1662_p2;

assign zext_ln243_11_fu_1677_p1 = add_ln243_10_fu_1672_p2;

assign zext_ln243_12_fu_1687_p1 = add_ln243_11_fu_1682_p2;

assign zext_ln243_1_fu_1505_p1 = tmp_134_fu_1478_p4;

assign zext_ln243_2_fu_1522_p1 = tmp_134_fu_1478_p4;

assign zext_ln243_3_fu_1539_p1 = tmp_134_fu_1478_p4;

assign zext_ln243_4_fu_1556_p1 = tmp_134_fu_1478_p4;

assign zext_ln243_5_fu_1573_p1 = tmp_134_fu_1478_p4;

assign zext_ln243_6_fu_1628_p1 = i_2_fu_170;

assign zext_ln243_7_fu_1637_p1 = add_ln243_6_fu_1632_p2;

assign zext_ln243_8_fu_1647_p1 = add_ln243_7_fu_1642_p2;

assign zext_ln243_9_fu_1657_p1 = add_ln243_8_fu_1652_p2;

assign zext_ln243_fu_1488_p1 = tmp_134_fu_1478_p4;

assign zext_ln349_1_fu_2439_p1 = add_ln349_4_fu_2434_p2;

assign zext_ln349_2_fu_2449_p1 = add_ln349_5_fu_2444_p2;

assign zext_ln349_3_fu_2459_p1 = add_ln349_6_fu_2454_p2;

assign zext_ln349_4_fu_2469_p1 = add_ln349_7_fu_2464_p2;

assign zext_ln349_fu_2430_p1 = i_3_fu_174;

assign zext_ln352_1_fu_2489_p1 = add_ln352_5_fu_2484_p2;

assign zext_ln352_2_fu_2499_p1 = add_ln352_6_fu_2494_p2;

assign zext_ln352_3_fu_2509_p1 = add_ln352_7_fu_2504_p2;

assign zext_ln352_fu_2479_p1 = add_ln352_4_fu_2474_p2;

assign zext_ln355_1_fu_2529_p1 = add_ln355_3_fu_2524_p2;

assign zext_ln355_fu_2519_p1 = add_ln355_2_fu_2514_p2;

assign zext_ln367_10_fu_1231_p1 = or_ln367_10_fu_1225_p2;

assign zext_ln367_11_fu_1242_p1 = or_ln367_11_fu_1236_p2;

assign zext_ln367_12_fu_1253_p1 = or_ln367_12_fu_1247_p2;

assign zext_ln367_13_fu_1264_p1 = or_ln367_13_fu_1258_p2;

assign zext_ln367_14_fu_1275_p1 = or_ln367_14_fu_1269_p2;

assign zext_ln367_15_fu_1286_p1 = or_ln367_15_fu_1280_p2;

assign zext_ln367_16_fu_1321_p1 = or_ln367_16_fu_1315_p2;

assign zext_ln367_17_fu_1332_p1 = or_ln367_17_fu_1326_p2;

assign zext_ln367_18_fu_1343_p1 = or_ln367_18_fu_1337_p2;

assign zext_ln367_19_fu_1354_p1 = or_ln367_19_fu_1348_p2;

assign zext_ln367_1_fu_1108_p1 = or_ln367_1_fu_1102_p2;

assign zext_ln367_20_fu_1365_p1 = or_ln367_20_fu_1359_p2;

assign zext_ln367_21_fu_1376_p1 = or_ln367_21_fu_1370_p2;

assign zext_ln367_22_fu_1387_p1 = or_ln367_22_fu_1381_p2;

assign zext_ln367_23_fu_1398_p1 = or_ln367_23_fu_1392_p2;

assign zext_ln367_24_fu_1782_p1 = tmp_141_fu_1774_p3;

assign zext_ln367_25_fu_1793_p1 = or_ln367_24_fu_1787_p2;

assign zext_ln367_26_fu_1804_p1 = or_ln367_25_fu_1798_p2;

assign zext_ln367_27_fu_1815_p1 = or_ln367_26_fu_1809_p2;

assign zext_ln367_28_fu_1826_p1 = or_ln367_27_fu_1820_p2;

assign zext_ln367_29_fu_1837_p1 = or_ln367_28_fu_1831_p2;

assign zext_ln367_2_fu_1119_p1 = or_ln367_2_fu_1113_p2;

assign zext_ln367_30_fu_1848_p1 = or_ln367_29_fu_1842_p2;

assign zext_ln367_31_fu_1859_p1 = or_ln367_30_fu_1853_p2;

assign zext_ln367_32_fu_1877_p1 = tmp_142_fu_1869_p3;

assign zext_ln367_33_fu_1888_p1 = or_ln367_31_fu_1882_p2;

assign zext_ln367_34_fu_1899_p1 = or_ln367_32_fu_1893_p2;

assign zext_ln367_35_fu_1910_p1 = or_ln367_33_fu_1904_p2;

assign zext_ln367_36_fu_1921_p1 = or_ln367_34_fu_1915_p2;

assign zext_ln367_37_fu_1932_p1 = or_ln367_35_fu_1926_p2;

assign zext_ln367_38_fu_1943_p1 = or_ln367_36_fu_1937_p2;

assign zext_ln367_39_fu_1954_p1 = or_ln367_37_fu_1948_p2;

assign zext_ln367_3_fu_1130_p1 = or_ln367_3_fu_1124_p2;

assign zext_ln367_40_fu_1972_p1 = tmp_143_fu_1964_p3;

assign zext_ln367_41_fu_1983_p1 = or_ln367_38_fu_1977_p2;

assign zext_ln367_42_fu_1994_p1 = or_ln367_39_fu_1988_p2;

assign zext_ln367_43_fu_2005_p1 = or_ln367_40_fu_1999_p2;

assign zext_ln367_44_fu_2016_p1 = or_ln367_41_fu_2010_p2;

assign zext_ln367_45_fu_2027_p1 = or_ln367_42_fu_2021_p2;

assign zext_ln367_46_fu_2038_p1 = or_ln367_43_fu_2032_p2;

assign zext_ln367_47_fu_2049_p1 = or_ln367_44_fu_2043_p2;

assign zext_ln367_48_fu_2067_p1 = tmp_144_fu_2059_p3;

assign zext_ln367_49_fu_2078_p1 = or_ln367_45_fu_2072_p2;

assign zext_ln367_4_fu_1141_p1 = or_ln367_4_fu_1135_p2;

assign zext_ln367_50_fu_2089_p1 = or_ln367_46_fu_2083_p2;

assign zext_ln367_51_fu_2100_p1 = or_ln367_47_fu_2094_p2;

assign zext_ln367_52_fu_2111_p1 = or_ln367_48_fu_2105_p2;

assign zext_ln367_53_fu_2122_p1 = or_ln367_49_fu_2116_p2;

assign zext_ln367_54_fu_2133_p1 = or_ln367_50_fu_2127_p2;

assign zext_ln367_55_fu_2144_p1 = or_ln367_51_fu_2138_p2;

assign zext_ln367_56_fu_2162_p1 = tmp_145_fu_2154_p3;

assign zext_ln367_57_fu_2173_p1 = or_ln367_52_fu_2167_p2;

assign zext_ln367_58_fu_2184_p1 = or_ln367_53_fu_2178_p2;

assign zext_ln367_59_fu_2195_p1 = or_ln367_54_fu_2189_p2;

assign zext_ln367_5_fu_1152_p1 = or_ln367_5_fu_1146_p2;

assign zext_ln367_60_fu_2206_p1 = or_ln367_55_fu_2200_p2;

assign zext_ln367_61_fu_2217_p1 = or_ln367_56_fu_2211_p2;

assign zext_ln367_62_fu_2228_p1 = or_ln367_57_fu_2222_p2;

assign zext_ln367_63_fu_2239_p1 = or_ln367_58_fu_2233_p2;

assign zext_ln367_64_fu_2257_p1 = tmp_146_fu_2249_p3;

assign zext_ln367_65_fu_2268_p1 = or_ln367_59_fu_2262_p2;

assign zext_ln367_66_fu_2279_p1 = or_ln367_60_fu_2273_p2;

assign zext_ln367_67_fu_2290_p1 = or_ln367_61_fu_2284_p2;

assign zext_ln367_68_fu_2301_p1 = or_ln367_62_fu_2295_p2;

assign zext_ln367_69_fu_2312_p1 = or_ln367_63_fu_2306_p2;

assign zext_ln367_6_fu_1163_p1 = or_ln367_6_fu_1157_p2;

assign zext_ln367_70_fu_2323_p1 = or_ln367_64_fu_2317_p2;

assign zext_ln367_71_fu_2334_p1 = or_ln367_65_fu_2328_p2;

assign zext_ln367_7_fu_1174_p1 = or_ln367_7_fu_1168_p2;

assign zext_ln367_8_fu_1209_p1 = or_ln367_8_fu_1203_p2;

assign zext_ln367_9_fu_1220_p1 = or_ln367_9_fu_1214_p2;

assign zext_ln367_fu_1097_p1 = or_ln367_fu_1091_p2;

always @ (posedge ap_clk) begin
    tmp_126_reg_2821[2:0] <= 3'b000;
    regions_center_1_addr_16_reg_2829[5:0] <= 6'b111000;
    regions_center_1_addr_17_reg_2834[5:0] <= 6'b111001;
    regions_center_1_addr_18_reg_2839[5:0] <= 6'b111010;
    regions_center_1_addr_19_reg_2844[5:0] <= 6'b111011;
    regions_center_1_addr_20_reg_2849[5:0] <= 6'b111100;
    regions_center_1_addr_21_reg_2854[5:0] <= 6'b111101;
    regions_center_1_addr_22_reg_2859[5:0] <= 6'b111110;
    regions_center_1_addr_23_reg_2864[5:0] <= 6'b111111;
    tmp_s_reg_2869[2:0] <= 3'b000;
    tmp_128_reg_2877[2:0] <= 3'b000;
    regions_max_1_addr_16_reg_2885[5:0] <= 6'b111000;
    regions_max_1_addr_17_reg_2890[5:0] <= 6'b111001;
    regions_max_1_addr_18_reg_2895[5:0] <= 6'b111010;
    regions_max_1_addr_19_reg_2900[5:0] <= 6'b111011;
    regions_max_1_addr_20_reg_2905[5:0] <= 6'b111100;
    regions_max_1_addr_21_reg_2910[5:0] <= 6'b111101;
    regions_max_1_addr_22_reg_2915[5:0] <= 6'b111110;
    regions_max_1_addr_23_reg_2920[5:0] <= 6'b111111;
    tmp_130_reg_2925[2:0] <= 3'b000;
    tmp_131_reg_2933[2:0] <= 3'b000;
    regions_min_1_addr_16_reg_2941[5:0] <= 6'b111000;
    regions_min_1_addr_17_reg_2946[5:0] <= 6'b111001;
    regions_min_1_addr_18_reg_2951[5:0] <= 6'b111010;
    regions_min_1_addr_19_reg_2956[5:0] <= 6'b111011;
    regions_min_1_addr_20_reg_2961[5:0] <= 6'b111100;
    regions_min_1_addr_21_reg_2966[5:0] <= 6'b111101;
    regions_min_1_addr_22_reg_2971[5:0] <= 6'b111110;
    regions_min_1_addr_23_reg_2976[5:0] <= 6'b111111;
    tmp_133_reg_2981[2:0] <= 3'b000;
    tmp_135_reg_3027[2:0] <= 3'b000;
    tmp_136_reg_3032[2:0] <= 3'b000;
    tmp_137_reg_3037[2:0] <= 3'b000;
    tmp_138_reg_3042[2:0] <= 3'b000;
    tmp_139_reg_3047[2:0] <= 3'b000;
    tmp_140_reg_3052[2:0] <= 3'b000;
    tmp_141_reg_3094[2:0] <= 3'b000;
    regions_min_0_addr_16_reg_3099[2:0] <= 3'b000;
    regions_min_0_addr_17_reg_3104[2:0] <= 3'b001;
    regions_min_0_addr_18_reg_3109[2:0] <= 3'b010;
    regions_min_0_addr_19_reg_3114[2:0] <= 3'b011;
    regions_min_0_addr_20_reg_3119[2:0] <= 3'b100;
    regions_min_0_addr_21_reg_3124[2:0] <= 3'b101;
    regions_min_0_addr_22_reg_3129[2:0] <= 3'b110;
    regions_min_0_addr_23_reg_3134[2:0] <= 3'b111;
    tmp_142_reg_3139[2:0] <= 3'b000;
    regions_min_1_addr_24_reg_3144[2:0] <= 3'b000;
    regions_min_1_addr_25_reg_3149[2:0] <= 3'b001;
    regions_min_1_addr_28_reg_3154[2:0] <= 3'b010;
    regions_min_1_addr_29_reg_3159[2:0] <= 3'b011;
    regions_min_1_addr_30_reg_3164[2:0] <= 3'b100;
    regions_min_1_addr_31_reg_3169[2:0] <= 3'b101;
    regions_min_1_addr_32_reg_3174[2:0] <= 3'b110;
    regions_min_1_addr_33_reg_3179[2:0] <= 3'b111;
    tmp_143_reg_3184[2:0] <= 3'b000;
    regions_max_0_addr_16_reg_3189[2:0] <= 3'b000;
    regions_max_0_addr_17_reg_3194[2:0] <= 3'b001;
    regions_max_0_addr_18_reg_3199[2:0] <= 3'b010;
    regions_max_0_addr_19_reg_3204[2:0] <= 3'b011;
    regions_max_0_addr_20_reg_3209[2:0] <= 3'b100;
    regions_max_0_addr_21_reg_3214[2:0] <= 3'b101;
    regions_max_0_addr_22_reg_3219[2:0] <= 3'b110;
    regions_max_0_addr_23_reg_3224[2:0] <= 3'b111;
    tmp_144_reg_3229[2:0] <= 3'b000;
    regions_max_1_addr_24_reg_3234[2:0] <= 3'b000;
    regions_max_1_addr_25_reg_3239[2:0] <= 3'b001;
    regions_max_1_addr_26_reg_3244[2:0] <= 3'b010;
    regions_max_1_addr_27_reg_3249[2:0] <= 3'b011;
    regions_max_1_addr_28_reg_3254[2:0] <= 3'b100;
    regions_max_1_addr_29_reg_3259[2:0] <= 3'b101;
    regions_max_1_addr_30_reg_3264[2:0] <= 3'b110;
    regions_max_1_addr_31_reg_3269[2:0] <= 3'b111;
    regions_center_0_addr_16_reg_3274[2:0] <= 3'b000;
    regions_center_0_addr_17_reg_3279[2:0] <= 3'b001;
    regions_center_0_addr_18_reg_3284[2:0] <= 3'b010;
    regions_center_0_addr_19_reg_3289[2:0] <= 3'b011;
    regions_center_0_addr_20_reg_3294[2:0] <= 3'b100;
    regions_center_0_addr_21_reg_3299[2:0] <= 3'b101;
    regions_center_0_addr_22_reg_3304[2:0] <= 3'b110;
    regions_center_0_addr_23_reg_3309[2:0] <= 3'b111;
    regions_center_1_addr_24_reg_3314[2:0] <= 3'b000;
    regions_center_1_addr_25_reg_3319[2:0] <= 3'b001;
    regions_center_1_addr_26_reg_3324[2:0] <= 3'b010;
    regions_center_1_addr_27_reg_3329[2:0] <= 3'b011;
    regions_center_1_addr_28_reg_3334[2:0] <= 3'b100;
    regions_center_1_addr_29_reg_3339[2:0] <= 3'b101;
    regions_center_1_addr_30_reg_3344[2:0] <= 3'b110;
    regions_center_1_addr_31_reg_3349[2:0] <= 3'b111;
    tmp_148_reg_3354[2:0] <= 3'b000;
    tmp_149_reg_3359[2:0] <= 3'b000;
    tmp_150_reg_3364[2:0] <= 3'b000;
    tmp_151_reg_3369[2:0] <= 3'b000;
    tmp_152_reg_3374[2:0] <= 3'b000;
    tmp_153_reg_3379[2:0] <= 3'b000;
end

endmodule //run_insert_point
