Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Apr  2 13:15:36 2023
| Host         : LAPTOP-NF4J7LE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MAV_control_sets_placed.rpt
| Design       : MAV
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             109 |           37 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal           |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+--------------------------+------------------+------------------+----------------+--------------+
|  sel_2_reg_i_2_n_0                |                          |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    |                          | DB_en/rstn       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                    | PS_en/E[0]               | DB_en/rstn       |                1 |              5 |         5.00 |
|  FSM_onehot_nstate_reg[4]_i_1_n_0 |                          |                  |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                    | en_m                     | DB_en/rstn       |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                    | en_buffer[3]             | DB_en/rstn       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                    | en_buffer[1]             | DB_en/rstn       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                    | en_buffer[0]             | DB_en/rstn       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                    | en_buffer[2]             | DB_en/rstn       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                    | DB_en/count_n[0]_i_1_n_0 | DB_en/rstn       |                6 |             24 |         4.00 |
+-----------------------------------+--------------------------+------------------+------------------+----------------+--------------+


