---
layout: post
title: Operating System
tags: OperatingSystem
stickie: false
---
æ“ä½œç³»ç»Ÿï¼Œä¹ƒä¿å®‰å¿…ä¿®ä¹‹é˜´é—´è¯¾ï¼Œå¤§äºŒèƒœå¤§ä¸‰ï¼Œæ¬¡æ¬¡æ—©å…«ï¼Œå‘¨å‘¨labï¼Œæ°é€¢ç”³å…ˆç”Ÿæ•™æ”¹ï¼Œæ¯«æ— å…ˆè¾ˆé—è¿¹å¯å¾ªï¼›åŠ ä¸Šæ³‰æ³‰äººåä¸²ä½œæ¢—å…¶ä¸­ï¼ŒæœŸæœ«å²Œå²Œå¯å±çŸ£ã€‚

ðŸ‘´ç—›ä½œæ­¤æ–‡ï¼Œä¸€æ¥æŸ¥è¡¥ç–‘éš¾ç–æ¼ï¼ŒäºŒæ¥æ˜Žå¿—è‡ªå‹‰ï¼Œä»¥å…æŒ‚ç§‘ä¹‹å±ã€‚

# 2020.9.16~9.18

### Von-Neumann Model
CPU-->Memory & I/O

### Memory
Data stored in memory and each byte is labeled by a unique address.

### CPU
> Program Counter
>
> Current Instruction
>
> Registers
>
> ALU
>
> Control Unit

Direct Memory Access(DMA): CPU tells the DMA controller to initiate a transfer to free CPU from meaningless data copying and loading, leading to better performance. (More on interrupts later)(DMA is not completely free because it also occupies memory bus)

CPU always has priority over DMA because CPU is faster and doing meaningful things.

### Memory Hierarchy
> Speed: CPU > Cache > Memory > I/O device

Why caching worksï¼Ÿ
> Temporal Locality: a program tends to reference address it has recently referenced.
>
> Spatial Locality: a program tends to reference address next to addresses it has recently referenced

### Multi-core Chips


