# Docs

A colelction of resources used 


## Cheatsheet 
Verilog cheatsheet from class

## Verilog by Example
Quick skim for learning verilog syntax for the first time. Reference: https://www.amazon.com/Verilog-Example-Concise-Introduction-Design/dp/0983497303

## Harris and Harris 
Class textbook for RISC-V design. Reference: https://www.amazon.com/Digital-Design-Computer-Architecture-RISC-V/dp/0128200642

## Multicycle State Diagram
![image](https://github.com/daniel-sudz/comparch/assets/52898838/0323062c-2cea-4d92-9d3d-02d37a3a0208)
