module sift_register4 (input clk, input bit_in, output wire [7:0] parallel_out, output wire bit_out);
	reg [7:0] tmp = 8'b00000000;
	always @(posedge clk) begin
		tmp <= {tmp[6:0], bit_in};
	end
	assign parallel_out = tmp[7:0];
	assign bit_out = tmp[7];
endmodule 