$comment
	File created using the following command:
		vcd file RCA16.msim.vcd -direction
$end
$date
	Fri Apr 04 18:22:09 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module RCA16_vlg_vec_tst $end
$var reg 16 ! A0 [15:0] $end
$var reg 16 " B0 [15:0] $end
$var reg 1 # Cin $end
$var wire 1 $ Coutt $end
$var wire 1 % S0 [15] $end
$var wire 1 & S0 [14] $end
$var wire 1 ' S0 [13] $end
$var wire 1 ( S0 [12] $end
$var wire 1 ) S0 [11] $end
$var wire 1 * S0 [10] $end
$var wire 1 + S0 [9] $end
$var wire 1 , S0 [8] $end
$var wire 1 - S0 [7] $end
$var wire 1 . S0 [6] $end
$var wire 1 / S0 [5] $end
$var wire 1 0 S0 [4] $end
$var wire 1 1 S0 [3] $end
$var wire 1 2 S0 [2] $end
$var wire 1 3 S0 [1] $end
$var wire 1 4 S0 [0] $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < Coutt~output_o $end
$var wire 1 = S0[15]~output_o $end
$var wire 1 > S0[14]~output_o $end
$var wire 1 ? S0[13]~output_o $end
$var wire 1 @ S0[12]~output_o $end
$var wire 1 A S0[11]~output_o $end
$var wire 1 B S0[10]~output_o $end
$var wire 1 C S0[9]~output_o $end
$var wire 1 D S0[8]~output_o $end
$var wire 1 E S0[7]~output_o $end
$var wire 1 F S0[6]~output_o $end
$var wire 1 G S0[5]~output_o $end
$var wire 1 H S0[4]~output_o $end
$var wire 1 I S0[3]~output_o $end
$var wire 1 J S0[2]~output_o $end
$var wire 1 K S0[1]~output_o $end
$var wire 1 L S0[0]~output_o $end
$var wire 1 M B0[15]~input_o $end
$var wire 1 N B0[14]~input_o $end
$var wire 1 O A0[14]~input_o $end
$var wire 1 P inst3|inst2|OR1~0_combout $end
$var wire 1 Q A0[15]~input_o $end
$var wire 1 R A0[12]~input_o $end
$var wire 1 S B0[12]~input_o $end
$var wire 1 T inst3|inst|OR1~0_combout $end
$var wire 1 U A0[13]~input_o $end
$var wire 1 V B0[13]~input_o $end
$var wire 1 W inst3|inst1|OR1~0_combout $end
$var wire 1 X inst3|inst2|OR1~1_combout $end
$var wire 1 Y inst3|inst3|OR1~0_combout $end
$var wire 1 Z inst3|inst3|XOR2~combout $end
$var wire 1 [ inst3|inst2|XOR2~0_combout $end
$var wire 1 \ B0[10]~input_o $end
$var wire 1 ] A0[10]~input_o $end
$var wire 1 ^ inst2|inst2|OR1~0_combout $end
$var wire 1 _ B0[11]~input_o $end
$var wire 1 ` inst2|inst2|OR1~1_combout $end
$var wire 1 a inst2|inst3|OR1~0_combout $end
$var wire 1 b inst3|inst|OR1~1_combout $end
$var wire 1 c inst3|inst1|XOR2~combout $end
$var wire 1 d inst3|inst|XOR2~0_combout $end
$var wire 1 e A0[11]~input_o $end
$var wire 1 f inst2|inst3|XOR2~combout $end
$var wire 1 g A0[9]~input_o $end
$var wire 1 h B0[8]~input_o $end
$var wire 1 i A0[8]~input_o $end
$var wire 1 j inst2|inst|OR1~0_combout $end
$var wire 1 k B0[9]~input_o $end
$var wire 1 l inst2|inst1|OR1~0_combout $end
$var wire 1 m inst2|inst2|XOR2~0_combout $end
$var wire 1 n inst2|inst|OR1~1_combout $end
$var wire 1 o inst2|inst1|XOR2~combout $end
$var wire 1 p B0[6]~input_o $end
$var wire 1 q A0[6]~input_o $end
$var wire 1 r inst1|inst2|OR1~0_combout $end
$var wire 1 s A0[7]~input_o $end
$var wire 1 t inst1|inst2|OR1~1_combout $end
$var wire 1 u inst1|inst3|OR1~0_combout $end
$var wire 1 v inst2|inst|XOR2~0_combout $end
$var wire 1 w B0[7]~input_o $end
$var wire 1 x inst1|inst3|XOR2~combout $end
$var wire 1 y B0[5]~input_o $end
$var wire 1 z B0[4]~input_o $end
$var wire 1 { A0[4]~input_o $end
$var wire 1 | inst1|inst|OR1~0_combout $end
$var wire 1 } A0[5]~input_o $end
$var wire 1 ~ inst1|inst1|OR1~0_combout $end
$var wire 1 !! inst1|inst2|XOR2~0_combout $end
$var wire 1 "! B0[2]~input_o $end
$var wire 1 #! B0[1]~input_o $end
$var wire 1 $! A0[1]~input_o $end
$var wire 1 %! A0[0]~input_o $end
$var wire 1 &! B0[0]~input_o $end
$var wire 1 '! inst|inst|OR1~0_combout $end
$var wire 1 (! inst|inst1|OR1~0_combout $end
$var wire 1 )! A0[2]~input_o $end
$var wire 1 *! inst|inst2|OR1~1_combout $end
$var wire 1 +! A0[3]~input_o $end
$var wire 1 ,! inst|inst2|OR1~0_combout $end
$var wire 1 -! inst|inst3|OR1~0_combout $end
$var wire 1 .! inst1|inst|OR1~1_combout $end
$var wire 1 /! inst1|inst1|XOR2~combout $end
$var wire 1 0! inst1|inst|XOR2~0_combout $end
$var wire 1 1! B0[3]~input_o $end
$var wire 1 2! inst|inst3|XOR2~combout $end
$var wire 1 3! inst|inst2|XOR2~0_combout $end
$var wire 1 4! inst|inst|OR1~1_combout $end
$var wire 1 5! inst|inst1|XOR2~combout $end
$var wire 1 6! Cin~input_o $end
$var wire 1 7! inst|inst|XOR2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000000110000 !
b0 "
0#
0$
04
03
02
01
10
1/
0.
0-
0,
0+
0*
0)
1(
1'
0&
0%
x5
06
17
x8
19
1:
1;
0<
0=
0>
1?
1@
0A
0B
0C
0D
0E
0F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
0|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
10!
01!
02!
03!
04!
05!
06!
07!
$end
#70000
b1000000110000 !
b1000010110000 !
b1000010010000 !
b1000010000000 !
b1000000000000 "
b1000010000000 "
1w
1S
0{
0}
1s
0U
05
1u
1T
0d
00!
0/!
0c
0@
0H
0G
0?
0(
00
0/
0'
1v
1c
1D
1?
1,
1'
#140000
b1001000010000000 !
b1101000010000000 !
b1101100010000000 !
b1101110010000000 !
b1101111010000000 !
b1101111110000000 !
b1101111111000000 !
b1101111111001000 !
b1101111111001100 !
b1101111111001110 !
b1101111111001111 !
b1000010000001 "
b1111111111001111 !
b1111111111101111 !
b1111111111111111 !
b10000001 "
b1 "
1&!
0w
0S
1%!
1$!
1)!
1+!
1{
1}
1q
1i
1g
1]
1e
1U
1O
1Q
15
1'!
0u
0T
1n
1W
1x
1d
15!
13!
12!
10!
1/!
1!!
0v
1o
1m
1f
0c
1[
1Z
1(!
0n
0W
1l
1X
1E
1@
1K
1J
1I
1H
1G
1F
0D
1C
1B
1A
0?
1>
1=
1-
1(
13
12
11
10
1/
1.
0,
1+
1*
1)
0'
1&
1%
05!
1v
1c
0o
0[
1*!
0l
0X
1`
0K
1D
1?
0C
0>
03
1,
1'
0+
0&
03!
1o
1[
0m
0Z
1Y
1-!
0`
1a
0J
1C
1>
0B
0=
1<
02
1+
1&
0*
0%
1$
02!
1m
1Z
0Y
0f
1.!
0a
1b
0I
1B
1=
0<
0A
01
1*
1%
0$
0)
00!
1f
0d
1~
0b
1W
0H
1A
0@
00
1)
0(
0/!
1d
0c
1t
0W
1X
0G
1@
0?
0/
1(
0'
0!!
1c
0[
1u
0X
0F
1?
0>
0.
1'
0&
0x
1[
0Z
1Y
1n
0E
1>
0=
1<
0-
1&
0%
1$
0v
1Z
0Y
1l
0D
1=
0<
0,
1%
0$
0o
1`
0C
0+
0m
1a
0B
0*
0f
1b
0A
0)
0d
1W
0@
0(
0c
1X
0?
0'
0[
0>
0&
0Z
1Y
0=
1<
0%
1$
#230000
b1110111111111111 !
b1000000000000001 "
b1100000000000001 "
b1100000001000001 "
b1010111111111111 !
b1010011111111111 !
b1010001111111111 !
b1010000111111111 !
b1010000011111111 !
b1010000010111111 !
b1010000010110111 !
b1010000010110011 !
b1010000010110001 !
b1010000010110000 !
b1100000001000000 "
b1010000010100000 !
b1100000011000000 "
0&!
1p
1w
1N
1M
0%!
0$!
0)!
0+!
0{
0q
0i
0g
0]
0e
0R
0O
05
0'!
0(!
0*!
0-!
0.!
0n
0l
0`
0a
0b
1x
1Z
15!
13!
12!
10!
1v
1o
1m
1f
1d
0~
0W
1E
1=
1K
1J
1I
1H
1D
1C
1B
1A
1@
1-
1%
13
12
11
10
1,
1+
1*
1)
1(
05!
03!
02!
00!
1/!
0o
0m
0f
0d
1c
0t
0X
0K
0J
0I
0H
1G
0C
0B
0A
0@
1?
03
02
01
00
1/
0+
0*
0)
0(
1'
1!!
1[
1F
1>
1.
1&
0x
0Z
0E
0=
0-
0%
#310000
b1010000000100000 !
b10000000100000 !
b100000 !
b0 !
b100000011000000 "
b11000000 "
b10000000 "
b0 "
0p
0w
0N
0M
0}
0s
0U
0Q
15
0u
0!!
0[
0Y
0/!
0c
0F
0>
0<
0G
0?
0.
0&
0$
0/
0'
0v
0D
0,
#1000000
