// Seed: 2629675611
module module_0 (
    input tri  id_0,
    input wand id_1,
    input tri  id_2
);
  wire id_4;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1
    , id_4,
    output tri  id_2
);
  reg id_5;
  assign id_4 = 1;
  module_0(
      id_0, id_0, id_0
  );
  initial
    forever begin
      wait ("");
      assert (1'b0);
      id_5 <= 1 == (1'b0);
    end
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input wor id_3,
    output supply1 id_4,
    inout tri1 id_5,
    output tri1 id_6,
    input uwire id_7,
    output uwire id_8
);
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_5, id_1
  );
endmodule
