{"docstore/data": {"05165735-1e34-4390-a173-54b53a2a2284": {"__data__": {"id_": "05165735-1e34-4390-a173-54b53a2a2284", "embedding": null, "metadata": {"page_label": "1", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "71882dea-737c-405e-a608-9c2414ebbf92", "node_type": "4", "metadata": {"page_label": "1", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "b67d743e9eb55b9e9c613454dd32d59839d2e313ba818cb0db08f9c95f42a9dd", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b552b7c1-db0e-4d01-9247-0ad883607ab7", "node_type": "1", "metadata": {}, "hash": "2995c11ef0b1155b4b6d0c6bddc374ac3755f2c963c068b66a5674c4183b551a", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n1 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \n \n \n \n \n \n \n \n \n \n \n \nEE2019 Analog System s Lab \n \nLast u pdated on: 16 February 2023  at 12:26 PM", "start_char_idx": 0, "end_char_idx": 219, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "b552b7c1-db0e-4d01-9247-0ad883607ab7": {"__data__": {"id_": "b552b7c1-db0e-4d01-9247-0ad883607ab7", "embedding": null, "metadata": {"page_label": "2", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "9fe58b63-c2b0-4b94-a494-e00ee1ae8256", "node_type": "4", "metadata": {"page_label": "2", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "1177cd908238f9a4c63598a70b0e50be8d478e6e11a5cd7397de70376cf55faf", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "05165735-1e34-4390-a173-54b53a2a2284", "node_type": "1", "metadata": {"page_label": "1", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "8c5cc9bf36a34ae6e9f33bd7cbb6eb2ae79104912f9629c224a1cd3aba9f4f3b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c7065549-b306-4b1b-8e2e-1fa6e09a1939", "node_type": "1", "metadata": {}, "hash": "845f868e9229b68798ac1c4b0712a6249bf725bcca252d26d3ac75956603ca7b", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n2 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nTable of Contents  \nChapter 1 Analog Systems Lab Overview  ................................ ................................ ...............................  5 \nObjective  ................................ ................................ ................................ ................................ .............  5 \nLearning Outcome  ................................ ................................ ................................ ...............................  5 \nBrief Description  ................................ ................................ ................................ ................................ . 5 \nEvaluation  ................................ ................................ ................................ ................................ ...........  6 \nImportant Instruction  ................................ ................................ ................................ .........................  6 \nChapter 2 DC -DC Converter Based LED Driver  ................................ ................................ ........................  7 \nIntroduction  ................................ ................................ ................................ ................................ ........  7 \nWorking Principle  ................................ ................................ ................................ ................................  7 \nBuilding Blocks  ................................ ................................ ................................ ................................ .... 8 \n1. Low Pass Filter  ................................ ................................ ................................ .........................  8 \n2. Compensator  ................................ ................................ ................................ .........................  10 \n3. PWM Modulator  ................................ ................................ ................................ ...................  12 \n4. Power Stage  ................................ ................................ ................................ ..........................  12 \nReferences:  ................................ ................................ ................................ ................................ .......  15 \nEXPERIMENT -1: RAMP GENERATOR AND PWM MODULATOR  ................................ ........................  16 \nCircuit Diagram  ................................ ................................ ................................ .............................  16 \nSpecifications  ................................ ................................ ................................ ................................  16 \nList of Components  ................................ ................................ ................................ .......................  17 \nList of Measurements  ................................ ................................ ................................ ...................  17 \nPre-Lab Exercises  ................................ ................................ ................................ ..........................  17 \nEXPERIMENT -2: POW ER STAGE AND LPF  ................................ ................................ ..........................  18 \nCircuit Diagram  ................................ ................................ ................................ .............................  18 \nSpecifications  ................................ ................................ ................................ ................................  18 \nList of Components  ................................ ................................ ................................ .......................  18 \nList of Measurements  ................................ ................................ ................................ ...................  18 \nPre-Lab Exercises  ................................ ................................ ................................ ..........................  19 \nEXPERIMENT -3: COMPENSATOR AND MDODULE INTEGRATION  ................................ .....................  20 \nCircuit Diagram  ................................ ................................ ................................ .............................  20 \nGenerating V REF ................................ ................................ ................................ .............................  20 \nStability Analysis  ................................ ................................ ................................ ...........................  20 \nSpecifi cations  ................................ ................................ ................................ ................................  23 \nList of Components  ................................ ................................ ................................ .......................  24 \nList of Measurements  ................................ ................................ ................................ ...................  24 \nPre-Lab Exercise  ................................ ................................ ................................ ............................  24", "start_char_idx": 0, "end_char_idx": 5322, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "c7065549-b306-4b1b-8e2e-1fa6e09a1939": {"__data__": {"id_": "c7065549-b306-4b1b-8e2e-1fa6e09a1939", "embedding": null, "metadata": {"page_label": "3", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "a157bf26-ae47-40d5-ac25-36fbea7e11fd", "node_type": "4", "metadata": {"page_label": "3", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "4923b3c6aac5cf4d571f232435f23c2ce833745e231513568bf3e282d9a4c8e3", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b552b7c1-db0e-4d01-9247-0ad883607ab7", "node_type": "1", "metadata": {"page_label": "2", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "d7fa3a25c59629353f2d230d494be8b74e1b7dae54d755ab56b6ab30bce7ed0b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d8b3e04a-6c4a-4825-823f-b1cfc87727a1", "node_type": "1", "metadata": {}, "hash": "db3e7cfe71adc3c62c4faae736320b4a20df13b3973ea6650ce4e6730a8caa29", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n3 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nChapter 3 Class -D Audio Amplifier  ................................ ................................ ................................ ........  25 \nRefer ences:  ................................ ................................ ................................ ................................ ... 25 \nList of Difference between EE3703 and EE2019 Class -d Amplifier:  ................................ ..............  25 \nEXPERIMENT -4: SINGLE ENDED -TO-DIFFERENTIAL INPUT CONVERTER AND PWM MODULATOR  .. 26 \nCircuit Diagram:  ................................ ................................ ................................ ............................  26 \nSpecifications  ................................ ................................ ................................ ................................  27 \nList of Components  ................................ ................................ ................................ .......................  27 \nList of Measurements  ................................ ................................ ................................ ...................  27 \nPre-Lab Exercise  ................................ ................................ ................................ ............................  27 \nEXPERIMENT -5: H-BRIDGE DRIVER AND INTEGRATION  ................................ ................................ .... 28 \nCircuit Diagram:  ................................ ................................ ................................ ............................  28 \nSpecifications  ................................ ................................ ................................ ................................  30 \nList of Components  ................................ ................................ ................................ .......................  30 \nList of Measurements  ................................ ................................ ................................ ...................  30 \nPre-Lab Exercise  ................................ ................................ ................................ ............................  30 \nChapter 4 Analog Filter, Adder and Peak Detector  ................................ ................................ ...............  31 \nIntroduction and Circuit Diagrams  ................................ ................................ ................................ .... 31 \nEXPERIMENT -6: BANDPASS FILTER  ................................ ................................ ................................ ... 33 \nSpecifications  ................................ ................................ ................................ ................................  33 \nList of Components  ................................ ................................ ................................ .......................  33 \nList of Measurements  ................................ ................................ ................................ ...................  34 \nPre-Lab Exercise  ................................ ................................ ................................ ............................  34 \nEXPERIMENT -7: ADDER and PEAK DETECTOR ................................ ................................ ...................  35 \nSpecifications  ................................ ................................ ................................ ................................  35 \nList of Components  ................................ ................................ ................................ .......................  35 \nList of Measurements  ................................ ................................ ................................ ...................  35 \nPre-Lab Exercise  ................................ ................................ ................................ ............................  36 \nChapter 5 Top Lev el Integration  ................................ ................................ ................................ ...........  37 \nIntegration Guidelines  ................................ ................................ ................................ ......................  38 \nFinal Demo  ................................ ................................ ................................ ................................ ........  38", "start_char_idx": 0, "end_char_idx": 4452, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "d8b3e04a-6c4a-4825-823f-b1cfc87727a1": {"__data__": {"id_": "d8b3e04a-6c4a-4825-823f-b1cfc87727a1", "embedding": null, "metadata": {"page_label": "4", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "126c0ff4-9eee-4efe-8a44-f6c18c21edfa", "node_type": "4", "metadata": {"page_label": "4", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "437a96a98f0f84d84955409fcd40b4df8c2c88b75f3c90cb5550652969182811", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c7065549-b306-4b1b-8e2e-1fa6e09a1939", "node_type": "1", "metadata": {"page_label": "3", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "c264d62abc2607653adf9f00fac6be6245a82c3e1f27abc6ff4362c2295f9574", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "5424a67d-ae54-4f99-9808-cbf068a2a9e0", "node_type": "1", "metadata": {}, "hash": "9a822acf7816b3ef278187ba890c16dd0d0d206f6611a9631d99ca95a934ca6a", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n4 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nList of Figures  \nFigure 1 -1 System Block diagram of the synchronized light and sound system  ................................ ..... 6 \nFigure 2 -1 Voltage Vs Current Characteristic of LED  ................................ ................................ ...............  7 \nFigure 2 -2 Block diagram of a switching regulator  ................................ ................................ .................  8 \nFigure 2 -3 An ideal LC Low -pass Filter  ................................ ................................ ................................ .... 8 \nFigure 2 -4 A non -ideal LC Low -pass Filter  ................................ ................................ ...............................  9 \nFigure 2 -5 A non -ideal LC Low -pass Filter with resistive load R OUT ................................ .........................  9 \nFigure 2 -6 Inductor ripple current and output rippl e voltage of LC Low -pass Filter with PWM input  . 10 \nFigure 2 -7 Fist order opamp -RC filter as type -1 compensator  ................................ .............................  11 \nFigure 2 -8 Opamp -RC integrator as type -1 compensator  ................................ ................................ ..... 11 \nFigure 2 -9 Opamp -RC integrator as type -1 compensator  ................................ ................................ ..... 12 \nFigure 2 -10 PWM Modulator  ................................ ................................ ................................ ................  12 \nFigure 2 -11 Power Stage with Non -overlap Clock Generator and Gate Driver  ................................ .... 13 \nFigure 2 -12 Circuit diagram of a dc -dc converter based LED driver using Type -I compensator ...........  14 \nFigure 2 -13 Circuit diagram of a dc -dc converter based LED driver using Type -III Compensator  ........  14 \nFigure 2 -14 Ramp Generator Circuit  ................................ ................................ ................................ ..... 16 \nFigure 2 -15 Power stage and LPF  ................................ ................................ ................................ ..........  18 \nFigure 2 -16 Type -I (Integral) Compensator  ................................ ................................ ...........................  20 \nFigure 2 -17 Complete LED Driver  ................................ ................................ ................................ ..........  20 \nFigure 2 -18 Continuous time model of siwtching LED driver with Type -I compensator  ......................  21 \nFigure 2 -19 Breaking the loop for stability analy sis ................................ ................................ ..............  22 \nFigure 2 -20 Breaking the loop using L and C  ................................ ................................ .........................  22 \nFigure 2 -21 Phase Margin of a feedback system  ................................ ................................ ..................  23 \nFigure 3 -1 Block diagram of single ended -to-differential converter and PWM modulator  .................  26 \nFigure 3 -2 Circuit diagram of single ended -to-differential converter using op -amp  ............................  26 \nFigure 3 -3 Half -bridge speaker driver  ................................ ................................ ................................ ... 28 \nFigure 3 -4 Non -overlap clock generator  ................................ ................................ ...............................  28 \nFigure 3 -5 Electrical model of a speaker  ................................ ................................ ...............................  29 \nFigure 3 -6 Circuit diag ram of the complete class -d amplifier  ................................ ...............................  29 \nFigure 4 -1 A second order bandpass filter  ................................ ................................ ............................  31 \nFigure 4 -2 An opamp based adder  ................................ ................................ ................................ ........  31 \nFigure 4 -3 A basic peak detector curcuit  ................................ ................................ ..............................  32 \nFigure 4 -4 Op -amp based peak detector curcuit  ................................ ................................ ..................  32 \nFigure 4 -5 Modified op -amp based peak detector curcuit  ................................ ................................ ... 33 \nFigure 4 -6 Bandpass Filters  ................................ ................................ ................................ ...................  33 \nFigure 4 -7 Adder and Peak Detector  ................................ ................................ ................................ ..... 35 \nFigure 5 -1 Block diagram of the complete system after integration  ................................ ....................  37", "start_char_idx": 0, "end_char_idx": 5023, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "5424a67d-ae54-4f99-9808-cbf068a2a9e0": {"__data__": {"id_": "5424a67d-ae54-4f99-9808-cbf068a2a9e0", "embedding": null, "metadata": {"page_label": "5", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "55fc0c23-01dd-4472-a68a-58545ac2bca1", "node_type": "4", "metadata": {"page_label": "5", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "dbb38adf17d663842ac4207551fd7e1530ca02530400a37a475237b14c11f8f2", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d8b3e04a-6c4a-4825-823f-b1cfc87727a1", "node_type": "1", "metadata": {"page_label": "4", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "582573e2ed85018cd6e72ab13a22d016ae7a1332039212e1607ea6fb77afce95", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "66308b24-a7b5-4f6d-a3d9-8e21a252636e", "node_type": "1", "metadata": {}, "hash": "e189b60aba9fdbea37a69bd33a9ad4531da4f1737c3624fdcd694ec63133a72e", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n5 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nChapter 1  Analog Systems Lab Overview  \n \nObjective  \nDesign of a composite analog system for synchronized light and sound.  \nLearning Outcome  \nAt the end of this lab, students should be understand following topics with their application \nin real world . \n\u2022 Feedback theory  \n\u2022 Open and closed loop system  \n\u2022 Stability of a closed loop system  \n\u2022 Compensating  an unstable system  \n\u2022 Voltage and Current regulation  \n\u2022 Opamp -RC Integrator  \n\u2022 Schmi tt Trigger and Oscillator  \n\u2022 Active -RC Filters  \n\u2022 Summing Amplifier  (Adder)  \n\u2022 Peak D etector  \n\u2022 Audio A mplifier  \n \nBrief Description  \nThe system consist s of following three main modules  \n1. DC-DC Converter based LED Driver  \n2. Bandpass Filters  \n3. Adder  \n4. Peak Detector  \n5. Class -D Audio Amplifier  \nWhen these 3 modules are connected together, it can synchronized light with sound by \nchanging the brightness of LED  (Light Emitting Diode)  with sound level. Sound can be heard \nover speaker driven by class -D amplifier. Typically, heart beat and lung sound is used as an \ninput which is derived from stethoscope and processed in electronic stethoscope module. \nHowever, alternate audio  signal such as fixed frequency tone from audio source or functional \ngenerator  can also be used.", "start_char_idx": 0, "end_char_idx": 1379, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "66308b24-a7b5-4f6d-a3d9-8e21a252636e": {"__data__": {"id_": "66308b24-a7b5-4f6d-a3d9-8e21a252636e", "embedding": null, "metadata": {"page_label": "6", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "94e0139f-224a-4f30-9795-6497a032801e", "node_type": "4", "metadata": {"page_label": "6", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "090029513604813f4d6368fb8dd998f2ae7828cbec98d474e6215a2b9178ea6e", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "5424a67d-ae54-4f99-9808-cbf068a2a9e0", "node_type": "1", "metadata": {"page_label": "5", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "b25ea9af7956baa5e5b094366896fb33fc8fd42508db565a6d107168f8644cfc", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "22f63453-8165-427d-b837-ce2dd0ecab84", "node_type": "1", "metadata": {}, "hash": "ddd851301271e2f354857c973fdb969695dc6cdb31d6850a95c995fb6e6d027b", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n6 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nDC-DC Converter \nBased LED Driver\nLED\nRSENSEVFBVOUT\nVREF\nClass-D Audio \nAmplifierAudio \nSignalBandapss \nFilterPeak \nDetector\nBandapss \nFilterSpeaker \nFigure 1-1 System Block diagram of the synchronized light and sound system  \nEvaluation  \n\u2022 Weekly p re-lab ex ercise, schematic and simulation : 25% \n\u2022 Weekly module demo: 25% \n\u2022 Final system de mo: 25 % \n\u2022 Final exam: 25 % \n \nImportant Instruction  \n\u2022 Pre-lab exercise and simulation results must be demonstrated  and submitted  before starting \nthe lab experiment . \n \n\u2022 Use LTSpice for pre -lab simulations . Information about cad tools can be found at \nhttp://www.ee.iitm.ac.in/~nagendra/cadinfo.html  \n \n\u2022 All lab experiments are carried in a group of two but pre-lab e xercises, schematic design and \nsimulations should be performed individually .", "start_char_idx": 0, "end_char_idx": 924, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "22f63453-8165-427d-b837-ce2dd0ecab84": {"__data__": {"id_": "22f63453-8165-427d-b837-ce2dd0ecab84", "embedding": null, "metadata": {"page_label": "7", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "5f9b460d-f16b-49d3-b2cc-bac355726917", "node_type": "4", "metadata": {"page_label": "7", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "be891655391eca6f680a61451cc31ee846592cca10ae8650f8952ef39c4cc595", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "66308b24-a7b5-4f6d-a3d9-8e21a252636e", "node_type": "1", "metadata": {"page_label": "6", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "7665a19967500c6a3ee53c4b497540e475feb113b107e44af9ca081159af9c99", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "1f801c49-7a5e-4dbc-9003-17419c7dff93", "node_type": "1", "metadata": {}, "hash": "9c9192df536b8bf2737ddd3b2d5b7f57858fb931593492acbfc71220d137a647", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n7 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nChapter 2  DC-DC Converter Based LED Driver  \n \nIntroduction  \nLEDs are designed to operate with a constant current and brightness is usually proportional to the \ncurrent. Since the V -I characteristic of LED as shown in Figure is exponential, a small change in voltage \ncan cause a significant change in LED current. Sinc e current higher than rated LED current may damage \nLED, it requires constant voltage over varying operation conditions. Accurate and constant voltage is \nachieved by voltage regulation (linear or switching). Switching regulator  or dc -dc converter  is often \npreferred over linear regulator due to higher efficiency.  \n \n \nFigure 2-1 Voltage Vs Current Characteristic of LED  \n \nFigure 2-2 shows the block diagram of a  switching dc -dc converter.  \nWorking Principle  \nSwitching regulator works on the principle of Pulse Width Modulation (PWM) and output voltage, V OUT \nis expressed as:  \nEquation 2-1 VOUT=D\u2219VIN  \nWhere D is the duty cycle of PWM signal expressed as ratio of ON time over Time Period (D=T ON/TSW), \nVIN is the voltage level  of PWM signal.  \nIf V IN remains constant then desired VOUT  can be achieved by simply generating a PWM si gnal with \nduty cycle D=V OUT/VIN in an open loop system . However, in the real world, V IN varies depending upon \nthe source. For instance if VIN is supplied from battery then voltage may be higher when battery is \nfully charge compared to when charge is low. Similarly if power source is solar panel voltage may vary \nbased on the light. Therefore an open loop system may fail to work and closed loop system with \nnegative feedback is required to regulate the output voltage with variable V IN.", "start_char_idx": 0, "end_char_idx": 1793, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "1f801c49-7a5e-4dbc-9003-17419c7dff93": {"__data__": {"id_": "1f801c49-7a5e-4dbc-9003-17419c7dff93", "embedding": null, "metadata": {"page_label": "8", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "f39bad0f-5aa3-43f5-9263-0d864238cbb6", "node_type": "4", "metadata": {"page_label": "8", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "a093251511c72cbc16627ed06628a0e9022d3e07617b2d7c49254247e7529662", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "22f63453-8165-427d-b837-ce2dd0ecab84", "node_type": "1", "metadata": {"page_label": "7", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "1e6c3485f217ccfdd2cdc0bf3dc4a67abdd86ecd2238adeb85e9615f00dccae0", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "78528c61-2219-4f05-b7a1-b18ce3d529fe", "node_type": "1", "metadata": {}, "hash": "96008f41af50f9f88144e2ee4a1d04bb26401a562b432efaf9a6c498556e91f8", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n8 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nAs shown in Figure 2-2, the feedback voltage, VFB which is scaled version of VOUT is compared with \nconstant reference VREF to generate error signal VERR. Error signal is processed through compensator \nto generate the control signal VCTRL which is converted to P WM signal by PWM modulator. Since \nPWM modulator cannot supply high current, it requires a power stage to drive the large current. The \nswitching PWM signal V SW is then passed through a low -pass filter which suppresses all the switching \nharmonics  and convert s the PWM signal in to desired DC voltage (with small ripple content). VOUT is \nactually the average of the VSW (which is  expressed by Equation 2-1) with  small ripple content . The \nnegative feedback automatically adjusts duty cycle D in case of varying V IN to ensure constant V OUT. \n \nPower\nStageLow Pass \nFilter\nPWM \nModulatorCompensator\n+-\nVREF\u03b2VOUT\nVPWM VCTRL VERRVSWLoadIOUT\nVFB\n \nFigure 2-2 Block diagram of a switching regulator  \nThe output voltage VOUT can be programmed either by changing feedback factor \u03b2 or reference \nvoltage V REF which can expressed as:  \nEquation 2-2 VOUT=VREF\n\ud835\udefd  \n \nBuilding B locks \nAs shown in Figure 2-2, a switching regulator consists of following blocks:  \n1. Low Pass Filter  \nSince filter has to supply the high load current, a very low loss filter is required. An ideal inductor has \nzero loss (zero impedance) at dc, hence LC low -pass filter makes an ideal choice for dc -dc converter.  \nVOUTL\nCVSW\n \nFigure 2-3 An ideal  LC Low -pass Filter", "start_char_idx": 0, "end_char_idx": 1635, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "78528c61-2219-4f05-b7a1-b18ce3d529fe": {"__data__": {"id_": "78528c61-2219-4f05-b7a1-b18ce3d529fe", "embedding": null, "metadata": {"page_label": "9", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "4c5f853a-4d9e-46ae-a870-54eaf05b1ba3", "node_type": "4", "metadata": {"page_label": "9", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "5e1258b913e3f8ad1e29ae11c79e7c69e3fa7b3b3b791eadd9da952519cb56e6", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "1f801c49-7a5e-4dbc-9003-17419c7dff93", "node_type": "1", "metadata": {"page_label": "8", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "74f983c99011397b484718e68b5c822cb0e6ba02ca7a4ccdfc16706c0d89c1e6", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "3a43461d-c850-457d-ad4b-e57e4f069a53", "node_type": "1", "metadata": {}, "hash": "b4952f6a84a604d65b4b0b641efdc767f26a7318834564129abb567df9a59918", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n9 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nIn reality, inductor has a small series resistance call DCR  and LC Low -pass filter in Figure 2-3 becomes \na RLC filter as shown in Figure 2-4 which further modifies as Figure 2-5 with presence of resistive \nload R OUT. \n \nVOUTL\nCVSWR\n \nFigure 2-4 A non -ideal L C Low -pass Filter  \n \n \nVOUTL\nCVSWR\nROUT\n \nFigure 2-5 A non -ideal LC Low -pass Filter with resistive load R OUT  \n \nExercise 2-1 Deriv e the AC transfer function of L C low -pass filter s shown in Figure 2-3, Figure 2-4 and \nFigure 2-5. Find expression s for centre frequency W o and quality factor Q o for all the three filters . \nStudy the effect of R and R OUT on W o and Q o. \n \nSelecting L and C  \nThe values and inductor L and capacitor C is selected based on two factors (1) Switching frequency (2) \nInductor ripple current. The cut -off frequency of LC filter is selected 50 -100 times lower than switching \nfrequency to minimize the output voltage ripple . Value of inductor is selected to minimize the inductor \nripple current for reduced RMS losses and also prevent the inductor from getting saturated.  Since \nlarger inductor value comes at the cost of bigger area, there is always a trade -off between inductor \nsize and efficiency.  The minimum value of an inductor is quite often chosen such that peak -to-peak \nripple current of inductor does not exceed 1.5 -2 time of the maximum load current while maximum \nvalue depends upon the required light load efficiency.  \nThe peak-to-peak  inductor ripple current can be expressed as:  \nEquation 2-3 \u2206I\ud835\udc3f=VIN\u2212VOUT\n\ud835\udc3f\u2219\ud835\udc37\n\ud835\udc39\ud835\udc46\ud835\udc4a \nWhere D is the duty cycle and F SW is the switching frequency of the PWM signal V SW. The output \nripple voltage can be derived by integrating the inductor ripple current and expressed as:", "start_char_idx": 0, "end_char_idx": 1856, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "3a43461d-c850-457d-ad4b-e57e4f069a53": {"__data__": {"id_": "3a43461d-c850-457d-ad4b-e57e4f069a53", "embedding": null, "metadata": {"page_label": "10", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "7848d099-bbe9-4594-97d9-590e415e88db", "node_type": "4", "metadata": {"page_label": "10", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "34d92cd3dfdf469500e5faa4e52e0abff8b28e135f6282e61269315844cee9c5", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "78528c61-2219-4f05-b7a1-b18ce3d529fe", "node_type": "1", "metadata": {"page_label": "9", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "c405a433e3764572f30f4e523af75cad59c3620f252f6b94e790f16f0b87ba57", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c8cc3e66-3543-4597-8b92-266cfd1570b9", "node_type": "1", "metadata": {}, "hash": "39a2f3eb5d1e578f94458d94900c4448077f2bcc44dccc5071d743218041532c", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n10 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nEquation 2-4 \u2206V\ud835\udc42=VIN\u2212VOUT\n\ud835\udc3f\u2219\ud835\udc37\n8\u2219\ud835\udc36\u2219\ud835\udc39\ud835\udc46\ud835\udc4a2 \n \nThe behaviour of inductor ripple current and output ripple  voltage is shown in Figure 2-6.  \nThere might be inductors with different dc and saturation current ratings for the same value and one \nshould be careful in choosing the inductor to ensure that peak inductor current does not exceed the \ninductor saturation current under any operating conditions.  \nExercise 2-2 For a constant V OUT, derive the duty cycle D for which  \u0394IL is maximum.  Plot the \ncharacteristic of \u0394I L Vs. D for D=0 to 1 for V IN=5V, L=10uH and F SW=500KHz.  \n \nIL\nVOUTTON TOFFTSW\n0VIN\nIOUT(DC)\nVOUT(DC)2+\u0394IL\n2-\u0394IL\n2+\u0394VOVSW\n2-\u0394VO\n \nFigure 2-6 Inductor ripple current and output ripple voltage of LC Low -pass Filter with PWM input  \n \n2. Compensator  \nThe RLC  filter possesses double poles which are complex in nature hence causing 180 Degree phase \nshift. Negative feedback with 180 Degree phase shift makes  the system unstable hence need to be \ncompensated. As per the rule, in order to have a stable system, there could be only one dominant \npole in a closed loop system with negative feedback. The compensator in a dc -dc converter can be \nused to either cancel on e of the poles of LCR filter by using type -3 compensation or push both the \npoles outside unity gain bandwidth by using type -1 compensation . \nType -1 Compensation  \nType -1 compensation uses a single pole low pass filter  or integrator such that the UGB of the lo op is \nmuch less (5 -10 times) of the double pole frequency of LC filter. Figure 2-7 shows a first order \nopamp -RC filter used as type -1 compensator.", "start_char_idx": 0, "end_char_idx": 1729, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "c8cc3e66-3543-4597-8b92-266cfd1570b9": {"__data__": {"id_": "c8cc3e66-3543-4597-8b92-266cfd1570b9", "embedding": null, "metadata": {"page_label": "11", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "102c548a-69dc-4867-b2c7-0334fb5ed447", "node_type": "4", "metadata": {"page_label": "11", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "7d133e37fff4749272b9234d747c81dd7234d2bbf4f8f4cd84af48a45c824509", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "3a43461d-c850-457d-ad4b-e57e4f069a53", "node_type": "1", "metadata": {"page_label": "10", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "e770d381192e190e8d187bbf82f660a0b28bb7e48945952e7b8a41e4a2a9a8cb", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "47df6a4c-fcff-4f8a-a9bd-abc305da8fe5", "node_type": "1", "metadata": {}, "hash": "7734c753cf1a45c9591809c42841abbb5c52353a78d16be425df310e0926023a", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n11 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nVCTRL VREFR1C1\nOAVFBR2 \n \nFigure 2-7 Fist order opamp -RC filter as type -1 compensator  \n \nConnecting positive terminal of opamp to VREF performs the function of subtraction (V ERR=VREF-VFB) \nand low pass filter processes the error signal to get V CTRL. Ideally, we desire zero dc error between VFB \nand VREF which can only be achieved by having infinite gain at dc. The feedback resistor R2 in the low \npass filter limits the dc gain hence an opamp -RC integrator is pref erred over lowpass filter as type -1 \ncompensator.  \n \nVCTRL VREFR1C1\nOAVFB\n \nFigure 2-8 Opamp -RC integrator  as type -1 compensator  \nType -1 compensation can only be used with slower system where fast transient  response or tracking \nspeed is not needed as low bandwidth of the loop makes the system very slow.  \nExercise 2-3 Draw the bode plots of lowpass filter and integrator shown in Figure 2-7 and Figure 2-8, \nrespectively. Find the expression for unity gain bandwidth (UGB) for the two circuits.  \nType -3 Compensation  \nUnlike type -1 compensator which pushes the double  LC pole s out of UGB by reducing t he loop \nbandwidth, type -3 compensator cancels one of LC poles and extends the loop bandwidth. Type -3 \ncompensator offers fast transient response and tracking speed due to higher bandwidth. The \ncompensator is also known as PID as it possesses Proportional (P ), Integral (I) and Derivative (D) \ncomponents. Circuit diagram of a type -3 compensator is shown in", "start_char_idx": 0, "end_char_idx": 1575, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "47df6a4c-fcff-4f8a-a9bd-abc305da8fe5": {"__data__": {"id_": "47df6a4c-fcff-4f8a-a9bd-abc305da8fe5", "embedding": null, "metadata": {"page_label": "12", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "a726ca6a-bb5e-4f3e-98ba-f6dc38956aea", "node_type": "4", "metadata": {"page_label": "12", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "de7f31f2302dab5eb10db1bb5c46839f9948afac8780c26ee0192b4b02fb66ee", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c8cc3e66-3543-4597-8b92-266cfd1570b9", "node_type": "1", "metadata": {"page_label": "11", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "66d87bfe04468f0d01520ba7a2986d16b9f043fbba1aab1648c0b4b1fee7999f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "a6615419-0727-422a-a987-38547d16ea2e", "node_type": "1", "metadata": {}, "hash": "22b41cdc0b23c7a7319d9ad25b2acfbe6d1e9a1e39a5823e044866155dd7d82e", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n12 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nVCTRL VREFR1\nC3R2 C1C2\nOAR3\nVFB \nFigure 2-9 Opamp -RC integrator as type -1 compensator  \n \n3. PWM Modulator  \nPWM modulat or is used to convert the control voltage, V CTRL to PWM signal by comparing V CRTL with \na fixed frequency ramp signal  as shown in Figure 2-10. Duty cycle of the PWM signal is proportional \nto V CTRL and can be expressed as:  \nEquation 2-5 \ud835\udc37=\ud835\udc47\ud835\udc42\ud835\udc41\n\ud835\udc47\ud835\udc46\ud835\udc4a=\ud835\udc49\ud835\udc36\ud835\udc47\ud835\udc45\ud835\udc3f\n\ud835\udc49\ud835\udc40 \nTsw\nVRAMP\nVPWMRamp \nGenerator\nVCTRL\nTSWTON\nTOFFVM\nTSWVCTRLVRAMP\nVPWMTON\nTOFFVCTRL\nTSW\n \nFigure 2-10 PWM Modulator  \n \n4. Power Stage  \nSince PWM comparator is not strong enough to drive high current, it requires high current \ncomplementary switch es M P and M N. These switches are usually power MOSFETs with high gate \ncapacitance hence also require gate drivers  to ensure small rise/fall times . Non-overlap clock \ngenerator is used to avoid any circuit current between VIN -GND via M P-MN which may damage the \ncircuitry.  Non-overlap time can be adjusted by changing values if capacitors C P and C N.", "start_char_idx": 0, "end_char_idx": 1111, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "a6615419-0727-422a-a987-38547d16ea2e": {"__data__": {"id_": "a6615419-0727-422a-a987-38547d16ea2e", "embedding": null, "metadata": {"page_label": "13", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "3ed67d29-15f9-4f5e-9eec-71ac94623913", "node_type": "4", "metadata": {"page_label": "13", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "644be619a020f6f1c86d7de016fec04bcb943eb9a34b9c8a9168af606cf315d7", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "47df6a4c-fcff-4f8a-a9bd-abc305da8fe5", "node_type": "1", "metadata": {"page_label": "12", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "35828f67c3b186c4f1b3f12d771ca1818e0e77838007f604eb3399f3fb4fca0d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "3b082494-5269-418f-b17c-7519c62d0d32", "node_type": "1", "metadata": {}, "hash": "44fb079e0fc92f510a5dede9dc5425b4baf2fb685d4d8b8ce2a4251f04c4971d", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n13 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nCP\nCNMP\nMNVIN \nVSWGate \nDriverINP\nINNVGATE_P\nVGATE_NVPWM\nVGATE_PVGATE_N\nNon-overlap Clock Generator \nVGATE_NVGATE_P\nNon-overlap \ntimeVPWM\n \nFigure 2-11 Power Stage with Non -overlap Clock Generator and Gate Driver  \n \nThe complete LED driver using Ty pe-I and Type -III compensator are  shown in Figure 2-12 and Figure \n2-13, respectively. Open loop  or loop gain  transfer fu nction of the LED driver can be expressed as:  \n \nEquation 2-6 \ud835\udc3b(\ud835\udc60)=\ud835\udefd\u2219\ud835\udc3b\ud835\udc50\ud835\udc5c\ud835\udc5a\ud835\udc5d (\ud835\udc60)\u22191\n\ud835\udc49\ud835\udc40\u2219\ud835\udc49\ud835\udc3c\ud835\udc41\u2219\ud835\udc3b\ud835\udc3f\ud835\udc46(\ud835\udc60) \nWhere,  \nVM is the peak -to-peak amplitude of ramp signal (V RAMP), VIN is the input supply of power stage and \u03b2  \nis the  small signal  feedback factor and can be derived from Equation 2-2 as: \nEquation 2-7 \ud835\udefd=\ud835\udee5\ud835\udc49\ud835\udc45\ud835\udc38\ud835\udc39\n\ud835\udee5\ud835\udc49\ud835\udc42\ud835\udc48\ud835\udc47=\ud835\udee5\ud835\udc49\ud835\udc45\ud835\udc38\ud835\udc39\n\ud835\udee5\ud835\udc49\ud835\udc45\ud835\udc38\ud835\udc39 +\ud835\udee5\ud835\udc49\ud835\udc39_\ud835\udc3f\ud835\udc38\ud835\udc37=1 \nWhere V F_LED  is the LED forward volt age which remains constant  (i.e. \u0394 VF_LED=0) \nHCOMP(s) is the transfer function of compensator and H LS(s) is the transfer func tion of LC low -pass \nfilter.  \nCurrent into LED (I OUT) can be expressed as:  \nEquation 2-8 \ud835\udc3c\ud835\udc42\ud835\udc48\ud835\udc47 =\ud835\udc49\ud835\udc45\ud835\udc38\ud835\udc39\n\ud835\udc45\ud835\udc46\ud835\udc38\ud835\udc41\ud835\udc46\ud835\udc38", "start_char_idx": 0, "end_char_idx": 1119, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "3b082494-5269-418f-b17c-7519c62d0d32": {"__data__": {"id_": "3b082494-5269-418f-b17c-7519c62d0d32", "embedding": null, "metadata": {"page_label": "14", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "cc1173e6-ee0c-4c09-8669-cabd978c5d46", "node_type": "4", "metadata": {"page_label": "14", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "7adddd45d8d85c4faa4e952c911e19b5c3bd251d7cdd136d8edd4260780ab0af", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "a6615419-0727-422a-a987-38547d16ea2e", "node_type": "1", "metadata": {"page_label": "13", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "9cd067de986f825ac76bbfcd98c643632745b9f9d1795c84b23625ee7eb71e09", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "be111a8e-bc16-4a65-8086-8606ad934b5c", "node_type": "1", "metadata": {}, "hash": "e5be42e26b5ac1bbae6c26908c837c9a096d1ad852c8b748ed7ef758f85e53fd", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n14 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nVOUTTsw\nL\nC\nVCTRLVRAMP\nVPWMPWM Modulator\nVSW\nType-I CompnesatorRamp \nGenerator\nRSENSE\nLoadLEDIOUTPower Stage\nLPF\nVFB\nVREFR1C1\nOAMP\nMNVIN Gate DriverNon-overlap Clock \nGenerator \nFigure 2-12 Circuit diagram of a dc -dc converter based LED driver using Type -I compensator  \n \n \n \nVOUTTsw\nL\nC\nVCTRLVRAMP\nVPWMPWM Modulator\nVREFR1\nType-III CompnesatorC3R2 C1C2\nOAR3Ramp \nGenerator\nRSENSE\nLoadLEDIOUTLPF\nVFBVSWMP\nMNVIN Gate DriverNon-overlap Clock \nGeneratorPower Stage\n \nFigure 2-13 Circuit diagram of a dc -dc converter based LED driver  using Type -III Compensator", "start_char_idx": 0, "end_char_idx": 683, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "be111a8e-bc16-4a65-8086-8606ad934b5c": {"__data__": {"id_": "be111a8e-bc16-4a65-8086-8606ad934b5c", "embedding": null, "metadata": {"page_label": "15", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b0089d0a-cb24-45c7-81b2-b84193c1b92f", "node_type": "4", "metadata": {"page_label": "15", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "bacca65dfc2bf46a0003c6e8dfc2e1cf95fce0f6bce56f7862c8f4ddce9f2f32", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "3b082494-5269-418f-b17c-7519c62d0d32", "node_type": "1", "metadata": {"page_label": "14", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "570ae78c18acf20ecfeaaed479c6c9c79d1c8cfdc494d67ff6e610220d69e8c4", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b614b568-e841-498b-ae45-bce6f0b23ff3", "node_type": "1", "metadata": {}, "hash": "3b5ff90bad880600d9780ba5d38b8d93db2e67db8ab03973950a65adfc9aac94", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n15 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nReferences:  \n1. http://www.electronics -tutorials.ws/opamp/opamp_6.html  \n2. https://www.allaboutcircuits.com/textbook/semiconductors/chpt -8/differentiator -\nintegrator -circuits/  \n3. http://fab.cba.mit.edu/classes/961.04/topics/pwm.pdf  \n4. http://www.ti.com/lit/an/sloa020a/sloa020a.pdf  \n5. https://en.wikipedia.org/wiki/Phase_margin  \n6. http://www.mit.edu/afs.new/athena/course/2/2.010/www_f00/psets/hw3_dir/tutor3_dir/t\nut3_g.html  \n7. http://www.linear.com/solutions/4449  \n8. https://www.allaboutcircuits.com/technical -articles/negative -feedback -part-4-introduction -\nto-stability/  \n9. https://www.allaboutcircuits.com/technical -articles/negative -feedback -part-5-gain-margin -\nand-phase -margin/  \n10. https://www.allaboutcircuits.com/technical -articles/negative -feedback -part-6-new -and-\nimproved -stability -analysis/  \n11. https://www.allaboutcircuits.com/technical -articles/negative -feedback -part-9-breaking -the-\nloop/  \n12. Type -I compensation of a switching dc -dc converter  (Part -1) \n13. Type -I compensation of a switching dc -dc converter  (Part -2)", "start_char_idx": 0, "end_char_idx": 1207, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "b614b568-e841-498b-ae45-bce6f0b23ff3": {"__data__": {"id_": "b614b568-e841-498b-ae45-bce6f0b23ff3", "embedding": null, "metadata": {"page_label": "16", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "081b5174-ca34-476a-b915-79352b6739a5", "node_type": "4", "metadata": {"page_label": "16", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "ad23a8688948c0065fc5a07c3dc40e79e2b37d9d66f90219b61c2c0aece2bf59", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "be111a8e-bc16-4a65-8086-8606ad934b5c", "node_type": "1", "metadata": {"page_label": "15", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "44ec26780a20c5324066186617b3fadb62b4872a340de5be84df61d932ca0a54", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "4c60a1b3-287c-47e2-95b2-331fa9160ede", "node_type": "1", "metadata": {}, "hash": "ae8ec2ff8e061455f3b7a620bf0ee36394066c533081a064d7c40a480197e1ad", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n16 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \n \nEXPERIMENT -1: RAMP GENERATOR  AND PWM MODULATOR  \n \nCircuit Diagram  \nRamp or triangle wave generator is actually  an oscillator which is designed using opamp -RC \nintegrator and Schmitt trigger.  PWM is generated by comparing the ramp signal (V RAMP) with control \nsignal (V CTRL). Common mode voltage of ramp signal should be around V DD/2 hence might re quire to \ndecouple the dc voltage and set common mode at V BIAS (around V DD/2). In case common mode of \nVRAMP is V DD/2, C BIAS and R BIAS may not be needed and V RAMP can be directly connected to comparator \ninput (V RAMP_B ). \nVRAMPVCMR1C1\nOPA1\nCMP1\nVCMR2R3\nTswVSQRVDD\nVDD\nVCM=VDD/2VDD\nR\nR\nVCTRLCMP2RBIAS\nVBIASVBIAS\nPWM ModulatorVRAMP_B\nVPWMRamp Generator\nTswVMVCM\nCBIAS\n \nFigure 2-14 Ramp Generator Circuit   \n \nThe peak -peak amplitude of the ramp is defined by the equation:  \nEquation 2-9 \ud835\udc49\ud835\udc40=2\u2219\ud835\udc452\n\ud835\udc453\u2219\ud835\udc49\ud835\udc36\ud835\udc40 \n \nThe oscillation frequency of the ramp is given by equation:  \nEquation 2-10 \ud835\udc39\ud835\udc46\ud835\udc4a \ud835\udc5c\ud835\udc5f 1/\ud835\udc47\ud835\udc46\ud835\udc4a=\ud835\udc453\n4\u2219\ud835\udc452\u2219\ud835\udc451\u2219\ud835\udc361 \n \nSpecifications  \n\u2022 Supply v oltage (V DD) = 5V \n\u2022 Frequency (1/T SW) = 100KHz  \n\u2022 Peak -peak ramp a mplitude (V M) = 1V", "start_char_idx": 0, "end_char_idx": 1220, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "4c60a1b3-287c-47e2-95b2-331fa9160ede": {"__data__": {"id_": "4c60a1b3-287c-47e2-95b2-331fa9160ede", "embedding": null, "metadata": {"page_label": "17", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "fc958658-d1de-421b-8221-287f8fae581c", "node_type": "4", "metadata": {"page_label": "17", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "6ff12101b603227ed96c959bc42fd52f37375356e18f0dc32de0136c97dd59ca", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b614b568-e841-498b-ae45-bce6f0b23ff3", "node_type": "1", "metadata": {"page_label": "16", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "01d4f55199b3dd898c9dc965c5b3f31ba955b0183a0008e61991d609a7d653ff", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "1f234cb6-7183-42a3-9c10-68b61442a590", "node_type": "1", "metadata": {}, "hash": "b26669a7713e15c3a0b0f9d3b569cc8788a1be57942d9f6d6a9054e8561363cb", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n17 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \n \nList of Components  \n\u2022 OPA1: MCP6004 or equivalent  alternate part  \n\u2022 CMP1  and CMP2 : LM339  (open collector \u2013 requires a pullup resistor between V DD and V OUT) \nList of Measurements  \n1. Set V IN=5V, VCM = VBIAS = VIN/2, VCTRL = V DD/2 \n2. Capture integrator output (V RAMP) and Schmitt trigger output (square wave)  \n3. Measure and record frequency of V RAMP and square wave  \n4. Measure amplitude of V RAMP \n5. Capture the ramp waveform V RAMP_B  and measure the amplitude and dc bias  \n6. Measure and record frequency of V RAMP_B  \n7. Capture V PWM, measure frequency and duty cycle  \n8. Capture and measure  \n9. Sweep V CTRL between  0 to 1V to  get duty cycles of 0%, 25%, 50%, 75% and 100%. M easure  \nand record  value of  VCTRL and VPWM duty cycle.   \n \nPre-Lab Exercises  \n1. For the ramp generator circuit in Figure 2-14, derive the expression for ramp amplitude \n(Equation 2-9) and frequency ( Equation 2-10). \n2. Simulate the ramp generator circuit shown in Figure 2-14 and verify the expressions in \nEquation 2-9 and Equation 2-10. Observe the effect  of variation in R1, R2, R3 and C1  on ra mp \namplitude and frequency.  \n3. Plot the waveforms and p erform measurements 1 -9 using simulation.", "start_char_idx": 0, "end_char_idx": 1334, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "1f234cb6-7183-42a3-9c10-68b61442a590": {"__data__": {"id_": "1f234cb6-7183-42a3-9c10-68b61442a590", "embedding": null, "metadata": {"page_label": "18", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "9b0d3d49-cc4a-4ef5-8ed3-23199779e15e", "node_type": "4", "metadata": {"page_label": "18", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "1a1c8b3880468f93ff3c3268a94545a0afa7d61016f9a93fc17f5cad33676ee0", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "4c60a1b3-287c-47e2-95b2-331fa9160ede", "node_type": "1", "metadata": {"page_label": "17", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "d506f3429903a3a2eddebe78497609b8171afec1f474350e7695933f680b1d08", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "beb1aca0-57a1-4ef3-a2e7-2ea3813930cb", "node_type": "1", "metadata": {}, "hash": "e09274937826c43aaeee31167e2a981e1b73759ebb9810f0092881a1ac1adbed", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n18 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nEXPERIMENT -2: POWER  STAGE  AND LPF  \n \nCircuit Diagram  \nPower stage use s VPWM from PWM modulator as input and drives LC LPF through power MOSFETs M P \nand M N. VGATE_P  and V GATE_N  must be non -overlapped (break before make) to avoid short circuit \ncondition which may damage bread board and circuitry. Non -overlap time of the power stage can be \nadjusted by varying C P and C N. It is recommended to disconnect power supply (V IN) from M P for \ntesting the non -overlap time. Once non -overlap time is verified, VIN can be connected  back . \nCP\nCNMP\nMNVIN \nVSW Gate \nDriverINP\nINNVGATE_P\nVGATE_NVGATE_PVGATE_N\nNon-overlap Clock GeneratorVPWM\nVOUTL\nCLPF\n \nFigure 2-15 Power stage  and LPF  \n \nSpecifications  \n\u2022 Supply voltage ( VIN=VDD) = 5V  \n\u2022 PWM Frequency (1/T SW) = 100KHz  \nList of Components  \n\u2022 NAND Gates: SN74AHC00N  or equivalent alternate part  \n\u2022 Inverters: CD4069UBE  or equivalent alternate part  \n\u2022 Gate Driver: TC427EPA  or equivalent alternate part  \n\u2022 Power MOSFETs: IPP45P03P4L -11 (PMOS)  and NTD3055L104 -1G (NMOS)  or equivalent \nalternate parts  \n\u2022 Inductor (L):  RCH875NP -101K  (100 \u00b5H) or equivalent  \n\u2022 Capacitor (C) : 47\u00b5F \nList of Measurem ents  \n1. Set VDD=VIN=5V, PWM duty cycle (D)=50%  \n2. disconnect V IN from M P and input V PWM from Experiment -1 \n3. Capture V GATE_P  and V GATE_N , measure non -overlap  time  \n4. Connect V IN back to M P \n5. Capture V SW and measure dead  time, duty cycle and frequency. Observe the difference \nbetween V PWM and V SW  \n6. Plot V OUT, measure average value, ripple amplitude and frequency  \n7. Vary PWM duty cycle  (D) from 0 to 100% with 25% step  by adjusting  VCTRL and repeat 6 . \nVerify relationship, D = V OUT/VIN \n8. Set D=50% and a pply resistive load to draw  50mA from V OUT", "start_char_idx": 0, "end_char_idx": 1887, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "beb1aca0-57a1-4ef3-a2e7-2ea3813930cb": {"__data__": {"id_": "beb1aca0-57a1-4ef3-a2e7-2ea3813930cb", "embedding": null, "metadata": {"page_label": "19", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "b87424f8-8d64-4781-9852-25219aaa94db", "node_type": "4", "metadata": {"page_label": "19", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "e7c718048162fac049431b2fb5dcfb4284da29fe47051f3968c39c934b498a8b", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "1f234cb6-7183-42a3-9c10-68b61442a590", "node_type": "1", "metadata": {"page_label": "18", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "6faf0ff83dd8f175d44c6bbffacf9506951d105d91a2e09b062c8a55cd3b80a5", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "244f3377-59f2-40c0-ab73-f86f3e5dbf07", "node_type": "1", "metadata": {}, "hash": "3c9c7566c3d418bd66342f14470aaa0346a42d950b1fbd165d38608519130447", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n19 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \n9. Observe difference in V OUT with and without load.  What could be the possible reasons \nfor differences?  \n \nPre-Lab Exercises  \n1. Design  the power stage shown in Figure 2-15 in LTS pice and verify the functionality through \nsimulation.  \n2. Perform measurements 1 -9 using simulation.  Capture all the graphs .", "start_char_idx": 0, "end_char_idx": 437, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "244f3377-59f2-40c0-ab73-f86f3e5dbf07": {"__data__": {"id_": "244f3377-59f2-40c0-ab73-f86f3e5dbf07", "embedding": null, "metadata": {"page_label": "20", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "cd781147-e216-44fc-8ebc-81ebd588d11f", "node_type": "4", "metadata": {"page_label": "20", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "a141a84aafc5f8b481db6ab2460eb5eb065554e67f45d25d6561953e500766ab", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "beb1aca0-57a1-4ef3-a2e7-2ea3813930cb", "node_type": "1", "metadata": {"page_label": "19", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "1c9b002b2a100249d479ab2fce9d33bf95256296995b4e2ef9bc06b02df8417e", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "3d43f46d-3f7f-4cf3-ba78-36d6b8d3af4f", "node_type": "1", "metadata": {}, "hash": "c540421d3e396005218d3dd9a19dd3e334d073f2b6e792ad9656528e18cc5a91", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n20 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nEXPERIMENT -3: COMPENSATOR AND MDODULE INTEGRATION  \n \nCircuit Diagram  \nFor simplicity, type -I (integrator) compensator is used for loop compensation.  \nVCTRL VREFR1C1\nOAVFB\n \nFigure 2-16 Type -I (Integral) Compensator  \nVOUTL\nC\nVCTRLVSW\nType-I CompnesatorRSENSE\nLoadLEDIOUTLPF\nVFB\nVREFR1C1\nOPA2CP\nCNMP\nMNVIN \nGate \nDriverINP\nINNVGATE_P\nVGATE_NVPWM\nVGATE_PVGATE_N\nNon-overlap Clock Generator\nVRAMPVCMR1C1\nOPA1\nCMP1\nVCMR2R3\nVDD\nVDD\nCMP2RBIAS\nVBIASVBIAS\nPWM ModulatorVRAMP_BVPWMRamp Generator\nTswVMVCM\n \nFigure 2-17 Complete LED Driver  \nGenerating V REF \nVREF applied at positive terminal of OPA2 determines the current int o LED  (see Equation 2-8). For \nstandalone LED driver, V REF can be supplied  from  the power supply.  \n \nStability Analysis  \nStability analysis of the complete LED driver  ( is done by modelling the circuit in continuous domain \nto get the open loop transfer function of Equation 2-6 so that bode plot can be used to analyse the \ntransfer function.", "start_char_idx": 0, "end_char_idx": 1096, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "3d43f46d-3f7f-4cf3-ba78-36d6b8d3af4f": {"__data__": {"id_": "3d43f46d-3f7f-4cf3-ba78-36d6b8d3af4f", "embedding": null, "metadata": {"page_label": "21", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c44f6097-f700-4cf5-8bea-b1209b852d30", "node_type": "4", "metadata": {"page_label": "21", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "f95e2960cfde4a745bcead5336769f8609dfdb335c55a411ec257872eff150c0", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "244f3377-59f2-40c0-ab73-f86f3e5dbf07", "node_type": "1", "metadata": {"page_label": "20", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "b86d2655e3ce71b525d36443b3c227289a8106125f475eb524b236a4c39b8fb9", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d6be7fcf-3cef-4f8a-8b93-4c26b1d5c840", "node_type": "1", "metadata": {}, "hash": "d07d258644fc7d4aa908a133af37f2f87ee9b2da52a98531ad85e43fbe0b4af8", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n21 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nVOUT VPWM VSWHLC(s)\nINVPower \nStage\n\u03b2\nMV1PWM \nModulator\nVCTRLL\nC\nVREFR1C1\nOPA2\nRSENSERLEDRL\nVFBHCOMP(s)IOUT \nFigure 2-18 Continuous time model of siwtching LED driver  with Type -I compensator  \n \nLED can be replaced by an equivalent resistor R LED and V FB can be expressed as:  \nEquation 2-11 \ud835\udc49\ud835\udc39\ud835\udc35=\ud835\udc45\ud835\udc46\ud835\udc38\ud835\udc41\ud835\udc46\ud835\udc38\n\ud835\udc45\ud835\udc46\ud835\udc38\ud835\udc41\ud835\udc46\ud835\udc38 +\ud835\udc45\ud835\udc3f\ud835\udc38\ud835\udc37\ud835\udc49\ud835\udc42\ud835\udc48\ud835\udc47 \nSince V FB=VREF \nEquation 2-12 \ud835\udefd=\ud835\udc49\ud835\udc45\ud835\udc38\ud835\udc39\n\ud835\udc49\ud835\udc42\ud835\udc48\ud835\udc47=\ud835\udc45\ud835\udc46\ud835\udc38\ud835\udc41\ud835\udc46\ud835\udc38\n\ud835\udc45\ud835\udc46\ud835\udc38\ud835\udc41\ud835\udc46 \ud835\udc38+\ud835\udc45\ud835\udc3f\ud835\udc38\ud835\udc37 \nUsing Equation 2-7 and Equation 2-12, RLED can be calculated as:  \nEquation 2-13 \ud835\udc45\ud835\udc3f\ud835\udc38\ud835\udc37 =\ud835\udc45\ud835\udc46\ud835\udc38\ud835\udc41\ud835\udc46\ud835\udc38 \u2219\ud835\udc49\ud835\udc39_\ud835\udc3f\ud835\udc38\ud835\udc37\n\ud835\udc49\ud835\udc45\ud835\udc38\ud835\udc39 \nForward voltage of LED (V F_LED) can be found  from  the datasheet and is usually in the range of 2V to \n3.3V depending upon the  LED colo ur and current . \nFor PWM modulator and power stage , gain can be realized  using voltage controlled voltage source \n(VCVS) or a simple ideal gain element if available in the simulator\u2019s ideal component library.  \nOnce  the circuit is modelled, stability ana lysis can be performed by breakin g the loop (to get the loop  \ngain  transfer function)  as shown in Figure 2-19. The break point must be chosen such that the transfer \nfunction is not disturbed . For instance, if loop is broken betwee n L and RL then it will eliminate  the \ninductor  from loop gain which will chang e the transfer . Similarly , RLE D and RSENSE are forming the \nfeedback factor so they can \u2019t be separated out. Therefore, ideal break point should a node where one \nside is low impedance while other i s high (e.g. VOUT, VCTRL, VSW etc.) . The input must be applied on \nthe high  impedance  side while output should be measured  on the low impedance side.  In this example, \nthe loop is broken at VOUT. Since imp edance looking toward s the RLC side  VOUT is  low and RLED side \nis high , input must  be applied on RLED side. Loop gain AC analysis is performed  by applying AC input \nof amplitude 1  at v in_ac. And plot the AC magnitude and phase response at vout_ac.", "start_char_idx": 0, "end_char_idx": 2002, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "d6be7fcf-3cef-4f8a-8b93-4c26b1d5c840": {"__data__": {"id_": "d6be7fcf-3cef-4f8a-8b93-4c26b1d5c840", "embedding": null, "metadata": {"page_label": "22", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "995d872c-f8c7-4964-9543-3ed6e858a41e", "node_type": "4", "metadata": {"page_label": "22", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "30fe919a0a3191ef0ed5a72e98d81ed8c76532c9053251ef25191ad69bf5fcfb", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "3d43f46d-3f7f-4cf3-ba78-36d6b8d3af4f", "node_type": "1", "metadata": {"page_label": "21", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "c9afe7594a2b2ee1e23cf5378afaf8d88ac45c509b200a0b265813efc0ec648f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "4ffe65c5-3934-4f79-90de-597816f6a297", "node_type": "1", "metadata": {}, "hash": "153f79f7c485b0befd21e036b5bbe346460e5f2d2becdf06d21afa98a9e6b7bd", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n22 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nVOUT VPWM VSWHLC(s)\nINVPower \nStage\n\u03b2\nMV1PWM \nModulator\nVCTRLL\nC\nVREFR1C1\nOPA2\nRSENSERLEDRL\nVFBHCOMP(s)Break Pointvout_ac\nvin_ac \nFigure 2-19 Breaking the loop for stability analysis  \nThe above method works only with ideal component  as they d on\u2019t require DC biasing. However , when \nusing real components such as supply limited non-ideal op-amp s, they must be biased at their proper \nDC operating points. Since,  loop gain transfer function is needed only for AC, DC  operating points of \nthe circuit should not be disturbed after breaking  the loop. In order to preserve the DC operating point \nof the circuit, loop can be  broken in such a way that it should behave like a closed loop  circuit  for DC \nbut open loop for AC. This can be achieved by breaking the loop using inductor and capacitor as shown \nin Figure 2-20. Since inductor behaves like a short circuit for DC  and capacitor as open circuit, loop will \nremain closed at DC. While for AC inductor behaves as open and capacitor as short, circuit  will behave \nlike open  loop  for AC. \nValues  of Lbreak and C break should be large (order of Mega Henry and Mega Farad) so that they don\u2019t \ninterference with actual ac response of the circuit.  \nVOUT VPWM VSWHLC(s)\nINVPower \nStage\n\u03b2\nMV1PWM \nModulator\nVCTRLL\nC\nVREFR1C1\nOPA2\nRSENSERLEDRL\nVFBHCOMP(s)Break Point\nvout_ac\nvin_acLbreak\nCbreak\n \nFigure 2-20 Breaking the loop using L and C", "start_char_idx": 0, "end_char_idx": 1520, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "4ffe65c5-3934-4f79-90de-597816f6a297": {"__data__": {"id_": "4ffe65c5-3934-4f79-90de-597816f6a297", "embedding": null, "metadata": {"page_label": "23", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Barkha", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "1657ad53-9cfe-4f32-96a4-a70fbb58ed01", "node_type": "4", "metadata": {"page_label": "23", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "96d51ff57d1ac5d8c636d51a734a151b48a97ed272ad406114be3d4af40286d1", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d6be7fcf-3cef-4f8a-8b93-4c26b1d5c840", "node_type": "1", "metadata": {"page_label": "22", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "f2ce8eec272217e963337dab6b9e7d10c91f09ccbd899f1383a3d2a388bd4949", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d1cc07e9-7c8b-43b7-8f5d-d0438071cc77", "node_type": "1", "metadata": {}, "hash": "3d85328571d7a3c7c61acbb56b31cbb4e92aaa927e8e88e7a8db5eb151b6ecf4", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n23 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nStability of the circuit can be  checked by looking at the phase margin . Phase margin is defined as \n(phase difference  of total loop phase shift  from  0 or 3 60 degrees at unity gain or 0dB ( condition  for \nBarkha usen criteria ). The frequency at unity gain is called unity gain bandwidth (F UGB) or unity  gain \nfrequency  (FUGF). Even though a system with > 0 degree phase margin is theoretically stable, i n reality  \nphase margin of a stable system should be greater than 45 degrees. However, it is recommended to \nhave the phase margin \u2265 60 degrees  and gain margin > 20dB  for better transient response ( no \nsignificant  ringing in the output).  Gain margin is defined as the gain needed to make the  overall  loop \ngain  = 1 (0dB) a the frequency where overall phase shift is 0 or 360 degrees  (condition of Barkha usen \ncriteria ). \n \nFUGBOpen Loop Gain\nOpen Loop \nPhase\n \nFigure 2-21 Phase Margin of a feedb ack system  \nMore details on Type -I compensation  and finding  the values of resistor and capacitor , refer to video \nlectures : \n\u2022 Type -I compensation of a switching dc -dc converter  (Part -1) \n\u2022 Type -I compensation of a switching dc -dc converter  (Part -2) \nSpecifications  \n\u2022 Supply voltage (V IN=VDD) = 5V  \n\u2022 Phase Margin > 60 Degree  \n\u2022 IOUT (ILED) = 50mA  \n\u2022 RSENSE = 5 Ohm", "start_char_idx": 0, "end_char_idx": 1429, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "d1cc07e9-7c8b-43b7-8f5d-d0438071cc77": {"__data__": {"id_": "d1cc07e9-7c8b-43b7-8f5d-d0438071cc77", "embedding": null, "metadata": {"page_label": "24", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "ca3f7b99-9c61-4ba7-8ab8-3cf14c433c18", "node_type": "4", "metadata": {"page_label": "24", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "7222675ef977c2586a148e19977e9ff023f782a88ba369bde10a2f2b2bdc670e", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "4ffe65c5-3934-4f79-90de-597816f6a297", "node_type": "1", "metadata": {"page_label": "23", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "d0f82a44677b77f7f2654af24a8840cd27c1cbda04e31cf538b213393a8e6482", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e0072cee-ddc7-48a1-9688-632dc14e7119", "node_type": "1", "metadata": {}, "hash": "694c1cf7bca0b6e755ae948609a3ffae295f668e4ff5a0b33baeeccd09086ade", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n24 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nList of Components  \n\u2022 Op-Amp ( OPA2 ): MCP6004 or equivalent  \n\u2022 Inductor (L =100uH ): RCH875NP -101K  \n\u2022 LED: 151053YS04500  \n\u2022 Sense Resistor (R SENSE=5\u2126):  MOSX1CT52R5R1J  \n \nList of Measurements  \n1. Set V DD=VIN=5V, connect V REF to power supply and set  VREF=0V \n2. Verify that VOUT=0V, LED is OFF (I OUT=0) and there is no switching i.e., V PWM=VSW=0. \nMeasure V CTRL. \n3. Slowly increase V REF to a value (few mV) where LED starts turning ON. Measure and \nplot V OUT, VFB, VRAMP, VCTRL, VPWM and V SW. Verify that PWM duty cycle, D = (VCTRL -\nVRAMP_MIN )/VM = VOUT/VIN \n4. Repeat step 3 for VREF = 0V, 50mV, 100mV, 150mV, 200mV and 25 0mV . Measure the \nLED curr ent and observe change in LED brightness.  \n5. Turn OFF V REF first and then V IN. \n6. Use function generator to supply V REF. Select square  wave  of amplitude 25 0mV (wit h \nlow level=0V and high level=25 0mV), frequency = 1Hz, duty cycle = 25% \n7. Set V IN=5V and turn on V IN power supply first and then V REF from function generator. \nObserve blinking LED light. Increase duty cycle if LED does not blink. Measure and \ncapture  VOUT, VFB, VRAMP, VCTRL, VPWM and V SW. \n8. Now turn OFF V REF from function generator and set it to sinusoid with freq uency 1Hz \nand pk-pk amplitude 250mV (Vmin=0V, Vmax= 250mV).  \n9. Turn ON V REF and observe LED light. It should follow the sinusoid pattern. Capture  \nvoltages V OUT, VFB, VCTRL, VPWM and V SW for one cycle of sinusoid.  \n10. Sweep  the sinusoid frequency from 1 Hz to 1KHz and observe LED light. Does LED \nstop blinking at higher frequency? What is that frequency?  \n \nPre-Lab Exercise  \n1. For the LED driver in Figure 2-17, Find the loop  gain  transfer function with and without type -I \ncompensator. Calculate the values of R 1 and C 1 of the compensator for phase margin > 60 \ndegrees  and gain margin = -20dB . Use continuous time model (Equation 2-6, Equation 2-7, \nEquation 2-11, Equation 2-12, Equation 2-13 and Figure 2-18). \n2.  \n3. Calculate  VREF for LED cur rent of 10mA, 25mA and 5 0mA.  If V REF is fixed at 250mV, how will \nyou pro gram the LED current to 10mA, 25mA and 5 0mA?  \n4. Design  switching  LED driver shown in  Figure 2-17 and perform the AC or stability analysis \nusing simulation (see Figure 2-19, Figure 2-20 and Figure 2-21). Capture AC magnitude and \nphase response with and without compensator.  \n5. Perform measurements 1 -10 on simulation . Observe LED current . Capture all the graphs.  In \ncase LED model is not available in LTSpice then use multiple PN junction diodes connected in \nseries  to get the LED forward voltage.", "start_char_idx": 0, "end_char_idx": 2710, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "e0072cee-ddc7-48a1-9688-632dc14e7119": {"__data__": {"id_": "e0072cee-ddc7-48a1-9688-632dc14e7119", "embedding": null, "metadata": {"page_label": "25", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Jose Duilio Arteaga", "Vijay Rentala", "Department of Electrical Engineering", "Georgia Institute of Technology", "and Gangadhar Burra", "Brett Forejt"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c40bc5d6-7237-4a54-83e0-8d49b83ffbc0", "node_type": "4", "metadata": {"page_label": "25", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "9f40ecad13f94a4e61effbcc9f4d7fc6c05ac09de492c0fe08f52097a551631f", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d1cc07e9-7c8b-43b7-8f5d-d0438071cc77", "node_type": "1", "metadata": {"page_label": "24", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "209180cf45ea44b704d48b0776f7a3ca9a61cdf20a34ee8655092410ac8456dd", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e9f32f2f-b835-46e2-b6ee-371cb3968eb9", "node_type": "1", "metadata": {}, "hash": "0399eef55a28aeb732b25b64aa689c9c26ffc63d92380ce2ae01047962478bd6", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n25 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nChapter 3  Class -D Audio Amplifier  \n \nClass -D amplifier module is same as EE3703: Analog Circuits Lab  with few minor changes. Details about \nclass -d amplifier can be found at:  \nhttp://www.ee.iitm.ac.in/vlsi/courses/ec330_2011/finalproject/classdamp  \n \nReferences:  \n1. Wikipedia article  \n2. Notes on Class D amplifier from Georgia Institute of Technology  \n3. Notes from Elliott Sound Products  \n4. Brett Forejt, Vijay Rentala, Jose Duilio Arteaga, and Gangadhar Burra,  \"A 700+ -mW Class D \nDesign With Direct Battery Hookup in a 90 -nm Process,\"  IEEE Journal of Solid -State Circuits , \nVolume 40, Issue 9, Sep. 2005, pp. 1880 -1887.  \n5. Varona et al., \"A Low -Voltage Fully -Monolithic \u0394\u03a3 -Based Class -D Audio \nAmplifier,\"  Proceedings of the 1999 European Solid State Circuits Conference , pp. 545 -548. \n(This has an example of switch sizing. This is not the type of class D amplifier you are required \nto design)  \n6. Putzeys B., \"Digital audio's final frontier,\"  IEEE Spectrum  vol. 40,  no. 3, Mar. 2008. pp. 34 -41. \n7. Berkhout M.,  \"Audio at low and high power,\"  Proceedings of the 2008 European Solid State \nCircuits Conference  pp. 40 -49. \n8. Application notes from companies  \na. Texas Instruments:  http://www.ti.com/audio/  (e.g. Class -D LC Filter Design, 07 Jan \n2008; TPA3101D2 Mono Amplifier Configuration, 16 Apr 2007)  \nb. Maxim Integrated Circuits:  http://www.maxim -\nic.com/appnotes.cfm/appnote_number/3977  (The bridged three level topology \nshown here may be a bit co nfusing. See the TI datasheet for a simpler topology -\nlogically they are the same)  \nc. Analog Devices:  http://www.analog.com/library/analogDialogue/archives/40 -\n06/class_d.htm l \nd. International Rectifier:  http://www.irf.com/product -info/audio/classdtutorial.pdf  \ne. http://www.infineon.com/dgdl/an -\n1071.pdf?fileId=5546d462533600a40153559538eb0ff1  \n \nList of Difference between EE3703 and EE2019 Class -d Amplifier:  \n \nParameters  EE2019 Class -d EE3703 Class -d \nPWM Frequency  100KHz  300KHz  \nRamp Generator  Op-Amp and Comparator based  \n(used from experiment -1) BJT based", "start_char_idx": 0, "end_char_idx": 2219, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "e9f32f2f-b835-46e2-b6ee-371cb3968eb9": {"__data__": {"id_": "e9f32f2f-b835-46e2-b6ee-371cb3968eb9", "embedding": null, "metadata": {"page_label": "26", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "5c330548-991a-42a0-8d8f-a3f767200892", "node_type": "4", "metadata": {"page_label": "26", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "09c325396f2c1d64e81971f5b51604df4bba1d68e367b8660b25e99412a787d9", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e0072cee-ddc7-48a1-9688-632dc14e7119", "node_type": "1", "metadata": {"page_label": "25", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "02e51b2a7434975d39df82097319027bd9e61681ca1f34edb390e4ae40b50d00", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "57b834b2-8ab6-4fd0-88c3-a1c8da9a688c", "node_type": "1", "metadata": {}, "hash": "5ff24ed595f8884c5a8dc1367404534e480ddccbdb6faba69700fe1efcae4882", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n26 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nEXPERIMENT -4: SINGLE  ENDED -TO-DIFFERENTIAL  INPUT CONVERTER  AND PWM \nMODULATOR  \n \nCircuit Diagram:  \n \nVPWM_P\nVPWM_NCMP1\nCMP2\n100KHz\nVin_a+\nVin_a-\nNote: triangular wave and signal inputs to the \ncomparators must be around the same bias pointPWM Modulator\nAnalog input\nVin_a\nVRAMP_CLASS-D\n \nFigure 3-1 Block diagram of single ended -to-differential converter and PWM modulator  \n \nSingle ended -to-differential converter can be designed using op -amp based inverting amplifier as \nshown in Figure 3-2. \nR2\nVCMVIn_a-R1\nVin_a\nAnalog input\nVIn_a+Cin\n \nFigure 3-2 Circuit diagram of single ended -to-differential converter using op -amp  \nInput  capacitor  Cin should be l arge enough to make sure input audio signal is not attenuated.  \nFor R 1=R2: \nVin_a+ = V in_a (ac) + V CM \nVin_a - = -Vin_a(ac) + V CM", "start_char_idx": 0, "end_char_idx": 928, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "57b834b2-8ab6-4fd0-88c3-a1c8da9a688c": {"__data__": {"id_": "57b834b2-8ab6-4fd0-88c3-a1c8da9a688c", "embedding": null, "metadata": {"page_label": "27", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "35bdd288-e717-4055-acb8-a923f0f15a8f", "node_type": "4", "metadata": {"page_label": "27", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "9ee9bc7b7cc762a245232e55e61bafc54fe555fd3a8adbf14a8119dbe2651c95", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e9f32f2f-b835-46e2-b6ee-371cb3968eb9", "node_type": "1", "metadata": {"page_label": "26", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "d4c8d50ff8f1e2d0c19c50f0f38bdc8f727347b19c14170d920c4440549f90fc", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "796c6e4d-43b6-4dad-9c1f-316cc6156585", "node_type": "1", "metadata": {}, "hash": "01c7735052dbcd1d8b93343f1d9722b2afa7262d1022968a7376e52e445b3fc2", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n27 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nSince outputs (V in_a+ and V in_a -) and V RAMP are biased around V CM, common mode shifting of VRAMP is \nnot needed. Therefore V RAMP_CLASS -D can be directly connected to V RAMP. In case common mode of \nVRAMP is not V CM then it must be shifted to V CM by using a coupling capacitor and resistor as it was \ndone in Experiment -1 (Figure 2-14) to generate V RAMP_B . \nSpecifications  \n\u2022 Supply voltage (V IN=VDD) = 5V  \n\u2022 PWM Frequency = 100KHz  \nList of Components  \n\u2022 CMP1 and CMP2: LM339 (open collector \u2013 requires a pullup resistor between V DD and V OUT) \n\u2022 INV1, INV2 and INV 3: MC14069  \n \n \nList of Measurements  \n1. Set V DD=VIN=5V \n2. From function ge nerator, set sinusoid wave of 1k Hz and use as input to single ended -to-\ndifferential conv erter. Peak -to-peak amplitude of  the sinusoid should be same as peak -to-\npeak amplitude of the triangular wave.  \n3. Measure amplitude and frequency of waveforms at input, Vin+ and Vin -. Capture oscilloscope \nwaveform  and verify that Vin+ and Vin - are 180 degrees out of phase and have same \nampl itude as input.  \n4. Measure and capture duty cycle at V PWM_P  and V PWM_N . Duty cycle should follow the same \npattern as Vin _a+ and Vin _a-. Verify that V PWM_N  has inverter duty cycle (1 -D) of V PWM_P  (D). \n5. Add an RC filter at V PWM_P  and V PWM_N with 3dB cut -off freq uency of 10 -20KHz and observe the \noutput. Verify that output has the same shape as Vin _a+ and Vin _a-.  \n \nPre-Lab Exercise  \n1. Drive the expression for Vin+ and Vin - in terms of input and prove that Vin+ and Vin - have \nsane amplitude but of opposite polarity.  \n2. Find the expression for differential PWM signal, V PWM_P -VPWM -N and prove that average output \nis amplified version of analog input to single ended to differential converter. Find the gain of \namplifier.  \n3. Build the complete circuit shown in Figure 3-1 and Error! Reference source not found.  in L\nTSpice. Verify the functionality in  simulation  with  measurements 1 -5.", "start_char_idx": 0, "end_char_idx": 2109, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "796c6e4d-43b6-4dad-9c1f-316cc6156585": {"__data__": {"id_": "796c6e4d-43b6-4dad-9c1f-316cc6156585", "embedding": null, "metadata": {"page_label": "28", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "3c4aada5-24cf-4d22-9c08-a7cad5dc3493", "node_type": "4", "metadata": {"page_label": "28", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "c34333fb0251977599b5726dcb39651d406499c5a4a3b920ca586110cf48bcb5", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "57b834b2-8ab6-4fd0-88c3-a1c8da9a688c", "node_type": "1", "metadata": {"page_label": "27", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "b9ef0c866db48cd8e93aa8b741b2d43a5e7510e4e98e66d10808829c8fc43294", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "02fe2d58-107e-41f6-b280-4fd543298942", "node_type": "1", "metadata": {}, "hash": "891143a010e6e9ec7cffca160b354d1ebf28ce1f9c997d1722fb31ff9db4c57e", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n28 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nEXPERIMENT -5: H-BRIDGE DRIVER  AND INTEGRATION  \n \nCircuit Diagram:  \nFigure 3-3 shows the circuit  diagram of half -bridge driver. The driver is the output stage of class -D \namplifier and is the key to obtaining good efficiency. The switches (Qp and Qn) of the half -bridge driver \nare implemented using NPN and PNP transistors and driven with CMOS inverter buffers. Use a base \nresistance (bases of Q p and Q n) of a few k \u2126 to limit the base current. If you find that the drive is \ninsufficient  (i.e. the transistors don't saturate wi th a heavy load), reduce the base resistances so that \nthey saturate. If you find that the drive is still not sufficient, you can omit the base resistor, and connect \ntwo inverters in parallel to drive the base of the transistors . The non -overlap generator c an be \ndesigned using the circuit in experiment -2 or the one shown in Figure 3-4. \nHalf-Bridge  Driver\nVPWM VOUT\n \nFigure 3-3 Half-bridge speaker driver  \n \n \nFigure 3-4 Non-overlap clock generator", "start_char_idx": 0, "end_char_idx": 1121, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "02fe2d58-107e-41f6-b280-4fd543298942": {"__data__": {"id_": "02fe2d58-107e-41f6-b280-4fd543298942", "embedding": null, "metadata": {"page_label": "29", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "083ad153-21f4-4421-9d87-197aac89c50b", "node_type": "4", "metadata": {"page_label": "29", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "07d5e84c6b9620ccb020d8c1bdf06d2160a2d3b9c8c649b6db108b4a4b168626", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "796c6e4d-43b6-4dad-9c1f-316cc6156585", "node_type": "1", "metadata": {"page_label": "28", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "29170a0aabbfec03436d1ddc7a6ed9fc18df44cbcbb2a8bfd980f50e3e65390a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ae5bbaf1-dfff-40c0-8643-a4d49a11bd17", "node_type": "1", "metadata": {}, "hash": "e3a8c1551e4e5927da726931c458f8fad2521bb6fb1e4a8dde191fa4920e372b", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n29 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nIn order to test the half -bridge circuit, V PWM from one of the PWM modulators ( VPWM_P  or V PWM_N ) of \nexperiment -4 can be used as input. VOUT can be initially tested without load and then 32\u2126 resistive \nload is applied.  \nFor simulation, actual  electrical model of speaker can be used as shown in Figure 3-5. L is the coil \ninductance which is usually within the range of few 100s to a 1000 uH depending upon the size of \ncoil. R L is coil resistance which depends upon power rating of the speaker.  \n1\n2RL/2\nRL/2LSpeaker\n1\n2\n \nFigure 3-5 Electrical model of a speaker  \n \nFigure 3-6 shows the circuit diagram of complete class -d amplifier. The PWM output from single ended \nto differential converter and PWM modulator designed in experiment -4 is fed to H -Bridge driver which \ndrives the speak er load. H -bridge driver consist of two identical half -bridge driver s. The complete \nclass -D amplifier should be tested with resistive load first and then actual speaker.  \nH-Bridge Driver\nHalf-Bridge  Driver\nHalf-Bridge  DriverVPWM_P\nVPWM_NVOUT_P\nVOUT_NVin_a+\nVin_a-Vin_a\nVRAMP_CLASS-D\n \nFigure 3-6 Circuit diagram of  the complete class -d amplifier", "start_char_idx": 0, "end_char_idx": 1280, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "ae5bbaf1-dfff-40c0-8643-a4d49a11bd17": {"__data__": {"id_": "ae5bbaf1-dfff-40c0-8643-a4d49a11bd17", "embedding": null, "metadata": {"page_label": "30", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "1ba04065-7353-4d49-a6dd-d08a9b2bb734", "node_type": "4", "metadata": {"page_label": "30", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "9f32dc42c7107d902f29acb744ac43b3322c1cb03eaabb5104d8143cc0dc4b40", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "02fe2d58-107e-41f6-b280-4fd543298942", "node_type": "1", "metadata": {"page_label": "29", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "c2bae2491404eff8f98cc17a1a1b069b1d8e034d122abba21bddafc8c87c41fc", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "a4617a2e-54c9-4b7d-a68a-be0c7b1eee20", "node_type": "1", "metadata": {}, "hash": "a71fe8d98c31b028cfd65faafb86a8f827f3560c6b2fad125c2fd3c9c503ef65", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n30 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nSpecifications  \n\u2022 Supply voltage (V IN=VDD) = 5V \n\u2022 PWM Frequency = 100KHz  \n\u2022 Load Resistance (R L) = 32\u2126 \nList of Components  \n\u2022 CMP1 and CMP2: LM339 (open collector \u2013 requires a pullup resistor between V DD and V OUT) \n\u2022 Inverters: MC14069  or CD4069  \n\u2022 NAND Gates: SN74AHC00N  \n\u2022 BJTs: 2NXXXX series or alternate parts  \n \nList of Measurements  \n1. Set V DD=VIN=5V, R L=32 \u2126 \n2. From function generator, set sinusoid wave of 1KHz and use as input to single ended -to-\ndifferential conv erter. Peak -to-peak amplitude of  the sinusoid should be same as peak -to-\npeak amplitude of the triangular wave.  \n3. Measure and capture duty cycle at V OUT+ and V OUT -. Duty cycle should follow the same pattern \nas Vin_a+ and Vin_a -. Veri fy that VOUT - has inverter duty cycle (1 -D) of VOUT+ (D). \n4. Add an RC filter at VOUT+ and VOUT - with 3dB cut -off frequency of 10 -20KHz and observe the \noutput. Verify that output has the same shape as Vin_a+ and Vin_a -. RC filter is only to observe \nthe averag e value of output hence sho uld not be in the load path (i.e. l oad should be \nconnected directly between V OUT+ and VOUT -). \n5. Verify  2-4 with speaker and do hearing test. Reduce the amplitude of input sinusoid and \nobserve the change in sound level. Repeat heari ng test for 5 different  frequency tones \nbetween 0.5KHz to 5 KHz and observe the sound.  \nNOTE:  capture oscilloscope waveform only for one condition to show the functionality of circuit.  \n \nPre-Lab Exercise  \n1. Build the complete circuit shown in Figure 3-1 and Error! Reference source not found.  in L\nTSpice. Verify the functionality by simulation with measurements 1 -5. Use speaker model \nfrom Figure 3-5 as load and plot current through inductor. Inductor current should be average \nof differential output voltage (V OUT _P-VOUT _N) divided by R L.", "start_char_idx": 0, "end_char_idx": 1952, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "a4617a2e-54c9-4b7d-a68a-be0c7b1eee20": {"__data__": {"id_": "a4617a2e-54c9-4b7d-a68a-be0c7b1eee20", "embedding": null, "metadata": {"page_label": "31", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "15a61d70-1f67-4fc3-9dbf-f0dae0bab82e", "node_type": "4", "metadata": {"page_label": "31", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "6d082acb1fdb7c479ed93553d810a32391a5d1b815f1b1d0ddf84e57913421cf", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ae5bbaf1-dfff-40c0-8643-a4d49a11bd17", "node_type": "1", "metadata": {"page_label": "30", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "2e4de01a4ef35906b3b8b76d8a9ad3e37c28e26230cbea6f041252c7657aff03", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d19a457e-52a3-4c5f-9cf8-e4367530d40f", "node_type": "1", "metadata": {}, "hash": "fab0b8dfd508178d5e52e55609f897db464bf9659fc1219fbc2d3ce7c453bd12", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n31 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nChapter 4  Analog Filter , Adder  and Peak Detector  \n \nIntroduction  and Circuit Diagram s \nAnalog filters are used to pass desired frequency signals and reject other frequencies. The objective \nof this module is to design a second order high -Q bandpass filter which will pass only a fixed frequency \naudio tone. O utput of  the filter  is used as input signal to L ED driver and class -D amplifier at later stage \nwhen we integrate all the modules  and build complete system . \nC\nR11R22\nC\nVin\nVout\nR33\n \nFigure 4-1 A second order bandpass filter   \nFor basic theory and different types of filter, refer to the following documents:  \n\u2022 http://www.ti.com/lit/an/sbfa001c/sbfa001c.pdf  \n\u2022 https://focus.ti.com/lit/ml/sloa088/sloa088.pdf  \nFor multiple frequency tones, multiple filters, centred at different frequencies, can be used. Filter \noutputs can be added using an  invertin g adder shown in Figure 4-2. \nR3\nVin1\nVout Vin2R1\nR2\n \nFigure 4-2 An opamp based adder  \nThe output voltage of adder can be expressed as:  \nEquation 4-1 \ud835\udc49\ud835\udc5c\ud835\udc62\ud835\udc61=\u2212(\ud835\udc453\n\ud835\udc451\ud835\udc49\ud835\udc56\ud835\udc5b1+\ud835\udc453\n\ud835\udc452\ud835\udc49\ud835\udc56\ud835\udc5b2)   \nIf R 1=R2=R3 then:  \nEquation 4-2 \ud835\udc49\ud835\udc5c\ud835\udc62\ud835\udc61=\u2212(\ud835\udc49\ud835\udc56\ud835\udc5b1+\ud835\udc49\ud835\udc56\ud835\udc5b2)", "start_char_idx": 0, "end_char_idx": 1238, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "d19a457e-52a3-4c5f-9cf8-e4367530d40f": {"__data__": {"id_": "d19a457e-52a3-4c5f-9cf8-e4367530d40f", "embedding": null, "metadata": {"page_label": "32", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "1e7cd1d6-1939-4a54-a594-9ada3617b076", "node_type": "4", "metadata": {"page_label": "32", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "a58d800533ed7f72253ce4e3a02b61a410fa56d01ba414a10dae181ed2e4552a", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "a4617a2e-54c9-4b7d-a68a-be0c7b1eee20", "node_type": "1", "metadata": {"page_label": "31", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "02430e7912f6b7632a61623df7dc710a96d4f997a09ac2a869e09085cd752d9d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "9c4c2755-24e2-4bdb-8b7b-d6c5ba76d093", "node_type": "1", "metadata": {}, "hash": "9eef0c9a4cf32f1735e3f636546759d5abbdff230a39e0dcc9fe30013831b9ad", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n32 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nSince, reference voltage to LED driver is dc, the ac output signal of the above bandpass filter must be \nconverter to dc using a p eak detector . Following document provides  detailed description  about the \npeak detector  circuit . \n\u2022 http://ww1.microchip.com/downloads/en/AppNotes/01353A.pdf  \nFigure 4-3 shows the circuit of a basic peak detector. It is based on a half-wave rectifier  (AC-to-DC \nconverter) . Since V IN must be greater than forward voltage of diode (D1) for conduction, the circuit \ndoes not work for input voltages  lower than diode forward voltag e (~0.7V) . \n    \nFigure 4-3 A basic peak detector curcuit   \nAn op -amp based peak detector shown in Figure 4-5 is used in this module.  First order high pass filter \n(R1-C1) is used to de -couple any dc bias of the input Vin. Feedback from Vpeak to op -amp inverting \ninput  ensures  that D1 is always co nducting for positive voltage of  Vin_ac. Since diode remains reverse \nbiased for negative voltage, capacitor (C2) holds the peak value of Vin_ac at Vpeak.  \nOPA\nC1 R1Vin R2C2VpeakD1\nVin_ac\n \nFigure 4-4 Op-amp based peak detector curcuit   \nResistors R2 provide s the discharge path to Vpeak so that output voltage can be reduced if amplitude \nof the input is reducing. The discharge rate of Vpeak depends upon the RC time constant defined as:  \n\u03c4=R2\u2219C2 and must be chosen high enough to ensure low ripple at Vp eak and low enough so that Vpeak \ncan track any slow changes in the input signal  amplitude . Generally, time constant (\u03c4) is kept  around  \n10 times of the time period of input signal.  \nThe dc voltage obtained at Vpeak may have higher voltage than the maximum s pecified value of V REF \nin the LED driver. Peak detector circuit of Figure 4-4 can be modified by splitting R2 into R2 -R3 to form \na voltage divider. The desired level of V REF can be achieved by adjusting the values of R2 and R3.  The \nvalues of R2+R3 should be order of 10 s of KOhms or higher as lower values may cause current  drawn \nfrom op -amp output  higher than its drive capability. Maximum output current of the op -amp can be \nchecked from the datas heet before selecting the value s of R2 and R3.", "start_char_idx": 0, "end_char_idx": 2285, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "9c4c2755-24e2-4bdb-8b7b-d6c5ba76d093": {"__data__": {"id_": "9c4c2755-24e2-4bdb-8b7b-d6c5ba76d093", "embedding": null, "metadata": {"page_label": "33", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "db7636fb-dd4e-48de-94a0-b348bc15cdf0", "node_type": "4", "metadata": {"page_label": "33", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "403ed25c2f0b2d35d29cbc13c047abfb4905ced019baa902f0efcabcfa870bd5", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d19a457e-52a3-4c5f-9cf8-e4367530d40f", "node_type": "1", "metadata": {"page_label": "32", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "efe9ef09fa2186c6f7d43b8d9d0319bd7ed075459dca43faca5ce3e64eaf9b0e", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e92d0963-6edc-4a49-8f98-a378615caf90", "node_type": "1", "metadata": {}, "hash": "8853fb57544a8aedbeaa2b855834007b6785a4d6baf988b9cbfa780e0334a283", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n33 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nOPA\nC1 R1Vin R2\nVREF\n(to LED driver)C2\nR3C3VpeakD1\nVin_ac\nVREF = Vpeak\u00b7R3/(R2+R3) \nFigure 4-5 Modified o p-amp based peak detector curcuit   \nCapacitor  (C3) can also be added at  VREF to filters out the ripple further and get a cleaner dc voltage.  \nEXPERIMENT -6: BANDPASS FILTER  \nThe objectiv e of experiment -6 is to design two  different bandpass filter s in Figure 4-6. Audio input \n(Vin_audio), which is a fixed frequency si nusoid tone, is used as inpu t to the bandpass filter. Each \nbandpass filter is designed to respond to a desired frequency tone and reject other frequencies.  \nVin_audioVout_bpf1Ca\nR11aR22a\nCa\nR33aOPA1VCMBandpass Filter -1\nVout_bpf2Cb\nR11bR22b\nCb\nR33bOPA2VCMBandpass Filter -2\n \nFigure 4-6 Bandpass Filters  \n \nSpecifications  \n\u2022 Supply voltage : VDD=5V \n\u2022 VCM=VDD/2=2.5V  \n\u2022 Bandpass f ilter Gain (A o1=Ao2 )=1 (0 dB)  \n\u2022 Bandpass f ilter Q -factor (Qo 1=Qo2 ) = 1 0 \n\u2022 Bandpass F ilter-1 center frequency (f o1) = 1kHz, Bandpass Filter -2 center frequency (f o2) = \n3kHz \n \nList of Components  \n\u2022 OPA1 and OPA 2: MCP6004  (Op Amps Quad 1.8V 1MHz )", "start_char_idx": 0, "end_char_idx": 1203, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "e92d0963-6edc-4a49-8f98-a378615caf90": {"__data__": {"id_": "e92d0963-6edc-4a49-8f98-a378615caf90", "embedding": null, "metadata": {"page_label": "34", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "bd2a9c57-7859-4033-a8cd-7e49279e2db3", "node_type": "4", "metadata": {"page_label": "34", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "4089395a35551956af6e391540ce5f4dcf366fabf0cf448d185c08592fdc60c0", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "9c4c2755-24e2-4bdb-8b7b-d6c5ba76d093", "node_type": "1", "metadata": {"page_label": "33", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "29bdc5055db1802aa80efe938a2986d117a5ab082ae09ebaeebeac4f76c6ee0d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ad0a1c80-85f9-43a9-87c4-2baa49226525", "node_type": "1", "metadata": {}, "hash": "464283cb4b63b54660848a42a6a4f6015b3bd3a0df8288e7ea37aba087f181b0", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n34 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \n \nList of Measurements  \n1. Set V DD=5V, V CM=2.5V  \n2. Tune Bandpass Filter -1 center frequency (f o1) = 1kHz, Bandpass Filter -2 center frequency (f o2) \n= 3KHz, gain (A o1=Ao2 )=1 and Qo 1=Qo2 =10. \n3. From function g enerator, set sinusoid wave of 1 kHz and use as input to bandapss filter s \n(Vin_audio) . Peak -to-peak amplitude of the sinusoid should  be 0.9 times of peak -to-peak \namplitude of the ramp signal of experiment -1. \n4. Measure and capture the output of bandp ass filter s (Vout_bpf 1 and Vout _bpf2 ) and verify t he \namplitude as per the filter response.  Reduce the amplitude of Vin_audio and verify that \nVout_bpf1 follow the change in amplitude. Set the amplitude back to its maximum value \n(0.9xVm)  \n5. Change the frequency  of Vin_audio to 3kHz and repeat 4.  \n6. Now sweep  the frequency  of Vin_audio from 100Hz to 5kHz ) and verify that Vout_bpf 1 and \nVout_bpf2  do not respond to any other frequencies except their respective center frequencies \n(fo1=1kHz and fo2=3kHz)   \n \nPre-Lab Exercise  \n1. Derive the transfer function of bandpass filter shown in Figure 4-1 and prove that it is a second \norder bandpass filter having transfer function equivalent to:  H(s)=\ud835\udc34\ud835\udc5c\u2219\ud835\udc64\ud835\udc5c\n\ud835\udc44\ud835\udc5c\u2219s\n\ud835\udc602+\ud835\udc64\ud835\udc5c\n\ud835\udc44\ud835\udc5c\ud835\udc60+\ud835\udc64\ud835\udc5c2 . Find the \nvalues of resistors and capacitors for  BPF-1 and BPF-2 based on values (Ao, fo and Qo) \nprovided in the Specifications . \n2. Simulate and perform measurement 3 -6. Capture all the plots and mark values.  \n \nNOTE: \n\u2022 Center frequencies (fo1 and fo2) may be slightly off from simulation results when \nimplemented on breadboard. This is mainly due to the tolerance in resistors and capacitors. \nIn that case, you can tune the frequency of Vin_audio to match the center freq uency of the \nbandpass filter. Exact center frequency  of BPF -1 (fo1)  can be found by sweeping the frequency \nof Vin_audio around 1k Hz and look for the maximum amplitude of Vout_bpf 1. Similarly , Exact \ncenter frequency of BPF -2 (fo2) can be found by sweeping the frequency of Vin_audio around \n3kHz and look for the maximum amplitude of Vout_bpf2.", "start_char_idx": 0, "end_char_idx": 2181, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "ad0a1c80-85f9-43a9-87c4-2baa49226525": {"__data__": {"id_": "ad0a1c80-85f9-43a9-87c4-2baa49226525", "embedding": null, "metadata": {"page_label": "35", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "00b764a6-bab7-4890-a2bc-09d9e7e359c6", "node_type": "4", "metadata": {"page_label": "35", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "e2f354a4ba2db1325804ed535382f907dd9a35727298e058b274a85a43573587", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e92d0963-6edc-4a49-8f98-a378615caf90", "node_type": "1", "metadata": {"page_label": "34", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "1497a23f81f6a325a5ee1daa53ab08f943c10798f4d2f9b0f30295882bc5a8fb", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "28f3a225-0402-44f8-ac36-8eafbcc817ae", "node_type": "1", "metadata": {}, "hash": "f6fdc19f4786d7c0911c9df6049f6877cd06f6efe97fa359a03e0681c439d141", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n35 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nEXPERIMENT -7: ADDER  and PEAK DETECTOR  \nThe objective of experiment -7 is to add the band pass filtered signals (V out_bpf1  and V out_bpf2 ) from \nexperiment -6 and converter  the added signal into a dc voltage (V REF) using peak detector.   \nOPA4\nC1 R1R2\nVREF\n(to LED driver)C2\nR3C3VpeakD1\nVin_ac\nVREF = V peak\u00b7R3/(R2+R3)Peak Detector\nR\nVout_adderVin2R\nRAdder\nOPA3\nVCMVin1\n(to Class -D Amplifier )(From filters)\n \nFigure 4-7 Adder and Peak Detector  \n \nSpecifications  \n\u2022 Maximum peak -to-peak ripple at Vpeak = 100mV  \n\u2022 Maximum peak -to-peak ripple at V REF = 10mV  \n\u2022 Maximum pea k to peak amplitude of Vin1 and Vin2  = 0.9xVm (Vm is the peak -to-peak \namplitude of the ramp signal obtained from experiment -1 at V DD=5V)  \n\u2022 Maximum value of V REF (for m aximum amplitude of Vin1 and Vin2 ) = 25 0mV  \nList of Components  \n\u2022 OPA3 and OPA4 : MCP6004 ( Op Amps Quad 1.8V 1MHz ) \n\u2022 D1:  1N4148TR (Diodes - General Purpose ) \n \nList of Measurements  \n1. Set V DD=5V, V CM=2.5V  \n2. From function generator, apply  sinusoid  wave of  amplitude =0.9xVm , frequency= 1kHz at Vin1 \nand Vin2 with common mode (dc offset) set at 2.5V.  \n3. Measure and capture the output of adder (Vout_add ) and verify that:  \n\ud835\udc49\ud835\udc5c\ud835\udc62\ud835\udc61 _\ud835\udc4e\ud835\udc51\ud835\udc51 \u2212(\ud835\udc49\ud835\udc56\ud835\udc5b1+\ud835\udc49\ud835\udc56\ud835\udc5b2) \n4. Plot Vin_ac and verify that signal is biased around 0V.  \n5. Change  the f requency of input sinusoid to 3k Hz and repeat 3 and 4 .  \n6. Measure and plot Vpeak average and peak to peak ripple. Verify that average is approximately \nsame as peak level of Vin_ac and prak -to-peak ripple is within the specification (100mV).  \n7. Measure and  plot V REF and verify the average value is 25 0mV and ripple is within 10mV.  \n8. Reduce the amplitude of Vin1 and Vin2 and verify that Vout_add  and V REF follow the change \nin amplitude.  \n9. Now connect Vin1 to the output of Bandpass Filter -1 (Vout_bpf1) and Vin2 to Bandpass Filter -\n2 output (Vout_bpf2) . From function generator, apply sinusoid wave of 1kHz as input to \nbandapss filters (Vin_audio). Peak -to-peak amplitude of the sinusoid should be 0.9 times of \npeak -to-peak amplitude of the ramp signal of experime nt-1. Repeat measurement 6 and 7.  \nReduce the amplitude of Vin_audio and verify that Vout_add and V REF follow the change in \namplitude.  \n10. Change the frequency of input sinusoid to 3kHz and repeat 9.", "start_char_idx": 0, "end_char_idx": 2428, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "28f3a225-0402-44f8-ac36-8eafbcc817ae": {"__data__": {"id_": "28f3a225-0402-44f8-ac36-8eafbcc817ae", "embedding": null, "metadata": {"page_label": "36", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "aa7b0683-19a4-4b4a-a95f-f6c5412fb3d5", "node_type": "4", "metadata": {"page_label": "36", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "1c2de408fbaa80bfedbfb251426a8aaf746b1b827af3fd455b0fce7399b4602b", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ad0a1c80-85f9-43a9-87c4-2baa49226525", "node_type": "1", "metadata": {"page_label": "35", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "e69adf401e426f4d92f00d1f7ceeb9ac8d17330bc59cf7a99854b56d3f6317da", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d74e7f12-b72f-4b85-9db9-973f8e6d5d7f", "node_type": "1", "metadata": {}, "hash": "52d64aa3d18b33d206413080e83c515b951c268f57a710ff9c2fefa2264bcda3", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n36 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \n11. Now sweep the frequency of Vin_audio from 100Hz to 5kHz) and  verify that Vout_ac \namplitude is 0.9xVm and V REF is 250mV at frequencies 1kHz and 3kHz but remain very low \n(~0V) at other frequencies.  \nPre-Lab Exercise  \n1. Calculate the values of  R, R1, R2, R3, C1, C2 and C3 for the frequency and ripple provided in \nthe Specifications . \n2. Design and simul ate the entire circuit shown in Figure 4-7 with above calculated values. Verify \nthe operation with measurements 1 to 11 . \n \nNOTE:  \n\u2022 The gain of the bandpass filter at center frequency should be unity. If not then adjust the value \nof R11. Alternatively, the gain can be changed by selecting proper values of values of R1, R2 \nand R3 in the adder ( Figure 4-2).  \n\u2022 The center frequencies  (fo1 and fo2 ) may be slightly off from simulation results when \nimplemented on breadboard. This is mainly due to the tolerance in resistors and capacitors. \nIn that ca se, you can tune the frequency of Vin_audio to match the center frequency of the \nbandpass filter. Exact c enter frequency can be found by sweeping the frequency of Vin_audio \naround 1KHz and look for the maximum amplitude of Vout_bpf.", "start_char_idx": 0, "end_char_idx": 1284, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "d74e7f12-b72f-4b85-9db9-973f8e6d5d7f": {"__data__": {"id_": "d74e7f12-b72f-4b85-9db9-973f8e6d5d7f", "embedding": null, "metadata": {"page_label": "37", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "c2fb8ba8-5641-41a9-a21e-981e90030a88", "node_type": "4", "metadata": {"page_label": "37", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "70342ce46841051dc136e52ca76c8bf286105c95c7f17d410dfe10900d755a8c", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "28f3a225-0402-44f8-ac36-8eafbcc817ae", "node_type": "1", "metadata": {"page_label": "36", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "110217ba756897a750eaafce87ffff8dd9ab0e24f16ab0b0f16201efc658d686", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d9aea364-aa61-441d-97ed-9fd87f90cab8", "node_type": "1", "metadata": {}, "hash": "0fb940a4b67b86a78bf99121a32d7e5eade4a8f755772182246208a450d755b3", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n37 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nChapter 5  Top Level Integration  \n \nTop level integration combines all the four  modules (LED Driv er, Class -D Amplifier,  Filtes  and \nAdder +Peak Detector  designed during experiments 1 -7) to build the complete system. Figure 5-1 \nshows the block diagram of the complete system after integrating all the modules.  \nLED\nRSENSEVOUT VREF (Fixed frequency audio  tone \nfrom function generator) Vin_audio\nVREF\nVFB\nSpeaker\nVRAMP\nADDER AND \nPEAK \nDETECTOR\n(Experiment 7)LED DRIVER\n(Experiments 1,2,3)CLASS -D AMPIFIER\n(Experiments 4,5)Vout_adVin_aVOUT_P\nVOUT_NVCTRL\nVRAMP_B\nVRAMP\nVRAMP_CLASS -D\nVin_a+\nVin_a-\nVPWM_N\nVpeakVin_audioVPWM_PVDD1\nVSS1VDD2\nVSS2VDD3\nVSS3V+POWER SUPPLY\nGND\nVDD1VDD2VDD3VSS1VSS2VSS3FILTERS\n(Experiment 6)Vout_bpf1\nVout_bpf2Vin1\nVin2\n \nFigure 5-1 Block diagram of the complete system after integration  \n \nVin_audio is a fixed frequency audio tone generated from function generated as it was used in \nexperiment -6 and 7 . All the interface signals going from one module to other should be connected \nproperly . In order to prevent noise coupling from one module to other, V DD and GND (V SS) of each \nmodule should be connected directly to power supply and not shorted locally on the breadboard. If \nrequired, decoupling capacitors of few \u00b5F can be connected locally be tween VDD and GND of each \nmodule. If analog modules (non -switching) within the modules are affected from switching noise then \nVDD and GND of each analog module can be separated as well and connected directly to the power \nsupply.", "start_char_idx": 0, "end_char_idx": 1645, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}, "d9aea364-aa61-441d-97ed-9fd87f90cab8": {"__data__": {"id_": "d9aea364-aa61-441d-97ed-9fd87f90cab8", "embedding": null, "metadata": {"page_label": "38", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "22337f11-04e9-4c22-bb8e-a22aec4c8768", "node_type": "4", "metadata": {"page_label": "38", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "52b9989ece25c3c396118769b6e796acf2b1083deaff0ff7811b32acdfdef201", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d74e7f12-b72f-4b85-9db9-973f8e6d5d7f", "node_type": "1", "metadata": {"page_label": "37", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16"}, "hash": "c7b85812cc25c493e15d7f81414958a9d84ec68f2a995f355822446c36bac890", "class_name": "RelatedNodeInfo"}}, "text": "EE2019 ANALOG SYSTEMS LAB  \n38 | P a g e  \nDepartment of Electrical Engineering, Indian Institute of Technology Madras  \nIntegration Guidelines  \n1. Makes sure all the individual modules are working before integrating them together.  \n2. Before starting board level integration, integrate all the modules together on LTSpice and \nverify the functionality.  \n3. Label all the signals shown in the block diagram of Figure 5-1 using a small piece of paper and \ntape.  Wires connecting to these labelled signals should be brought to for measurement. Rest \nof the signals can  left inside the board.  \n4. Try to use different colour wires for VDD, GND and signals. For example, red can be used for \nVDD, black from GND  and other colours for signals.  \n5. Putting tape around the circuits may help in keeping the connections intact. Signal wire s which \nare brought out for measurement can also be fastened locally on board using tape to protect \nfrom popping out of the holes.  \n6. VDD and GND (V SS) of each module should be connected directly to power supply and not \nshorted locally on the breadboard. If required, decoupling capacitors of few \u00b5F can be \nconnected locally between VDD and GND of each module.  \n7. Check the short between VDD, GND and signals before turning the power supply ON.  \n8. Limit the power supply current to prevent the circuit from damaging in case of accidental \nshort.  Usually current limit is set slightly higher  (1.5x or so) than the maximum total current \ndrawn by the circuit s. \n \n \nFinal Demo  \nFinal demo will be based on both LTSpice and  board level design. Students will not be given extra time \nto work on circuits on the day of final demo hence all students should have their modules ready before \nstart of the demo. Students will be aske d to demo nstrate  following:  \n1. LTSpice simulation results . Must be implemented  individually by each group  mate . \n2. Hardware functionality demo (in group ). \n3. Probe signals listed in Figure 5-1. \n4. Capability of operating instruments used in EE2019 lab (oscilloscope, power supplies, function \ngenerator etc.)  \n5. Answering questions related to circuits designed in EE2019 lab experiments.", "start_char_idx": 0, "end_char_idx": 2182, "text_template": "[Excerpt from document]\n{metadata_str}\nExcerpt:\n-----\n{content}\n-----\n", "metadata_template": "{key}: {value}", "metadata_seperator": "\n", "class_name": "TextNode"}, "__type__": "1"}}, "docstore/metadata": {"05165735-1e34-4390-a173-54b53a2a2284": {"doc_hash": "10b36424103cce43834b7365110a13645f85bf952fb2b89a0dd9aa8252f2b806", "ref_doc_id": "71882dea-737c-405e-a608-9c2414ebbf92"}, "b552b7c1-db0e-4d01-9247-0ad883607ab7": {"doc_hash": "8ff8974c381ade151869c3ce461696a625572c9eeea9668750368ef792164e7b", "ref_doc_id": "9fe58b63-c2b0-4b94-a494-e00ee1ae8256"}, "c7065549-b306-4b1b-8e2e-1fa6e09a1939": {"doc_hash": "f60733fc24edaf6de39101df855a60d8ab770a52e669409485096ff9a77f139d", "ref_doc_id": "a157bf26-ae47-40d5-ac25-36fbea7e11fd"}, "d8b3e04a-6c4a-4825-823f-b1cfc87727a1": {"doc_hash": "62c7e5e8adcc1418128b38f074386161867e3d0ed0ab9f0d27cefbfbe19374dc", "ref_doc_id": "126c0ff4-9eee-4efe-8a44-f6c18c21edfa"}, "5424a67d-ae54-4f99-9808-cbf068a2a9e0": {"doc_hash": "ca0bafe190e2737d43bad8a69ac5d4a7241dd395267d00399381d7fd1973e515", "ref_doc_id": "55fc0c23-01dd-4472-a68a-58545ac2bca1"}, "66308b24-a7b5-4f6d-a3d9-8e21a252636e": {"doc_hash": "254cbc860f8755a10eae61acadb072bddd9a6d17f05da2a976d8e6b5f7ef421e", "ref_doc_id": "94e0139f-224a-4f30-9795-6497a032801e"}, "22f63453-8165-427d-b837-ce2dd0ecab84": {"doc_hash": "6f3d9d1ea953604009da35f701bfcc052c564f932b2d08f6fdfbd76f959e8597", "ref_doc_id": "5f9b460d-f16b-49d3-b2cc-bac355726917"}, "1f801c49-7a5e-4dbc-9003-17419c7dff93": {"doc_hash": "559e8efdd788b461c98f624b4f30b979b9205e8e9aaf2bb0bd16926b7e0a433f", "ref_doc_id": "f39bad0f-5aa3-43f5-9263-0d864238cbb6"}, "78528c61-2219-4f05-b7a1-b18ce3d529fe": {"doc_hash": "518ecccd6d5a66942cc327e5eeb488e179b2cbea4ec752d6cf0e30a71c3ffc54", "ref_doc_id": "4c5f853a-4d9e-46ae-a870-54eaf05b1ba3"}, "3a43461d-c850-457d-ad4b-e57e4f069a53": {"doc_hash": "13357ebbfdf32195c7c3a40718666b149f9c68b6e2e1acc74fe719daa5551acd", "ref_doc_id": "7848d099-bbe9-4594-97d9-590e415e88db"}, "c8cc3e66-3543-4597-8b92-266cfd1570b9": {"doc_hash": "df9e5020760bd24b571118e1f5898ec12fe1f1313bc854c083d206b82fc6c227", "ref_doc_id": "102c548a-69dc-4867-b2c7-0334fb5ed447"}, "47df6a4c-fcff-4f8a-a9bd-abc305da8fe5": {"doc_hash": "66fb3473a2ee3582784d6e4cfe8c59b37a97100107a05faad3f8e29b9113b6f3", "ref_doc_id": "a726ca6a-bb5e-4f3e-98ba-f6dc38956aea"}, "a6615419-0727-422a-a987-38547d16ea2e": {"doc_hash": "c26e63d8f1c8acd2b2106b33157d2aff3eb741f7b4a028e93ebf5c10ee543f27", "ref_doc_id": "3ed67d29-15f9-4f5e-9eec-71ac94623913"}, "3b082494-5269-418f-b17c-7519c62d0d32": {"doc_hash": "f35521f0f50e3002d11a145f2d249e8dc5f030dc4b300d48a6668934f632e4cb", "ref_doc_id": "cc1173e6-ee0c-4c09-8669-cabd978c5d46"}, "be111a8e-bc16-4a65-8086-8606ad934b5c": {"doc_hash": "70e303306191226b81282e725b1a30025d280a7199a2430c5a8f9aca9166a65c", "ref_doc_id": "b0089d0a-cb24-45c7-81b2-b84193c1b92f"}, "b614b568-e841-498b-ae45-bce6f0b23ff3": {"doc_hash": "157740bce103491b64eed3193bc3445ac56fd8ac07ec6874e56a26c38f800946", "ref_doc_id": "081b5174-ca34-476a-b915-79352b6739a5"}, "4c60a1b3-287c-47e2-95b2-331fa9160ede": {"doc_hash": "7d2182e0c70dafcbf6a64ded1aff773aaaf981d47b24cf626fc588c601fb7f17", "ref_doc_id": "fc958658-d1de-421b-8221-287f8fae581c"}, "1f234cb6-7183-42a3-9c10-68b61442a590": {"doc_hash": "91a02ad977c95b06f35b9fdaca1c3773be628592ce966fac3747137be633e929", "ref_doc_id": "9b0d3d49-cc4a-4ef5-8ed3-23199779e15e"}, "beb1aca0-57a1-4ef3-a2e7-2ea3813930cb": {"doc_hash": "e4a9d7a628686d06a590753cedf7e1465880b54974776c6e063cbe7d4bc66f4f", "ref_doc_id": "b87424f8-8d64-4781-9852-25219aaa94db"}, "244f3377-59f2-40c0-ab73-f86f3e5dbf07": {"doc_hash": "b3f4e352065c707a87a8680047cc523b0af6d0dd4dfddff96ae2db96cc5e0a6c", "ref_doc_id": "cd781147-e216-44fc-8ebc-81ebd588d11f"}, "3d43f46d-3f7f-4cf3-ba78-36d6b8d3af4f": {"doc_hash": "b78db97797a86433e2f0d59b2eab590a3dc037b1d494254fb466ddc5e097501b", "ref_doc_id": "c44f6097-f700-4cf5-8bea-b1209b852d30"}, "d6be7fcf-3cef-4f8a-8b93-4c26b1d5c840": {"doc_hash": "2fd13c86c0f15c73c3f1fe76b205ddce6729c009711b71533c97e9eaae786bf3", "ref_doc_id": "995d872c-f8c7-4964-9543-3ed6e858a41e"}, "4ffe65c5-3934-4f79-90de-597816f6a297": {"doc_hash": "0f6390d60d389107260dbd756dead9b09219664ffa943588fcfdea5d8d93f4ab", "ref_doc_id": "1657ad53-9cfe-4f32-96a4-a70fbb58ed01"}, "d1cc07e9-7c8b-43b7-8f5d-d0438071cc77": {"doc_hash": "cb44059e70901177f7d73b04ff47a0d69790b65b73ca530a1038bb28ab05dcb1", "ref_doc_id": "ca3f7b99-9c61-4ba7-8ab8-3cf14c433c18"}, "e0072cee-ddc7-48a1-9688-632dc14e7119": {"doc_hash": "7201e0141bba0c71c30b64e710b92f60e953b2ad9e90c9a2df1fe1d63d7844a5", "ref_doc_id": "c40bc5d6-7237-4a54-83e0-8d49b83ffbc0"}, "e9f32f2f-b835-46e2-b6ee-371cb3968eb9": {"doc_hash": "3a43e80718041b68949704cbf5bb2504ad7c6f9cff5efabcff75ef9b688ce14a", "ref_doc_id": "5c330548-991a-42a0-8d8f-a3f767200892"}, "57b834b2-8ab6-4fd0-88c3-a1c8da9a688c": {"doc_hash": "81e373fd27c289fff23fde3e9fbb760af23a5601863a0490803630b9a4a54217", "ref_doc_id": "35bdd288-e717-4055-acb8-a923f0f15a8f"}, "796c6e4d-43b6-4dad-9c1f-316cc6156585": {"doc_hash": "48690cf55feb8a498ceb68fb478f26f4504042bbc20eef6806cee19db5e67cf7", "ref_doc_id": "3c4aada5-24cf-4d22-9c08-a7cad5dc3493"}, "02fe2d58-107e-41f6-b280-4fd543298942": {"doc_hash": "02e39d08ee162a3e0529c639eac2a17ad8cd18a48f8cb836e8a0d61c591d2527", "ref_doc_id": "083ad153-21f4-4421-9d87-197aac89c50b"}, "ae5bbaf1-dfff-40c0-8643-a4d49a11bd17": {"doc_hash": "fb2df4d7812eac9be738d35c231524be596a4d9af318a985e054bce9908ccb3b", "ref_doc_id": "1ba04065-7353-4d49-a6dd-d08a9b2bb734"}, "a4617a2e-54c9-4b7d-a68a-be0c7b1eee20": {"doc_hash": "309e2f113642dab414e75ba4a3b1f857ef92946ae008aafad5cc0fd30bbb2056", "ref_doc_id": "15a61d70-1f67-4fc3-9dbf-f0dae0bab82e"}, "d19a457e-52a3-4c5f-9cf8-e4367530d40f": {"doc_hash": "a44d5bc5fbd94a842b3d3b2717349b3b7bcbbb53459edff15818ead333d800a8", "ref_doc_id": "1e7cd1d6-1939-4a54-a594-9ada3617b076"}, "9c4c2755-24e2-4bdb-8b7b-d6c5ba76d093": {"doc_hash": "ad21b2c28ee52316086c358ff229c73740636db940694f5617e653ca30847b10", "ref_doc_id": "db7636fb-dd4e-48de-94a0-b348bc15cdf0"}, "e92d0963-6edc-4a49-8f98-a378615caf90": {"doc_hash": "2efc5535b59ea809243f36aa082964f363406d18ae8d2b351787eb9bfd37dfd5", "ref_doc_id": "bd2a9c57-7859-4033-a8cd-7e49279e2db3"}, "ad0a1c80-85f9-43a9-87c4-2baa49226525": {"doc_hash": "8d3bea834de61e735c60135f85a67e2c9eb80a145fc3ca6360219dfe6b1fe388", "ref_doc_id": "00b764a6-bab7-4890-a2bc-09d9e7e359c6"}, "28f3a225-0402-44f8-ac36-8eafbcc817ae": {"doc_hash": "d10fa906eb0ef6395036503b847ad79953bb7c153f069ea9b0a24ab13bc7598f", "ref_doc_id": "aa7b0683-19a4-4b4a-a95f-f6c5412fb3d5"}, "d74e7f12-b72f-4b85-9db9-973f8e6d5d7f": {"doc_hash": "b033487cfc4536be64d1186e0a13a9dc11aa4c6deae87dfb7b186ff25b551c98", "ref_doc_id": "c2fb8ba8-5641-41a9-a21e-981e90030a88"}, "d9aea364-aa61-441d-97ed-9fd87f90cab8": {"doc_hash": "f13d5e8517bc3fdcc681811fabe5926e2c17f8d4a3961c26328e6a342482ab02", "ref_doc_id": "22337f11-04e9-4c22-bb8e-a22aec4c8768"}}, "docstore/ref_doc_info": {"71882dea-737c-405e-a608-9c2414ebbf92": {"node_ids": ["05165735-1e34-4390-a173-54b53a2a2284"], "metadata": {"page_label": "1", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "9fe58b63-c2b0-4b94-a494-e00ee1ae8256": {"node_ids": ["b552b7c1-db0e-4d01-9247-0ad883607ab7"], "metadata": {"page_label": "2", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "a157bf26-ae47-40d5-ac25-36fbea7e11fd": {"node_ids": ["c7065549-b306-4b1b-8e2e-1fa6e09a1939"], "metadata": {"page_label": "3", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "126c0ff4-9eee-4efe-8a44-f6c18c21edfa": {"node_ids": ["d8b3e04a-6c4a-4825-823f-b1cfc87727a1"], "metadata": {"page_label": "4", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "55fc0c23-01dd-4472-a68a-58545ac2bca1": {"node_ids": ["5424a67d-ae54-4f99-9808-cbf068a2a9e0"], "metadata": {"page_label": "5", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "94e0139f-224a-4f30-9795-6497a032801e": {"node_ids": ["66308b24-a7b5-4f6d-a3d9-8e21a252636e"], "metadata": {"page_label": "6", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "5f9b460d-f16b-49d3-b2cc-bac355726917": {"node_ids": ["22f63453-8165-427d-b837-ce2dd0ecab84"], "metadata": {"page_label": "7", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}}, "f39bad0f-5aa3-43f5-9263-0d864238cbb6": {"node_ids": ["1f801c49-7a5e-4dbc-9003-17419c7dff93"], "metadata": {"page_label": "8", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}}, "4c5f853a-4d9e-46ae-a870-54eaf05b1ba3": {"node_ids": ["78528c61-2219-4f05-b7a1-b18ce3d529fe"], "metadata": {"page_label": "9", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}}, "7848d099-bbe9-4594-97d9-590e415e88db": {"node_ids": ["3a43461d-c850-457d-ad4b-e57e4f069a53"], "metadata": {"page_label": "10", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "102c548a-69dc-4867-b2c7-0334fb5ed447": {"node_ids": ["c8cc3e66-3543-4597-8b92-266cfd1570b9"], "metadata": {"page_label": "11", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "a726ca6a-bb5e-4f3e-98ba-f6dc38956aea": {"node_ids": ["47df6a4c-fcff-4f8a-a9bd-abc305da8fe5"], "metadata": {"page_label": "12", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "3ed67d29-15f9-4f5e-9eec-71ac94623913": {"node_ids": ["a6615419-0727-422a-a987-38547d16ea2e"], "metadata": {"page_label": "13", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "cc1173e6-ee0c-4c09-8669-cabd978c5d46": {"node_ids": ["3b082494-5269-418f-b17c-7519c62d0d32"], "metadata": {"page_label": "14", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "b0089d0a-cb24-45c7-81b2-b84193c1b92f": {"node_ids": ["be111a8e-bc16-4a65-8086-8606ad934b5c"], "metadata": {"page_label": "15", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "081b5174-ca34-476a-b915-79352b6739a5": {"node_ids": ["b614b568-e841-498b-ae45-bce6f0b23ff3"], "metadata": {"page_label": "16", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "fc958658-d1de-421b-8221-287f8fae581c": {"node_ids": ["4c60a1b3-287c-47e2-95b2-331fa9160ede"], "metadata": {"page_label": "17", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "9b0d3d49-cc4a-4ef5-8ed3-23199779e15e": {"node_ids": ["1f234cb6-7183-42a3-9c10-68b61442a590"], "metadata": {"page_label": "18", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "b87424f8-8d64-4781-9852-25219aaa94db": {"node_ids": ["beb1aca0-57a1-4ef3-a2e7-2ea3813930cb"], "metadata": {"page_label": "19", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "cd781147-e216-44fc-8ebc-81ebd588d11f": {"node_ids": ["244f3377-59f2-40c0-ab73-f86f3e5dbf07"], "metadata": {"page_label": "20", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "c44f6097-f700-4cf5-8bea-b1209b852d30": {"node_ids": ["3d43f46d-3f7f-4cf3-ba78-36d6b8d3af4f"], "metadata": {"page_label": "21", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "995d872c-f8c7-4964-9543-3ed6e858a41e": {"node_ids": ["d6be7fcf-3cef-4f8a-8b93-4c26b1d5c840"], "metadata": {"page_label": "22", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "1657ad53-9cfe-4f32-96a4-a70fbb58ed01": {"node_ids": ["4ffe65c5-3934-4f79-90de-597816f6a297"], "metadata": {"page_label": "23", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Barkha", "Department of Electrical Engineering"]}}, "ca3f7b99-9c61-4ba7-8ab8-3cf14c433c18": {"node_ids": ["d1cc07e9-7c8b-43b7-8f5d-d0438071cc77"], "metadata": {"page_label": "24", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology"]}}, "c40bc5d6-7237-4a54-83e0-8d49b83ffbc0": {"node_ids": ["e0072cee-ddc7-48a1-9688-632dc14e7119"], "metadata": {"page_label": "25", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Jose Duilio Arteaga", "Vijay Rentala", "Department of Electrical Engineering", "Georgia Institute of Technology", "and Gangadhar Burra", "Brett Forejt"]}}, "5c330548-991a-42a0-8d8f-a3f767200892": {"node_ids": ["e9f32f2f-b835-46e2-b6ee-371cb3968eb9"], "metadata": {"page_label": "26", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}}, "35bdd288-e717-4055-acb8-a923f0f15a8f": {"node_ids": ["57b834b2-8ab6-4fd0-88c3-a1c8da9a688c"], "metadata": {"page_label": "27", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}}, "3c4aada5-24cf-4d22-9c08-a7cad5dc3493": {"node_ids": ["796c6e4d-43b6-4dad-9c1f-316cc6156585"], "metadata": {"page_label": "28", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "083ad153-21f4-4421-9d87-197aac89c50b": {"node_ids": ["02fe2d58-107e-41f6-b280-4fd543298942"], "metadata": {"page_label": "29", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}}, "1ba04065-7353-4d49-a6dd-d08a9b2bb734": {"node_ids": ["ae5bbaf1-dfff-40c0-8643-a4d49a11bd17"], "metadata": {"page_label": "30", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "15a61d70-1f67-4fc3-9dbf-f0dae0bab82e": {"node_ids": ["a4617a2e-54c9-4b7d-a68a-be0c7b1eee20"], "metadata": {"page_label": "31", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}}, "1e7cd1d6-1939-4a54-a594-9ada3617b076": {"node_ids": ["d19a457e-52a3-4c5f-9cf8-e4367530d40f"], "metadata": {"page_label": "32", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology Madras", "Department of Electrical Engineering"]}}, "db7636fb-dd4e-48de-94a0-b348bc15cdf0": {"node_ids": ["9c4c2755-24e2-4bdb-8b7b-d6c5ba76d093"], "metadata": {"page_label": "33", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "bd2a9c57-7859-4033-a8cd-7e49279e2db3": {"node_ids": ["e92d0963-6edc-4a49-8f98-a378615caf90"], "metadata": {"page_label": "34", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "00b764a6-bab7-4890-a2bc-09d9e7e359c6": {"node_ids": ["ad0a1c80-85f9-43a9-87c4-2baa49226525"], "metadata": {"page_label": "35", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "aa7b0683-19a4-4b4a-a95f-f6c5412fb3d5": {"node_ids": ["28f3a225-0402-44f8-ac36-8eafbcc817ae"], "metadata": {"page_label": "36", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "c2fb8ba8-5641-41a9-a21e-981e90030a88": {"node_ids": ["d74e7f12-b72f-4b85-9db9-973f8e6d5d7f"], "metadata": {"page_label": "37", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}, "22337f11-04e9-4c22-bb8e-a22aec4c8768": {"node_ids": ["d9aea364-aa61-441d-97ed-9fd87f90cab8"], "metadata": {"page_label": "38", "file_name": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_path": "/home/ubuntu/Analog/analog_system_lab_2024.pdf", "file_type": "application/pdf", "file_size": 861580, "creation_date": "2024-03-16", "last_modified_date": "2024-03-16", "entities": ["Indian Institute of Technology", "Department of Electrical Engineering"]}}}}