{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686951428384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686951428384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:37:08 2023 " "Processing started: Fri Jun 16 15:37:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686951428384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951428384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c Monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monociclo -c Monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951428384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686951428489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686951428489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BranchPredictor.v(22) " "Verilog HDL information at BranchPredictor.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../BranchPredictor/BranchPredictor.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BranchPredictor/BranchPredictor.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686951434056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BranchPredictor/BranchPredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BranchPredictor/BranchPredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "../BranchPredictor/BranchPredictor.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BranchPredictor/BranchPredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/mux_3_to_1/mux_3_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/mux_3_to_1/mux_3_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_to_1 " "Found entity 1: mux_3_to_1" {  } { { "../mux_3_to_1/mux_3_to_1.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/mux_3_to_1/mux_3_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Forwarding/Forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Forwarding/Forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "../Forwarding/Forwarding.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Forwarding/Forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Hazard/Hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Hazard/Hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "../Hazard/Hazard.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Hazard/Hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/IMemory/IMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/IMemory/IMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "../IMemory/IMemory.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/IMemory/IMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/SignExtendPC/SignExtendPC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/SignExtendPC/SignExtendPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtendPC " "Found entity 1: SignExtendPC" {  } { { "../SignExtendPC/SignExtendPC.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/SignExtendPC/SignExtendPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BJcontrol/BJcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BJcontrol/BJcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 BJcontrol " "Found entity 1: BJcontrol" {  } { { "../BJcontrol/BJcontrol.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BJcontrol/BJcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/DecodeALU/DecodeALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/DecodeALU/DecodeALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeALU " "Found entity 1: DecodeALU" {  } { { "../DecodeALU/DecodeALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/DecodeALU/DecodeALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Memory/Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Memory/Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Memory/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/FullAdderN/FullAdderN.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/FullAdderN/FullAdderN.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdderN " "Found entity 1: FullAdderN" {  } { { "../FullAdderN/FullAdderN.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/FullAdderN/FullAdderN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/FullAdder/FullAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/FullAdder/FullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/FullAdder/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/SignExtend/SignExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/SignExtend/SignExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend/SignExtend.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/SignExtend/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/RegisterFile/RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/RegisterFile/RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile/RegisterFile.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/RegisterFile/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(17) " "Verilog HDL information at ALU.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../ALU/ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/ALU/ALU.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686951434062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Decode/Decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Decode/Decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "../Decode/Decode.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Decode/Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Monociclo.v 2 2 " "Found 2 design units, including 2 entities, in source file Monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monociclo " "Found entity 1: Monociclo" {  } { { "Monociclo.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434063 ""} { "Info" "ISGN_ENTITY_NAME" "2 Monociclo_vlg_tst " "Found entity 2: Monociclo_vlg_tst" {  } { { "Monociclo.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Latch_IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file Latch_IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_IF_ID " "Found entity 1: Latch_IF_ID" {  } { { "Latch_IF_ID.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Latch_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Latch_EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file Latch_EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_EX_MEM " "Found entity 1: Latch_EX_MEM" {  } { { "Latch_EX_MEM.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Latch_EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Latch_MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file Latch_MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_MEM_WB " "Found entity 1: Latch_MEM_WB" {  } { { "Latch_MEM_WB.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Latch_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Latch_RR_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file Latch_RR_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_RR_EX " "Found entity 1: Latch_RR_EX" {  } { { "Latch_RR_EX.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Latch_RR_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Latch_ID_RR.v 1 1 " "Found 1 design units, including 1 entities, in source file Latch_ID_RR.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_ID_RR " "Found entity 1: Latch_ID_RR" {  } { { "Latch_ID_RR.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Latch_ID_RR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951434065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951434065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Monociclo " "Elaborating entity \"Monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686951434107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderN FullAdderN:Add4 " "Elaborating entity \"FullAdderN\" for hierarchy \"FullAdderN:Add4\"" {  } { { "Monociclo.v" "Add4" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdderN:Add4\|FullAdder:genfor\[0\].Adder " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdderN:Add4\|FullAdder:genfor\[0\].Adder\"" {  } { { "../FullAdderN/FullAdderN.v" "genfor\[0\].Adder" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/FullAdderN/FullAdderN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMemory IMemory:Instr_Mem " "Elaborating entity \"IMemory\" for hierarchy \"IMemory:Instr_Mem\"" {  } { { "Monociclo.v" "Instr_Mem" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434119 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 31 IMemory.v(16) " "Verilog HDL warning at IMemory.v(16): number of words (7) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../IMemory/IMemory.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/IMemory/IMemory.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1686951434119 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 IMemory.v(12) " "Net \"mem.data_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686951434120 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 IMemory.v(12) " "Net \"mem.waddr_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686951434120 "|Monociclo|IMemory:Instr_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 IMemory.v(12) " "Net \"mem.we_a\" at IMemory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../IMemory/IMemory.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/IMemory/IMemory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686951434121 "|Monociclo|IMemory:Instr_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor BranchPredictor:B_Predictor " "Elaborating entity \"BranchPredictor\" for hierarchy \"BranchPredictor:B_Predictor\"" {  } { { "Monociclo.v" "B_Predictor" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_IF_ID Latch_IF_ID:Latch1 " "Elaborating entity \"Latch_IF_ID\" for hierarchy \"Latch_IF_ID:Latch1\"" {  } { { "Monociclo.v" "Latch1" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Deco " "Elaborating entity \"Decode\" for hierarchy \"Decode:Deco\"" {  } { { "Monociclo.v" "Deco" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeALU DecodeALU:DecoALU " "Elaborating entity \"DecodeALU\" for hierarchy \"DecodeALU:DecoALU\"" {  } { { "Monociclo.v" "DecoALU" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_ID_RR Latch_ID_RR:Latch2 " "Elaborating entity \"Latch_ID_RR\" for hierarchy \"Latch_ID_RR:Latch2\"" {  } { { "Monociclo.v" "Latch2" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtendPC SignExtendPC:SignExtPC " "Elaborating entity \"SignExtendPC\" for hierarchy \"SignExtendPC:SignExtPC\"" {  } { { "Monociclo.v" "SignExtPC" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "Monociclo.v" "RegFile" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExt " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExt\"" {  } { { "Monociclo.v" "SignExt" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_RR_EX Latch_RR_EX:Latch3 " "Elaborating entity \"Latch_RR_EX\" for hierarchy \"Latch_RR_EX:Latch3\"" {  } { { "Monociclo.v" "Latch3" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard Hazard:hazard " "Elaborating entity \"Hazard\" for hierarchy \"Hazard:hazard\"" {  } { { "Monociclo.v" "hazard" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:forward " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:forward\"" {  } { { "Monociclo.v" "forward" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_to_1 mux_3_to_1:mux_rs1 " "Elaborating entity \"mux_3_to_1\" for hierarchy \"mux_3_to_1:mux_rs1\"" {  } { { "Monociclo.v" "mux_rs1" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Exe " "Elaborating entity \"ALU\" for hierarchy \"ALU:Exe\"" {  } { { "Monociclo.v" "Exe" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderN ALU:Exe\|FullAdderN:sumres " "Elaborating entity \"FullAdderN\" for hierarchy \"ALU:Exe\|FullAdderN:sumres\"" {  } { { "../ALU/ALU.v" "sumres" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/ALU/ALU.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BJcontrol BJcontrol:BJctrl " "Elaborating entity \"BJcontrol\" for hierarchy \"BJcontrol:BJctrl\"" {  } { { "Monociclo.v" "BJctrl" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_EX_MEM Latch_EX_MEM:Latch4 " "Elaborating entity \"Latch_EX_MEM\" for hierarchy \"Latch_EX_MEM:Latch4\"" {  } { { "Monociclo.v" "Latch4" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:DataMem " "Elaborating entity \"Memory\" for hierarchy \"Memory:DataMem\"" {  } { { "Monociclo.v" "DataMem" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_MEM_WB Latch_MEM_WB:Latch5 " "Elaborating entity \"Latch_MEM_WB\" for hierarchy \"Latch_MEM_WB:Latch5\"" {  } { { "Monociclo.v" "Latch5" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/Monociclo.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951434181 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1686951434746 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegisterFile:RegFile\|mem_rtl_0 " "Inferred RAM node \"RegisterFile:RegFile\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1686951434747 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1686951434749 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:DataMem\|mem " "RAM logic \"Memory:DataMem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Memory/Memory.v" "mem" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Memory/Memory.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686951434750 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:RegFile\|mem " "RAM logic \"RegisterFile:RegFile\|mem\" is uninferred due to asynchronous read logic" {  } { { "../RegisterFile/RegisterFile.v" "mem" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/RegisterFile/RegisterFile.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686951434750 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BranchPredictor:B_Predictor\|pht " "RAM logic \"BranchPredictor:B_Predictor\|pht\" is uninferred due to inappropriate RAM size" {  } { { "../BranchPredictor/BranchPredictor.v" "pht" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BranchPredictor/BranchPredictor.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1686951434750 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "IMemory:Instr_Mem\|mem " "RAM logic \"IMemory:Instr_Mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../IMemory/IMemory.v" "mem" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/IMemory/IMemory.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686951434750 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "BranchPredictor:B_Predictor\|instr_pc " "RAM logic \"BranchPredictor:B_Predictor\|instr_pc\" is uninferred due to asynchronous read logic" {  } { { "../BranchPredictor/BranchPredictor.v" "instr_pc" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BranchPredictor/BranchPredictor.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686951434750 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "BranchPredictor:B_Predictor\|target_buffer " "RAM logic \"BranchPredictor:B_Predictor\|target_buffer\" is uninferred due to asynchronous read logic" {  } { { "../BranchPredictor/BranchPredictor.v" "target_buffer" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/BranchPredictor/BranchPredictor.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686951434750 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1686951434750 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/Monociclo.ram0_IMemory_b32d8800_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/Monociclo.ram0_IMemory_b32d8800_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1686951434751 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1686951435412 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegisterFile:RegFile\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegisterFile:RegFile\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif " "Parameter INIT_FILE set to db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686951436495 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686951436495 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686951436495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:RegFile\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RegisterFile:RegFile\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951436533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:RegFile\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RegisterFile:RegFile\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Monociclo.ram0_RegisterFile_a34c3c8_0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686951436534 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686951436534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rh1 " "Found entity 1: altsyncram_5rh1" {  } { { "db/altsyncram_5rh1.tdf" "" { Text "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/db/altsyncram_5rh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686951436571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951436571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686951440020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686951446337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/output_files/Monociclo.map.smsg " "Generated suppressed messages file /home/rick/Escritorio/Examen_Monociclo_Segmentado-20230614T194855Z-001/Examen_Monociclo_Segmentado/Monociclo/output_files/Monociclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951446506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686951446854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686951446854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10750 " "Implemented 10750 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686951447336 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686951447336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10620 " "Implemented 10620 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686951447336 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686951447336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686951447336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686951447348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:37:27 2023 " "Processing ended: Fri Jun 16 15:37:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686951447348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686951447348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686951447348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686951447348 ""}
