{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474078926372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474078926377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 21:22:06 2016 " "Processing started: Fri Sep 16 21:22:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474078926377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474078926377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bit_multiplier -c 8bit_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bit_multiplier -c 8bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474078926377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474078927237 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting a direction standard_modules.sv(13) " "Verilog HDL syntax error at standard_modules.sv(13) near text \"\[\";  expecting a direction" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938961 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FourInputMux standard_modules.sv(11) " "Ignored design unit \"FourInputMux\" at standard_modules.sv(11) due to previous errors" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938962 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FullAdder standard_modules.sv(30) " "Ignored design unit \"FullAdder\" at standard_modules.sv(30) due to previous errors" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 30 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 0 0 " "Found 0 design units, including 0 entities, in source file standard_modules.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474078938964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_multiplier_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "8bit_multiplier_toplevel.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474078938972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474078938972 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"++\", or \"--\" 8bit_multiplier_control.sv(25) " "Verilog HDL syntax error at 8bit_multiplier_control.sv(25) near text \"=\";  expecting \"++\", or \"--\"" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938973 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"++\", or \"--\" 8bit_multiplier_control.sv(34) " "Verilog HDL syntax error at 8bit_multiplier_control.sv(34) near text \"=\";  expecting \"++\", or \"--\"" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938973 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting an operand 8bit_multiplier_control.sv(38) " "Verilog HDL syntax error at 8bit_multiplier_control.sv(38) near text \"if\";  expecting an operand" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938973 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \"++\", or \"--\" 8bit_multiplier_control.sv(45) " "Verilog HDL syntax error at 8bit_multiplier_control.sv(45) near text \"=\";  expecting \"++\", or \"--\"" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938973 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \"end\" 8bit_multiplier_control.sv(50) " "Verilog HDL syntax error at 8bit_multiplier_control.sv(50) near text \"\}\";  expecting \"end\"" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938973 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting an operand 8bit_multiplier_control.sv(68) " "Verilog HDL syntax error at 8bit_multiplier_control.sv(68) near text \"if\";  expecting an operand" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD 8bit_multiplier_control.sv(4) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(4): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474078938974 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Controller 8bit_multiplier_control.sv(3) " "Ignored design unit \"Controller\" at 8bit_multiplier_control.sv(3) due to previous errors" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_control.sv 0 0 " "Found 0 design units, including 0 entities, in source file 8bit_multiplier_control.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474078938974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" 8bit_multiplier_adder.sv(16) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(16) near text \"(\";  expecting \";\"" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938978 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "AC0 8bit_multiplier_adder.sv(17) " "Verilog HDL Declaration error at 8bit_multiplier_adder.sv(17): identifier \"AC0\" is already declared in the present scope" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" 8bit_multiplier_adder.sv(17) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(17) near text \"(\";  expecting \";\"" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".*\";  expecting \")\" 8bit_multiplier_adder.sv(19) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(19) near text \".*\";  expecting \")\"" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"FFA0\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" 8bit_multiplier_adder.sv(21) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(21) near text \"FFA0\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"FFA1\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" 8bit_multiplier_adder.sv(22) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(22) near text \"FFA1\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "NineBitAdder 8bit_multiplier_adder.sv(3) " "Ignored design unit \"NineBitAdder\" at 8bit_multiplier_adder.sv(3) due to previous errors" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \")\" 8bit_multiplier_adder.sv(28) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(28) near text \"logic\";  expecting \")\"" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting a direction 8bit_multiplier_adder.sv(29) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(29) near text \"logic\";  expecting a direction" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FourBitRippleCarryAdder 8bit_multiplier_adder.sv(28) " "Ignored design unit \"FourBitRippleCarryAdder\" at 8bit_multiplier_adder.sv(28) due to previous errors" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 28 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \")\" 8bit_multiplier_adder.sv(43) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(43) near text \"logic\";  expecting \")\"" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting a direction 8bit_multiplier_adder.sv(44) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(44) near text \"logic\";  expecting a direction" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting a direction 8bit_multiplier_adder.sv(45) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(45) near text \"logic\";  expecting a direction" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" 8bit_multiplier_adder.sv(60) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(60) near text \"for\";  expecting \"endmodule\"" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  8bit_multiplier_adder.sv(62) " "Verilog HDL syntax error at 8bit_multiplier_adder.sv(62) near text \"end\"; \"end\" without \"begin\" " {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938980 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BusSelector 8bit_multiplier_adder.sv(43) " "Ignored design unit \"BusSelector\" at 8bit_multiplier_adder.sv(43) due to previous errors" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_adder.sv 0 0 " "Found 0 design units, including 0 entities, in source file 8bit_multiplier_adder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474078938980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" 8bit_multiplier_registers.sv(9) " "Verilog HDL syntax error at 8bit_multiplier_registers.sv(9) near text \"\[\";  expecting \")\"" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" 8bit_multiplier_registers.sv(18) " "Verilog HDL syntax error at 8bit_multiplier_registers.sv(18) near text \"\[\";  expecting \")\"" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" 8bit_multiplier_registers.sv(31) " "Verilog HDL syntax error at 8bit_multiplier_registers.sv(31) near text \".\";  expecting \")\"" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Reagisters 8bit_multiplier_registers.sv(3) " "Ignored design unit \"Reagisters\" at 8bit_multiplier_registers.sv(3) due to previous errors" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" 8bit_multiplier_registers.sv(42) " "Verilog HDL syntax error at 8bit_multiplier_registers.sv(42) near text \"or\";  expecting \")\"" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" 8bit_multiplier_registers.sv(44) " "Verilog HDL syntax error at 8bit_multiplier_registers.sv(44) near text \"else\";  expecting \"end\"" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "X_Flop 8bit_multiplier_registers.sv(37) " "Ignored design unit \"X_Flop\" at 8bit_multiplier_registers.sv(37) due to previous errors" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 37 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" 8bit_multiplier_registers.sv(54) " "Verilog HDL syntax error at 8bit_multiplier_registers.sv(54) near text \"output\";  expecting \")\"" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"@\", or an operand 8bit_multiplier_registers.sv(62) " "Verilog HDL syntax error at 8bit_multiplier_registers.sv(62) near text \"\[\";  expecting \"@\", or an operand" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EightBitShiftRegister 8bit_multiplier_registers.sv(52) " "Ignored design unit \"EightBitShiftRegister\" at 8bit_multiplier_registers.sv(52) due to previous errors" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 52 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_registers.sv 0 0 " "Found 0 design units, including 0 entities, in source file 8bit_multiplier_registers.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474078938984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/output_files/8bit_multiplier.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/Lab05/output_files/8bit_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474078939013 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 36 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 36 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474078939105 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 16 21:22:19 2016 " "Processing ended: Fri Sep 16 21:22:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474078939105 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474078939105 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474078939105 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474078939105 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 38 s 1  " "Quartus II Full Compilation was unsuccessful. 38 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474078939731 ""}
