/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENET_PHY_PMA_MMD
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_ENET_PHY_PMA_MMD.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for ENET_PHY_PMA_MMD
 *
 * CMSIS Peripheral Access Layer for ENET_PHY_PMA_MMD
 */

#if !defined(PERI_ENET_PHY_PMA_MMD_H_)
#define PERI_ENET_PHY_PMA_MMD_H_                 /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENET_PHY_PMA_MMD Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_PMA_MMD_Peripheral_Access_Layer ENET_PHY_PMA_MMD Peripheral Access Layer
 * @{
 */

/** ENET_PHY_PMA_MMD - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[65600];
  __I  uint16_t VR_XS_PMA_RX_LSTS;                 /**< VR XS or PMA PHY RX Lane Status, offset: 0x10040 */
       uint8_t RESERVED_1[30];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX General 0, offset: 0x10060 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX General 1, offset: 0x10062 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_TX_GENCTRL2;  /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY TX General 2, offset: 0x10064 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Boost Control, offset: 0x10066 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Rate Control, offset: 0x10068 */
  __IO uint16_t MP_12G_16G_25G_TX_POWER_STATE_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Power State, offset: 0x1006A */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Equalization Control 0, offset: 0x1006C */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Equalization Control 1, offset: 0x1006E */
       uint8_t RESERVED_2[12];
  __IO uint16_t VR_XS_PMA_MP_16G_25G_TX_MISC_CTRL0; /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY TX Miscellaneous Control 0, offset: 0x1007C */
       uint8_t RESERVED_3[34];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX General Control 0, offset: 0x100A0 */
  __IO uint16_t MP_12G_16G_25G_RX_GENCTRL1;        /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX General Control 1, offset: 0x100A2 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_RX_GENCTRL2;  /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY RX General Control 2, offset: 0x100A4 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_RX_GENCTRL3;  /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY RX General Control 3, offset: 0x100A6 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX Rate Control, offset: 0x100A8 */
  __IO uint16_t MP_12G_16G_25G_RX_POWER_STATE_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX Power State, offset: 0x100AA */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX CDR Control, offset: 0x100AC */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX Attenuation Control, offset: 0x100AE */
  __IO uint16_t VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0;  /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX Equalization Control 0, offset: 0x100B0 */
       uint8_t RESERVED_4[6];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX Equalization Control 4, offset: 0x100B8 */
  __IO uint16_t VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5;  /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX Equalization Control 5, offset: 0x100BA */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY DFE Tap Control 0, offset: 0x100BC */
       uint8_t RESERVED_5[10];
  __IO uint16_t VR_XS_PMA_MP_16G_RX_CDR_CTRL1;     /**< VR XS or PMA Synopsys Multi-Protocol 16G PHY RX CDR Control 1, offset: 0x100C8 */
  __IO uint16_t VR_XS_PMA_MP_16G_25G_RX_PPM_CTRL0; /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX PPM Control 0, offset: 0x100CA */
       uint8_t RESERVED_6[4];
  __IO uint16_t VR_XS_PMA_MP_16G_25G_RX_GENCTRL4;  /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX General Control 4, offset: 0x100D0 */
  __IO uint16_t VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0; /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX Miscellaneous Control 0, offset: 0x100D2 */
       uint8_t RESERVED_7[2];
  __IO uint16_t VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0;  /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX IQ Control 0, offset: 0x100D6 */
       uint8_t RESERVED_8[8];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY MPLL Common Control, offset: 0x100E0 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0;  /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY MPLLA Control 0, offset: 0x100E2 */
  __IO uint16_t VR_XS_PMA_MP_16G_MPLLA_CTRL1;      /**< VR XS or PMA Synopsys Multi-Protocol 16G PHY MPLLA Control 1, offset: 0x100E4 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2;  /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY MPLLA Control 2, offset: 0x100E6 */
       uint8_t RESERVED_9[6];
  __IO uint16_t VR_XS_PMA_MP_16G_MPLLA_CTRL3;      /**< VR XS or PMA Synopsys Multi-Protocol 16G PHY MPLLA Control 3, offset: 0x100EE */
       uint8_t RESERVED_10[2];
  __IO uint16_t VR_XS_PMA_MP_16G_MPLLA_CTRL4;      /**< VR XS or PMA Synopsys Multi-Protocol 16G PHY MPLLA Control 4, offset: 0x100F2 */
  __IO uint16_t VR_XS_PMA_MP_16G_MPLLA_CTRL5;      /**< VR XS or PMA Synopsys Multi-Protocol 16G PHY MPLLA Control 5, offset: 0x100F4 */
       uint8_t RESERVED_11[42];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY Miscellaneous Control 0, offset: 0x10120 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY Reference Control, offset: 0x10122 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY VCO Calibration Load 0, offset: 0x10124 */
       uint8_t RESERVED_12[6];
  __IO uint16_t VR_XS_PMA_MP_16G_25G_VCO_CAL_REF0; /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY VCO Calibration Reference 0, offset: 0x1012C */
       uint8_t RESERVED_13[2];
  __I  uint16_t VR_XS_PMA_MP_12G_16G_25G_MISC_STS; /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY Miscellaneous Status, offset: 0x10130 */
       uint8_t RESERVED_14[4];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_SRAM;     /**< VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY SRAM, offset: 0x10136 */
  __IO uint16_t VR_XS_PMA_MP_16G_25G_MISC_CTRL2;   /**< VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY Miscellaneous Control 2, offset: 0x10138 */
} ENET_PHY_PMA_MMD_Type;

/* ----------------------------------------------------------------------------
   -- ENET_PHY_PMA_MMD Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_PMA_MMD_Register_Masks ENET_PHY_PMA_MMD Register Masks
 * @{
 */

/*! @name VR_XS_PMA_RX_LSTS - VR XS or PMA PHY RX Lane Status */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_SHIFT (4U)
/*! SIG_DET_0 - RX Signal Detect for Lane 0
 *  0b1..Lane 0 signal is detected
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_0_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_0_SHIFT (8U)
/*! RX_PLL_STATE_0 - RX DPLL State for Lane 0
 *  0b1..Lane 0 RX is successful
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_SHIFT (12U)
/*! RX_VALID_0 - DPLL Lock Status for Lane 0
 *  0b1..Lane 0 DPLL bit is locked
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_MASK (0xE000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_SHIFT (13U)
/*! RX_VALID_3_1 - DPLL Lock Status for Lanes [3:1]
 *  0b1xx..Lane 3 DPLL bit is locked
 *  0bx1x..Lane 2 DPLL bit is locked
 *  0bxx1..Lane 1 DPLL bit is locked
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX General 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_SHIFT (0U)
/*! TXBCN_EN_0 - TX Beaconing Enable on Lane 0 of PHY
 *  0b1..PHY enables transmitter beaconing (LFPS)
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_SHIFT (4U)
/*! TX_INV_0 - TX Invert on Lane 0 of PHY
 *  0b1..The data on PHY TX serial lines are logically inverted
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_SHIFT (8U)
/*! TX_RST_0 - TX Reset on Lane 0 of PHY
 *  0b1..PHY transmitter is reset, including common-mode adjustment and receiver detection state machines
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_SHIFT (12U)
/*! TX_DT_EN_0 - TX Data Enable on Lane 0 of PHY
 *  0b1..Transmit Output Driver in the PHY is enabled
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX General 1 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_SHIFT (0U)
/*! DET_RX_REQ_0 - Transmitter RX-Detection Request on Lane 0 of PHY
 *  0b1..A receiver detection request is made towards the PHY on Lane 0
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_SHIFT (4U)
/*! VBOOST_EN_0 - TX Voltage Boost Enable on Lane 0 of PHY
 *  0b1..The current mode TX Swing boost in the PHY is enabled
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_MASK (0x700U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_SHIFT (8U)
/*! VBOOST_LVL - TX Voltage Boost Maximum Level */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_SHIFT (12U)
/*! TX_CLK_RDY_0 - Transmitter Input Clock Ready on Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_TX_GENCTRL2 - VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY TX General 2 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_SHIFT (0U)
/*! TX_REQ_0 - Transmitter Operation Request on Lane 0 of E12G/E16G PHY (RW, SC Type) */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_SHIFT (4U)
/*! TX_LPD_0 - Transmitter Lane Power Down on Lane 0 of PHY
 *  0b0..Does not change transmitter power status
 *  0b1..Powers down the transmitter into a power state equivalent to P1
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_MASK (0x300U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_SHIFT (8U)
/*! TX0_WIDTH - TX Datapath Width on Lane 0 of the PHY
 *  0b00..8-bit
 *  0b01..10-bit
 *  0b10..16-bit
 *  0b11..20-bit
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Boost Control */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_MASK (0xFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_SHIFT (0U)
/*! TX0_IBOOST - TX Current Boost Level on Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Rate Control */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_MASK (0x7U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_SHIFT (0U)
/*! TX0_RATE - TX Date Rate on Lane 0 of the PHY
 *  0b000..Baud
 *  0b001..Baud/2
 *  0b010..Baud/4
 *  0b011..Baud/8
 *  0b100-0b110..Not supported
 *  0b111..Baud/10
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_MASK)
/*! @} */

/*! @name MP_12G_16G_25G_TX_POWER_STATE_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Power State */
/*! @{ */

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_MASK (0x3U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_SHIFT (0U)
/*! TX0_PSTATE - TX Power State Control for Lane 0 of PHY
 *  0b00..P0
 *  0b01..P0s
 *  0b10..P1
 *  0b11..P2
 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_MASK)

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_MASK (0x100U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_SHIFT (8U)
/*! TX_DISABLE_0 - Transmitter Disable on Lane 0 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Equalization Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_MASK (0x3FU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_SHIFT (0U)
/*! TX_EQ_PRE - Transmitter Equalization Filter Coefficient C(-1) */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_MASK (0x3F00U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_SHIFT (8U)
/*! TX_EQ_MAIN - Transmitter Equalization Filter Coefficient C(0) */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY TX Equalization Control 1 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_MASK (0x3FU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_SHIFT (0U)
/*! TX_EQ_POST - Transmitter Equalization Filter Coefficient C(1) */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_TX_MISC_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY TX Miscellaneous Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_TX_MISC_CTRL0_TX0_MISC_MASK (0xFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_TX_MISC_CTRL0_TX0_MISC_SHIFT (0U)
/*! TX0_MISC - TX Miscellaneous Control for Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_TX_MISC_CTRL0_TX0_MISC(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_TX_MISC_CTRL0_TX0_MISC_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_TX_MISC_CTRL0_TX0_MISC_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX General Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_SHIFT (0U)
/*! RX_TERM_EN_0 - RX Termination Enable on Lane 0 of PHY
 *  0b0..The termination is in high impedance
 *  0b1..PHY RX is terminated with a nominal 50 ohm resistance
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_SHIFT (4U)
/*! RX_ALIGN_EN_0 - RX Data Alignment Enable on Lane 0 of Multi-Protocol 12G PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_SHIFT (8U)
/*! RX_DT_EN_0 - RX Data Enable on Lane 0 of PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_SHIFT (12U)
/*! RX_CLKSFT_0 - RX Clock Shift on Lane 0 of Multi-Protocol 12G PHY
 *  0b1..1-bit shift of receive data happens relate to receive clock
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_MASK)
/*! @} */

/*! @name MP_12G_16G_25G_RX_GENCTRL1 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX General Control 1 */
/*! @{ */

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_SHIFT (0U)
/*! RX_INV_0 - RX Data Invert on Lane 0 of PHY
 *  0b1..The data on PHY RX serial lines are logically inverted
 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_MASK)

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_SHIFT (4U)
/*! RX_RST_0 - RX Reset on Lane 0 of PHY
 *  0b1..RX data path, all the receiver settings and state machines of the PHY are reset
 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_MASK)

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_MASK (0x100U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_SHIFT (8U)
/*! RX_TERM_ACDC_0 - RX Termination Control on Lane 0 of PHY
 *  0b0..DC Termination (Floating RX)
 *  0b1..AC Termination (Grounded RX)
 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_MASK)

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_SHIFT (12U)
/*! RX_DIV16P5_CLK_EN_0 - Receiver Divide by 16
 *  0b1..Enables the divide by 16.5 RX VCO recovered clock of the PHY
 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_RX_GENCTRL2 - VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY RX General Control 2 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_SHIFT (0U)
/*! RX_REQ_0 - Receiver Operation Request on Lane 0 of PHY (RW, SC Type)
 *  0b1..A new receiver setting request is made towards the PHY
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_SHIFT (4U)
/*! RX_LPD_0 - Receiver Lane Power Down on Lane 0 of PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_MASK (0x300U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_SHIFT (8U)
/*! RX0_WIDTH - RX Datapath Width on Lane 0 of the PHY
 *  0b00..8-bit
 *  0b01..10-bit
 *  0b10..16-bit
 *  0b11..20-bit
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_RX_GENCTRL3 - VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY RX General Control 3 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_MASK (0x7U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_SHIFT (0U)
/*! LOS_TRSHLD_0 - Loss of Signal Threshold on Lane 0 of PHY
 *  0b000..Reserved
 *  0b001..90 mVpp
 *  0b010..120 mVpp
 *  0b011..150 mVpp
 *  0b100..180 mVpp
 *  0b101..210 mVpp
 *  0b110..240 mVpp
 *  0b111..270 mVpp
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_SHIFT (12U)
/*! LOS_LFPS_EN_0 - RX LOS LFPS Enable on Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX Rate Control */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_MASK (0x3U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_SHIFT (0U)
/*! RX0_RATE - RX Date Rate on Lane 0 of the PHY
 *  0b00..Baud
 *  0b01..Baud/2
 *  0b10..Baud/4
 *  0b11..Baud/8
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_MASK)
/*! @} */

/*! @name MP_12G_16G_25G_RX_POWER_STATE_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX Power State */
/*! @{ */

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_MASK (0x3U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_SHIFT (0U)
/*! RX0_PSTATE - RX Power State Control for Lane 0 of PHY
 *  0b00..P0
 *  0b01..P0s
 *  0b10..P1
 *  0b11..P2
 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_MASK)

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_MASK (0x100U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_SHIFT (8U)
/*! RX_DISABLE_0 - Receiver Disable on Lane 0 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_MASK)

#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_SHIFT (12U)
/*! EEE_OVR_RIDE - RX Power State Override Control During EEE
 *  0b1..Override the behavior of XPCS
 */
#define ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_SHIFT)) & ENET_PHY_PMA_MMD_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX CDR Control */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_SHIFT (4U)
/*! CDR_SSC_EN_0 - RX CDR SSC Mode Enable on Lane 0 of the PHY
 *  0b0..Receive data does not have SSC
 *  0b1..Receive data has a spread spectrum clock
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX Attenuation Control */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_MASK (0x7U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_SHIFT (0U)
/*! RX0_EQ_ATT_LVL - RX Equalization Attenuation Level for Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX Equalization Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_BOOST_0_MASK (0x1FU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_BOOST_0_SHIFT (0U)
/*! CTLE_BOOST_0 - RX Equalization CTLE Boost Value on Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_BOOST_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_BOOST_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_BOOST_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_POLE_0_MASK (0x60U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_POLE_0_SHIFT (5U)
/*! CTLE_POLE_0 - RX Equalization CTLE Pole Value on Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_POLE_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_POLE_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_CTLE_POLE_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA2_GAIN_0_MASK (0x700U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA2_GAIN_0_SHIFT (8U)
/*! VGA2_GAIN_0 - RX Equalization VGA2 Gain on Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA2_GAIN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA2_GAIN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA2_GAIN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA1_GAIN_0_MASK (0x7000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA1_GAIN_0_SHIFT (12U)
/*! VGA1_GAIN_0 - RX Equalization VGA1 Gain on Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA1_GAIN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA1_GAIN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL0_VGA1_GAIN_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY RX Equalization Control 4 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_SHIFT (0U)
/*! CONT_ADAPT_0 - Receiver Adaptation Continuous Operation on Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_SHIFT (4U)
/*! CONT_OFF_CAN_0 - Receiver Offset Cancellation Continuous Operation on Lane 0
 *  0b0..Offset cancellation runs when receiver exits P2 power state
 *  0b1..Continuous receiver offset cancellation enabled
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_SHIFT (12U)
/*! RX_AD_REQ - Receive Adaptation Request */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX Equalization Control 5 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_SEL_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_SEL_0_SHIFT (0U)
/*! RX_ADPT_SEL_0 - Select Storage Bank for RX Adaptation on Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_SEL_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_SEL_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_SEL_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX0_ADPT_MODE_MASK (0x30U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX0_ADPT_MODE_SHIFT (4U)
/*! RX0_ADPT_MODE - RX Adaptation for Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX0_ADPT_MODE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX0_ADPT_MODE_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX0_ADPT_MODE_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_PROG_0_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_PROG_0_SHIFT (12U)
/*! RX_ADPT_PROG_0 - Receiver Adaptation in Progress - Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_PROG_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_PROG_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_EQ_CTRL5_RX_ADPT_PROG_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY DFE Tap Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_MASK (0xFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_SHIFT (0U)
/*! DFE_TAP1_0 - RX Equalization DFE Tap1 Value on Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_RX_CDR_CTRL1 - VR XS or PMA Synopsys Multi-Protocol 16G PHY RX CDR Control 1 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_0_SHIFT (0U)
/*! VCO_TEMP_COMP_EN_0 - RX_CDR VCO Temperature Compensation Enable Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_TEMP_COMP_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_0_SHIFT (4U)
/*! VCO_STEP_CTRL_0 - RX_CDR VCO Step Control Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_STEP_CTRL_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_0_MASK (0x300U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_0_SHIFT (8U)
/*! VCO_FRQBAND_0 - RX CDR VCO Frequency Band Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_RX_CDR_CTRL1_VCO_FRQBAND_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_RX_PPM_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX PPM Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_PPM_CTRL0_RX0_CDR_PPM_MAX_MASK (0x1FU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_PPM_CTRL0_RX0_CDR_PPM_MAX_SHIFT (0U)
/*! RX0_CDR_PPM_MAX - Maximum Allowed PPM on the RX0 CDR Clock */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_PPM_CTRL0_RX0_CDR_PPM_MAX(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_PPM_CTRL0_RX0_CDR_PPM_MAX_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_PPM_CTRL0_RX0_CDR_PPM_MAX_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_RX_GENCTRL4 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX General Control 4 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_MASK (0x1FU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_SHIFT (0U)
/*! RX_TERM_OFFSET - Offset for RX Termination */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_TERM_OFFSET_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_SHIFT (8U)
/*! RX_DFE_BYP_0 - RX DFE Bypass Enable on Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_DFE_BYP_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_SHIFT (12U)
/*! RX_125MHZ_CLK_EN_0 - RX 125 MHz Clock Generation Enable on Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_3_1_MASK (0xE000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_3_1_SHIFT (13U)
/*! RX_125MHZ_CLK_EN_3_1 - RX 125MHz clock generation Enable on Lane 3 to 1 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_3_1_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_GENCTRL4_RX_125MHZ_CLK_EN_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX Miscellaneous Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_MASK (0xFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_SHIFT (0U)
/*! RX0_MISC - RX Miscellaneous Control for Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_MISC_CTRL0_RX0_MISC_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY RX IQ Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_MARGIN_IQ_MASK (0x7FU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_MARGIN_IQ_SHIFT (0U)
/*! RX0_MARGIN_IQ - Value of RX IQ Margining on Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_MARGIN_IQ(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_MARGIN_IQ_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_MARGIN_IQ_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_DELTA_IQ_MASK (0xF00U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_DELTA_IQ_SHIFT (8U)
/*! RX0_DELTA_IQ - RX IQ Offset Value for Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_DELTA_IQ(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_DELTA_IQ_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_RX_IQ_CTRL0_RX0_DELTA_IQ_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY MPLL Common Control */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_SHIFT (0U)
/*! MPLL_EN_0 - TX MPLL Enable - Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_SHIFT (4U)
/*! MPLLB_SEL_0 - TX MPLLB Select - Lane 0
 *  0b0..Not select
 *  0b1..Selects MPLLB
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY MPLLA Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_MASK (0xFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_SHIFT (0U)
/*! MPLLA_MULTIPLIER - MPLLA frequency Multiplier Control */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_MASK (0x8000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_SHIFT (15U)
/*! MPLLA_CAL_DISABLE - MPLLA Calibration Disable
 *  0b1..Disable calibration of MPLLA by PHY firmware
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_MPLLA_CTRL1 - VR XS or PMA Synopsys Multi-Protocol 16G PHY MPLLA Control 1 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_SHIFT (0U)
/*! MPLLA_SSC_EN - MPLLA SSC Enable
 *  0b1..Enable spread-spectrum generation on mplla_div_clk output
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_EN_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_SHIFT (4U)
/*! MPLLA_SSC_CLK_SEL - MPLLA SSC Clock Select */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_MASK (0xFFE0U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_SHIFT (5U)
/*! MPLLA_FRACN_CTRL - MPLLA Fractional Control */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2 - VR XS or PMA Synopsys Multi-Protocol 12G/16G PHY MPLLA Control 2 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_MASK (0x7FU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_SHIFT (0U)
/*! MPLLA_DIV_MULT - MPLLA Output Frequency Multiplier Control */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_MASK (0x80U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_SHIFT (7U)
/*! MPLLA_DIV_CLK_EN - Enable mplla_div_clk from PHY
 *  0b1..The frequency of mplla_div_clk from PHY is the MPLLA frequency divided by 'mplla_div_multiplier'
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_SHIFT (8U)
/*! MPLLA_DIV8_CLK_EN - MPLLA Divide by 8 Enable
 *  0b1..The frequency of the mplla_word_clk output clock from PHY is MPLLA frequency divided by 8
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_MASK (0x200U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_SHIFT (9U)
/*! MPLLA_DIV10_CLK_EN - MPLLA Divide by 10 Enable
 *  0b1..The frequency of the mplla_word_clk output clock from PHY is MPLLA frequency divided by 10
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_MASK (0x400U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_SHIFT (10U)
/*! MPLLA_DIV16P5_CLK_EN - MPLLA Divide by 16.5 Enable
 *  0b1..Enable output clocks derived from MPLLA based on 16.5, 33 and 66 division ratios
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_MASK (0x1800U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_SHIFT (11U)
/*! MPLLA_TX_CLK_DIV - MPLLA TX Clock Divider */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_MASK (0x6000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_SHIFT (13U)
/*! MPLLA_RECAL_BANK_SEL - MPLLA Re-calibration Bank Select */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_MPLLA_CTRL3 - VR XS or PMA Synopsys Multi-Protocol 16G PHY MPLLA Control 3 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL3_MPLLA_BANDWIDTH_MASK (0xFFFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL3_MPLLA_BANDWIDTH_SHIFT (0U)
/*! MPLLA_BANDWIDTH - MPLLA Bandwidth Control */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL3_MPLLA_BANDWIDTH(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL3_MPLLA_BANDWIDTH_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL3_MPLLA_BANDWIDTH_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_MPLLA_CTRL4 - VR XS or PMA Synopsys Multi-Protocol 16G PHY MPLLA Control 4 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL4_MPLLA_SSC_FRQ_CNT_INT_MASK (0xFFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL4_MPLLA_SSC_FRQ_CNT_INT_SHIFT (0U)
/*! MPLLA_SSC_FRQ_CNT_INT - MPLLA SSC Frequency Counter Initialization */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL4_MPLLA_SSC_FRQ_CNT_INT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL4_MPLLA_SSC_FRQ_CNT_INT_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL4_MPLLA_SSC_FRQ_CNT_INT_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_MPLLA_CTRL5 - VR XS or PMA Synopsys Multi-Protocol 16G PHY MPLLA Control 5 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_FRQ_CNT_PK_MASK (0xFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_FRQ_CNT_PK_SHIFT (0U)
/*! MPLLA_SSC_FRQ_CNT_PK - MPLLA SSC Frequency Counter Peak */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_FRQ_CNT_PK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_FRQ_CNT_PK_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_FRQ_CNT_PK_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_SPD_EN_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_SPD_EN_SHIFT (8U)
/*! MPLLA_SSC_SPD_EN - MPLLA SSC Up Spread Enable */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_SPD_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_SPD_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_MPLLA_CTRL5_MPLLA_SSC_SPD_EN_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY Miscellaneous Control 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_SHIFT (0U)
/*! TX2RX_LB_EN_0 - Enable Analog TX-to-RX Serial Loopback on Lane 0
 *  0b1..Enable serial loopback in the PHY from TX pre-driver to RX analog front-end
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_MASK (0x10U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_SHIFT (4U)
/*! RX2TX_LB_EN_0 - Enable Parallel RX-to-TX Loopback on Lane 0
 *  0b1..Recovered parallel data from PHY receiver is looped back to the transmit serializer
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_MASK (0x1F00U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_SHIFT (8U)
/*! RX_VREF_CTRL - RX Biasing Current Control */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_MASK (0x2000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_SHIFT (13U)
/*! RTUNE_REQ - Resistor Tuning Request
 *  0b1..Trigger a resistor tune request to the PHY
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_MASK (0x4000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_SHIFT (14U)
/*! CR_PARA_SEL - Select CR Para/APB3 Port
 *  0b0..JTAG
 *  0b1..CR parallel port
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_MASK (0x8000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_SHIFT (15U)
/*! PLL_CTRL - PLL Re-Initialization Control */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY Reference Control */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_SHIFT (0U)
/*! REF_CLK_EN - Reference Clock Enable
 *  0b1..Enable reference clock to the PHY
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_MASK (0x4U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_SHIFT (2U)
/*! REF_CLK_DIV2 - Reference Clock Divide by 2
 *  0b1..Reference clock provided to PHY gets divided by 2 internally in the PHY
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_MASK (0x38U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_SHIFT (3U)
/*! REF_RANGE - Input Reference Clock Range
 *  0b000..20 - 26 MHz
 *  0b001..26.1 - 52 MHz
 *  0b010..52.1 - 78 MHz
 *  0b011..78.1 - 104 MHz
 *  0b100..104.1 - 130 MHz
 *  0b101..130.1 - 156 MHz
 *  0b110..156.1 - 182 MHz
 *  0b111..182.1 - 200 MHz
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_MASK (0x40U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_SHIFT (6U)
/*! REF_MPLLA_DIV2 - MPLLA Reference Clock Divider Control
 *  0b1..The reference clock used for MPLLA calibration and locking can be divided by 2
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_MASK (0x80U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_SHIFT (7U)
/*! REF_MPLLB_DIV2 - MPLLB Reference Clock Divider Control
 *  0b1..The reference clock used for MPLLB calibration and locking can be divided by 2
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_SHIFT (8U)
/*! REF_RPT_CLK_EN - Repeat Reference Clock Enable
 *  0b1..'ref_repeat_clk_{p,m}' clock from PHY is enabled
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0 - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY VCO Calibration Load 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_MASK (0x1FFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_SHIFT (0U)
/*! VCO_LD_VAL_0 - RX VCO Calibration Load Value on Lane 0 of the PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_VCO_CAL_REF0 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY VCO Calibration Reference 0 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_VCO_CAL_REF0_VCO_REF_LD_0_MASK (0x7FU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_VCO_CAL_REF0_VCO_REF_LD_0_SHIFT (0U)
/*! VCO_REF_LD_0 - RX VCO Calibration Reference Load Value - Lane 0 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_VCO_CAL_REF0_VCO_REF_LD_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_VCO_CAL_REF0_VCO_REF_LD_0_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_VCO_CAL_REF0_VCO_REF_LD_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_MISC_STS - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY Miscellaneous Status */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_MASK (0xFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_SHIFT (0U)
/*! FOM - Figure of Merit (FOM)
 *  0b00000000..Worst equalization setting
 *  0b00000001-0b11111110.....
 *  0b11111111..Best equalization setting
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_SHIFT (8U)
/*! RTUNE_ACK - Acknowledgment for Resistor Tune Request */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_MASK (0x200U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_SHIFT (9U)
/*! MPLLA_STS - Status of MPLLA from PHY
 *  0b0..MPLLA is powered down or not phase-locked
 *  0b1..MPLLA is powered up and phase-locked
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_MASK (0x400U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_SHIFT (10U)
/*! MPLLB_STS - Status of MPLLB from PHY
 *  0b0..MPLLB is powered down or not phase-locked
 *  0b1..MPLLB is powered up and phase-locked
 */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_MASK (0x1000U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_SHIFT (12U)
/*! RX_ADPT_ACK - Receive Adaptation Acknowledgment from PHY */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_SRAM - VR XS or PMA Synopsys Multi-Protocol 12G/16G/25G PHY SRAM */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_MASK (0x1U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_SHIFT (0U)
/*! INIT_DN - SRAM Initialization Done */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_MASK (0x2U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_SHIFT (1U)
/*! EXT_LD_DN - SRAM External Loading Done */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_16G_25G_MISC_CTRL2 - VR XS or PMA Synopsys Multi-Protocol 16G/25G PHY Miscellaneous Control 2 */
/*! @{ */

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_SUP_MISC_MASK (0xFFU)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_SUP_MISC_SHIFT (0U)
/*! SUP_MISC - Support Miscellaneous Controls */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_SUP_MISC(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_SUP_MISC_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_SUP_MISC_MASK)

#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_MASK (0x100U)
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_SHIFT (8U)
/*! REF_CLK_DET_EN - Reference Clock Detect Enable */
#define ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_SHIFT)) & ENET_PHY_PMA_MMD_VR_XS_PMA_MP_16G_25G_MISC_CTRL2_REF_CLK_DET_EN_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENET_PHY_PMA_MMD_Register_Masks */


/*!
 * @}
 */ /* end of group ENET_PHY_PMA_MMD_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_ENET_PHY_PMA_MMD_H_ */

