// Seed: 3711700321
module module_0;
  wire id_1;
  wire id_2;
  module_2 modCall_1 ();
  always @(posedge id_1) @(*) $display(-1);
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1
);
  wire id_3;
  initial begin : LABEL_0
    id_0 <= 1;
  end
  supply0 id_4, id_5, id_6, id_7, id_8, id_9;
  assign id_4 = 1;
  parameter id_10 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1;
endmodule
module module_3 (
    output wor   id_0,
    output logic id_1,
    input  tri0  id_2,
    output tri1  id_3
);
  always id_1 <= -1;
  module_2 modCall_1 ();
endmodule
