# Day 1 - Introduction to Verilog RTL Design and Synthesis 

This document provides a summary of **Day 1** of **Week 1** in the 20-week RISC-V SoC Development Program.  
The focus of Day 1 is on **Verilog RTL design, simulation, and synthesis** using open-source tools.

---

## 📁 Day 1 Repository Structure

```tree
Day-1/
├── 1-Introduction-to-iVerilog/
│   └── Readme.md
│
├── 2-Labs-using-iVerilog-GTKwave/
│   └── Readme.md
│
├── 3-Introduction-to-Yosys-Logic-Synthesis/
│   └── Readme.md
│
└── 4-Labs-using-Yosys-Sky130-PDK/
    └── Readme.md
```

## Subdivisions

1. [Introduction to iVerilog](1-Introduction-to-iVerilog/Readme.md)  
   - Covered basics of design and testbench setup.

2. [Labs using iVerilog & GTKwave](2-Labs-using-iVerilog-GTKwave/Readme.md)  
   - Hands-on with GTKwave, simulating simple designs.

3. [Introduction to Yosys Logic Synthesis](3-Introduction-to-Yosys-Logic-Synthesis/Readme.md)  
   - Understood basics of synthesis flow.

4. [Labs using Yosys & Sky130 PDK](4-Labs-using-Yosys-Sky130-PDK/Readme.md)  
   - Performed labs with Yosys and explored Sky130 PDK.

---

## 🛠️ Tools Used

| **Tool** | **Purpose** |
|----------|-------------|
| **iVerilog** | Open-source Verilog simulator |
| **GTKwave** | Waveform visualization tool |
| **Yosys** | Open-source logic synthesis tool |
| **Sky130 PDK** | Open-source process design kit for physical design |

---
## 🎯 Learning Objectives
By the end of Day 1, I was able to:
- Understand the basics of Verilog RTL design.
- Write simple Verilog testbenches and simulate them using iVerilog.
- Visualize waveforms using GTKwave.
- Understand the role of Yosys in logic synthesis.
- Explore the Sky130 PDK for open-source physical design.
---

## 📝 Key Learnings
- Understanding testbench structure is critical for simulation accuracy.
- Yosys helps in translating RTL to gate-level netlists efficiently.
- Sky130 PDK setup introduces real-world constraints in synthesis.
---

