#define	UPAGES	3
#define	NBPG	4096
#define	PGSHIFT	12
#define	USRSTACK	-1048576
#define	MAXADDR	-4096
#define	P_LINK	0
#define	P_RLINK	4
#define	P_VMSPACE	32
#define	P_ADDR	228
#define	P_PRI	200
#define	P_STAT	44
#define	P_WCHAN	88
#define	P_FLAG	40
#define	SSLEEP	1
#define	SRUN	3
#define	VM_PMAP	132
#define	PM_STCHG	8
#define	V_SWTCH	0
#define	V_INTR	12
#define	T_BUSERR	0
#define	T_ADDRERR	1
#define	T_ILLINST	2
#define	T_ZERODIV	3
#define	T_CHKINST	4
#define	T_TRAPVINST	5
#define	T_PRIVINST	6
#define	T_TRACE	7
#define	T_MMUFLT	8
#define	T_SSIR	9
#define	T_FMTERR	10
#define	T_COPERR	12
#define	T_FPERR	11
#define	T_ASTFLT	13
#define	T_TRAP15	15
#define	T_FPEMULI	16
#define	T_FPEMULD	17
#define	PSL_S	8192
#define	PSL_IPL7	1792
#define	PSL_LOWIPL	8192
#define	PSL_HIGHIPL	9984
#define	PSL_USER	0
#define	SPL1	8448
#define	SPL2	8704
#define	SPL3	8960
#define	SPL4	9216
#define	SPL5	9472
#define	SPL6	9728
#define	FC_USERD	1
#define	FC_PURGE	3
#define	INTIOBASE	4194304
#define	MMUBASE	2048000
#define	MMUSTAT	12
#define	MMUCMD	12
#define	MMUSSTP	0
#define	MMUUSTP	4
#define	MMUTBINVAL	8
#define	MMU_BERR	8
#define	MMU_ENAB	99
#define	MMU_FAULT	57352
#define	MMU_CEN	4
#define	MMU_IEN	32
#define	MMU_FPE	64
#define	CACHE_ON	14617
#define	CACHE_OFF	2056
#define	CACHE_CLR	14617
#define	IC_CLEAR	12569
#define	DC_CLEAR	14609
#define	PG_V	1
#define	PG_NV	0
#define	PG_RO	4
#define	PG_RW	0
#define	PG_CI	64
#define	PG_PROT	4
#define	PG_FRAME	-4096
#define	SG_V	2
#define	SG_NV	0
#define	SG_RW	0
#define	SG_FRAME	-4096
#define	SG_ISHIFT	22
#define	PCB_FLAGS	0
#define	PCB_PS	2
#define	PCB_USTP	4
#define	PCB_USP	8
#define	PCB_REGS	12
#define	PCB_ONFAULT	60
#define	PCB_FPCTX	64
#define	SIZEOF_PCB	452
#define	SYS_exit	1
#define	SYS_execve	59
#define	SYS_sigreturn	103
#define	EFAULT	14
#define	ENAMETOOLONG	63
#define	CLKSR	3
#define	CLKMSB1	5
#define	CLKMSB3	13
#define	PCB_TRCB	5
