<def f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='712' ll='714' type='bool llvm::X86Subtarget::canExtendTo512DQ() const'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='716' u='c' c='_ZNK4llvm12X86Subtarget16canExtendTo512BWEv'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='722' u='c' c='_ZNK4llvm12X86Subtarget13useAVX512RegsEv'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='708'>// Helper functions to determine when we should allow widening to 512-bit
  // during codegen.
  // TODO: Currently we&apos;re always allowing widening on CPUs without VLX,
  // because for many cases we don&apos;t have a better option.</doc>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='16393' u='c' c='_ZL16lower1BitShuffleRKN4llvm5SDLocENS_8ArrayRefIiEENS_3MVTENS_7SDValueES6_RKNS_5APIntERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18555' u='c' c='_ZL21LowerZERO_EXTEND_MaskN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18751' u='c' c='_ZL18LowerTruncateVecI1N4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18810' u='c' c='_ZNK4llvm17X86TargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20819' u='c' c='_ZL21LowerSIGN_EXTEND_MaskN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23984' u='c' c='_ZL25LowerVectorCTLZ_AVX512CDIN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24090' u='c' c='_ZL15LowerVectorCTLZN4llvm7SDValueERKNS_5SDLocERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24975' u='c' c='_ZL24LowerScalarVariableShiftN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25324' u='c' c='_ZL10LowerShiftN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25325' u='c' c='_ZL10LowerShiftN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='26298' u='c' c='_ZL16LowerVectorCTPOPN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
