# d08943012



## Implementation
-  Data structures & Algorithm
    - Use `std::map<string, int>` to store relation between PI name type (+unate, -unate, binate).
    ```cpp=21
    map<string, int> mp;  // <name, type> type&2 == 2 : +unate, type&1 == 1 : -unate
    ```
    - Use `vector<Abc_Obj_t*>` to store PI of original circuit in sorted order.
    ```cpp=22
    bool comp(Abc_Obj_t* a, Abc_Obj_t* b) {return Abc_ObjId(a) < Abc_ObjId(b);};
    vector<Abc_Obj_t*> original_pi;
    ```
    - Take `Abc_Ntk_t *` as function input.
    ```cpp=159
    void Lsv_NtkPrintPOunate(Abc_Ntk_t * pNtk) {
      Abc_Obj_t *pObj;
      int i_po, i;
      mp.clear();
      Abc_NtkForEachPi(pNtk, pObj, i) {
        original_pi.push_back(pObj);  //store pi node into original_pi
        mp[Abc_ObjName(pObj)] = 0;  //stroe pi name to mp
      }
      sort(original_pi.begin(), original_pi.end(), comp); //sort the pi
      Abc_NtkForEachCo(pNtk, pObj, i_po) { //Solve each PO
        for (map<string, int>::iterator it = mp.begin(); it != mp.end(); ++it) it->second = 3;
        Lsv_NtkPrintPOunateOneOut(Abc_NtkCreateCone( pNtk, Abc_ObjFanin0(pObj), Abc_ObjName(pObj),0), pObj->fCompl0);
      }
    }
    ```
    - Tranform `Abc_Ntk_t` (ABC network) into `Aig_Man_t` (AIG network)using function `Abc_NtkToDar()`.
    - Tranform `Aig_Man_t` into `Cnf_Dat_t` (CNF formula) using function `Cnf_Derive()`.
    - Duplicate the clause of `Cnf_Dat_t` into a `sat_solver` and add PI equality clauses.
    ```cpp=26
    sat_solver * Lsv_GetSolver(Aig_Man_t *pMan, Cnf_Dat_t *pCnf) {
      sat_solver * pSat = sat_solver_new();
      sat_solver_setnvars(pSat, 2 * n + Aig_ManCiNum(pMan));
      // add first copy of CNF to pSat
      for (int i = 0; i < pCnf->nClauses; i++) {
        sat_solver_addclause( pSat, pCnf->pClauses[i], pCnf->pClauses[i+1] );
      }
      // add second copy of CNF to pSat
      Cnf_DataLift(pCnf, n); 
      for (int i = 0; i < pCnf->nClauses; i++) {
        sat_solver_addclause( pSat, pCnf->pClauses[i], pCnf->pClauses[i+1] );
      }
      Cnf_DataLift(pCnf, -n);
      // add PI equality clauses
      int i, Var;
      Aig_Obj_t * pObj;
      Aig_ManForEachCi(pMan, pObj, i) {
        Var = pCnf->pVarNums[pObj->Id];
        //sat_solver_addvar(pSat);
        sat_solver_add_buffer_enable(pSat, Var, n + Var, 2 * n + i, 0); //buffer enable variable = 2 * n + 1
      }
      return pSat;
    }
    ```
    - Store variable id of PI and buffer enable into `vector<int>`.
    ```cpp=60
    vector<int> pi, alpha; //pi_var, buffer_enable_var
      Aig_ManForEachCi(pMan, pObj, i) {
        Var = pCnf->pVarNums[pObj->Id];
        alpha.push_back(2 * n + i); //store the buffer enable variable array
        pi.push_back(Var);  //store the pi variable array
      }
    ```
    - Buffer enable is 0 only if doing cofactor on that variable.
    - Use first copy of CNF as positive cofactor
    - Use second copy of CNF as negative cofactor
    - Solve SAT with no conflict limits and learn clause limits, so it alway provide a correct result.
    - Swap +unate and -unate if complement on PO
    ```c++=140
    if (inv == 1) swap(pos, neg);
    ```
    - Free memory every time
    ```c++=154
    Cnf_DataFree(pCnf);
    Aig_ManStop(pMan);
    Abc_NtkDelete(pNtk);
    ```
-  Optimization
    - The first version of my code tranform the holl circuit into single SAT solver, but it will contain too many don't care variable.
    - The second version of my code built one SAT solver for each PO. By built the CNF with only node in fanin cone of the PO, the code can run much faster. (Good enough for the PA)
    - The final version of my code optimize process by built two solvers for each PO (with fanin cone PI number > 20). One for +unate and one for -unate. By this way, we can simplify the clauses after adding the clauses that limit the PO. If number of PI is large enough, it could save time.
    ```c++=66
      ABC_INT64_T a = 0, b = 0, c = 0, d = 0;
      lit Lits[alpha.size() + 4];
      Aig_ManForEachCo(pMan, pObj, i_po) {
        Var = pCnf->pVarNums[pObj->Id];
        cout << "node " << po << ":\n";  
        vector<Abc_Obj_t *> pos, neg, bi;
        if (pi.size() > 20) {  //add po constrains to solver befor simplify
          //         +unate solver                        -unate solver           
          sat_solver *pSat_p = Lsv_GetSolver(pMan, pCnf), *pSat_n = Lsv_GetSolver(pMan, pCnf);
          Lits[0] = toLitCond(Var, 1); //pos output = 0
          sat_solver_addclause(pSat_p, Lits, Lits + 1); 
          Lits[0] = toLitCond(Var + n, 0); //neg output = 1
          sat_solver_addclause(pSat_p, Lits, Lits + 1); 
          sat_solver_simplify(pSat_p);  
          Lits[0] = toLitCond(Var, 0); //pos output = 1
          sat_solver_addclause(pSat_n, Lits, Lits + 1); 
          Lits[0] = toLitCond(Var + n, 1); //neg output = 0
          sat_solver_addclause(pSat_n, Lits, Lits + 1); 
          sat_solver_simplify(pSat_n);  
          for (int i0 = 0; i0 < alpha.size(); i0++) {
            Lits[i0] = toLitCond(alpha[i0] ,0);
          }
          Abc_NtkForEachPi(pNtk, pObj2, i) { 
            Lits[i] = toLitCond(alpha[i] ,1);
            Lits[alpha.size()] = toLitCond(pi[i], 0);
            Lits[alpha.size() + 1] = toLitCond(pi[i] + n, 1);
            //pos unate 
            int result_p = sat_solver_solve(pSat_p, Lits, Lits + alpha.size() + 2, a, b, c, d);
            if (result_p != -1) { 
              mp[Abc_ObjName(pObj2)] &= 1;
            }
            //neg unate 
            int result_n = sat_solver_solve(pSat_n, Lits, Lits + alpha.size() + 2, a, b, c, d);
            if (result_n != -1) { 
              mp[Abc_ObjName(pObj2)] &= 2;
            }
            Lits[i] = toLitCond(alpha[i] ,0);
          }
          sat_solver_delete(pSat_n); sat_solver_delete(pSat_p);
        } else {  // solve with base line method
          sat_solver *pSat = Lsv_GetSolver(pMan, pCnf);
          sat_solver_simplify(pSat);  
          for (int i0 = 0; i0 < alpha.size(); i0++) {
            Lits[i0] = toLitCond(alpha[i0] ,0);
          }
          Abc_NtkForEachPi(pNtk, pObj2, i) { 
            Lits[i] = toLitCond(alpha[i] ,1);
            Lits[alpha.size()] = toLitCond(pi[i], 0);
            Lits[alpha.size() + 1] = toLitCond(pi[i] + n, 1);
            //pos unate 
            Lits[alpha.size() + 2] = toLitCond(Var, 1); //pos output = 0
            Lits[alpha.size() + 3] = toLitCond(Var + n, 0); //neg output = 1
            int result_p = sat_solver_solve(pSat, Lits, Lits + alpha.size() + 4, a, b, c, d);
            if (result_p != -1) { 
              mp[Abc_ObjName(pObj2)] &= 1;
            }
            //neg unate 
            Lits[alpha.size() + 2] = toLitCond(Var, 0); //pos output = 1
            Lits[alpha.size() + 3] = toLitCond(Var + n, 1); //neg output = 0
            int result_n = sat_solver_solve(pSat, Lits, Lits + alpha.size() + 4, a, b, c, d);
            if (result_n != -1) { 
              mp[Abc_ObjName(pObj2)] &= 2;
            }
            Lits[i] = toLitCond(alpha[i] ,0);
          }
          sat_solver_delete(pSat);
        }
    ```
    - Finally, there are some way to futher speed up the programe, for example using `-O3` to compile, and remove the debug options `-Wall -Wno-unused-function -Wno-write-strings -Wno-sign-compare` 
    - the runtime of different version for circuit `mem_ctrl` on my machine (Core(TM) i7-7700) is shown bellow:
        - Version 1 - one solver for all POs: 12m55.973s
        - Version 2 - one solver per output: 1m58.292s
        - Version 3 - two solvers per output: 1m56.209s


## Discussion 
-  Can your implementation solve the remaining 7 test cases (possibly with a longer time limit)?
    - I think so. The memory usage of SAT solver is linear to number of node in CNF. So, we can solve very large circuit. But, the runtime may became very large (exponantial to circuit size). 
    - I try to solve the remaining test cases, but some of them run more than 10 h. The runtime of solving other cases is list below:
        - `voter`: > 10h (Ryzen 9 3900X)
        - `div`: > 10h (Ryzen 9 3900X)
        - `hyp`: > 10h (Ryzen 9 3900X)
        - `log2`: 78m30.826s (Core(TM) i7-7700)
        - `multiplier`: > 10h (Ryzen 9 3900X)
        - `sqrt`: > 10h (Ryzen 9 3900X)
        - `square`: 4m29.660s (Ryzen 9 3900X)

-  How does your implementation compared to the BDD-based command `print_unate` in ABC?
    -  My implementation is SAT-based, so the memory needed fo large circuit is much smaller.
    -  BDD-based command `print_unate` run faster in all arithmetic circuits.
    -  My implementation run faster in most random control circuits.
    -  The result runtime (CPU: Core(TM) i7-7700) in second is shown in the following table (because many test case are run in the same time, so runtime is much larger than usual).
    
        |  | BDD-based | SAT-based |
        | -------- | -------- | -------- |
        | arbiter     | 5.326     | 5.595     |
        | cavlc     | 0.042     | 0.055     |
        | ctrl     | 0.053     | 0.064     |
        | dec     | 0.056     | 0.321     |
        | i2c     | 0.070     | 0.190     |
        | int2float     | 0.035     | 0.046     |
        | mem_ctrl     | 18.846     | 261.659     |
        | priority     | 0.095     | 0.233     |
        | router     | 0.062     | 0.098     |
        | adder     | 0.397     | 3.157     |
        | bar     | 24.513     | 3.579     |
        | max     | >36000     | 123.379     |
        | sin     | 3935.977     | 10.732     |

-  What are the differences between random control and arithmetic circuits? Which category is more challenging?
    - Arithmetic circuits are arithmetic computational algorithms that map into basic logic gates
    - Random control circuits are behavioral descriptions that map into basic logic gates
    - Arithmetic are usually has higher computational density than random control, but in the same time arithmetic have more repetitive structures than random control
    - Hence, arithmetic is harder for SAT to solve, while random control is harder for BDD
