// Seed: 2597259987
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    output uwire id_2,
    input wor id_3,
    output wor id_4,
    input tri1 id_5,
    input logic id_6,
    input supply0 id_7,
    input supply1 id_8
);
  supply0 id_10;
  supply0 id_11 = -1;
  always id_1 <= 1'b0 == -1;
  if (1) begin : LABEL_0
    always @(id_7) id_1 = id_6;
    wire id_12;
    wire id_13 = ~1;
  end else assign id_1 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13
  );
endmodule
