NAME?= half_adder
SRC?= half_adder.v\
		 half_adder_tb.v

PATH_TOOLS=../../tools
include $(PATH_TOOLS)/verilog-sim.mk
