
*** Running vivado
    with args -log design_1_spi_transmitter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spi_transmitter_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_spi_transmitter_0_0.tcl -notrace
Command: synth_design -top design_1_spi_transmitter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15308 
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_transmitter_v1_0_S00_AXIS with formal parameter declaration list [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/b7a4/hdl/spi_transmitter_v1_0_S00_AXIS.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in spi_transmitter_v1_0_M00_AXIS with formal parameter declaration list [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/b7a4/hdl/spi_transmitter_v1_0_M00_AXIS.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 372.777 ; gain = 90.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_spi_transmitter_0_0' [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ip/design_1_spi_transmitter_0_0/synth/design_1_spi_transmitter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'spi_transmitter_v1_0' [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/b7a4/hdl/spi_transmitter_v1_0.v:4]
	Parameter width bound to: 8 - type: integer 
	Parameter divided_clk bound to: 4 - type: integer 
	Parameter sspol bound to: 1 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/b7a4/hdl/spi_transmitter_v1_0.v:102]
INFO: [Synth 8-256] done synthesizing module 'spi_transmitter_v1_0' (1#1) [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/b7a4/hdl/spi_transmitter_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_spi_transmitter_0_0' (2#1) [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ip/design_1_spi_transmitter_0_0/synth/design_1_spi_transmitter_0_0.v:57]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_aresetn
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design spi_transmitter_v1_0 has unconnected port m00_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 397.574 ; gain = 115.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 397.574 ; gain = 115.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 714.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element prescaler_reg was removed.  [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/b7a4/hdl/spi_transmitter_v1_0.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_transmitter_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/prescaler_reg was removed.  [c:/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ipshared/b7a4/hdl/spi_transmitter_v1_0.v:93]
INFO: [Synth 8-3917] design design_1_spi_transmitter_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_spi_transmitter_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_spi_transmitter_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_spi_transmitter_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_spi_transmitter_0_0 has port m00_axis_tlast driven by constant 1
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port m00_axis_tready
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design design_1_spi_transmitter_0_0 has unconnected port s00_axis_aresetn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |     5|
|4     |LUT4 |     5|
|5     |LUT5 |     4|
|6     |LUT6 |    18|
|7     |FDRE |    43|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |    82|
|2     |  inst   |spi_transmitter_v1_0 |    82|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.000 ; gain = 431.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 714.000 ; gain = 115.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 714.000 ; gain = 431.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 714.000 ; gain = 433.578
INFO: [Common 17-1381] The checkpoint 'C:/drum_synthesis/drum_synthesis.runs/design_1_spi_transmitter_0_0_synth_1/design_1_spi_transmitter_0_0.dcp' has been generated.
