// Seed: 3963491228
module module_0 (
    input tri id_0
    , id_8,
    input wand module_0,
    output wor id_2,
    input tri id_3
    , id_9,
    input tri1 id_4,
    output supply1 id_5,
    output supply0 id_6
);
endmodule
module module_1 (
    output logic id_0,
    output tri id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5
);
  always_latch @(id_5)
    if (-1)
      assume (id_3);
      else id_0 <= "";
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
