#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  7 09:18:40 2019
# Process ID: 74408
# Current directory: C:/AI/AIFPGA/sv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent74412 C:\AI\AIFPGA\sv\sv.xpr
# Log file: C:/AI/AIFPGA/sv/vivado.log
# Journal file: C:/AI/AIFPGA/sv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/AI/AIFPGA/sv/sv.xpr
launch_runs synth_4 -jobs 4
wait_on_run synth_4
open_run synth_4 -name synth_4
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pending_addr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pending_data*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pending_request*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ctrlread/ddr_addr_data0[1]} {ctrlread/ddr_addr_data0[2]} {ctrlread/ddr_addr_data0[3]} {ctrlread/ddr_addr_data0[4]} {ctrlread/ddr_addr_data0[5]} {ctrlread/ddr_addr_data0[6]} {ctrlread/ddr_addr_data0[7]} {ctrlread/ddr_addr_data0[8]} {ctrlread/ddr_addr_data0[9]} {ctrlread/ddr_addr_data0[10]} {ctrlread/ddr_addr_data0[11]} {ctrlread/ddr_addr_data0[12]} {ctrlread/ddr_addr_data0[13]} {ctrlread/ddr_addr_data0[14]} {ctrlread/ddr_addr_data0[15]} {ctrlread/ddr_addr_data0[16]} {ctrlread/ddr_addr_data0[17]} {ctrlread/ddr_addr_data0[18]} {ctrlread/ddr_addr_data0[19]} {ctrlread/ddr_addr_data0[20]} {ctrlread/ddr_addr_data0[21]} {ctrlread/ddr_addr_data0[22]} {ctrlread/ddr_addr_data0[23]} {ctrlread/ddr_addr_data0[24]} {ctrlread/ddr_addr_data0[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ctrlweight/cwinst[seqNum][0]} {ctrlweight/cwinst[seqNum][1]} {ctrlweight/cwinst[seqNum][2]} {ctrlweight/cwinst[seqNum][3]} {ctrlweight/cwinst[seqNum][4]} {ctrlweight/cwinst[seqNum][5]} {ctrlweight/cwinst[seqNum][6]} {ctrlweight/cwinst[seqNum][7]} {ctrlweight/cwinst[seqNum][8]} {ctrlweight/cwinst[seqNum][9]} {ctrlweight/cwinst[seqNum][10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {hcb[0].h/hcbCtrl/backupBus[0][0]} {hcb[0].h/hcbCtrl/backupBus[0][1]} {hcb[0].h/hcbCtrl/backupBus[0][2]} {hcb[0].h/hcbCtrl/backupBus[0][3]} {hcb[0].h/hcbCtrl/backupBus[0][4]} {hcb[0].h/hcbCtrl/backupBus[0][5]} {hcb[0].h/hcbCtrl/backupBus[0][6]} {hcb[0].h/hcbCtrl/backupBus[0][7]} {hcb[0].h/hcbCtrl/backupBus[0][8]} {hcb[0].h/hcbCtrl/backupBus[0][9]} {hcb[0].h/hcbCtrl/backupBus[0][10]} {hcb[0].h/hcbCtrl/backupBus[0][11]} {hcb[0].h/hcbCtrl/backupBus[0][12]} {hcb[0].h/hcbCtrl/backupBus[0][13]} {hcb[0].h/hcbCtrl/backupBus[0][14]} {hcb[0].h/hcbCtrl/backupBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {hcb[0].h/bmWeightBus[0][0]} {hcb[0].h/bmWeightBus[0][1]} {hcb[0].h/bmWeightBus[0][2]} {hcb[0].h/bmWeightBus[0][3]} {hcb[0].h/bmWeightBus[0][4]} {hcb[0].h/bmWeightBus[0][5]} {hcb[0].h/bmWeightBus[0][6]} {hcb[0].h/bmWeightBus[0][7]} {hcb[0].h/bmWeightBus[0][8]} {hcb[0].h/bmWeightBus[0][9]} {hcb[0].h/bmWeightBus[0][10]} {hcb[0].h/bmWeightBus[0][11]} {hcb[0].h/bmWeightBus[0][12]} {hcb[0].h/bmWeightBus[0][13]} {hcb[0].h/bmWeightBus[0][14]} {hcb[0].h/bmWeightBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {hcb[0].h/curSeq_out[0]} {hcb[0].h/curSeq_out[1]} {hcb[0].h/curSeq_out[2]} {hcb[0].h/curSeq_out[3]} {hcb[0].h/curSeq_out[4]} {hcb[0].h/curSeq_out[5]} {hcb[0].h/curSeq_out[6]} {hcb[0].h/curSeq_out[7]} {hcb[0].h/curSeq_out[8]} {hcb[0].h/curSeq_out[9]} {hcb[0].h/curSeq_out[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {add_output_address[0]} {add_output_address[1]} {add_output_address[2]} {add_output_address[3]} {add_output_address[4]} {add_output_address[5]} {add_output_address[6]} {add_output_address[7]} {add_output_address[8]} {add_output_address[9]} {add_output_address[10]} {add_output_address[11]} {add_output_address[12]} {add_output_address[13]} {add_output_address[14]} {add_output_address[15]} {add_output_address[16]} {add_output_address[17]} {add_output_address[18]} {add_output_address[19]} {add_output_address[20]} {add_output_address[21]} {add_output_address[22]} {add_output_address[23]} {add_output_address[24]} {add_output_address[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {add_output_size[0]} {add_output_size[1]} {add_output_size[2]} {add_output_size[3]} {add_output_size[4]} {add_output_size[5]} {add_output_size[6]} {add_output_size[7]} {add_output_size[8]} {add_output_size[9]} {add_output_size[10]} {add_output_size[11]} {add_output_size[12]} {add_output_size[13]} {add_output_size[14]} {add_output_size[15]} {add_output_size[16]} {add_output_size[17]} {add_output_size[18]} {add_output_size[19]} {add_output_size[20]} {add_output_size[21]} {add_output_size[22]} {add_output_size[23]} {add_output_size[24]} {add_output_size[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list wen_data1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list mtop/read_axi2/pending_request ]]
save_constraints
launch_runs impl_7 -to_step write_bitstream -jobs 4
wait_on_run impl_7
close_design
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
current_hw_device [get_hw_devices xc7z100_1]
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
program_hw_devices [get_hw_devices xc7z100_1]
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_run impl_7
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing -from [get_pins {ctrlwrite/finishedSeq_reg[1]/C}] -to [get_pins sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_3
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Distributed_RAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4}] [get_ips fifo_addressBuffer]
generate_target all [get_files  C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xci]
catch { config_ip_cache -export [get_ips -all fifo_addressBuffer] }
export_ip_user_files -of_objects [get_files C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xci] -no_script -sync -force -quiet
reset_run fifo_addressBuffer_synth_1
launch_runs -jobs 4 fifo_addressBuffer_synth_1
export_simulation -of_objects [get_files C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xci] -directory C:/AI/AIFPGA/sv/sv.ip_user_files/sim_scripts -ip_user_files_dir C:/AI/AIFPGA/sv/sv.ip_user_files -ipstatic_source_dir C:/AI/AIFPGA/sv/sv.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/AI/AIFPGA/sv/sv.cache/compile_simlib/modelsim} {questa=C:/AI/AIFPGA/sv/sv.cache/compile_simlib/questa} {riviera=C:/AI/AIFPGA/sv/sv.cache/compile_simlib/riviera} {activehdl=C:/AI/AIFPGA/sv/sv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_4
launch_runs impl_7 -to_step write_bitstream -jobs 4
wait_on_run impl_7
close_design
open_run synth_4 -name synth_4
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 26 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlread/ddr_addr_data0[1]} {ctrlread/ddr_addr_data0[2]} {ctrlread/ddr_addr_data0[3]} {ctrlread/ddr_addr_data0[4]} {ctrlread/ddr_addr_data0[5]} {ctrlread/ddr_addr_data0[6]} {ctrlread/ddr_addr_data0[7]} {ctrlread/ddr_addr_data0[8]} {ctrlread/ddr_addr_data0[9]} {ctrlread/ddr_addr_data0[10]} {ctrlread/ddr_addr_data0[11]} {ctrlread/ddr_addr_data0[12]} {ctrlread/ddr_addr_data0[13]} {ctrlread/ddr_addr_data0[14]} {ctrlread/ddr_addr_data0[15]} {ctrlread/ddr_addr_data0[16]} {ctrlread/ddr_addr_data0[17]} {ctrlread/ddr_addr_data0[18]} {ctrlread/ddr_addr_data0[19]} {ctrlread/ddr_addr_data0[20]} {ctrlread/ddr_addr_data0[21]} {ctrlread/ddr_addr_data0[22]} {ctrlread/ddr_addr_data0[23]} {ctrlread/ddr_addr_data0[24]} {ctrlread/ddr_addr_data0[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {add_output_address[0]} {add_output_address[1]} {add_output_address[2]} {add_output_address[3]} {add_output_address[4]} {add_output_address[5]} {add_output_address[6]} {add_output_address[7]} {add_output_address[8]} {add_output_address[9]} {add_output_address[10]} {add_output_address[11]} {add_output_address[12]} {add_output_address[13]} {add_output_address[14]} {add_output_address[15]} {add_output_address[16]} {add_output_address[17]} {add_output_address[18]} {add_output_address[19]} {add_output_address[20]} {add_output_address[21]} {add_output_address[22]} {add_output_address[23]} {add_output_address[24]} {add_output_address[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {add_output_size[0]} {add_output_size[1]} {add_output_size[2]} {add_output_size[3]} {add_output_size[4]} {add_output_size[5]} {add_output_size[6]} {add_output_size[7]} {add_output_size[8]} {add_output_size[9]} {add_output_size[10]} {add_output_size[11]} {add_output_size[12]} {add_output_size[13]} {add_output_size[14]} {add_output_size[15]} {add_output_size[16]} {add_output_size[17]} {add_output_size[18]} {add_output_size[19]} {add_output_size[20]} {add_output_size[21]} {add_output_size[22]} {add_output_size[23]} {add_output_size[24]} {add_output_size[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {hcb[0].h/bmWeightBus[0][0]} {hcb[0].h/bmWeightBus[0][1]} {hcb[0].h/bmWeightBus[0][2]} {hcb[0].h/bmWeightBus[0][3]} {hcb[0].h/bmWeightBus[0][4]} {hcb[0].h/bmWeightBus[0][5]} {hcb[0].h/bmWeightBus[0][6]} {hcb[0].h/bmWeightBus[0][7]} {hcb[0].h/bmWeightBus[0][8]} {hcb[0].h/bmWeightBus[0][9]} {hcb[0].h/bmWeightBus[0][10]} {hcb[0].h/bmWeightBus[0][11]} {hcb[0].h/bmWeightBus[0][12]} {hcb[0].h/bmWeightBus[0][13]} {hcb[0].h/bmWeightBus[0][14]} {hcb[0].h/bmWeightBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {hcb[0].h/curSeq_out[0]} {hcb[0].h/curSeq_out[1]} {hcb[0].h/curSeq_out[2]} {hcb[0].h/curSeq_out[3]} {hcb[0].h/curSeq_out[4]} {hcb[0].h/curSeq_out[5]} {hcb[0].h/curSeq_out[6]} {hcb[0].h/curSeq_out[7]} {hcb[0].h/curSeq_out[8]} {hcb[0].h/curSeq_out[9]} {hcb[0].h/curSeq_out[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {hcb[0].h/hcbCtrl/backupBus[0][0]} {hcb[0].h/hcbCtrl/backupBus[0][1]} {hcb[0].h/hcbCtrl/backupBus[0][2]} {hcb[0].h/hcbCtrl/backupBus[0][3]} {hcb[0].h/hcbCtrl/backupBus[0][4]} {hcb[0].h/hcbCtrl/backupBus[0][5]} {hcb[0].h/hcbCtrl/backupBus[0][6]} {hcb[0].h/hcbCtrl/backupBus[0][7]} {hcb[0].h/hcbCtrl/backupBus[0][8]} {hcb[0].h/hcbCtrl/backupBus[0][9]} {hcb[0].h/hcbCtrl/backupBus[0][10]} {hcb[0].h/hcbCtrl/backupBus[0][11]} {hcb[0].h/hcbCtrl/backupBus[0][12]} {hcb[0].h/hcbCtrl/backupBus[0][13]} {hcb[0].h/hcbCtrl/backupBus[0][14]} {hcb[0].h/hcbCtrl/backupBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ctrlweight/cwinst[seqNum][0]} {ctrlweight/cwinst[seqNum][1]} {ctrlweight/cwinst[seqNum][2]} {ctrlweight/cwinst[seqNum][3]} {ctrlweight/cwinst[seqNum][4]} {ctrlweight/cwinst[seqNum][5]} {ctrlweight/cwinst[seqNum][6]} {ctrlweight/cwinst[seqNum][7]} {ctrlweight/cwinst[seqNum][8]} {ctrlweight/cwinst[seqNum][9]} {ctrlweight/cwinst[seqNum][10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list wen_data1 ]]
save_constraints
reset_run impl_7
launch_runs impl_7 -to_step write_bitstream -jobs 4
wait_on_run impl_7
close_design
open_run impl_7
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
program_hw_devices [get_hw_devices xc7z100_1]
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {data_bus[0]} {hcb[0].h/bmWeightBus[0]} {hcb[0].h/weightsBus[0]} {pwrite_data[0][0]} {w_bus[0]} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {add_output} {addressBuffer_ren} {cb_inst[0][K]} {cb_isFetchNextInst} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isRunning} {cb_isRunning} {cb_isRunning} {cb_isRunning} {cb_start} {crinst_enable} {ctrlread/ddr_enable} {ctrlread/processReadInstruction/ddr_addr_data} {ctrlread/readExtData/ddr_enable_ext} {ctrlweight/cwinst[seqNum]} {ctrlweight/data_valid} {ctrlweight/dataIdx} {ctrlweight/dataIdx_next} {ctrlweight/hasMoreData} {ctrlweight/hasMoreData_next} {ctrlweight/input_data_fifo_ren} {ctrlweight/inst_fifo_ren} {ctrlweight/isReadRam} {ctrlweight/isWriteRam} {ctrlweight/liveCount} {ctrlweight/readMoreData} {ctrlweight/readMoreData_next} {ctrlweight/seqNum} {ctrlweight/weight_mem_ren} {ctrlweight/weight_mem_ren_ff} {ctrlwrite/ddr_write_addr} {cwinst_enable} {cwtinst_enable} {data_read_assist/info_fifo_ren} {data_read_assist/info_fifo_wen} {data_read_assist/read_ready} {data_read_assist/read_request} {ddr_data_id} {hcb[0].h/curSeq_out} {hcb[0].h/enSendBMWeights} {hcb[0].h/enSendWeights} {hcb[0].h/hasNextFeatureParams} {hcb[0].h/hcbCtrl/backupBus[0]} {hcb[0].h/isBackupValid} {hcb[0].h/isBMWeightValid} {hcb[0].h/isLoadingNextFeatures} {hcb[0].h/isWeightValid} {hcb[0].h/readWeights/isReadingWeights} {hcb[0].h/scg[0].g/ucu[0].u/output0/d} {hcb[0].h/scg[0].g/ucu[0].u/output0/we} {hcb[0].h/scg[0].g/ucu[0].u/output1/d} {hcb[0].h/scg[0].g/ucu[0].u/output1/we} {hcb[1].h/readWeights/isReadingWeights} {hcb[2].h/readWeights/isReadingWeights} {hcb[3].h/readWeights/isReadingWeights} {inst_enable} {inst_enable} {inst_enable} {inst_enable} {mtop/ps_read_axi/axi_ready} {mtop/ps_read_axi/M_AXI_ARREADY} {mtop/ps_read_axi/M_AXI_ARVALID} {mtop/ps_read_axi/M_AXI_RVALID} {mtop/ps_read_axi/pending_request} {mtop/ps_read_axi/read_freeze} {mtop/ps_read_axi/read_request} {mtop/ps_write_axi/pending_addr} {mtop/ps_write_axi/pending_data} {mtop/read_axi1/axi_ready} {mtop/read_axi1/M_AXI_ARREADY} {mtop/read_axi1/M_AXI_ARVALID} {mtop/read_axi1/M_AXI_RLAST} {mtop/read_axi1/M_AXI_RVALID} {mtop/read_axi1/pending_request} {mtop/read_axi1/read_request} {mtop/read_axi2/axi_ready} {mtop/read_axi2/M_AXI_ARREADY} {mtop/read_axi2/M_AXI_ARVALID} {mtop/read_axi2/M_AXI_RVALID} {mtop/read_axi2/pending_request} {mtop/read_axi2/read_request} {mtop/write_axi1/pending_addr} {mtop/write_axi1/pending_data} {mtop/write_axi2/pending_addr} {mtop/write_axi2/pending_data} {outbuf[0]} {pcread_RequestGIBValid} {pcweight_busValid} {pread_busValid} {pread_isFeature} {pwrite_enable} {read_freeze1} {read_freeze1_1} {u_ila_0_data_fifo_wen} {u_ila_0_ddr_addr_data0} {u_ila_0_input_data_fifo_wdata[0]_33} {u_ila_0_input_data_fifo_wen} {u_ila_0_M_AXI_RLAST} {u_ila_0_M_AXI_RREADY} {u_ila_0_M_AXI_RREADY_1} {u_ila_0_M_AXI_RREADY_2} {u_ila_0_new_paramsw} {u_ila_0_new_paramsw_1} {u_ila_0_new_paramsw_2} {u_ila_0_new_paramsw_3} {u_ila_0_weight_mem_wen} {w_ddr_isLast} {weight_read_assist/info_fifo_ren} {weight_read_assist/info_fifo_wen} {weight_read_assist/read_freeze} {weight_read_assist/read_ready} {weight_read_assist/read_request} {wen_data1} {wen_data1_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {add_output_address} {add_output_size} {pwrite_addr[0]} {u_ila_0_Oaddr} }
set_property TRIGGER_COMPARE_VALUE neq4'hX [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h0 [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_run synth_4 -name synth_4
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ddr_data*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*axi2_raddr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*read_request2*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ddr_data2*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ddr_vid2*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {hcb[0].h/hcbCtrl/backupBus[0][0]} {hcb[0].h/hcbCtrl/backupBus[0][1]} {hcb[0].h/hcbCtrl/backupBus[0][2]} {hcb[0].h/hcbCtrl/backupBus[0][3]} {hcb[0].h/hcbCtrl/backupBus[0][4]} {hcb[0].h/hcbCtrl/backupBus[0][5]} {hcb[0].h/hcbCtrl/backupBus[0][6]} {hcb[0].h/hcbCtrl/backupBus[0][7]} {hcb[0].h/hcbCtrl/backupBus[0][8]} {hcb[0].h/hcbCtrl/backupBus[0][9]} {hcb[0].h/hcbCtrl/backupBus[0][10]} {hcb[0].h/hcbCtrl/backupBus[0][11]} {hcb[0].h/hcbCtrl/backupBus[0][12]} {hcb[0].h/hcbCtrl/backupBus[0][13]} {hcb[0].h/hcbCtrl/backupBus[0][14]} {hcb[0].h/hcbCtrl/backupBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ctrlweight/cwinst[seqNum][0]} {ctrlweight/cwinst[seqNum][1]} {ctrlweight/cwinst[seqNum][2]} {ctrlweight/cwinst[seqNum][3]} {ctrlweight/cwinst[seqNum][4]} {ctrlweight/cwinst[seqNum][5]} {ctrlweight/cwinst[seqNum][6]} {ctrlweight/cwinst[seqNum][7]} {ctrlweight/cwinst[seqNum][8]} {ctrlweight/cwinst[seqNum][9]} {ctrlweight/cwinst[seqNum][10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlread/ddr_addr_data0[1]} {ctrlread/ddr_addr_data0[2]} {ctrlread/ddr_addr_data0[3]} {ctrlread/ddr_addr_data0[4]} {ctrlread/ddr_addr_data0[5]} {ctrlread/ddr_addr_data0[6]} {ctrlread/ddr_addr_data0[7]} {ctrlread/ddr_addr_data0[8]} {ctrlread/ddr_addr_data0[9]} {ctrlread/ddr_addr_data0[10]} {ctrlread/ddr_addr_data0[11]} {ctrlread/ddr_addr_data0[12]} {ctrlread/ddr_addr_data0[13]} {ctrlread/ddr_addr_data0[14]} {ctrlread/ddr_addr_data0[15]} {ctrlread/ddr_addr_data0[16]} {ctrlread/ddr_addr_data0[17]} {ctrlread/ddr_addr_data0[18]} {ctrlread/ddr_addr_data0[19]} {ctrlread/ddr_addr_data0[20]} {ctrlread/ddr_addr_data0[21]} {ctrlread/ddr_addr_data0[22]} {ctrlread/ddr_addr_data0[23]} {ctrlread/ddr_addr_data0[24]} {ctrlread/ddr_addr_data0[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {hcb[0].h/curSeq_out[0]} {hcb[0].h/curSeq_out[1]} {hcb[0].h/curSeq_out[2]} {hcb[0].h/curSeq_out[3]} {hcb[0].h/curSeq_out[4]} {hcb[0].h/curSeq_out[5]} {hcb[0].h/curSeq_out[6]} {hcb[0].h/curSeq_out[7]} {hcb[0].h/curSeq_out[8]} {hcb[0].h/curSeq_out[9]} {hcb[0].h/curSeq_out[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {hcb[0].h/bmWeightBus[0][0]} {hcb[0].h/bmWeightBus[0][1]} {hcb[0].h/bmWeightBus[0][2]} {hcb[0].h/bmWeightBus[0][3]} {hcb[0].h/bmWeightBus[0][4]} {hcb[0].h/bmWeightBus[0][5]} {hcb[0].h/bmWeightBus[0][6]} {hcb[0].h/bmWeightBus[0][7]} {hcb[0].h/bmWeightBus[0][8]} {hcb[0].h/bmWeightBus[0][9]} {hcb[0].h/bmWeightBus[0][10]} {hcb[0].h/bmWeightBus[0][11]} {hcb[0].h/bmWeightBus[0][12]} {hcb[0].h/bmWeightBus[0][13]} {hcb[0].h/bmWeightBus[0][14]} {hcb[0].h/bmWeightBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {add_output_address[0]} {add_output_address[1]} {add_output_address[2]} {add_output_address[3]} {add_output_address[4]} {add_output_address[5]} {add_output_address[6]} {add_output_address[7]} {add_output_address[8]} {add_output_address[9]} {add_output_address[10]} {add_output_address[11]} {add_output_address[12]} {add_output_address[13]} {add_output_address[14]} {add_output_address[15]} {add_output_address[16]} {add_output_address[17]} {add_output_address[18]} {add_output_address[19]} {add_output_address[20]} {add_output_address[21]} {add_output_address[22]} {add_output_address[23]} {add_output_address[24]} {add_output_address[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {add_output_size[0]} {add_output_size[1]} {add_output_size[2]} {add_output_size[3]} {add_output_size[4]} {add_output_size[5]} {add_output_size[6]} {add_output_size[7]} {add_output_size[8]} {add_output_size[9]} {add_output_size[10]} {add_output_size[11]} {add_output_size[12]} {add_output_size[13]} {add_output_size[14]} {add_output_size[15]} {add_output_size[16]} {add_output_size[17]} {add_output_size[18]} {add_output_size[19]} {add_output_size[20]} {add_output_size[21]} {add_output_size[22]} {add_output_size[23]} {add_output_size[24]} {add_output_size[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list wen_data1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list read_request2 ]]
save_constraints
close_design
close_design
save_wave_config {C:/AI/AIFPGA/sv/sv.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_project
open_project C:/AI/AIFPGA/sv/sv.xpr
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
current_hw_device [get_hw_devices xc7z100_1]
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes add_output -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_run synth_4 -name synth_4
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_araddr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_arready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_arvalid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_awaddr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_awaddr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*awaddr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_awready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_awvalid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_rready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*S0_AXI_rready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_rvalid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_wdata*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_wready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_wvalid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_rdata*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_rvalid*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 26 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mtop/ddr/S0_AXI_awaddr[0]} {mtop/ddr/S0_AXI_awaddr[1]} {mtop/ddr/S0_AXI_awaddr[2]} {mtop/ddr/S0_AXI_awaddr[3]} {mtop/ddr/S0_AXI_awaddr[4]} {mtop/ddr/S0_AXI_awaddr[5]} {mtop/ddr/S0_AXI_awaddr[6]} {mtop/ddr/S0_AXI_awaddr[7]} {mtop/ddr/S0_AXI_awaddr[8]} {mtop/ddr/S0_AXI_awaddr[9]} {mtop/ddr/S0_AXI_awaddr[10]} {mtop/ddr/S0_AXI_awaddr[11]} {mtop/ddr/S0_AXI_awaddr[12]} {mtop/ddr/S0_AXI_awaddr[13]} {mtop/ddr/S0_AXI_awaddr[14]} {mtop/ddr/S0_AXI_awaddr[15]} {mtop/ddr/S0_AXI_awaddr[16]} {mtop/ddr/S0_AXI_awaddr[17]} {mtop/ddr/S0_AXI_awaddr[18]} {mtop/ddr/S0_AXI_awaddr[19]} {mtop/ddr/S0_AXI_awaddr[20]} {mtop/ddr/S0_AXI_awaddr[21]} {mtop/ddr/S0_AXI_awaddr[22]} {mtop/ddr/S0_AXI_awaddr[23]} {mtop/ddr/S0_AXI_awaddr[24]} {mtop/ddr/S0_AXI_awaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {mtop/s_axi0_wdata[0]} {mtop/s_axi0_wdata[1]} {mtop/s_axi0_wdata[2]} {mtop/s_axi0_wdata[3]} {mtop/s_axi0_wdata[4]} {mtop/s_axi0_wdata[5]} {mtop/s_axi0_wdata[6]} {mtop/s_axi0_wdata[7]} {mtop/s_axi0_wdata[8]} {mtop/s_axi0_wdata[9]} {mtop/s_axi0_wdata[10]} {mtop/s_axi0_wdata[11]} {mtop/s_axi0_wdata[12]} {mtop/s_axi0_wdata[13]} {mtop/s_axi0_wdata[14]} {mtop/s_axi0_wdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {mtop/s_axi0_araddr[0]} {mtop/s_axi0_araddr[1]} {mtop/s_axi0_araddr[2]} {mtop/s_axi0_araddr[3]} {mtop/s_axi0_araddr[4]} {mtop/s_axi0_araddr[5]} {mtop/s_axi0_araddr[6]} {mtop/s_axi0_araddr[7]} {mtop/s_axi0_araddr[8]} {mtop/s_axi0_araddr[9]} {mtop/s_axi0_araddr[10]} {mtop/s_axi0_araddr[11]} {mtop/s_axi0_araddr[12]} {mtop/s_axi0_araddr[13]} {mtop/s_axi0_araddr[14]} {mtop/s_axi0_araddr[15]} {mtop/s_axi0_araddr[16]} {mtop/s_axi0_araddr[17]} {mtop/s_axi0_araddr[18]} {mtop/s_axi0_araddr[19]} {mtop/s_axi0_araddr[20]} {mtop/s_axi0_araddr[21]} {mtop/s_axi0_araddr[22]} {mtop/s_axi0_araddr[23]} {mtop/s_axi0_araddr[24]} {mtop/s_axi0_araddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {mtop/s_axi0_rdata[0]} {mtop/s_axi0_rdata[1]} {mtop/s_axi0_rdata[2]} {mtop/s_axi0_rdata[3]} {mtop/s_axi0_rdata[4]} {mtop/s_axi0_rdata[5]} {mtop/s_axi0_rdata[6]} {mtop/s_axi0_rdata[7]} {mtop/s_axi0_rdata[8]} {mtop/s_axi0_rdata[9]} {mtop/s_axi0_rdata[10]} {mtop/s_axi0_rdata[11]} {mtop/s_axi0_rdata[12]} {mtop/s_axi0_rdata[13]} {mtop/s_axi0_rdata[14]} {mtop/s_axi0_rdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list read_request2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list wen_data1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list mtop/s_axi0_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list mtop/s_axi0_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list mtop/s_axi0_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list mtop/s_axi0_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list mtop/s_axi0_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list mtop/s_axi0_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list mtop/s_axi0_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list mtop/s_axi0_wvalid ]]
save_constraints
close_design
open_run synth_4 -name synth_4
open_run synth_4 -name synth_4
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ddr_data*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*input_ddr_data_valid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*input_ddr_data_valid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*input_data_fifo_wen*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*input_data_fifo_wdata*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[1]_34[0]} {ctrlread/readData/input_data_fifo_wdata[1]_34[1]} {ctrlread/readData/input_data_fifo_wdata[1]_34[2]} {ctrlread/readData/input_data_fifo_wdata[1]_34[3]} {ctrlread/readData/input_data_fifo_wdata[1]_34[4]} {ctrlread/readData/input_data_fifo_wdata[1]_34[5]} {ctrlread/readData/input_data_fifo_wdata[1]_34[6]} {ctrlread/readData/input_data_fifo_wdata[1]_34[7]} {ctrlread/readData/input_data_fifo_wdata[1]_34[8]} {ctrlread/readData/input_data_fifo_wdata[1]_34[9]} {ctrlread/readData/input_data_fifo_wdata[1]_34[10]} {ctrlread/readData/input_data_fifo_wdata[1]_34[11]} {ctrlread/readData/input_data_fifo_wdata[1]_34[12]} {ctrlread/readData/input_data_fifo_wdata[1]_34[13]} {ctrlread/readData/input_data_fifo_wdata[1]_34[14]} {ctrlread/readData/input_data_fifo_wdata[1]_34[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {mtop/ddr/S0_AXI_awaddr[0]} {mtop/ddr/S0_AXI_awaddr[1]} {mtop/ddr/S0_AXI_awaddr[2]} {mtop/ddr/S0_AXI_awaddr[3]} {mtop/ddr/S0_AXI_awaddr[4]} {mtop/ddr/S0_AXI_awaddr[5]} {mtop/ddr/S0_AXI_awaddr[6]} {mtop/ddr/S0_AXI_awaddr[7]} {mtop/ddr/S0_AXI_awaddr[8]} {mtop/ddr/S0_AXI_awaddr[9]} {mtop/ddr/S0_AXI_awaddr[10]} {mtop/ddr/S0_AXI_awaddr[11]} {mtop/ddr/S0_AXI_awaddr[12]} {mtop/ddr/S0_AXI_awaddr[13]} {mtop/ddr/S0_AXI_awaddr[14]} {mtop/ddr/S0_AXI_awaddr[15]} {mtop/ddr/S0_AXI_awaddr[16]} {mtop/ddr/S0_AXI_awaddr[17]} {mtop/ddr/S0_AXI_awaddr[18]} {mtop/ddr/S0_AXI_awaddr[19]} {mtop/ddr/S0_AXI_awaddr[20]} {mtop/ddr/S0_AXI_awaddr[21]} {mtop/ddr/S0_AXI_awaddr[22]} {mtop/ddr/S0_AXI_awaddr[23]} {mtop/ddr/S0_AXI_awaddr[24]} {mtop/ddr/S0_AXI_awaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {mtop/s_axi0_araddr[0]} {mtop/s_axi0_araddr[1]} {mtop/s_axi0_araddr[2]} {mtop/s_axi0_araddr[3]} {mtop/s_axi0_araddr[4]} {mtop/s_axi0_araddr[5]} {mtop/s_axi0_araddr[6]} {mtop/s_axi0_araddr[7]} {mtop/s_axi0_araddr[8]} {mtop/s_axi0_araddr[9]} {mtop/s_axi0_araddr[10]} {mtop/s_axi0_araddr[11]} {mtop/s_axi0_araddr[12]} {mtop/s_axi0_araddr[13]} {mtop/s_axi0_araddr[14]} {mtop/s_axi0_araddr[15]} {mtop/s_axi0_araddr[16]} {mtop/s_axi0_araddr[17]} {mtop/s_axi0_araddr[18]} {mtop/s_axi0_araddr[19]} {mtop/s_axi0_araddr[20]} {mtop/s_axi0_araddr[21]} {mtop/s_axi0_araddr[22]} {mtop/s_axi0_araddr[23]} {mtop/s_axi0_araddr[24]} {mtop/s_axi0_araddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {mtop/s_axi0_rdata[0]} {mtop/s_axi0_rdata[1]} {mtop/s_axi0_rdata[2]} {mtop/s_axi0_rdata[3]} {mtop/s_axi0_rdata[4]} {mtop/s_axi0_rdata[5]} {mtop/s_axi0_rdata[6]} {mtop/s_axi0_rdata[7]} {mtop/s_axi0_rdata[8]} {mtop/s_axi0_rdata[9]} {mtop/s_axi0_rdata[10]} {mtop/s_axi0_rdata[11]} {mtop/s_axi0_rdata[12]} {mtop/s_axi0_rdata[13]} {mtop/s_axi0_rdata[14]} {mtop/s_axi0_rdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {mtop/s_axi0_wdata[0]} {mtop/s_axi0_wdata[1]} {mtop/s_axi0_wdata[2]} {mtop/s_axi0_wdata[3]} {mtop/s_axi0_wdata[4]} {mtop/s_axi0_wdata[5]} {mtop/s_axi0_wdata[6]} {mtop/s_axi0_wdata[7]} {mtop/s_axi0_wdata[8]} {mtop/s_axi0_wdata[9]} {mtop/s_axi0_wdata[10]} {mtop/s_axi0_wdata[11]} {mtop/s_axi0_wdata[12]} {mtop/s_axi0_wdata[13]} {mtop/s_axi0_wdata[14]} {mtop/s_axi0_wdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list read_request2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list mtop/s_axi0_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list mtop/s_axi0_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list mtop/s_axi0_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list mtop/s_axi0_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list mtop/s_axi0_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list mtop/s_axi0_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list mtop/s_axi0_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list mtop/s_axi0_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list wen_data1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list ctrlread/readData/input_data_fifo_wen ]]
save_constraints
close_design
reset_run impl_7
launch_runs impl_7 -to_step write_bitstream -jobs 4
wait_on_run impl_7
open_run synth_4 -name synth_4
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 26 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mtop/ddr/S0_AXI_awaddr[0]} {mtop/ddr/S0_AXI_awaddr[1]} {mtop/ddr/S0_AXI_awaddr[2]} {mtop/ddr/S0_AXI_awaddr[3]} {mtop/ddr/S0_AXI_awaddr[4]} {mtop/ddr/S0_AXI_awaddr[5]} {mtop/ddr/S0_AXI_awaddr[6]} {mtop/ddr/S0_AXI_awaddr[7]} {mtop/ddr/S0_AXI_awaddr[8]} {mtop/ddr/S0_AXI_awaddr[9]} {mtop/ddr/S0_AXI_awaddr[10]} {mtop/ddr/S0_AXI_awaddr[11]} {mtop/ddr/S0_AXI_awaddr[12]} {mtop/ddr/S0_AXI_awaddr[13]} {mtop/ddr/S0_AXI_awaddr[14]} {mtop/ddr/S0_AXI_awaddr[15]} {mtop/ddr/S0_AXI_awaddr[16]} {mtop/ddr/S0_AXI_awaddr[17]} {mtop/ddr/S0_AXI_awaddr[18]} {mtop/ddr/S0_AXI_awaddr[19]} {mtop/ddr/S0_AXI_awaddr[20]} {mtop/ddr/S0_AXI_awaddr[21]} {mtop/ddr/S0_AXI_awaddr[22]} {mtop/ddr/S0_AXI_awaddr[23]} {mtop/ddr/S0_AXI_awaddr[24]} {mtop/ddr/S0_AXI_awaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {mtop/s_axi0_araddr[0]} {mtop/s_axi0_araddr[1]} {mtop/s_axi0_araddr[2]} {mtop/s_axi0_araddr[3]} {mtop/s_axi0_araddr[4]} {mtop/s_axi0_araddr[5]} {mtop/s_axi0_araddr[6]} {mtop/s_axi0_araddr[7]} {mtop/s_axi0_araddr[8]} {mtop/s_axi0_araddr[9]} {mtop/s_axi0_araddr[10]} {mtop/s_axi0_araddr[11]} {mtop/s_axi0_araddr[12]} {mtop/s_axi0_araddr[13]} {mtop/s_axi0_araddr[14]} {mtop/s_axi0_araddr[15]} {mtop/s_axi0_araddr[16]} {mtop/s_axi0_araddr[17]} {mtop/s_axi0_araddr[18]} {mtop/s_axi0_araddr[19]} {mtop/s_axi0_araddr[20]} {mtop/s_axi0_araddr[21]} {mtop/s_axi0_araddr[22]} {mtop/s_axi0_araddr[23]} {mtop/s_axi0_araddr[24]} {mtop/s_axi0_araddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {mtop/s_axi0_rdata[0]} {mtop/s_axi0_rdata[1]} {mtop/s_axi0_rdata[2]} {mtop/s_axi0_rdata[3]} {mtop/s_axi0_rdata[4]} {mtop/s_axi0_rdata[5]} {mtop/s_axi0_rdata[6]} {mtop/s_axi0_rdata[7]} {mtop/s_axi0_rdata[8]} {mtop/s_axi0_rdata[9]} {mtop/s_axi0_rdata[10]} {mtop/s_axi0_rdata[11]} {mtop/s_axi0_rdata[12]} {mtop/s_axi0_rdata[13]} {mtop/s_axi0_rdata[14]} {mtop/s_axi0_rdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {mtop/s_axi0_wdata[0]} {mtop/s_axi0_wdata[1]} {mtop/s_axi0_wdata[2]} {mtop/s_axi0_wdata[3]} {mtop/s_axi0_wdata[4]} {mtop/s_axi0_wdata[5]} {mtop/s_axi0_wdata[6]} {mtop/s_axi0_wdata[7]} {mtop/s_axi0_wdata[8]} {mtop/s_axi0_wdata[9]} {mtop/s_axi0_wdata[10]} {mtop/s_axi0_wdata[11]} {mtop/s_axi0_wdata[12]} {mtop/s_axi0_wdata[13]} {mtop/s_axi0_wdata[14]} {mtop/s_axi0_wdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[1]_34[0]} {ctrlread/readData/input_data_fifo_wdata[1]_34[1]} {ctrlread/readData/input_data_fifo_wdata[1]_34[2]} {ctrlread/readData/input_data_fifo_wdata[1]_34[3]} {ctrlread/readData/input_data_fifo_wdata[1]_34[4]} {ctrlread/readData/input_data_fifo_wdata[1]_34[5]} {ctrlread/readData/input_data_fifo_wdata[1]_34[6]} {ctrlread/readData/input_data_fifo_wdata[1]_34[7]} {ctrlread/readData/input_data_fifo_wdata[1]_34[8]} {ctrlread/readData/input_data_fifo_wdata[1]_34[9]} {ctrlread/readData/input_data_fifo_wdata[1]_34[10]} {ctrlread/readData/input_data_fifo_wdata[1]_34[11]} {ctrlread/readData/input_data_fifo_wdata[1]_34[12]} {ctrlread/readData/input_data_fifo_wdata[1]_34[13]} {ctrlread/readData/input_data_fifo_wdata[1]_34[14]} {ctrlread/readData/input_data_fifo_wdata[1]_34[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list ctrlread/readData/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list read_request2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list mtop/s_axi0_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list mtop/s_axi0_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list mtop/s_axi0_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list mtop/s_axi0_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list mtop/s_axi0_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list mtop/s_axi0_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list mtop/s_axi0_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list mtop/s_axi0_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list wen_data1 ]]
save_constraints
close_design
reset_run synth_4
launch_runs impl_7 -to_step write_bitstream -jobs 4
wait_on_run impl_7
open_bd_design {C:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/Block_test.bd}
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
program_hw_devices [get_hw_devices xc7z100_1]
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axi2_raddr} {ctrlread/readData/input_data_fifo_wen} {ddr_data2[0]} {ddr_data2[1]} {ddr_data[0]} {mtop/ddr/S0_AXI_awaddr} {mtop/s_axi0_araddr} {mtop/s_axi0_arready} {mtop/s_axi0_arvalid} {mtop/s_axi0_awready} {mtop/s_axi0_awvalid} {mtop/s_axi0_rdata} {mtop/s_axi0_rvalid} {mtop/s_axi0_wdata} {mtop/s_axi0_wready} {mtop/s_axi0_wvalid} {read_request2} {u_ila_0_M_AXI_RREADY_2_1} {u_ila_0_ddr_vid2} {u_ila_0_input_data_fifo_wdata[1]_34} {u_ila_0_input_data_fifo_wen_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {data_bus[0]} {hcb[0].h/weightsBus[0]} {pwrite_data[0][0]} {u_ila_0_input_data_fifo_wdata[0]_33} {w_bus[0]} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {add_output} {addressBuffer_ren} {axi2_raddr} {cb_inst[0][K]} {cb_isFetchNextInst} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isRunning} {cb_isRunning} {cb_isRunning} {cb_isRunning} {cb_start} {crinst_enable} {ctrlread/ddr_enable} {ctrlread/readData/input_data_fifo_wen} {ctrlread/readExtData/ddr_enable_ext} {ctrlweight/data_valid} {ctrlweight/dataIdx} {ctrlweight/dataIdx_next} {ctrlweight/hasMoreData} {ctrlweight/hasMoreData_next} {ctrlweight/input_data_fifo_ren} {ctrlweight/inst_fifo_ren} {ctrlweight/isReadRam} {ctrlweight/isWriteRam} {ctrlweight/liveCount} {ctrlweight/readMoreData} {ctrlweight/readMoreData_next} {ctrlweight/seqNum} {ctrlweight/weight_mem_ren} {ctrlweight/weight_mem_ren_ff} {cwinst_enable} {cwtinst_enable} {data_read_assist/info_fifo_ren} {data_read_assist/info_fifo_wen} {data_read_assist/read_ready} {data_read_assist/read_request} {ddr_data2[0]} {ddr_data2[1]} {ddr_data[0]} {ddr_data_id} {hcb[0].h/enSendBMWeights} {hcb[0].h/enSendWeights} {hcb[0].h/hasNextFeatureParams} {hcb[0].h/isBackupValid} {hcb[0].h/isBMWeightValid} {hcb[0].h/isLoadingNextFeatures} {hcb[0].h/isWeightValid} {hcb[0].h/readWeights/isReadingWeights} {hcb[0].h/scg[0].g/ucu[0].u/output0/we} {hcb[0].h/scg[0].g/ucu[0].u/output1/we} {hcb[1].h/readWeights/isReadingWeights} {hcb[2].h/readWeights/isReadingWeights} {hcb[3].h/readWeights/isReadingWeights} {inst_enable} {inst_enable} {inst_enable} {inst_enable} {mtop/ddr/S0_AXI_awaddr} {mtop/ps_read_axi/axi_ready} {mtop/ps_read_axi/M_AXI_ARREADY} {mtop/ps_read_axi/M_AXI_ARVALID} {mtop/ps_read_axi/M_AXI_RVALID} {mtop/ps_read_axi/pending_request} {mtop/ps_read_axi/read_freeze} {mtop/ps_read_axi/read_request} {mtop/ps_write_axi/pending_addr} {mtop/ps_write_axi/pending_data} {mtop/read_axi1/axi_ready} {mtop/read_axi1/M_AXI_ARREADY} {mtop/read_axi1/M_AXI_ARVALID} {mtop/read_axi1/M_AXI_RLAST} {mtop/read_axi1/M_AXI_RVALID} {mtop/read_axi1/pending_request} {mtop/read_axi1/read_request} {mtop/read_axi2/axi_ready} {mtop/read_axi2/M_AXI_ARREADY} {mtop/read_axi2/M_AXI_ARVALID} {mtop/read_axi2/M_AXI_RVALID} {mtop/read_axi2/pending_request} {mtop/read_axi2/read_request} {mtop/s_axi0_araddr} {mtop/s_axi0_arready} {mtop/s_axi0_arvalid} {mtop/s_axi0_awready} {mtop/s_axi0_awvalid} {mtop/s_axi0_rdata} {mtop/s_axi0_rvalid} {mtop/s_axi0_wdata} {mtop/s_axi0_wready} {mtop/s_axi0_wvalid} {mtop/write_axi1/pending_addr} {mtop/write_axi1/pending_data} {mtop/write_axi2/pending_addr} {mtop/write_axi2/pending_data} {outbuf[0]} {pcread_RequestGIBValid} {pcweight_busValid} {pread_busValid} {pread_isFeature} {pwrite_enable} {read_freeze1} {read_freeze1_1} {read_request2} {u_ila_0_data_fifo_wen} {u_ila_0_ddr_vid2} {u_ila_0_input_data_fifo_wdata[1]_34} {u_ila_0_input_data_fifo_wen_1} {u_ila_0_M_AXI_RLAST} {u_ila_0_M_AXI_RREADY} {u_ila_0_M_AXI_RREADY_1} {u_ila_0_M_AXI_RREADY_2} {u_ila_0_M_AXI_RREADY_2_1} {u_ila_0_new_paramsw} {u_ila_0_new_paramsw_1} {u_ila_0_new_paramsw_2} {u_ila_0_new_paramsw_3} {u_ila_0_weight_mem_wen} {w_ddr_isLast} {weight_read_assist/info_fifo_ren} {weight_read_assist/info_fifo_wen} {weight_read_assist/read_freeze} {weight_read_assist/read_ready} {weight_read_assist/read_request} {wen_data1} {wen_data1_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {ctrlread/processReadInstruction/ddr_addr_data} {ctrlwrite/ddr_write_addr} {pwrite_addr[0]} {u_ila_0_Oaddr} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes add_output -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'hX [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h0 [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq26'u0 [get_hw_probes mtop/s_axi0_araddr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq26'u5537792 [get_hw_probes mtop/s_axi0_araddr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_run synth_4 -name synth_4
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[1]_34[0]} {ctrlread/readData/input_data_fifo_wdata[1]_34[1]} {ctrlread/readData/input_data_fifo_wdata[1]_34[2]} {ctrlread/readData/input_data_fifo_wdata[1]_34[3]} {ctrlread/readData/input_data_fifo_wdata[1]_34[4]} {ctrlread/readData/input_data_fifo_wdata[1]_34[5]} {ctrlread/readData/input_data_fifo_wdata[1]_34[6]} {ctrlread/readData/input_data_fifo_wdata[1]_34[7]} {ctrlread/readData/input_data_fifo_wdata[1]_34[8]} {ctrlread/readData/input_data_fifo_wdata[1]_34[9]} {ctrlread/readData/input_data_fifo_wdata[1]_34[10]} {ctrlread/readData/input_data_fifo_wdata[1]_34[11]} {ctrlread/readData/input_data_fifo_wdata[1]_34[12]} {ctrlread/readData/input_data_fifo_wdata[1]_34[13]} {ctrlread/readData/input_data_fifo_wdata[1]_34[14]} {ctrlread/readData/input_data_fifo_wdata[1]_34[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {mtop/s_axi0_wdata[0]} {mtop/s_axi0_wdata[1]} {mtop/s_axi0_wdata[2]} {mtop/s_axi0_wdata[3]} {mtop/s_axi0_wdata[4]} {mtop/s_axi0_wdata[5]} {mtop/s_axi0_wdata[6]} {mtop/s_axi0_wdata[7]} {mtop/s_axi0_wdata[8]} {mtop/s_axi0_wdata[9]} {mtop/s_axi0_wdata[10]} {mtop/s_axi0_wdata[11]} {mtop/s_axi0_wdata[12]} {mtop/s_axi0_wdata[13]} {mtop/s_axi0_wdata[14]} {mtop/s_axi0_wdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {mtop/s_axi0_araddr[0]} {mtop/s_axi0_araddr[1]} {mtop/s_axi0_araddr[2]} {mtop/s_axi0_araddr[3]} {mtop/s_axi0_araddr[4]} {mtop/s_axi0_araddr[5]} {mtop/s_axi0_araddr[6]} {mtop/s_axi0_araddr[7]} {mtop/s_axi0_araddr[8]} {mtop/s_axi0_araddr[9]} {mtop/s_axi0_araddr[10]} {mtop/s_axi0_araddr[11]} {mtop/s_axi0_araddr[12]} {mtop/s_axi0_araddr[13]} {mtop/s_axi0_araddr[14]} {mtop/s_axi0_araddr[15]} {mtop/s_axi0_araddr[16]} {mtop/s_axi0_araddr[17]} {mtop/s_axi0_araddr[18]} {mtop/s_axi0_araddr[19]} {mtop/s_axi0_araddr[20]} {mtop/s_axi0_araddr[21]} {mtop/s_axi0_araddr[22]} {mtop/s_axi0_araddr[23]} {mtop/s_axi0_araddr[24]} {mtop/s_axi0_araddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {mtop/ddr/S0_AXI_awaddr[0]} {mtop/ddr/S0_AXI_awaddr[1]} {mtop/ddr/S0_AXI_awaddr[2]} {mtop/ddr/S0_AXI_awaddr[3]} {mtop/ddr/S0_AXI_awaddr[4]} {mtop/ddr/S0_AXI_awaddr[5]} {mtop/ddr/S0_AXI_awaddr[6]} {mtop/ddr/S0_AXI_awaddr[7]} {mtop/ddr/S0_AXI_awaddr[8]} {mtop/ddr/S0_AXI_awaddr[9]} {mtop/ddr/S0_AXI_awaddr[10]} {mtop/ddr/S0_AXI_awaddr[11]} {mtop/ddr/S0_AXI_awaddr[12]} {mtop/ddr/S0_AXI_awaddr[13]} {mtop/ddr/S0_AXI_awaddr[14]} {mtop/ddr/S0_AXI_awaddr[15]} {mtop/ddr/S0_AXI_awaddr[16]} {mtop/ddr/S0_AXI_awaddr[17]} {mtop/ddr/S0_AXI_awaddr[18]} {mtop/ddr/S0_AXI_awaddr[19]} {mtop/ddr/S0_AXI_awaddr[20]} {mtop/ddr/S0_AXI_awaddr[21]} {mtop/ddr/S0_AXI_awaddr[22]} {mtop/ddr/S0_AXI_awaddr[23]} {mtop/ddr/S0_AXI_awaddr[24]} {mtop/ddr/S0_AXI_awaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {mtop/s_axi0_rdata[0]} {mtop/s_axi0_rdata[1]} {mtop/s_axi0_rdata[2]} {mtop/s_axi0_rdata[3]} {mtop/s_axi0_rdata[4]} {mtop/s_axi0_rdata[5]} {mtop/s_axi0_rdata[6]} {mtop/s_axi0_rdata[7]} {mtop/s_axi0_rdata[8]} {mtop/s_axi0_rdata[9]} {mtop/s_axi0_rdata[10]} {mtop/s_axi0_rdata[11]} {mtop/s_axi0_rdata[12]} {mtop/s_axi0_rdata[13]} {mtop/s_axi0_rdata[14]} {mtop/s_axi0_rdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list ctrlread/readData/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list read_request2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list mtop/s_axi0_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list mtop/s_axi0_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list mtop/s_axi0_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list mtop/s_axi0_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list mtop/s_axi0_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list mtop/s_axi0_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list mtop/s_axi0_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list mtop/s_axi0_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list wen_data1 ]]
set_property port_width 30 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[0]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[1]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[2]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[3]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[4]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[5]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[6]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[7]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[8]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[9]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[10]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[11]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[12]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[13]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[14]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[15]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[16]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[17]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[18]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[19]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[20]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[21]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[22]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[23]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[24]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[25]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[26]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[27]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[28]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[29]} ]]
create_debug_port u_ila_1 probe
set_property port_width 30 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[0]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[1]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[2]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[3]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[4]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[5]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[6]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[7]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[8]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[9]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[10]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[11]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[12]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[13]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[14]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[15]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[16]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[17]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[18]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[19]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[20]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[21]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[22]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[23]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[24]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[25]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[26]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[27]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[28]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[29]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[0]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[1]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[2]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[3]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[4]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[5]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[6]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[7]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[8]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[9]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[10]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[11]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[12]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[13]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[14]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[0]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[1]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[2]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[3]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[4]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[5]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[6]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[7]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[8]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[9]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[10]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[11]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[12]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[13]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[14]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_arready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_arvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_awready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_awvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_bready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_bvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_rready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_rvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_wready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_wvalid ]]
save_constraints
reset_run impl_7
launch_runs impl_7 -to_step write_bitstream -jobs 4
save_wave_config {C:/AI/AIFPGA/sv/sv.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
