//---------------------------------------------------------------------------*
//                                                                           *
//                   File 'piccolo_embedded_devices.cpp'                     *
//                 Generated by version GALGAS_BETA_VERSION                  *
//                      july 28th, 2008, at 17h49'10"                        *
//                                                                           *
//---------------------------------------------------------------------------*

//--- START OF USER ZONE 1


//--- END OF USER ZONE 1

//---------------------------------------------------------------------------*

#include "version_libpm.h"
#if LIBPM_VERSION != THE_LIBPM_VERSION
  #error "This file has been compiled with a version of GALGAS different than the version of libpm"
#endif

//---------------------------------------------------------------------------*

#include <typeinfo>
#include "utilities/MF_MemoryControl.h"
#include "files/C_TextFileWrite.h"
#include "piccolo_embedded_devices.h"

//---------------------------------------------------------------------------*

#ifndef DO_NOT_GENERATE_CHECKINGS
  #define SOURCE_FILE_AT_LINE(line) "piccolo_embedded_devices.gSemantics", line
  #define COMMA_SOURCE_FILE_AT_LINE(line) , SOURCE_FILE_AT_LINE(line)
#else
  #define SOURCE_FILE_AT_LINE(line) 
  #define COMMA_SOURCE_FILE_AT_LINE(line) 
#endif

//---------------------------------------------------------------------------*
//                                                                           *
//             Include directives generated by grammar includes              *
//                                                                           *
//---------------------------------------------------------------------------*

#include "piccoloDevice_grammar.h"

//--- START OF USER ZONE 2


//--- END OF USER ZONE 2

//---------------------------------------------------------------------------*
//                                                                           *
//               Implementation of wrapper 'embeddedDevices'                 *
//                                                                           *
//---------------------------------------------------------------------------*

//---------------------------------------------------------------------------*

//--- File '/PIC18C242.piccoloDevice'

const char * gWrapperFileContent_0_embeddedDevices = // 8781 bytes
  "controller PIC18C242 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, LWRT, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 8 {\n"
  "    CP mask 0xFF description \"Code Protect\"\n"
  "      setting 0xFF mask 0xFF description \"Disabled\"\n"
  "      setting 0x0 mask 0xFF description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 1 {\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_0_embeddedDevices = {
  "PIC18C242.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_0_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18C252.piccoloDevice'

const char * gWrapperFileContent_1_embeddedDevices = // 8766 bytes
  "controller PIC18C252 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, LWRT, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 8 {\n"
  "    CP mask 0xFF description \"Code Protect\"\n"
  "      setting 0xFF mask 0xFF description \"Disabled\"\n"
  "      setting 0x0 mask 0xFF description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 1 {\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_1_embeddedDevices = {
  "PIC18C252.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_1_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18C442.piccoloDevice'

const char * gWrapperFileContent_2_embeddedDevices = // 9273 bytes
  "controller PIC18C442 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, LWRT, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 8 {\n"
  "    CP mask 0xFF description \"Code Protect\"\n"
  "      setting 0xFF mask 0xFF description \"Disabled\"\n"
  "      setting 0x0 mask 0xFF description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 1 {\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_2_embeddedDevices = {
  "PIC18C442.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_2_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18C452.piccoloDevice'

const char * gWrapperFileContent_3_embeddedDevices = // 9258 bytes
  "controller PIC18C452 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, LWRT, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 8 {\n"
  "    CP mask 0xFF description \"Code Protect\"\n"
  "      setting 0xFF mask 0xFF description \"Disabled\"\n"
  "      setting 0x0 mask 0xFF description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 1 {\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_3_embeddedDevices = {
  "PIC18C452.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_3_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18C601.piccoloDevice'

const char * gWrapperFileContent_4_embeddedDevices = // 9191 bytes
  "controller PIC18C601 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 0 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9B ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB4 to 0xFB5 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CSEL2 at 0xFA7\n"
  "    <CSL [8]> ;\n"
  "\n"
  "  register CSELIO at 0xFA6\n"
  "    <CSIO [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, PGRM, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <-, -, -, -, -, -, CMLK [2]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, SWDPS [3], SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 2 {\n"
  "    OSC mask 0x3 description \"Oscillator\"\n"
  "      setting 0x3 mask 0x3 description \"RC\"\n"
  "      setting 0x2 mask 0x3 description \"HS\"\n"
  "      setting 0x1 mask 0x3 description \"EC\"\n"
  "      setting 0x0 mask 0x3 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 7 {\n"
  "    BUS mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16 Bit\"\n"
  "      setting 0x0 mask 0x40 description \"8 Bit\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_4_embeddedDevices = {
  "PIC18C601.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_4_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18C658.piccoloDevice'

const char * gWrapperFileContent_5_embeddedDevices = // 16812 bytes
  "controller PIC18C658 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF2F ;\n"
  "  unusedregister 0xF3F ;\n"
  "  unusedregister 0xF4F ;\n"
  "  unusedregister 0xF5F ;\n"
  "  unusedregister 0xF77 to 0xF7F ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <-, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO0 at 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO1 at 0xF4E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO2 at 0xF3E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO3 at 0xF2E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <TX1SRC, TX1EN, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RX0OVFL, RX1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, LWRT, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXB0DBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEIDH [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEIDL [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEIDH [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEIDL [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEIDH [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEIDL [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI1, TXPRI0> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEIDH [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEIDL [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEIDH [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEIDL [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    RES1 mask 0x80 description \"Reserved\"\n"
  "      setting 0x80 mask 0x80 description \"Reserved\"\n"
  "    RES2 mask 0x40 description \"Reserved\"\n"
  "      setting 0x40 mask 0x40 description \"Reserved\"\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 8 {\n"
  "    CP mask 0xFF description \"Code Protect\"\n"
  "      setting 0xFF mask 0xFF description \"Disabled\"\n"
  "      setting 0x0 mask 0xFF description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 2 {\n"
  "    RES1 mask 0x2 description \"Reserved\"\n"
  "      setting 0x2 mask 0x2 description \"Reserved\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_5_embeddedDevices = {
  "PIC18C658.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_5_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18C801.piccoloDevice'

const char * gWrapperFileContent_6_embeddedDevices = // 9602 bytes
  "controller PIC18C801 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 0 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CSEL2 at 0xFA7\n"
  "    <CSL [8]> ;\n"
  "\n"
  "  register CSELIO at 0xFA6\n"
  "    <CSIO [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, PGRM, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <-, -, -, -, -, -, CMLK [2]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, SWDPS [3], SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 2 {\n"
  "    OSC mask 0x3 description \"Oscillator\"\n"
  "      setting 0x3 mask 0x3 description \"RC\"\n"
  "      setting 0x2 mask 0x3 description \"HS\"\n"
  "      setting 0x1 mask 0x3 description \"EC\"\n"
  "      setting 0x0 mask 0x3 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 7 {\n"
  "    BUS mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16 Bit\"\n"
  "      setting 0x0 mask 0x40 description \"8 Bit\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_6_embeddedDevices = {
  "PIC18C801.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_6_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18C858.piccoloDevice'

const char * gWrapperFileContent_7_embeddedDevices = // 17493 bytes
  "controller PIC18C858 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF2F ;\n"
  "  unusedregister 0xF3F ;\n"
  "  unusedregister 0xF4F ;\n"
  "  unusedregister 0xF5F ;\n"
  "  unusedregister 0xF77 to 0xF7C ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <-, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO0 at 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO1 at 0xF4E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO2 at 0xF3E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO3 at 0xF2E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <TX1SRC, TX1EN, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RX0OVFL, RX1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LATK at 0xF7E\n"
  "    <LATK7, LATK6, LATK5, LATK4, LATK3, LATK2, LATK1, LATK0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register PORTK at 0xF7D\n"
  "    <RK7, RK6, RK5, RK4, RK3, RK2, RK1, RK0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, LWRT, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXB0DBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEIDH [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEIDL [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEIDH [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEIDL [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TRISK at 0xF7F\n"
  "    <TRISK7, TRISK6, TRISK5, TRISK4, TRISK3, TRISK2, TRISK1, TRISK0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEIDH [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEIDL [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI1, TXPRI0> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEIDH [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEIDL [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEIDH [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEIDL [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    RES1 mask 0x80 description \"Reserved\"\n"
  "      setting 0x80 mask 0x80 description \"Reserved\"\n"
  "    RES2 mask 0x40 description \"Reserved\"\n"
  "      setting 0x40 mask 0x40 description \"Reserved\"\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 8 {\n"
  "    CP mask 0xFF description \"Code Protect\"\n"
  "      setting 0xFF mask 0xFF description \"Disabled\"\n"
  "      setting 0x0 mask 0xFF description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 2 {\n"
  "    RES1 mask 0x2 description \"Reserved\"\n"
  "      setting 0x2 mask 0x2 description \"Reserved\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_7_embeddedDevices = {
  "PIC18C858.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_7_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F1220.piccoloDevice'

const char * gWrapperFileContent_8_embeddedDevices = // 11868 bytes
  "controller PIC18F1220 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 4096 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x100 to 0x1FF ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF82 to 0xF88 ;\n"
  "  unusedregister 0xF8B to 0xF91 ;\n"
  "  unusedregister 0xF94 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB4 to 0xFB5 ;\n"
  "  unusedregister 0xFB8 to 0xFBC ;\n"
  "  unusedregister 0xFC5 to 0xFC9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  # Total ram: 256\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], -, CHS [3], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, PCFG [7]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL at 0xFAA\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, W4E, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register ECCPAS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, -, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, -, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, -, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, -, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, -, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, -, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, -, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, -, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"Reserved\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR enabled, RA5 input disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR disabled, RA5 input enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 000800-000FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000200-0007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_8_embeddedDevices = {
  "PIC18F1220.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_8_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F1230.piccoloDevice'

const char * gWrapperFileContent_9_embeddedDevices = // 14348 bytes
  "controller PIC18F1230 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 4096 ;\n"
  "  eepromsize 128 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x100 to 0x1FF ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF94 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFBA to 0xFBF ;\n"
  "  unusedregister 0xFC5 to 0xFCC ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  # Total ram: 256\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <SEVTEN, -, -, -, CHS [2], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, -, VCFG, PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C0OUT, -, -, CMEN [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, -, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register DTCON at 0xF84\n"
  "    <DTAPS [2], DTA [6]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FLTCONFIG at 0xF8B\n"
  "    <BRFEN, -, -, -, -, FLTAS, FLTAMOD, FLTAEN> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT31F, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, CMP2IP, CMP1IP, CMP0IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, -, LVDIP, -, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, -, PTIP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register OVDCOND at 0xF83\n"
  "    <-, -, POVD [6]> ;\n"
  "\n"
  "  register OVDCONS at 0xF82\n"
  "    <-, -, POUT [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PDC0H at 0xF90\n"
  "    <-, -, PDC0H [6]> ;\n"
  "\n"
  "  register PDC0L at 0xF91\n"
  "    <PDC0L [8]> ;\n"
  "\n"
  "  register PDC1H at 0xF8E\n"
  "    <-, -, PDC1H [6]> ;\n"
  "\n"
  "  register PDC1L at 0xF8F\n"
  "    <PDC1L [8]> ;\n"
  "\n"
  "  register PDC2H at 0xF8C\n"
  "    <-, -, PDC2H [6]> ;\n"
  "\n"
  "  register PDC2L at 0xF8D\n"
  "    <PDC2L [8]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, CMP2IE, CMP1IE, CMP0IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, -, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, -, PTIF, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, CMP2IF, CMP1IF, CMP0IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, -, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, -, PTIE, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PTCON0 at 0xF9A\n"
  "    <PTOPS [4], PTCKPS [2], PTMOD [2]> ;\n"
  "\n"
  "  register PTCON1 at 0xF99\n"
  "    <PTEN, PTDIR, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PTMRH at 0xF97\n"
  "    <-, -, -, -, PTMRH [4]> ;\n"
  "\n"
  "  register PTMRL at 0xF98\n"
  "    <PTMRL [8]> ;\n"
  "\n"
  "  register PTPERH at 0xF95\n"
  "    <-, -, -, -, PTPERH [4]> ;\n"
  "\n"
  "  register PTPERL at 0xF96\n"
  "    <PTPERL [8]> ;\n"
  "\n"
  "  register PWMCON0 at 0xF86\n"
  "    <-, PWMEN [3], -, PMOD [3]> ;\n"
  "\n"
  "  register PWMCON1 at 0xF85\n"
  "    <SEVOPS [4], SEVTDIR, -, UDIS, OSYNC> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SEVTCMPH at 0xF87\n"
  "    <-, -, -, -, SEVTCMPH [4]> ;\n"
  "\n"
  "  register SEVTCMPL at 0xF88\n"
  "    <SEVTCMPL [8]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, -, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"BOR Enabled - SBOREN Disabled\"\n"
  "      setting 0x4 mask 0x6 description \"BOR when device active - SBOREN Disabled\"\n"
  "      setting 0x2 mask 0x6 description \"BOR controlled with SBOREN\"\n"
  "      setting 0x0 mask 0x6 description \"BOR Disabled - SBOREN Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR enabled, RA5 input disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR disabled, RA5 input enabled\"\n"
  "    T1OSCMX mask 0x8 description \"T1OSC Mux bit\"\n"
  "      setting 0x8 mask 0x8 description \"T1OSC reside on RA6 and RA7\"\n"
  "      setting 0x0 mask 0x8 description \"T1OSC reside on RB2 and RB3\"\n"
  "    FLTAMX mask 0x1 description \"FLTA Mux bit\"\n"
  "      setting 0x1 mask 0x1 description \"FLTA is muxed onto RA5\"\n"
  "      setting 0x0 mask 0x1 description \"FLTA is muxed onto RA7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 4 {\n"
  "    HPOL mask 0x8 description \"High-Side Transistors Polarity\"\n"
  "      setting 0x8 mask 0x8 description \"PWM 1, 3, 5, and 7 are active high\"\n"
  "      setting 0x0 mask 0x8 description \"PWM 1, 3, 5, and 7 are active low\"\n"
  "    LPOL mask 0x4 description \"Low-Side Transistors Polarity\"\n"
  "      setting 0x4 mask 0x4 description \"PWM 0, 2, 4 and 6 are active high\"\n"
  "      setting 0x0 mask 0x4 description \"PWM 0, 2, 4 and 6 are active low\"\n"
  "    PWMPIN mask 0x2 description \"PWM Output Pin Reset\"\n"
  "      setting 0x2 mask 0x2 description \"PWM outputs disabled upon RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PWM outputs drive active states upon RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Select bits\"\n"
  "      setting 0x30 mask 0x30 description \"Boot Block size is 512 W\"\n"
  "      setting 0x20 mask 0x30 description \"Boot Block size is 512 W\"\n"
  "      setting 0x10 mask 0x30 description \"Boot Block size is 512 W\"\n"
  "      setting 0x0 mask 0x30 description \"Boot Block size is 256 W\"\n"
  "    ENICPORT mask 0x8 description \"ICD/ICSP Port Enable bit\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 000800-000FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000400-0007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_9_embeddedDevices = {
  "PIC18F1230.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_9_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F1320.piccoloDevice'

const char * gWrapperFileContent_10_embeddedDevices = // 11868 bytes
  "controller PIC18F1320 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x100 to 0x1FF ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF82 to 0xF88 ;\n"
  "  unusedregister 0xF8B to 0xF91 ;\n"
  "  unusedregister 0xF94 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB4 to 0xFB5 ;\n"
  "  unusedregister 0xFB8 to 0xFBC ;\n"
  "  unusedregister 0xFC5 to 0xFC9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  # Total ram: 256\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], -, CHS [3], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, PCFG [7]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL at 0xFAA\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, W4E, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register ECCPAS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, -, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, -, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, -, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, -, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, -, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, -, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, -, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, -, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"Reserved\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR enabled, RA5 input disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR disabled, RA5 input enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 001000-001FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000200-000FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_10_embeddedDevices = {
  "PIC18F1320.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_10_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F1330.piccoloDevice'

const char * gWrapperFileContent_11_embeddedDevices = // 14341 bytes
  "controller PIC18F1330 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 128 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x100 to 0x1FF ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF94 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFBA to 0xFBF ;\n"
  "  unusedregister 0xFC5 to 0xFCC ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  # Total ram: 256\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <SEVTEN, -, -, -, CHS [2], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, -, VCFG, PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C0OUT, -, -, CMEN [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, -, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register DTCON at 0xF84\n"
  "    <DTAPS [2], DTA [6]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FLTCONFIG at 0xF8B\n"
  "    <BRFEN, -, -, -, -, FLTAS, FLTAMOD, FLTAEN> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT31F, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, CMP2IP, CMP1IP, CMP0IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, -, LVDIP, -, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, -, PTIP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register OVDCOND at 0xF83\n"
  "    <-, -, POVD [6]> ;\n"
  "\n"
  "  register OVDCONS at 0xF82\n"
  "    <-, -, POUT [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PDC0H at 0xF90\n"
  "    <-, -, PDC0H [6]> ;\n"
  "\n"
  "  register PDC0L at 0xF91\n"
  "    <PDC0L [8]> ;\n"
  "\n"
  "  register PDC1H at 0xF8E\n"
  "    <-, -, PDC1H [6]> ;\n"
  "\n"
  "  register PDC1L at 0xF8F\n"
  "    <PDC1L [8]> ;\n"
  "\n"
  "  register PDC2H at 0xF8C\n"
  "    <-, -, PDC2H [6]> ;\n"
  "\n"
  "  register PDC2L at 0xF8D\n"
  "    <PDC2L [8]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, CMP2IE, CMP1IE, CMP0IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, -, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, -, PTIF, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, CMP2IF, CMP1IF, CMP0IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, -, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, -, PTIE, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PTCON0 at 0xF9A\n"
  "    <PTOPS [4], PTCKPS [2], PTMOD [2]> ;\n"
  "\n"
  "  register PTCON1 at 0xF99\n"
  "    <PTEN, PTDIR, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PTMRH at 0xF97\n"
  "    <-, -, -, -, PTMRH [4]> ;\n"
  "\n"
  "  register PTMRL at 0xF98\n"
  "    <PTMRL [8]> ;\n"
  "\n"
  "  register PTPERH at 0xF95\n"
  "    <-, -, -, -, PTPERH [4]> ;\n"
  "\n"
  "  register PTPERL at 0xF96\n"
  "    <PTPERL [8]> ;\n"
  "\n"
  "  register PWMCON0 at 0xF86\n"
  "    <-, PWMEN [3], -, PMOD [3]> ;\n"
  "\n"
  "  register PWMCON1 at 0xF85\n"
  "    <SEVOPS [4], SEVTDIR, -, UDIS, OSYNC> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SEVTCMPH at 0xF87\n"
  "    <-, -, -, -, SEVTCMPH [4]> ;\n"
  "\n"
  "  register SEVTCMPL at 0xF88\n"
  "    <SEVTCMPL [8]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, -, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"BOR Enabled - SBOREN Disabled\"\n"
  "      setting 0x4 mask 0x6 description \"BOR when device active - SBOREN Disabled\"\n"
  "      setting 0x2 mask 0x6 description \"BOR controlled with SBOREN\"\n"
  "      setting 0x0 mask 0x6 description \"BOR Disabled - SBOREN Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR enabled, RA5 input disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR disabled, RA5 input enabled\"\n"
  "    T1OSCMX mask 0x8 description \"T1OSC Mux bit\"\n"
  "      setting 0x8 mask 0x8 description \"T1OSC reside on RA6 and RA7\"\n"
  "      setting 0x0 mask 0x8 description \"T1OSC reside on RB2 and RB3\"\n"
  "    FLTAMX mask 0x1 description \"FLTA Mux bit\"\n"
  "      setting 0x1 mask 0x1 description \"FLTA is muxed onto RA5\"\n"
  "      setting 0x0 mask 0x1 description \"FLTA is muxed onto RA7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 4 {\n"
  "    HPOL mask 0x8 description \"High-Side Transistors Polarity\"\n"
  "      setting 0x8 mask 0x8 description \"PWM 1, 3, 5, and 7 are active high\"\n"
  "      setting 0x0 mask 0x8 description \"PWM 1, 3, 5, and 7 are active low\"\n"
  "    LPOL mask 0x4 description \"Low-Side Transistors Polarity\"\n"
  "      setting 0x4 mask 0x4 description \"PWM 0, 2, 4 and 6 are active high\"\n"
  "      setting 0x0 mask 0x4 description \"PWM 0, 2, 4 and 6 are active low\"\n"
  "    PWMPIN mask 0x2 description \"PWM Output Pin Reset\"\n"
  "      setting 0x2 mask 0x2 description \"PWM outputs disabled upon RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PWM outputs drive active states upon RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Select bits\"\n"
  "      setting 0x30 mask 0x30 description \"Boot Block size is 1 KW\"\n"
  "      setting 0x20 mask 0x30 description \"Boot Block size is 1 KW\"\n"
  "      setting 0x10 mask 0x30 description \"Boot Block size is 512 W\"\n"
  "      setting 0x0 mask 0x30 description \"Boot Block size is 256 W\"\n"
  "    ENICPORT mask 0x8 description \"ICD/ICSP Port Enable bit\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-0FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_11_embeddedDevices = {
  "PIC18F1330.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_11_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F13K20.piccoloDevice'

const char * gWrapperFileContent_12_embeddedDevices = // 15997 bytes
  "controller PIC18F13K20 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 4096 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF64 ;\n"
  "  unusedregister 0xF66 to 0xF67 ;\n"
  "  unusedregister 0xF6A ;\n"
  "  unusedregister 0xF6E ;\n"
  "  unusedregister 0xF70 to 0xF74 ;\n"
  "  unusedregister 0xF7B to 0xF7D ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8F ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  # Total ram: 256\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <ANSEL7, ANSEL6, ANSEL5, ANSEL4, ANSEL3, ANSEL2, ANSEL1, ANSEL0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, -, ANSELH [4]> ;\n"
  "\n"
  "  register APFCON at 0xF75\n"
  "    <-, -, -, -, SRQSEL, INT2SEL, T0CKISEL, C1SEL> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF6D\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF6B\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF6C\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IOCA at 0xF79\n"
  "    <-, -, IOCA [6]> ;\n"
  "\n"
  "  register IOCB at 0xF7A\n"
  "    <IOCB7, IOCB6, IOCB5, IOCB4, -, -, -, -> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, -, -, -, -> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCCON2 at 0xFD2\n"
  "    <-, -, -, -, -, PRI_SD, HFIOFL, LFIOFS> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, C1IF, C2IF, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, -, -, -, -> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNC, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register REFCON0 at 0xFBA\n"
  "    <FVR1EN, FVR1ST, FVR1S1, FVR1S0, TSEN, TSRS, -, -> ;\n"
  "\n"
  "  register REFCON1 at 0xFBB\n"
  "    <D1EN, D1LPS, -, -, D1PSS [2], DAC1OE, D1NSS0> ;\n"
  "\n"
  "  register REFCON2 at 0xFBC\n"
  "    <REFCON2 [8]> ;\n"
  "\n"
  "  register SLRCON at 0xF76\n"
  "    <-, -, -, -, -, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SRCON0 at 0xF68\n"
  "    <SREN, SRCCLK [3], SRQEN, SRNQEN, SRPS, SRPR> ;\n"
  "\n"
  "  register SRCON1 at 0xF69\n"
  "    <SRSPE, SRSCKE, SRSCE [2], SRRPE, SRRCKE, SRRCE [2]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMASK at 0xF6F\n"
  "    <MSK [8]> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, -, -, -> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, -, -, -, -> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TSTOUT at 0xF65\n"
  "    <-, -, -, -, -, -, -, TSTOUT> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WPUA at 0xF77\n"
  "    <-, -, WPUA [6]> ;\n"
  "\n"
  "  register WPUB at 0xF78\n"
  "    <WPUB7, WPUB6, WPUB5, WPUB4, -, -, -, -> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    PCLKEN mask 0x20 description \"Primary Clock Enable bit\"\n"
  "      setting 0x20 mask 0x20 description \"Primary Clock enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Primary Clock disabled\"\n"
  "    PLLEN mask 0x10 description \"4 X PLL Enable bit\"\n"
  "      setting 0x10 mask 0x10 description \"Oscillator multiplied by 4\"\n"
  "      setting 0x0 mask 0x10 description \"Oscillator used directly\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBDIV mask 0x20 description \"USB Clock Selection bit\"\n"
  "      setting 0x20 mask 0x20 description \"USB clock comes from the OSC1/OSC2 divided by 2\"\n"
  "      setting 0x0 mask 0x20 description \"USB clock comes directly from the OSC1/OSC2 Oscillator block; no divide\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Selection bits\"\n"
  "      setting 0x18 mask 0x18 description \"CPU system clock divided by 4\"\n"
  "      setting 0x10 mask 0x18 description \"CPU system clock divided by 3\"\n"
  "      setting 0x8 mask 0x18 description \"CPU system clock divided by 2\"\n"
  "      setting 0x0 mask 0x18 description \"No CPU system clock divide\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"Voltage Regulator Enable bit\"\n"
  "      setting 0x0 mask 0x20 description \"Voltage Regulator is disabled\"\n"
  "      setting 0x20 mask 0x20 description \"Voltage Regulator is enabled\"\n"
  "    BORV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.9V\"\n"
  "      setting 0x10 mask 0x18 description \"2.2V\"\n"
  "      setting 0x8 mask 0x18 description \"2.7V\"\n"
  "      setting 0x0 mask 0x18 description \"3.0V\"\n"
  "    BOREN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    nPWRTEN mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start-up\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC starts clocking the CPU without waiting for the oscillator to stabilize\"\n"
  "      setting 0x0 mask 0x8 description \"The system clock is held off until the HFINTOSC is stable\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x8 description \"Boot BLock Size Select bit\"\n"
  "      setting 0x8 mask 0x8 description \"1 kW boot block size\"\n"
  "      setting 0x0 mask 0x8 description \"512 W boot block size\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_12_embeddedDevices = {
  "PIC18F13K20.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_12_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F13K50.piccoloDevice'

const char * gWrapperFileContent_13_embeddedDevices = // 17507 bytes
  "controller PIC18F13K50 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0x100 to 0x1FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0xF40 to 0xF52 ;\n"
  "  unusedregister 0xF66 to 0xF67 ;\n"
  "  unusedregister 0xF6A ;\n"
  "  unusedregister 0xF6E ;\n"
  "  unusedregister 0xF70 to 0xF75 ;\n"
  "  unusedregister 0xF7B to 0xF7D ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB4 to 0xFB5 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <ANSEL7, ANSEL6, ANSEL5, ANSEL4, ANSEL3, ANSEL2, ANSEL1, ANSEL0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, -, ANSELH [4]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF6D\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF6B\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF6C\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IOCA at 0xF79\n"
  "    <-, -, IOCA5, IOCA4, IOCA3, -, IOCA1, IOCA0> ;\n"
  "\n"
  "  register IOCB at 0xF7A\n"
  "    <IOCB7, IOCB6, IOCB5, IOCB4, -, -, -, -> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, -, -, -, -> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, -, -, -, -> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCCON2 at 0xFD2\n"
  "    <-, -, -, -, -, PRI_SD, HFIOFL, LFIOFS> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, C1IF, C2IF, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, -, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, -, -, -, -> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNC, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register REFCON0 at 0xFBA\n"
  "    <FVR1EN, FVR1ST, FVR1S1, FVR1S0, TSEN, TSRS, -, -> ;\n"
  "\n"
  "  register REFCON1 at 0xFBB\n"
  "    <D1EN, D1LPS, -, -, D1PSS [2], DAC1OE, D1NSS0> ;\n"
  "\n"
  "  register REFCON2 at 0xFBC\n"
  "    <REFCON2 [8]> ;\n"
  "\n"
  "  register SLRCON at 0xF76\n"
  "    <-, -, -, -, -, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SRCON0 at 0xF68\n"
  "    <SREN, SRCCLK [3], SRQEN, SRNQEN, SRPS, SRPR> ;\n"
  "\n"
  "  register SRCON1 at 0xF69\n"
  "    <SRSPE, SRSCKE, SRSCE [2], SRRPE, SRRCKE, SRRCE [2]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMASK at 0xF6F\n"
  "    <MSK [8]> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, -, -, -> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, -, -, -, -> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TSTOUT at 0xF65\n"
  "    <-, -, -, -, -, -, -, TSTOUT> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5C\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCNFG at 0xF61\n"
  "    <UTEYE, -, -, USBPUEN, -, FSEN, UPP1, UPP0> ;\n"
  "\n"
  "  register UCTRL at 0xF64\n"
  "    <-, ODD_RST, SE0, PKT_DIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5B\n"
  "    <BTS_ERR, -, -, BTO_ERR, DFN8, CRC16, CRC5, PID_ERR> ;\n"
  "\n"
  "  register UEIER at 0xF5F\n"
  "    <BTS_ERR, -, -, BTO_ERR, DFN8, CRC16, CRC5, PID_ERR> ;\n"
  "\n"
  "  register UEP0 at 0xF53\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP1 at 0xF54\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP2 at 0xF55\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP3 at 0xF56\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP4 at 0xF57\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP5 at 0xF58\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP6 at 0xF59\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP7 at 0xF5A\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UFRMH at 0xF5E\n"
  "    <-, -, -, -, -, FRMH [3]> ;\n"
  "\n"
  "  register UFRML at 0xF5D\n"
  "    <FRML [8]> ;\n"
  "\n"
  "  register UIE at 0xF60\n"
  "    <-, SOF_TOK, STALL, UIDLE, TOK_DNE, ACTIVITY, UERR, USB_RST> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOF_TOK, STALL, UIDLE, TOK_DNE, ACTIVITY, UERR, USB_RST> ;\n"
  "\n"
  "  register USTAT at 0xF63\n"
  "    <-, ENDP3, ENDP2, ENDP1, ENDP0, IN, ODD, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WPUA at 0xF77\n"
  "    <-, -, WPUA [3], -, -, -> ;\n"
  "\n"
  "  register WPUB at 0xF78\n"
  "    <WPUB7, WPUB6, WPUB5, WPUB4, -, -, -, -> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    PCLKEN mask 0x20 description \"Primary Clock Enable bit\"\n"
  "      setting 0x20 mask 0x20 description \"Primary Clock enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Primary Clock disabled\"\n"
  "    PLLEN mask 0x10 description \"4 X PLL Enable bit\"\n"
  "      setting 0x10 mask 0x10 description \"Oscillator multiplied by 4\"\n"
  "      setting 0x0 mask 0x10 description \"Oscillator used directly\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBDIV mask 0x20 description \"USB Clock Selection bit\"\n"
  "      setting 0x20 mask 0x20 description \"USB clock comes from the OSC1/OSC2 divided by 2\"\n"
  "      setting 0x0 mask 0x20 description \"USB clock comes directly from the OSC1/OSC2 Oscillator block; no divide\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Selection bits\"\n"
  "      setting 0x18 mask 0x18 description \"CPU system clock divided by 4\"\n"
  "      setting 0x10 mask 0x18 description \"CPU system clock divided by 3\"\n"
  "      setting 0x8 mask 0x18 description \"CPU system clock divided by 2\"\n"
  "      setting 0x0 mask 0x18 description \"No CPU system clock divide\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"Voltage Regulator Enable bit\"\n"
  "      setting 0x0 mask 0x20 description \"Voltage Regulator is disabled\"\n"
  "      setting 0x20 mask 0x20 description \"Voltage Regulator is enabled\"\n"
  "    BORV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.9V\"\n"
  "      setting 0x10 mask 0x18 description \"2.2V\"\n"
  "      setting 0x8 mask 0x18 description \"2.7V\"\n"
  "      setting 0x0 mask 0x18 description \"3.0V\"\n"
  "    BOREN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    nPWRTEN mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start-up\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC starts clocking the CPU without waiting for the oscillator to stabilize\"\n"
  "      setting 0x0 mask 0x8 description \"The system clock is held off until the HFINTOSC is stable\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x8 description \"Boot BLock Size Select bit\"\n"
  "      setting 0x8 mask 0x8 description \"2 kW boot block size\"\n"
  "      setting 0x0 mask 0x8 description \"1 kW boot block size\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_13_embeddedDevices = {
  "PIC18F13K50.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_13_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F14K20.piccoloDevice'

const char * gWrapperFileContent_14_embeddedDevices = // 16027 bytes
  "controller PIC18F14K20 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF64 ;\n"
  "  unusedregister 0xF66 to 0xF67 ;\n"
  "  unusedregister 0xF6A ;\n"
  "  unusedregister 0xF6E ;\n"
  "  unusedregister 0xF70 to 0xF74 ;\n"
  "  unusedregister 0xF7B to 0xF7D ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8F ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <ANSEL7, ANSEL6, ANSEL5, ANSEL4, ANSEL3, ANSEL2, ANSEL1, ANSEL0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, -, ANSELH [4]> ;\n"
  "\n"
  "  register APFCON at 0xF75\n"
  "    <-, -, -, -, SRQSEL, INT2SEL, T0CKISEL, C1SEL> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF6D\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF6B\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF6C\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IOCA at 0xF79\n"
  "    <-, -, IOCA [6]> ;\n"
  "\n"
  "  register IOCB at 0xF7A\n"
  "    <IOCB7, IOCB6, IOCB5, IOCB4, -, -, -, -> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, -, -, -, -> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCCON2 at 0xFD2\n"
  "    <-, -, -, -, -, PRI_SD, HFIOFL, LFIOFS> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, C1IF, C2IF, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, -, -, -, -> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNC, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register REFCON0 at 0xFBA\n"
  "    <FVR1EN, FVR1ST, FVR1S1, FVR1S0, TSEN, TSRS, -, -> ;\n"
  "\n"
  "  register REFCON1 at 0xFBB\n"
  "    <D1EN, D1LPS, -, -, D1PSS [2], DAC1OE, D1NSS0> ;\n"
  "\n"
  "  register REFCON2 at 0xFBC\n"
  "    <REFCON2 [8]> ;\n"
  "\n"
  "  register SLRCON at 0xF76\n"
  "    <-, -, -, -, -, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SRCON0 at 0xF68\n"
  "    <SREN, SRCCLK [3], SRQEN, SRNQEN, SRPS, SRPR> ;\n"
  "\n"
  "  register SRCON1 at 0xF69\n"
  "    <SRSPE, SRSCKE, SRSCE [2], SRRPE, SRRCKE, SRRCE [2]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMASK at 0xF6F\n"
  "    <MSK [8]> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, -, -, -> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, -, -, -, -> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TSTOUT at 0xF65\n"
  "    <-, -, -, -, -, -, -, TSTOUT> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WPUA at 0xF77\n"
  "    <-, -, WPUA [6]> ;\n"
  "\n"
  "  register WPUB at 0xF78\n"
  "    <WPUB7, WPUB6, WPUB5, WPUB4, -, -, -, -> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    PCLKEN mask 0x20 description \"Primary Clock Enable bit\"\n"
  "      setting 0x20 mask 0x20 description \"Primary Clock enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Primary Clock disabled\"\n"
  "    PLLEN mask 0x10 description \"4 X PLL Enable bit\"\n"
  "      setting 0x10 mask 0x10 description \"Oscillator multiplied by 4\"\n"
  "      setting 0x0 mask 0x10 description \"Oscillator used directly\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBDIV mask 0x20 description \"USB Clock Selection bit\"\n"
  "      setting 0x20 mask 0x20 description \"USB clock comes from the OSC1/OSC2 divided by 2\"\n"
  "      setting 0x0 mask 0x20 description \"USB clock comes directly from the OSC1/OSC2 Oscillator block; no divide\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Selection bits\"\n"
  "      setting 0x18 mask 0x18 description \"CPU system clock divided by 4\"\n"
  "      setting 0x10 mask 0x18 description \"CPU system clock divided by 3\"\n"
  "      setting 0x8 mask 0x18 description \"CPU system clock divided by 2\"\n"
  "      setting 0x0 mask 0x18 description \"No CPU system clock divide\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"Voltage Regulator Enable bit\"\n"
  "      setting 0x0 mask 0x20 description \"Voltage Regulator is disabled\"\n"
  "      setting 0x20 mask 0x20 description \"Voltage Regulator is enabled\"\n"
  "    BORV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.9V\"\n"
  "      setting 0x10 mask 0x18 description \"2.2V\"\n"
  "      setting 0x8 mask 0x18 description \"2.7V\"\n"
  "      setting 0x0 mask 0x18 description \"3.0V\"\n"
  "    BOREN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    nPWRTEN mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start-up\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC starts clocking the CPU without waiting for the oscillator to stabilize\"\n"
  "      setting 0x0 mask 0x8 description \"The system clock is held off until the HFINTOSC is stable\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x8 description \"Boot BLock Size Select bit\"\n"
  "      setting 0x8 mask 0x8 description \"1 kW boot block size\"\n"
  "      setting 0x0 mask 0x8 description \"512 W boot block size\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_14_embeddedDevices = {
  "PIC18F14K20.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_14_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F14K50.piccoloDevice'

const char * gWrapperFileContent_15_embeddedDevices = // 17504 bytes
  "controller PIC18F14K50 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0xF40 to 0xF52 ;\n"
  "  unusedregister 0xF66 to 0xF67 ;\n"
  "  unusedregister 0xF6A ;\n"
  "  unusedregister 0xF6E ;\n"
  "  unusedregister 0xF70 to 0xF75 ;\n"
  "  unusedregister 0xF7B to 0xF7D ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB4 to 0xFB5 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <ANSEL7, ANSEL6, ANSEL5, ANSEL4, ANSEL3, ANSEL2, ANSEL1, ANSEL0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, -, ANSELH [4]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF6D\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF6B\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF6C\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IOCA at 0xF79\n"
  "    <-, -, IOCA5, IOCA4, IOCA3, -, IOCA1, IOCA0> ;\n"
  "\n"
  "  register IOCB at 0xF7A\n"
  "    <IOCB7, IOCB6, IOCB5, IOCB4, -, -, -, -> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, -, -, -, -> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, -, -, -, -> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCCON2 at 0xFD2\n"
  "    <-, -, -, -, -, PRI_SD, HFIOFL, LFIOFS> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, C1IF, C2IF, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, -, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, -, -, -, -> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNC, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register REFCON0 at 0xFBA\n"
  "    <FVR1EN, FVR1ST, FVR1S1, FVR1S0, TSEN, TSRS, -, -> ;\n"
  "\n"
  "  register REFCON1 at 0xFBB\n"
  "    <D1EN, D1LPS, -, -, D1PSS [2], DAC1OE, D1NSS0> ;\n"
  "\n"
  "  register REFCON2 at 0xFBC\n"
  "    <REFCON2 [8]> ;\n"
  "\n"
  "  register SLRCON at 0xF76\n"
  "    <-, -, -, -, -, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SRCON0 at 0xF68\n"
  "    <SREN, SRCCLK [3], SRQEN, SRNQEN, SRPS, SRPR> ;\n"
  "\n"
  "  register SRCON1 at 0xF69\n"
  "    <SRSPE, SRSCKE, SRSCE [2], SRRPE, SRRCKE, SRRCE [2]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMASK at 0xF6F\n"
  "    <MSK [8]> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, -, -, -> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, -, -, -, -> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TSTOUT at 0xF65\n"
  "    <-, -, -, -, -, -, -, TSTOUT> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5C\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCNFG at 0xF61\n"
  "    <UTEYE, -, -, USBPUEN, -, FSEN, UPP1, UPP0> ;\n"
  "\n"
  "  register UCTRL at 0xF64\n"
  "    <-, ODD_RST, SE0, PKT_DIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5B\n"
  "    <BTS_ERR, -, -, BTO_ERR, DFN8, CRC16, CRC5, PID_ERR> ;\n"
  "\n"
  "  register UEIER at 0xF5F\n"
  "    <BTS_ERR, -, -, BTO_ERR, DFN8, CRC16, CRC5, PID_ERR> ;\n"
  "\n"
  "  register UEP0 at 0xF53\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP1 at 0xF54\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP2 at 0xF55\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP3 at 0xF56\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP4 at 0xF57\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP5 at 0xF58\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP6 at 0xF59\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UEP7 at 0xF5A\n"
  "    <-, -, -, -, EP_HSHK, EP_CTL_DIS, EP_OUT_EN, EP_IN_EN> ;\n"
  "\n"
  "  register UFRMH at 0xF5E\n"
  "    <-, -, -, -, -, FRMH [3]> ;\n"
  "\n"
  "  register UFRML at 0xF5D\n"
  "    <FRML [8]> ;\n"
  "\n"
  "  register UIE at 0xF60\n"
  "    <-, SOF_TOK, STALL, UIDLE, TOK_DNE, ACTIVITY, UERR, USB_RST> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOF_TOK, STALL, UIDLE, TOK_DNE, ACTIVITY, UERR, USB_RST> ;\n"
  "\n"
  "  register USTAT at 0xF63\n"
  "    <-, ENDP3, ENDP2, ENDP1, ENDP0, IN, ODD, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WPUA at 0xF77\n"
  "    <-, -, WPUA [3], -, -, -> ;\n"
  "\n"
  "  register WPUB at 0xF78\n"
  "    <WPUB7, WPUB6, WPUB5, WPUB4, -, -, -, -> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    PCLKEN mask 0x20 description \"Primary Clock Enable bit\"\n"
  "      setting 0x20 mask 0x20 description \"Primary Clock enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Primary Clock disabled\"\n"
  "    PLLEN mask 0x10 description \"4 X PLL Enable bit\"\n"
  "      setting 0x10 mask 0x10 description \"Oscillator multiplied by 4\"\n"
  "      setting 0x0 mask 0x10 description \"Oscillator used directly\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBDIV mask 0x20 description \"USB Clock Selection bit\"\n"
  "      setting 0x20 mask 0x20 description \"USB clock comes from the OSC1/OSC2 divided by 2\"\n"
  "      setting 0x0 mask 0x20 description \"USB clock comes directly from the OSC1/OSC2 Oscillator block; no divide\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Selection bits\"\n"
  "      setting 0x18 mask 0x18 description \"CPU system clock divided by 4\"\n"
  "      setting 0x10 mask 0x18 description \"CPU system clock divided by 3\"\n"
  "      setting 0x8 mask 0x18 description \"CPU system clock divided by 2\"\n"
  "      setting 0x0 mask 0x18 description \"No CPU system clock divide\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"Voltage Regulator Enable bit\"\n"
  "      setting 0x0 mask 0x20 description \"Voltage Regulator is disabled\"\n"
  "      setting 0x20 mask 0x20 description \"Voltage Regulator is enabled\"\n"
  "    BORV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.9V\"\n"
  "      setting 0x10 mask 0x18 description \"2.2V\"\n"
  "      setting 0x8 mask 0x18 description \"2.7V\"\n"
  "      setting 0x0 mask 0x18 description \"3.0V\"\n"
  "    BOREN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    nPWRTEN mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start-up\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC starts clocking the CPU without waiting for the oscillator to stabilize\"\n"
  "      setting 0x0 mask 0x8 description \"The system clock is held off until the HFINTOSC is stable\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x8 description \"Boot BLock Size Select bit\"\n"
  "      setting 0x8 mask 0x8 description \"2 kW boot block size\"\n"
  "      setting 0x0 mask 0x8 description \"1 kW boot block size\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_15_embeddedDevices = {
  "PIC18F14K50.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_15_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2220.piccoloDevice'

const char * gWrapperFileContent_16_embeddedDevices = // 13893 bytes
  "controller PIC18F2220 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 4096 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF99 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, -, CVR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register OSCTUNE2 at 0xF9A\n"
  "    <TUN [8]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 001800-001FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 001000-0017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 000800-000FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000200-0007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_16_embeddedDevices = {
  "PIC18F2220.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_16_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2221.piccoloDevice'

const char * gWrapperFileContent_17_embeddedDevices = // 14315 bytes
  "controller PIC18F2221 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 4096 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xF description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Timer Postscale\"\n"
  "      setting 0x1E mask 0x1E description \"1:32,768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16,384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8,192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4,096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2,048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1,024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BORV mask 0x18 description \"Brown-out Reset Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BOREN mask 0x6 description \"Brown-out Reset Enable\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled In Hardware, SBOREN Ignored\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled When Not In SLEEP, SBOREN Ignored\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled By SBOREN\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled, SBOREN Ignored\"\n"
  "    PWRTEN mask 0x1 description \"Power-up Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR Pin Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Low Power Consumption, Low Noise Immunity\"\n"
  "      setting 0x0 mask 0x4 description \"High Power Consumption, High Noise Immunity\"\n"
  "    PBADEN mask 0x2 description \"Port B A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"Port B[4:0] Are Analog Inputs on Reset\"\n"
  "      setting 0x0 mask 0x2 description \"Port B[4:0] Are Digital I/O on Reset\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 I/O Muxed With RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size Select\"\n"
  "      setting 0x30 mask 0x30 description \"512 W (512 W)\"\n"
  "      setting 0x20 mask 0x30 description \"512 W (512 W)\"\n"
  "      setting 0x10 mask 0x30 description \"512 W (512 W)\"\n"
  "      setting 0x0 mask 0x30 description \"256 W (256 W)\"\n"
  "    ENICPORT mask 0x8 description \"Dedicated In-Circuit PORT Enable\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Programming Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Code Protect Data EEPROM\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Write Protect Data EEPROM\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Write Protect Boot Block\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Write Protect Config Bits\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT1 mask 0x2 description \"Write Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT0 mask 0x1 description \"Write Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot Block\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR1 mask 0x2 description \"Table Read Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR0 mask 0x1 description \"Table Read Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_17_embeddedDevices = {
  "PIC18F2221.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_17_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2320.piccoloDevice'

const char * gWrapperFileContent_18_embeddedDevices = // 13893 bytes
  "controller PIC18F2320 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF99 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, -, CVR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register OSCTUNE2 at 0xF9A\n"
  "    <TUN [8]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 001800-001FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 001000-0017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 000800-000FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000200-0007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_18_embeddedDevices = {
  "PIC18F2320.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_18_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2321.piccoloDevice'

const char * gWrapperFileContent_19_embeddedDevices = // 14315 bytes
  "controller PIC18F2321 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, CCP1X, CCP1Y, CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xF description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Timer Postscale\"\n"
  "      setting 0x1E mask 0x1E description \"1:32,768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16,384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8,192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4,096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2,048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1,024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BORV mask 0x18 description \"Brown-out Reset Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BOREN mask 0x6 description \"Brown-out Reset Enable\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled In Hardware, SBOREN Ignored\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled When Not In SLEEP, SBOREN Ignored\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled By SBOREN\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled, SBOREN Ignored\"\n"
  "    PWRTEN mask 0x1 description \"Power-up Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR Pin Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Low Power Consumption, Low Noise Immunity\"\n"
  "      setting 0x0 mask 0x4 description \"High Power Consumption, High Noise Immunity\"\n"
  "    PBADEN mask 0x2 description \"Port B A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"Port B[4:0] Are Analog Inputs on Reset\"\n"
  "      setting 0x0 mask 0x2 description \"Port B[4:0] Are Digital I/O on Reset\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 I/O Muxed With RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size Select\"\n"
  "      setting 0x30 mask 0x30 description \"1 KW (1K W)\"\n"
  "      setting 0x20 mask 0x30 description \"1 KW (1K W)\"\n"
  "      setting 0x10 mask 0x30 description \"512 W (512 W)\"\n"
  "      setting 0x0 mask 0x30 description \"256 W (256 W)\"\n"
  "    ENICPORT mask 0x8 description \"Dedicated In-Circuit PORT Enable\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Programming Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Code Protect Data EEPROM\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Write Protect Data EEPROM\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Write Protect Boot Block\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Write Protect Config Bits\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT1 mask 0x2 description \"Write Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT0 mask 0x1 description \"Write Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot Block\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR1 mask 0x2 description \"Table Read Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR0 mask 0x1 description \"Table Read Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_19_embeddedDevices = {
  "PIC18F2321.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_19_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2331.piccoloDevice'

const char * gWrapperFileContent_20_embeddedDevices = // 17799 bytes
  "controller PIC18F2331 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF84 to 0xF86 ;\n"
  "  unusedregister 0xF8E to 0xF8F ;\n"
  "  unusedregister 0xF97 to 0xF98 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB1 to 0xFB5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFC5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCHS at 0xF99\n"
  "    <SDSEL [2], SBSEL [2], SCSEL [2], SASEL [2]> ;\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, ACONV, ACSCH, ACMOD [2], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <VCFG [2], -, FIFOEN, BFEMT, BFOVFL, ADPNT [2]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, ACQT [4], ADCS [3]> ;\n"
  "\n"
  "  register ADCON3 at 0xF9A\n"
  "    <ADRS [2], -, SSRC [5]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL0 at 0xFB8\n"
  "    <-, -, -, AN4, AN3, AN2, AN1, AN0> ;\n"
  "\n"
  "  register BAUDCTL at 0xFAA\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CAP1BUFH at 0xF69\n"
  "    <CAP1BUFH [8]> ;\n"
  "\n"
  "  register CAP1BUFL at 0xF68\n"
  "    <CAP1BUFL [8]> ;\n"
  "\n"
  "  register CAP1CON at 0xF63\n"
  "    <-, CAP1REN, CAP1TMR, -, CAP1M [4]> ;\n"
  "\n"
  "  register CAP2BUFH at 0xF67\n"
  "    <CAP2BUFH [8]> ;\n"
  "\n"
  "  register CAP2BUFL at 0xF66\n"
  "    <CAP2BUFL [8]> ;\n"
  "\n"
  "  register CAP2CON at 0xF62\n"
  "    <-, CAP2REN, CAP2TMR, -, CAP2M [4]> ;\n"
  "\n"
  "  register CAP3BUFH at 0xF65\n"
  "    <CAP3BUFH [8]> ;\n"
  "\n"
  "  register CAP3BUFL at 0xF64\n"
  "    <CAP3BUFL [8]> ;\n"
  "\n"
  "  register CAP3CON at 0xF61\n"
  "    <-, CAP3REN, CAP3TMR, -, CAP3M [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register DFLTCON at 0xF60\n"
  "    <-, FLT4EN, FLT3EN, FLT2EN, FLT1EN, FLTCK [3]> ;\n"
  "\n"
  "  register DTCON at 0xF6D\n"
  "    <DTAPS [2], DTA [6]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FLTCONFIG at 0xF6C\n"
  "    <-, FLTBS, FLTBMOD, FLTBEN, FLTCON, FLTAS, FLTAMOD, FLTAEN> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSFIP, -, -, EEIP, -, LVDIP, -, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, -, PTIP, IC3DRIP, IC2QEIP, IC1IP, TMR5IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, -, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register OVDCOND at 0xF6B\n"
  "    <POVD [8]> ;\n"
  "\n"
  "  register OVDCONS at 0xF6A\n"
  "    <POUT [8]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PDC0H at 0xF78\n"
  "    <-, -, PDC0H [6]> ;\n"
  "\n"
  "  register PDC0L at 0xF79\n"
  "    <PDC0L [8]> ;\n"
  "\n"
  "  register PDC1H at 0xF76\n"
  "    <-, -, PDC1H [6]> ;\n"
  "\n"
  "  register PDC1L at 0xF77\n"
  "    <PDC1L [8]> ;\n"
  "\n"
  "  register PDC2H at 0xF74\n"
  "    <-, -, PDC2H [6]> ;\n"
  "\n"
  "  register PDC2L at 0xF75\n"
  "    <PDC2L [8]> ;\n"
  "\n"
  "  register PDC3H at 0xF72\n"
  "    <-, -, PDC3H [6]> ;\n"
  "\n"
  "  register PDC3L at 0xF73\n"
  "    <PDC3L [8]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSFIE, -, -, EEIE, -, LVDIE, -, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, -, PTIE, IC3DRIE, IC2QEIE, IC1IE, TMR5IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, -, -, EEIF, -, LVDIF, -, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, -, PTIF, IC3DRIF, IC2QEIF, IC1IF, TMR5IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, -, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR5H at 0xF91\n"
  "    <PR5H [8]> ;\n"
  "\n"
  "  register PR5L at 0xF90\n"
  "    <PR5L [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PTCON0 at 0xF7F\n"
  "    <PTOPS [4], PTCKPS [2], PTMOD [2]> ;\n"
  "\n"
  "  register PTCON1 at 0xF7E\n"
  "    <PTEN, PTDIR, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PTMRH at 0xF7C\n"
  "    <-, -, -, -, PTMRH [4]> ;\n"
  "\n"
  "  register PTMRL at 0xF7D\n"
  "    <PTMRL [8]> ;\n"
  "\n"
  "  register PTPERH at 0xF7A\n"
  "    <-, -, -, -, PTPERH [4]> ;\n"
  "\n"
  "  register PTPERL at 0xF7B\n"
  "    <PTPERL [8]> ;\n"
  "\n"
  "  register PWMCON0 at 0xF6F\n"
  "    <-, PWMEN [3], PMOD [4]> ;\n"
  "\n"
  "  register PWMCON1 at 0xF6E\n"
  "    <SEVOPS [4], SEVTDIR, -, UDIS, OSYNC> ;\n"
  "\n"
  "  register QEICON at 0xFB6\n"
  "    <nVELM, ERROR, UP/nDOWN, QEIM [3], PDEC [2]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SEVTCMPH at 0xF70\n"
  "    <-, -, -, -, SEVTCMPH [4]> ;\n"
  "\n"
  "  register SEVTCMPL at 0xF71\n"
  "    <SEVTCMPL [8]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T5CON at 0xFB7\n"
  "    <T5SEN, nRESEN, T5MOD, T5PS [2], nT5SYNC, TMR5CS, TMR5ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR5H at 0xF88\n"
  "    <TMR5H [8]> ;\n"
  "\n"
  "  register TMR5L at 0xF87\n"
  "    <TMR5L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, -, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <WDT, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 6 {\n"
  "    WINEN mask 0x20 description \"Watchdog Timer Window\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4\n"
  "    illegal 0xC mask 0xC message \"Brown out voltage cannot be set to an undefined valued if Brown Out Detect is enabled\" {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"Undefined\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    EXCLKMX mask 0x10 description \"TMR0/T5CKI EXT CLK Mux\"\n"
  "      setting 0x0 mask 0x10 description \"TMR0/T5CKI external clock input is multiplexed with RD0\"\n"
  "      setting 0x10 mask 0x10 description \"TMR0/T5CKI external clock input is multiplexed with RC3\"\n"
  "    PWM4MX mask 0x8 description \"PWM4 Mux\"\n"
  "      setting 0x8 mask 0x8 description \"PWM4 output muxed w/ RB5\"\n"
  "      setting 0x0 mask 0x8 description \"PWM4 output muxed w/ RD5\"\n"
  "    SSPMX mask 0x4 description \"SSP I/O Mux\"\n"
  "      setting 0x0 mask 0x4 description \"SPI not assigned\"\n"
  "      setting 0x4 mask 0x4 description \"SCK/SCL, SDA/SDI and SDO are mux w/ RC5, RC4 and RC7 respectively.\"\n"
  "    FLTAMX mask 0x1 description \"FLTA Mux\"\n"
  "      setting 0x1 mask 0x1 description \"FLTA input muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"FLTA input muxed with RD4\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 6 {\n"
  "    T1OSCMX mask 0x20 description \"Timer1 OSC\"\n"
  "      setting 0x20 mask 0x20 description \"Low Power\"\n"
  "      setting 0x0 mask 0x20 description \"Legacy\"\n"
  "    HPOL mask 0x10 description \"High-Side Transistors Polarity\"\n"
  "      setting 0x10 mask 0x10 description \"PWM 1, 3, 5, and 7 are active high\"\n"
  "      setting 0x0 mask 0x10 description \"PWM 1, 3, 5, and 7 are active low\"\n"
  "    LPOL mask 0x8 description \"Low-Side Transistors Polarity\"\n"
  "      setting 0x8 mask 0x8 description \"PWM 0, 2, 4 and 6 are active high\"\n"
  "      setting 0x0 mask 0x8 description \"PWM 0, 2, 4 and 6 are active low\"\n"
  "    PWMPIN mask 0x4 description \"PWM Output Pin Reset\"\n"
  "      setting 0x4 mask 0x4 description \"PWM outputs disabled upon RESET\"\n"
  "      setting 0x0 mask 0x4 description \"PWM outputs drive active states upon RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_20_embeddedDevices = {
  "PIC18F2331.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_20_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2410.piccoloDevice'

const char * gWrapperFileContent_21_embeddedDevices = // 14470 bytes
  "controller PIC18F2410 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <RBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_21_embeddedDevices = {
  "PIC18F2410.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_21_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F242.piccoloDevice'

const char * gWrapperFileContent_22_embeddedDevices = // 12342 bytes
  "controller PIC18F242 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_22_embeddedDevices = {
  "PIC18F242.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_22_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2420.piccoloDevice'

const char * gWrapperFileContent_23_embeddedDevices = // 13914 bytes
  "controller PIC18F2420 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_23_embeddedDevices = {
  "PIC18F2420.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_23_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2423.piccoloDevice'

const char * gWrapperFileContent_24_embeddedDevices = // 13889 bytes
  "controller PIC18F2423 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_24_embeddedDevices = {
  "PIC18F2423.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_24_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2431.piccoloDevice'

const char * gWrapperFileContent_25_embeddedDevices = // 17800 bytes
  "controller PIC18F2431 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF84 to 0xF86 ;\n"
  "  unusedregister 0xF8E to 0xF8F ;\n"
  "  unusedregister 0xF97 to 0xF98 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB1 to 0xFB5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFC5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCHS at 0xF99\n"
  "    <SDSEL [2], SBSEL [2], SCSEL [2], SASEL [2]> ;\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, ACONV, ACSCH, ACMOD [2], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <VCFG [2], -, FIFOEN, BFEMT, BFOVFL, ADPNT [2]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, ACQT [4], ADCS [3]> ;\n"
  "\n"
  "  register ADCON3 at 0xF9A\n"
  "    <ADRS [2], -, SSRC [5]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL0 at 0xFB8\n"
  "    <-, -, -, AN4, AN3, AN2, AN1, AN0> ;\n"
  "\n"
  "  register BAUDCTL at 0xFAA\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CAP1BUFH at 0xF69\n"
  "    <CAP1BUFH [8]> ;\n"
  "\n"
  "  register CAP1BUFL at 0xF68\n"
  "    <CAP1BUFL [8]> ;\n"
  "\n"
  "  register CAP1CON at 0xF63\n"
  "    <-, CAP1REN, CAP1TMR, -, CAP1M [4]> ;\n"
  "\n"
  "  register CAP2BUFH at 0xF67\n"
  "    <CAP2BUFH [8]> ;\n"
  "\n"
  "  register CAP2BUFL at 0xF66\n"
  "    <CAP2BUFL [8]> ;\n"
  "\n"
  "  register CAP2CON at 0xF62\n"
  "    <-, CAP2REN, CAP2TMR, -, CAP2M [4]> ;\n"
  "\n"
  "  register CAP3BUFH at 0xF65\n"
  "    <CAP3BUFH [8]> ;\n"
  "\n"
  "  register CAP3BUFL at 0xF64\n"
  "    <CAP3BUFL [8]> ;\n"
  "\n"
  "  register CAP3CON at 0xF61\n"
  "    <-, CAP3REN, CAP3TMR, -, CAP3M [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register DFLTCON at 0xF60\n"
  "    <-, FLT4EN, FLT3EN, FLT2EN, FLT1EN, FLTCK [3]> ;\n"
  "\n"
  "  register DTCON at 0xF6D\n"
  "    <DTAPS [2], DTA [6]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FLTCONFIG at 0xF6C\n"
  "    <-, FLTBS, FLTBMOD, FLTBEN, FLTCON, FLTAS, FLTAMOD, FLTAEN> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSFIP, -, -, EEIP, -, LVDIP, -, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, -, PTIP, IC3DRIP, IC2QEIP, IC1IP, TMR5IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, -, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register OVDCOND at 0xF6B\n"
  "    <POVD [8]> ;\n"
  "\n"
  "  register OVDCONS at 0xF6A\n"
  "    <POUT [8]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PDC0H at 0xF78\n"
  "    <-, -, PDC0H [6]> ;\n"
  "\n"
  "  register PDC0L at 0xF79\n"
  "    <PDC0L [8]> ;\n"
  "\n"
  "  register PDC1H at 0xF76\n"
  "    <-, -, PDC1H [6]> ;\n"
  "\n"
  "  register PDC1L at 0xF77\n"
  "    <PDC1L [8]> ;\n"
  "\n"
  "  register PDC2H at 0xF74\n"
  "    <-, -, PDC2H [6]> ;\n"
  "\n"
  "  register PDC2L at 0xF75\n"
  "    <PDC2L [8]> ;\n"
  "\n"
  "  register PDC3H at 0xF72\n"
  "    <-, -, PDC3H [6]> ;\n"
  "\n"
  "  register PDC3L at 0xF73\n"
  "    <PDC3L [8]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSFIE, -, -, EEIE, -, LVDIE, -, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, -, PTIE, IC3DRIE, IC2QEIE, IC1IE, TMR5IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, -, -, EEIF, -, LVDIF, -, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, -, PTIF, IC3DRIF, IC2QEIF, IC1IF, TMR5IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, -, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR5H at 0xF91\n"
  "    <PR5H [8]> ;\n"
  "\n"
  "  register PR5L at 0xF90\n"
  "    <PR5L [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PTCON0 at 0xF7F\n"
  "    <PTOPS [4], PTCKPS [2], PTMOD [2]> ;\n"
  "\n"
  "  register PTCON1 at 0xF7E\n"
  "    <PTEN, PTDIR, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PTMRH at 0xF7C\n"
  "    <-, -, -, -, PTMRH [4]> ;\n"
  "\n"
  "  register PTMRL at 0xF7D\n"
  "    <PTMRL [8]> ;\n"
  "\n"
  "  register PTPERH at 0xF7A\n"
  "    <-, -, -, -, PTPERH [4]> ;\n"
  "\n"
  "  register PTPERL at 0xF7B\n"
  "    <PTPERL [8]> ;\n"
  "\n"
  "  register PWMCON0 at 0xF6F\n"
  "    <-, PWMEN [3], PMOD [4]> ;\n"
  "\n"
  "  register PWMCON1 at 0xF6E\n"
  "    <SEVOPS [4], SEVTDIR, -, UDIS, OSYNC> ;\n"
  "\n"
  "  register QEICON at 0xFB6\n"
  "    <nVELM, ERROR, UP/nDOWN, QEIM [3], PDEC [2]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SEVTCMPH at 0xF70\n"
  "    <-, -, -, -, SEVTCMPH [4]> ;\n"
  "\n"
  "  register SEVTCMPL at 0xF71\n"
  "    <SEVTCMPL [8]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T5CON at 0xFB7\n"
  "    <T5SEN, nRESEN, T5MOD, T5PS [2], nT5SYNC, TMR5CS, TMR5ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR5H at 0xF88\n"
  "    <TMR5H [8]> ;\n"
  "\n"
  "  register TMR5L at 0xF87\n"
  "    <TMR5L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, -, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <WDT, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 6 {\n"
  "    WINEN mask 0x20 description \"Watchdog Timer Window\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4\n"
  "    illegal 0xC mask 0xC message \"Brown out voltage cannot be set to an undefined valued if Brown Out Detect is enabled\" {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"Undefined\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    EXCLKMX mask 0x10 description \"TMR0/T5CKI EXT CLK Mux\"\n"
  "      setting 0x0 mask 0x10 description \"TMR0/T5CKI external clock input is multiplexed with RD0\"\n"
  "      setting 0x10 mask 0x10 description \"TMR0/T5CKI external clock input is multiplexed with RC3\"\n"
  "    PWM4MX mask 0x8 description \"PWM4 Mux\"\n"
  "      setting 0x8 mask 0x8 description \"PWM4 output muxed w/ RB5\"\n"
  "      setting 0x0 mask 0x8 description \"PWM4 output muxed w/ RD5\"\n"
  "    SSPMX mask 0x4 description \"SSP I/O Mux\"\n"
  "      setting 0x0 mask 0x4 description \"SPI not assigned\"\n"
  "      setting 0x4 mask 0x4 description \"SCK/SCL, SDA/SDI and SDO are mux w/ RC5, RC4 and RC7 respectively.\"\n"
  "    FLTAMX mask 0x1 description \"FLTA Mux\"\n"
  "      setting 0x1 mask 0x1 description \"FLTA input muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"FLTA input muxed with RD4\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 6 {\n"
  "    T1OSCMX mask 0x20 description \"Timer1 OSC\"\n"
  "      setting 0x20 mask 0x20 description \"Low Power\"\n"
  "      setting 0x0 mask 0x20 description \"Legacy\"\n"
  "    HPOL mask 0x10 description \"High-Side Transistors Polarity\"\n"
  "      setting 0x10 mask 0x10 description \"PWM 1, 3, 5, and 7 are active high\"\n"
  "      setting 0x0 mask 0x10 description \"PWM 1, 3, 5, and 7 are active low\"\n"
  "    LPOL mask 0x8 description \"Low-Side Transistors Polarity\"\n"
  "      setting 0x8 mask 0x8 description \"PWM 0, 2, 4 and 6 are active high\"\n"
  "      setting 0x0 mask 0x8 description \"PWM 0, 2, 4 and 6 are active low\"\n"
  "    PWMPIN mask 0x4 description \"PWM Output Pin Reset\"\n"
  "      setting 0x4 mask 0x4 description \"PWM outputs disabled upon RESET\"\n"
  "      setting 0x0 mask 0x4 description \"PWM outputs drive active states upon RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_25_embeddedDevices = {
  "PIC18F2431.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_25_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2439.piccoloDevice'

const char * gWrapperFileContent_26_embeddedDevices = // 11463 bytes
  "controller PIC18F2439 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x27F ;\n"
  "  # Total ram: 640\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, EEIP, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, RESERVED> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, EEIE, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, EEIF, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <T2CON [8]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, -, T3CKPS [2], -, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    RES1 mask 0x20 description \"Reserved\"\n"
  "      setting 0x20 mask 0x20 description \"Reserved\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config RESERVED1 at 0x300005 width 1 {\n"
  "    RES1 mask 0x1 description \"Reserved\"\n"
  "      setting 0x1 mask 0x1 description \"Reserved\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_26_embeddedDevices = {
  "PIC18F2439.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_26_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2450.piccoloDevice'

const char * gWrapperFileContent_27_embeddedDevices = // 16009 bytes
  "controller PIC18F2450 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB1 to 0xFB5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFC5 to 0xFC9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, CFGS, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, -, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, USBIP, -, -, LVDIP, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, -, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, USBIE, -, -, LVDIE, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, -, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, USBIF, -, -, LVDIF, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BBSIZ mask 0x8 description \"Boot Block Size Select\"\n"
  "      setting 0x8 mask 0x8 description \"2 KW\"\n"
  "      setting 0x0 mask 0x8 description \"1 KW\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 7 {\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 7 {\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_27_embeddedDevices = {
  "PIC18F2450.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_27_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2455.piccoloDevice'

const char * gWrapperFileContent_28_embeddedDevices = // 18248 bytes
  "controller PIC18F2455 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 24576 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, HLVDEN, HLVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, USBIP, EEIP, BCLIP, HLVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, -, -, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, USBIE, EEIE, BCLIE, HLVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, USBIF, EEIF, BCLIF, HLVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SPPCFG at 0xF63\n"
  "    <CLKCFG [2], CSEN, CLK1EN, WS [4]> ;\n"
  "\n"
  "  register SPPCON at 0xF65\n"
  "    <-, -, -, -, -, RDYO, DMA0WN, SPPEN> ;\n"
  "\n"
  "  register SPPDATA at 0xF62\n"
  "    <DATA [8]> ;\n"
  "\n"
  "  register SPPEPS at 0xF64\n"
  "    <RDSPP, WRSPP, -, SPPBUSY, ADDR [4]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 3 {\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 3 {\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 3 {\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_28_embeddedDevices = {
  "PIC18F2455.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_28_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2458.piccoloDevice'

const char * gWrapperFileContent_29_embeddedDevices = // 18243 bytes
  "controller PIC18F2458 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 24576 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, HLVDEN, HLVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, USBIP, EEIP, BCLIP, HLVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, -, -, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, USBIE, EEIE, BCLIE, HLVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, USBIF, EEIF, BCLIF, HLVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SPPCFG at 0xF63\n"
  "    <CLKCFG [2], CSEN, CLK1EN, WS [4]> ;\n"
  "\n"
  "  register SPPCON at 0xF65\n"
  "    <-, -, -, -, -, RDYO, DMA0WN, SPPEN> ;\n"
  "\n"
  "  register SPPDATA at 0xF62\n"
  "    <DATA [8]> ;\n"
  "\n"
  "  register SPPEPS at 0xF64\n"
  "    <RDSPP, WRSPP, -, SPPBUSY, ADDR [4]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 3 {\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 3 {\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 3 {\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_29_embeddedDevices = {
  "PIC18F2458.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_29_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F248.piccoloDevice'

const char * gWrapperFileContent_30_embeddedDevices = // 18632 bytes
  "controller PIC18F248 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF2F ;\n"
  "  unusedregister 0xF3F ;\n"
  "  unusedregister 0xF4F ;\n"
  "  unusedregister 0xF5F ;\n"
  "  unusedregister 0xF77 to 0xF7F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFBC ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <-, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO1 at 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO2 at 0xF4E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO3 at 0xF3E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO4 at 0xF2E, 0xF3E, 0xF4E, 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXB0DBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_30_embeddedDevices = {
  "PIC18F248.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_30_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2480.piccoloDevice'

const char * gWrapperFileContent_31_embeddedDevices = // 29019 bytes
  "controller PIC18F2480 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE0F ;\n"
  "  unusedregister 0xE10 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BESL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <BIE [6], RXBIE [2]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], ICODE [5]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, CCP1X, CCP1Y, CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFO_H/F, EWIN [5]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, BCLIP, HLVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS1, SCS0> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, BCLIE, HLVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, BCLIF, HLVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXBODBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <SID10, SID9, SiD8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID17, EID16> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID17, EID16> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP1 [4], F0BP0 [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP3 [4], F2BP2 [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP5 [4], F4BP4 [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP7 [4], F6BP6 [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP9 [4], F8BP8 [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP11 [4], F10BP10 [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP13 [4], F12BP12 [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP15 [4], F14BP14 [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3ECCP1, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXBRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPIR [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPIR [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXBIE [3], -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.1V\"\n"
  "      setting 0x10 mask 0x18 description \"2.8V\"\n"
  "      setting 0x8 mask 0x18 description \"4.3V\"\n"
  "      setting 0x0 mask 0x18 description \"4.6V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x10 description \"Boot Block Size Select\"\n"
  "      setting 0x10 mask 0x10 description \"2 KW\"\n"
  "      setting 0x0 mask 0x10 description \"1 KW\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    Reserved mask 0xC description \"Reserved\"\n"
  "      setting 0xC mask 0xC description \"Reserved\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    Reserved mask 0xC description \"Reserved\"\n"
  "      setting 0xC mask 0xC description \"Reserved\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    Reserved mask 0xC description \"Reserved\"\n"
  "      setting 0xC mask 0xC description \"Reserved\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_31_embeddedDevices = {
  "PIC18F2480.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_31_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F24J10.piccoloDevice'

const char * gWrapperFileContent_32_embeddedDevices = // 10310 bytes
  "controller PIC18F24J10 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16376 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSP1IP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCL1IP, -, -, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, BCL2IP, -, -, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, -, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSP1IE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCL1IE, -, -, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, BCL2IE, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSP1IF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCL1IF, -, -, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, BCL2IF, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, -, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, -, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x3FF9 width 8 {\n"
  "    FNOP_0 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x3FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x3FFB width 8 {\n"
  "    FNOP_1 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x3FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC2 mask 0x4 description \"Default/Reset System Clock Select\"\n"
  "      setting 0x4 mask 0x4 description \"Clock Select by FOSC\"\n"
  "      setting 0x0 mask 0x4 description \"INTRC enabled\"\n"
  "    FOSC mask 0x3 description \"Oscillator\"\n"
  "      setting 0x3 mask 0x3 description \"EC OSC with software PLL and CLKOUT on OSC2\"\n"
  "      setting 0x2 mask 0x3 description \"EC OSC with CLKOUT on OSC2\"\n"
  "      setting 0x1 mask 0x3 description \"HS OSC with software PLL\"\n"
  "      setting 0x0 mask 0x3 description \"HS OSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x3FFD width 8 {\n"
  "    FNOP_2 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 I/O Muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 I/O Muxed with RB3\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_32_embeddedDevices = {
  "PIC18F24J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_32_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F24K20.piccoloDevice'

const char * gWrapperFileContent_33_embeddedDevices = // 14760 bytes
  "controller PIC18F24K20 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF76 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <-, -, -, ANS4, ANS3, ANS2, ANS1, ANS0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, ANS12, ANS11, ANS10, ANS9, ANS8> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF7B\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF7A\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF79\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register CVRCON2 at 0xFB4\n"
  "    <FVREN, FVRST, -, -, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNCH, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SLRCON at 0xF78\n"
  "    <-, -, -, SLRE, SLRD, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMSK at 0xF77\n"
  "    <MSK7, MSK6, MSK5, MSK4, MSK3, MSK2, MSK1, MSK0> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.8V\"\n"
  "      setting 0x10 mask 0x18 description \"2.3V\"\n"
  "      setting 0x8 mask 0x18 description \"2.8V\"\n"
  "      setting 0x0 mask 0x18 description \"3.1V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC is not delayed\"\n"
  "      setting 0x0 mask 0x8 description \"HFINTOSC is delayed until oscillator is stable(IOFS=1)\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_33_embeddedDevices = {
  "PIC18F24K20.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_33_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2510.piccoloDevice'

const char * gWrapperFileContent_34_embeddedDevices = // 14616 bytes
  "controller PIC18F2510 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFA6 to 0xFA9 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <RBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_34_embeddedDevices = {
  "PIC18F2510.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_34_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2515.piccoloDevice'

const char * gWrapperFileContent_35_embeddedDevices = // 14441 bytes
  "controller PIC18F2515 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 49152 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF7F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3968\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <RBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_35_embeddedDevices = {
  "PIC18F2515.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_35_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F252.piccoloDevice'

const char * gWrapperFileContent_36_embeddedDevices = // 12331 bytes
  "controller PIC18F252 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_36_embeddedDevices = {
  "PIC18F252.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_36_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2520.piccoloDevice'

const char * gWrapperFileContent_37_embeddedDevices = // 14944 bytes
  "controller PIC18F2520 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_37_embeddedDevices = {
  "PIC18F2520.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_37_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2523.piccoloDevice'

const char * gWrapperFileContent_38_embeddedDevices = // 14944 bytes
  "controller PIC18F2523 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_38_embeddedDevices = {
  "PIC18F2523.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_38_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2525.piccoloDevice'

const char * gWrapperFileContent_39_embeddedDevices = // 14391 bytes
  "controller PIC18F2525 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF7F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3968\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 3 {\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 3 {\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 3 {\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_39_embeddedDevices = {
  "PIC18F2525.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_39_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2539.piccoloDevice'

const char * gWrapperFileContent_40_embeddedDevices = // 11452 bytes
  "controller PIC18F2539 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x57F ;\n"
  "  # Total ram: 1408\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, EEIP, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, RESERVED> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, EEIE, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, EEIF, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <T2CON [8]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, -, T3CKPS [2], -, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    RES1 mask 0x20 description \"Reserved\"\n"
  "      setting 0x20 mask 0x20 description \"Reserved\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config RESERVED1 at 0x300005 width 1 {\n"
  "    RES1 mask 0x1 description \"Reserved\"\n"
  "      setting 0x1 mask 0x1 description \"Reserved\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_40_embeddedDevices = {
  "PIC18F2539.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_40_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2550.piccoloDevice'

const char * gWrapperFileContent_41_embeddedDevices = // 18732 bytes
  "controller PIC18F2550 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, HLVDEN, HLVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, USBIP, EEIP, BCLIP, HLVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, -, -, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, USBIE, EEIE, BCLIE, HLVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, USBIF, EEIF, BCLIF, HLVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SPPCFG at 0xF63\n"
  "    <CLKCFG [2], CSEN, CLK1EN, WS [4]> ;\n"
  "\n"
  "  register SPPCON at 0xF65\n"
  "    <-, -, -, -, -, RDYO, DMA0WN, SPPEN> ;\n"
  "\n"
  "  register SPPDATA at 0xF62\n"
  "    <DATA [8]> ;\n"
  "\n"
  "  register SPPEPS at 0xF64\n"
  "    <RDSPP, WRSPP, -, SPPBUSY, ADDR [4]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_41_embeddedDevices = {
  "PIC18F2550.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_41_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2553.piccoloDevice'

const char * gWrapperFileContent_42_embeddedDevices = // 18727 bytes
  "controller PIC18F2553 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, HLVDEN, HLVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, USBIP, EEIP, BCLIP, HLVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, -, -, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, USBIE, EEIE, BCLIE, HLVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, USBIF, EEIF, BCLIF, HLVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SPPCFG at 0xF63\n"
  "    <CLKCFG [2], CSEN, CLK1EN, WS [4]> ;\n"
  "\n"
  "  register SPPCON at 0xF65\n"
  "    <-, -, -, -, -, RDYO, DMA0WN, SPPEN> ;\n"
  "\n"
  "  register SPPDATA at 0xF62\n"
  "    <DATA [8]> ;\n"
  "\n"
  "  register SPPEPS at 0xF64\n"
  "    <RDSPP, WRSPP, -, SPPBUSY, ADDR [4]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_42_embeddedDevices = {
  "PIC18F2553.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_42_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F258.piccoloDevice'

const char * gWrapperFileContent_43_embeddedDevices = // 18621 bytes
  "controller PIC18F258 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF2F ;\n"
  "  unusedregister 0xF3F ;\n"
  "  unusedregister 0xF4F ;\n"
  "  unusedregister 0xF5F ;\n"
  "  unusedregister 0xF77 to 0xF7F ;\n"
  "  unusedregister 0xF83 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFBC ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <-, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO1 at 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO2 at 0xF4E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO3 at 0xF3E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO4 at 0xF2E, 0xF3E, 0xF4E, 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXB0DBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_43_embeddedDevices = {
  "PIC18F258.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_43_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2580.piccoloDevice'

const char * gWrapperFileContent_44_embeddedDevices = // 29692 bytes
  "controller PIC18F2580 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE0F ;\n"
  "  unusedregister 0xE10 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BESL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <BIE [6], RXBIE [2]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], ICODE [5]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, CCP1X, CCP1Y, CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFO_H/F, EWIN [5]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, BCLIP, HLVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS1, SCS0> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, BCLIE, HLVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, BCLIF, HLVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RB3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXBODBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <SID10, SID9, SiD8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID17, EID16> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID17, EID16> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP1 [4], F0BP0 [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP3 [4], F2BP2 [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP5 [4], F4BP4 [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP7 [4], F6BP6 [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP9 [4], F8BP8 [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP11 [4], F10BP10 [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP13 [4], F12BP12 [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP15 [4], F14BP14 [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3ECCP1, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXBRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPIR [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPIR [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXBIE [3], -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.1V\"\n"
  "      setting 0x10 mask 0x18 description \"2.8V\"\n"
  "      setting 0x8 mask 0x18 description \"4.3V\"\n"
  "      setting 0x0 mask 0x18 description \"4.6V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x10 description \"Boot Block Size Select\"\n"
  "      setting 0x10 mask 0x10 description \"2 KW\"\n"
  "      setting 0x0 mask 0x10 description \"1 KW\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_44_embeddedDevices = {
  "PIC18F2580.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_44_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2585.piccoloDevice'

const char * gWrapperFileContent_45_embeddedDevices = // 31575 bytes
  "controller PIC18F2585 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD59 ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB6 to 0xFB7 ;\n"
  "  unusedregister 0xFBA to 0xFBC ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, F4, RXRTRRO/F3, RB0DBEN/F2, JTOFF/F1, F0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, F4, RXRTRRO/F3, F2, F1, F0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4> and <1:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4> and <1:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_45_embeddedDevices = {
  "PIC18F2585.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_45_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F25K20.piccoloDevice'

const char * gWrapperFileContent_46_embeddedDevices = // 15725 bytes
  "controller PIC18F25K20 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF76 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF8D ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF96 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <-, -, -, ANS4, ANS3, ANS2, ANS1, ANS0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, ANS12, ANS11, ANS10, ANS9, ANS8> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF7B\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF7A\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF79\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register CVRCON2 at 0xFB4\n"
  "    <FVREN, FVRST, -, -, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNCH, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SLRCON at 0xF78\n"
  "    <-, -, -, SLRE, SLRD, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMSK at 0xF77\n"
  "    <MSK7, MSK6, MSK5, MSK4, MSK3, MSK2, MSK1, MSK0> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.8V\"\n"
  "      setting 0x10 mask 0x18 description \"2.3V\"\n"
  "      setting 0x8 mask 0x18 description \"2.8V\"\n"
  "      setting 0x0 mask 0x18 description \"3.1V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC is not delayed\"\n"
  "      setting 0x0 mask 0x8 description \"HFINTOSC is delayed until oscillator is stable(IOFS=1)\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_46_embeddedDevices = {
  "PIC18F25K20.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_46_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2610.piccoloDevice'

const char * gWrapperFileContent_47_embeddedDevices = // 14441 bytes
  "controller PIC18F2610 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 65536 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF7F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3968\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <RBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_47_embeddedDevices = {
  "PIC18F2610.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_47_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2620.piccoloDevice'

const char * gWrapperFileContent_48_embeddedDevices = // 14883 bytes
  "controller PIC18F2620 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF7F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3968\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], -, -> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_48_embeddedDevices = {
  "PIC18F2620.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_48_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2680.piccoloDevice'

const char * gWrapperFileContent_49_embeddedDevices = // 31573 bytes
  "controller PIC18F2680 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD59 ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB6 to 0xFB7 ;\n"
  "  unusedregister 0xFBA to 0xFBC ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, F4, RXRTRRO/F3, RB0DBEN/F2, JTOFF/F1, F0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, F4, RXRTRRO/F3, F2, F1, F0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4> and <1:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4> and <1:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_49_embeddedDevices = {
  "PIC18F2680.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_49_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2682.piccoloDevice'

const char * gWrapperFileContent_50_embeddedDevices = // 32616 bytes
  "controller PIC18F2682 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 81920 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD5F ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB6 to 0xFB7 ;\n"
  "  unusedregister 0xFBA to 0xFBC ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, RXB0DBEN/FILHIT2, JTOFF/FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, FILHIT2, FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4> and <1:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4> and <1:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 6 {\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 6 {\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 6 {\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_50_embeddedDevices = {
  "PIC18F2682.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_50_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F2685.piccoloDevice'

const char * gWrapperFileContent_51_embeddedDevices = // 32616 bytes
  "controller PIC18F2685 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98304 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD5F ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF83 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8C to 0xF91 ;\n"
  "  unusedregister 0xF95 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB6 to 0xFB7 ;\n"
  "  unusedregister 0xFBA to 0xFBC ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, -, EEIP, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, -, EEIE, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, -, EEIF, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, RXB0DBEN/FILHIT2, JTOFF/FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, FILHIT2, FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4> and <1:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4> and <1:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 6 {\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 6 {\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 6 {\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_51_embeddedDevices = {
  "PIC18F2685.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_51_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F26K20.piccoloDevice'

const char * gWrapperFileContent_52_embeddedDevices = // 15693 bytes
  "controller PIC18F26K20 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF76 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], -, -, -, -> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <-, -, -, ANS4, ANS3, ANS2, ANS1, ANS0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, ANS12, ANS11, ANS10, ANS9, ANS8> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF7B\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF7A\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF79\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register CVRCON2 at 0xFB4\n"
  "    <FVREN, FVRST, -, -, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADR9, EEADR8> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNCH, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SLRCON at 0xF78\n"
  "    <-, -, -, SLRE, SLRD, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMSK at 0xF77\n"
  "    <MSK7, MSK6, MSK5, MSK4, MSK3, MSK2, MSK1, MSK0> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.8V\"\n"
  "      setting 0x10 mask 0x18 description \"2.3V\"\n"
  "      setting 0x8 mask 0x18 description \"2.8V\"\n"
  "      setting 0x0 mask 0x18 description \"3.1V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC is not delayed\"\n"
  "      setting 0x0 mask 0x8 description \"HFINTOSC is delayed until oscillator is stable(IOFS=1)\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_52_embeddedDevices = {
  "PIC18F26K20.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_52_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4220.piccoloDevice'

const char * gWrapperFileContent_53_embeddedDevices = // 14521 bytes
  "controller PIC18F4220 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 4096 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF99 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB8 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, -, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register OSCTUNE2 at 0xF9A\n"
  "    <TUN [8]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 001800-001FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 001000-0017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 000800-000FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000200-0007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_53_embeddedDevices = {
  "PIC18F4220.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_53_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4221.piccoloDevice'

const char * gWrapperFileContent_54_embeddedDevices = // 14805 bytes
  "controller PIC18F4221 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 4096 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xF description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Timer Postscale\"\n"
  "      setting 0x1E mask 0x1E description \"1:32,768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16,384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8,192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4,096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2,048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1,024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BORV mask 0x18 description \"Brown-out Reset Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BOREN mask 0x6 description \"Brown-out Reset Enable\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled In Hardware, SBOREN Ignored\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled When Not In SLEEP, SBOREN Ignored\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled By SBOREN\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled, SBOREN Ignored\"\n"
  "    PWRTEN mask 0x1 description \"Power-up Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR Pin Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Low Power Consumption, Low Noise Immunity\"\n"
  "      setting 0x0 mask 0x4 description \"High Power Consumption, High Noise Immunity\"\n"
  "    PBADEN mask 0x2 description \"Port B A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"Port B[4:0] Are Analog Inputs on Reset\"\n"
  "      setting 0x0 mask 0x2 description \"Port B[4:0] Are Digital I/O on Reset\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 I/O Muxed With RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size Select\"\n"
  "      setting 0x30 mask 0x30 description \"512 W (512 W)\"\n"
  "      setting 0x20 mask 0x30 description \"512 W (512 W)\"\n"
  "      setting 0x10 mask 0x30 description \"512 W (512 W)\"\n"
  "      setting 0x0 mask 0x30 description \"256 W (256 W)\"\n"
  "    ENICPORT mask 0x8 description \"Dedicated In-Circuit PORT Enable\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Programming Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Code Protect Data EEPROM\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Write Protect Data EEPROM\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Write Protect Boot Block\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Write Protect Config Bits\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT1 mask 0x2 description \"Write Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT0 mask 0x1 description \"Write Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot Block\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR1 mask 0x2 description \"Table Read Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR0 mask 0x1 description \"Table Read Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_54_embeddedDevices = {
  "PIC18F4221.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_54_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4320.piccoloDevice'

const char * gWrapperFileContent_55_embeddedDevices = // 14521 bytes
  "controller PIC18F4320 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF99 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB8 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, -, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register OSCTUNE2 at 0xF9A\n"
  "    <TUN [8]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 001800-001FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 001000-0017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 000800-000FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000200-0007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_55_embeddedDevices = {
  "PIC18F4320.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_55_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4321.piccoloDevice'

const char * gWrapperFileContent_56_embeddedDevices = // 14805 bytes
  "controller PIC18F4321 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], CCP1X, CCP1Y, CCP1M [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xF description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Timer Postscale\"\n"
  "      setting 0x1E mask 0x1E description \"1:32,768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16,384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8,192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4,096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2,048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1,024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BORV mask 0x18 description \"Brown-out Reset Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BOREN mask 0x6 description \"Brown-out Reset Enable\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled In Hardware, SBOREN Ignored\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled When Not In SLEEP, SBOREN Ignored\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled By SBOREN\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled, SBOREN Ignored\"\n"
  "    PWRTEN mask 0x1 description \"Power-up Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR Pin Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Low Power Consumption, Low Noise Immunity\"\n"
  "      setting 0x0 mask 0x4 description \"High Power Consumption, High Noise Immunity\"\n"
  "    PBADEN mask 0x2 description \"Port B A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"Port B[4:0] Are Analog Inputs on Reset\"\n"
  "      setting 0x0 mask 0x2 description \"Port B[4:0] Are Digital I/O on Reset\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 I/O Muxed With RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size Select\"\n"
  "      setting 0x30 mask 0x30 description \"1 KW (1K W)\"\n"
  "      setting 0x20 mask 0x30 description \"1 KW (1K W)\"\n"
  "      setting 0x10 mask 0x30 description \"512 W (512 W)\"\n"
  "      setting 0x0 mask 0x30 description \"256 W (256 W)\"\n"
  "    ENICPORT mask 0x8 description \"Dedicated In-Circuit PORT Enable\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Programming Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Code Protect Data EEPROM\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Write Protect Data EEPROM\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Write Protect Boot Block\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Write Protect Config Bits\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT1 mask 0x2 description \"Write Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT0 mask 0x1 description \"Write Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot Block\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR1 mask 0x2 description \"Table Read Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR0 mask 0x1 description \"Table Read Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_56_embeddedDevices = {
  "PIC18F4321.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_56_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4331.piccoloDevice'

const char * gWrapperFileContent_57_embeddedDevices = // 18371 bytes
  "controller PIC18F4331 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF85 to 0xF86 ;\n"
  "  unusedregister 0xF8E to 0xF8F ;\n"
  "  unusedregister 0xF97 to 0xF98 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB1 to 0xFB5 ;\n"
  "  unusedregister 0xFC5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCHS at 0xF99\n"
  "    <SDSEL [2], SBSEL [2], SCSEL [2], SASEL [2]> ;\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, ACONV, ACSCH, ACMOD [2], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <VCFG [2], -, FIFOEN, BFEMT, BFOVFL, ADPNT [2]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, ACQT [4], ADCS [3]> ;\n"
  "\n"
  "  register ADCON3 at 0xF9A\n"
  "    <ADRS [2], -, SSRC [5]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL0 at 0xFB8\n"
  "    <AN7, AN6, AN5, AN4, AN3, AN2, AN1, AN0> ;\n"
  "\n"
  "  register ANSEL1 at 0xFB9\n"
  "    <-, -, -, -, -, -, -, AN8> ;\n"
  "\n"
  "  register BAUDCTL at 0xFAA\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CAP1BUFH at 0xF69\n"
  "    <CAP1BUFH [8]> ;\n"
  "\n"
  "  register CAP1BUFL at 0xF68\n"
  "    <CAP1BUFL [8]> ;\n"
  "\n"
  "  register CAP1CON at 0xF63\n"
  "    <-, CAP1REN, CAP1TMR, -, CAP1M [4]> ;\n"
  "\n"
  "  register CAP2BUFH at 0xF67\n"
  "    <CAP2BUFH [8]> ;\n"
  "\n"
  "  register CAP2BUFL at 0xF66\n"
  "    <CAP2BUFL [8]> ;\n"
  "\n"
  "  register CAP2CON at 0xF62\n"
  "    <-, CAP2REN, CAP2TMR, -, CAP2M [4]> ;\n"
  "\n"
  "  register CAP3BUFH at 0xF65\n"
  "    <CAP3BUFH [8]> ;\n"
  "\n"
  "  register CAP3BUFL at 0xF64\n"
  "    <CAP3BUFL [8]> ;\n"
  "\n"
  "  register CAP3CON at 0xF61\n"
  "    <-, CAP3REN, CAP3TMR, -, CAP3M [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register DFLTCON at 0xF60\n"
  "    <-, FLT4EN, FLT3EN, FLT2EN, FLT1EN, FLTCK [3]> ;\n"
  "\n"
  "  register DTCON at 0xF6D\n"
  "    <DTAPS [2], DTA [6]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FLTCONFIG at 0xF6C\n"
  "    <-, FLTBS, FLTBMOD, FLTBEN, FLTCON, FLTAS, FLTAMOD, FLTAEN> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSFIP, -, -, EEIP, -, LVDIP, -, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, -, PTIP, IC3DRIP, IC2QEIP, IC1IP, TMR5IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register OVDCOND at 0xF6B\n"
  "    <POVD [8]> ;\n"
  "\n"
  "  register OVDCONS at 0xF6A\n"
  "    <POUT [8]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PDC0H at 0xF78\n"
  "    <-, -, PDC0H [6]> ;\n"
  "\n"
  "  register PDC0L at 0xF79\n"
  "    <PDC0L [8]> ;\n"
  "\n"
  "  register PDC1H at 0xF76\n"
  "    <-, -, PDC1H [6]> ;\n"
  "\n"
  "  register PDC1L at 0xF77\n"
  "    <PDC1L [8]> ;\n"
  "\n"
  "  register PDC2H at 0xF74\n"
  "    <-, -, PDC2H [6]> ;\n"
  "\n"
  "  register PDC2L at 0xF75\n"
  "    <PDC2L [8]> ;\n"
  "\n"
  "  register PDC3H at 0xF72\n"
  "    <-, -, PDC3H [6]> ;\n"
  "\n"
  "  register PDC3L at 0xF73\n"
  "    <PDC3L [8]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSFIE, -, -, EEIE, -, LVDIE, -, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, -, PTIE, IC3DRIE, IC2QEIE, IC1IE, TMR5IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, -, -, EEIF, -, LVDIF, -, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, -, PTIF, IC3DRIF, IC2QEIF, IC1IF, TMR5IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR5H at 0xF91\n"
  "    <PR5H [8]> ;\n"
  "\n"
  "  register PR5L at 0xF90\n"
  "    <PR5L [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PTCON0 at 0xF7F\n"
  "    <PTOPS [4], PTCKPS [2], PTMOD [2]> ;\n"
  "\n"
  "  register PTCON1 at 0xF7E\n"
  "    <PTEN, PTDIR, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PTMRH at 0xF7C\n"
  "    <-, -, -, -, PTMRH [4]> ;\n"
  "\n"
  "  register PTMRL at 0xF7D\n"
  "    <PTMRL [8]> ;\n"
  "\n"
  "  register PTPERH at 0xF7A\n"
  "    <-, -, -, -, PTPERH [4]> ;\n"
  "\n"
  "  register PTPERL at 0xF7B\n"
  "    <PTPERL [8]> ;\n"
  "\n"
  "  register PWMCON0 at 0xF6F\n"
  "    <-, PWMEN [3], PMOD [4]> ;\n"
  "\n"
  "  register PWMCON1 at 0xF6E\n"
  "    <SEVOPS [4], SEVTDIR, -, UDIS, OSYNC> ;\n"
  "\n"
  "  register QEICON at 0xFB6\n"
  "    <nVELM, ERROR, UP/nDOWN, QEIM [3], PDEC [2]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SEVTCMPH at 0xF70\n"
  "    <-, -, -, -, SEVTCMPH [4]> ;\n"
  "\n"
  "  register SEVTCMPL at 0xF71\n"
  "    <SEVTCMPL [8]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T5CON at 0xFB7\n"
  "    <T5SEN, nRESEN, T5MOD, T5PS [2], nT5SYNC, TMR5CS, TMR5ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR5H at 0xF88\n"
  "    <TMR5H [8]> ;\n"
  "\n"
  "  register TMR5L at 0xF87\n"
  "    <TMR5L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <WDT, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 6 {\n"
  "    WINEN mask 0x20 description \"Watchdog Timer Window\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4\n"
  "    illegal 0xC mask 0xC message \"Brown out voltage cannot be set to an undefined valued if Brown Out Detect is enabled\" {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"Undefined\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    EXCLKMX mask 0x10 description \"TMR0/T5CKI EXT CLK Mux\"\n"
  "      setting 0x0 mask 0x10 description \"TMR0/T5CKI external clock input is multiplexed with RD0\"\n"
  "      setting 0x10 mask 0x10 description \"TMR0/T5CKI external clock input is multiplexed with RC3\"\n"
  "    PWM4MX mask 0x8 description \"PWM4 Mux\"\n"
  "      setting 0x8 mask 0x8 description \"PWM4 output muxed w/ RB5\"\n"
  "      setting 0x0 mask 0x8 description \"PWM4 output muxed w/ RD5\"\n"
  "    SSPMX mask 0x4 description \"SSP I/O Mux\"\n"
  "      setting 0x0 mask 0x4 description \"SCK/SCL, SDA/SDI and SDO are mux w/ RD3, RD2 and RD1 respectively.\"\n"
  "      setting 0x4 mask 0x4 description \"SCK/SCL, SDA/SDI and SDO are mux w/ RC5, RC4 and RC7 respectively.\"\n"
  "    FLTAMX mask 0x1 description \"FLTA Mux\"\n"
  "      setting 0x1 mask 0x1 description \"FLTA input muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"FLTA input muxed with RD4\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 6 {\n"
  "    T1OSCMX mask 0x20 description \"Timer1 OSC\"\n"
  "      setting 0x20 mask 0x20 description \"Low Power\"\n"
  "      setting 0x0 mask 0x20 description \"Legacy\"\n"
  "    HPOL mask 0x10 description \"High-Side Transistors Polarity\"\n"
  "      setting 0x10 mask 0x10 description \"PWM 1, 3, 5, and 7 are active high\"\n"
  "      setting 0x0 mask 0x10 description \"PWM 1, 3, 5, and 7 are active low\"\n"
  "    LPOL mask 0x8 description \"Low-Side Transistors Polarity\"\n"
  "      setting 0x8 mask 0x8 description \"PWM 0, 2, 4 and 6 are active high\"\n"
  "      setting 0x0 mask 0x8 description \"PWM 0, 2, 4 and 6 are active low\"\n"
  "    PWMPIN mask 0x4 description \"PWM Output Pin Reset\"\n"
  "      setting 0x4 mask 0x4 description \"PWM outputs disabled upon RESET\"\n"
  "      setting 0x0 mask 0x4 description \"PWM outputs drive active states upon RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_57_embeddedDevices = {
  "PIC18F4331.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_57_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4410.piccoloDevice'

const char * gWrapperFileContent_58_embeddedDevices = // 14900 bytes
  "controller PIC18F4410 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <RBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_58_embeddedDevices = {
  "PIC18F4410.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_58_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F442.piccoloDevice'

const char * gWrapperFileContent_59_embeddedDevices = // 12834 bytes
  "controller PIC18F442 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_59_embeddedDevices = {
  "PIC18F442.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_59_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4420.piccoloDevice'

const char * gWrapperFileContent_60_embeddedDevices = // 14319 bytes
  "controller PIC18F4420 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_60_embeddedDevices = {
  "PIC18F4420.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_60_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4423.piccoloDevice'

const char * gWrapperFileContent_61_embeddedDevices = // 14319 bytes
  "controller PIC18F4423 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_61_embeddedDevices = {
  "PIC18F4423.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_61_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4431.piccoloDevice'

const char * gWrapperFileContent_62_embeddedDevices = // 18372 bytes
  "controller PIC18F4431 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF85 to 0xF86 ;\n"
  "  unusedregister 0xF8E to 0xF8F ;\n"
  "  unusedregister 0xF97 to 0xF98 ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB1 to 0xFB5 ;\n"
  "  unusedregister 0xFC5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCHS at 0xF99\n"
  "    <SDSEL [2], SBSEL [2], SCSEL [2], SASEL [2]> ;\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, ACONV, ACSCH, ACMOD [2], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <VCFG [2], -, FIFOEN, BFEMT, BFOVFL, ADPNT [2]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, ACQT [4], ADCS [3]> ;\n"
  "\n"
  "  register ADCON3 at 0xF9A\n"
  "    <ADRS [2], -, SSRC [5]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL0 at 0xFB8\n"
  "    <AN7, AN6, AN5, AN4, AN3, AN2, AN1, AN0> ;\n"
  "\n"
  "  register ANSEL1 at 0xFB9\n"
  "    <-, -, -, -, -, -, -, AN8> ;\n"
  "\n"
  "  register BAUDCTL at 0xFAA\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CAP1BUFH at 0xF69\n"
  "    <CAP1BUFH [8]> ;\n"
  "\n"
  "  register CAP1BUFL at 0xF68\n"
  "    <CAP1BUFL [8]> ;\n"
  "\n"
  "  register CAP1CON at 0xF63\n"
  "    <-, CAP1REN, CAP1TMR, -, CAP1M [4]> ;\n"
  "\n"
  "  register CAP2BUFH at 0xF67\n"
  "    <CAP2BUFH [8]> ;\n"
  "\n"
  "  register CAP2BUFL at 0xF66\n"
  "    <CAP2BUFL [8]> ;\n"
  "\n"
  "  register CAP2CON at 0xF62\n"
  "    <-, CAP2REN, CAP2TMR, -, CAP2M [4]> ;\n"
  "\n"
  "  register CAP3BUFH at 0xF65\n"
  "    <CAP3BUFH [8]> ;\n"
  "\n"
  "  register CAP3BUFL at 0xF64\n"
  "    <CAP3BUFL [8]> ;\n"
  "\n"
  "  register CAP3CON at 0xF61\n"
  "    <-, CAP3REN, CAP3TMR, -, CAP3M [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register DFLTCON at 0xF60\n"
  "    <-, FLT4EN, FLT3EN, FLT2EN, FLT1EN, FLTCK [3]> ;\n"
  "\n"
  "  register DTCON at 0xF6D\n"
  "    <DTAPS [2], DTA [6]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FLTCONFIG at 0xF6C\n"
  "    <-, FLTBS, FLTBMOD, FLTBEN, FLTCON, FLTAS, FLTAMOD, FLTAEN> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSFIP, -, -, EEIP, -, LVDIP, -, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, -, PTIP, IC3DRIP, IC2QEIP, IC1IP, TMR5IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register OVDCOND at 0xF6B\n"
  "    <POVD [8]> ;\n"
  "\n"
  "  register OVDCONS at 0xF6A\n"
  "    <POUT [8]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PDC0H at 0xF78\n"
  "    <-, -, PDC0H [6]> ;\n"
  "\n"
  "  register PDC0L at 0xF79\n"
  "    <PDC0L [8]> ;\n"
  "\n"
  "  register PDC1H at 0xF76\n"
  "    <-, -, PDC1H [6]> ;\n"
  "\n"
  "  register PDC1L at 0xF77\n"
  "    <PDC1L [8]> ;\n"
  "\n"
  "  register PDC2H at 0xF74\n"
  "    <-, -, PDC2H [6]> ;\n"
  "\n"
  "  register PDC2L at 0xF75\n"
  "    <PDC2L [8]> ;\n"
  "\n"
  "  register PDC3H at 0xF72\n"
  "    <-, -, PDC3H [6]> ;\n"
  "\n"
  "  register PDC3L at 0xF73\n"
  "    <PDC3L [8]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSFIE, -, -, EEIE, -, LVDIE, -, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, -, PTIE, IC3DRIE, IC2QEIE, IC1IE, TMR5IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, -, -, EEIF, -, LVDIF, -, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, -, PTIF, IC3DRIF, IC2QEIF, IC1IF, TMR5IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR5H at 0xF91\n"
  "    <PR5H [8]> ;\n"
  "\n"
  "  register PR5L at 0xF90\n"
  "    <PR5L [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PTCON0 at 0xF7F\n"
  "    <PTOPS [4], PTCKPS [2], PTMOD [2]> ;\n"
  "\n"
  "  register PTCON1 at 0xF7E\n"
  "    <PTEN, PTDIR, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PTMRH at 0xF7C\n"
  "    <-, -, -, -, PTMRH [4]> ;\n"
  "\n"
  "  register PTMRL at 0xF7D\n"
  "    <PTMRL [8]> ;\n"
  "\n"
  "  register PTPERH at 0xF7A\n"
  "    <-, -, -, -, PTPERH [4]> ;\n"
  "\n"
  "  register PTPERL at 0xF7B\n"
  "    <PTPERL [8]> ;\n"
  "\n"
  "  register PWMCON0 at 0xF6F\n"
  "    <-, PWMEN [3], PMOD [4]> ;\n"
  "\n"
  "  register PWMCON1 at 0xF6E\n"
  "    <SEVOPS [4], SEVTDIR, -, UDIS, OSYNC> ;\n"
  "\n"
  "  register QEICON at 0xFB6\n"
  "    <nVELM, ERROR, UP/nDOWN, QEIM [3], PDEC [2]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SEVTCMPH at 0xF70\n"
  "    <-, -, -, -, SEVTCMPH [4]> ;\n"
  "\n"
  "  register SEVTCMPL at 0xF71\n"
  "    <SEVTCMPL [8]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T5CON at 0xFB7\n"
  "    <T5SEN, nRESEN, T5MOD, T5PS [2], nT5SYNC, TMR5CS, TMR5ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR5H at 0xF88\n"
  "    <TMR5H [8]> ;\n"
  "\n"
  "  register TMR5L at 0xF87\n"
  "    <TMR5L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <WDT, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 6 {\n"
  "    WINEN mask 0x20 description \"Watchdog Timer Window\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4\n"
  "    illegal 0xC mask 0xC message \"Brown out voltage cannot be set to an undefined valued if Brown Out Detect is enabled\" {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"Undefined\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    EXCLKMX mask 0x10 description \"TMR0/T5CKI EXT CLK Mux\"\n"
  "      setting 0x10 mask 0x10 description \"TMR0/T5CKI external clock input is multiplexed with RC3\"\n"
  "      setting 0x0 mask 0x10 description \"TMR0/T5CKI external clock input is multiplexed with RD0\"\n"
  "    PWM4MX mask 0x8 description \"PWM4 Mux\"\n"
  "      setting 0x8 mask 0x8 description \"PWM4 output muxed w/ RB5\"\n"
  "      setting 0x0 mask 0x8 description \"PWM4 output muxed w/ RD5\"\n"
  "    SSPMX mask 0x4 description \"SSP I/O Mux\"\n"
  "      setting 0x4 mask 0x4 description \"SCK/SCL, SDA/SDI and SDO are mux w/ RC5, RC4 and RC7 respectively.\"\n"
  "      setting 0x0 mask 0x4 description \"SCK/SCL, SDA/SDI and SDO are mux w/ RD3, RD2 and RD1 respectively.\"\n"
  "    FLTAMX mask 0x1 description \"FLTA Mux\"\n"
  "      setting 0x1 mask 0x1 description \"FLTA input muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"FLTA input muxed with RD4\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 6 {\n"
  "    T1OSCMX mask 0x20 description \"Timer1 OSC\"\n"
  "      setting 0x20 mask 0x20 description \"Low Power\"\n"
  "      setting 0x0 mask 0x20 description \"Legacy\"\n"
  "    HPOL mask 0x10 description \"High-Side Transistors Polarity\"\n"
  "      setting 0x10 mask 0x10 description \"PWM 1, 3, 5, and 7 are active high\"\n"
  "      setting 0x0 mask 0x10 description \"PWM 1, 3, 5, and 7 are active low\"\n"
  "    LPOL mask 0x8 description \"Low-Side Transistors Polarity\"\n"
  "      setting 0x8 mask 0x8 description \"PWM 0, 2, 4 and 6 are active high\"\n"
  "      setting 0x0 mask 0x8 description \"PWM 0, 2, 4 and 6 are active low\"\n"
  "    PWMPIN mask 0x4 description \"PWM Output Pin Reset\"\n"
  "      setting 0x4 mask 0x4 description \"PWM outputs disabled upon RESET\"\n"
  "      setting 0x0 mask 0x4 description \"PWM outputs drive active states upon RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 03000-03FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 02000-02FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_62_embeddedDevices = {
  "PIC18F4431.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_62_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4439.piccoloDevice'

const char * gWrapperFileContent_63_embeddedDevices = // 11955 bytes
  "controller PIC18F4439 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x27F ;\n"
  "  # Total ram: 640\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, EEIP, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, RESERVED> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, EEIE, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, EEIF, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <T2CON [8]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, -, T3CKPS [2], -, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    RES1 mask 0x20 description \"Reserved\"\n"
  "      setting 0x20 mask 0x20 description \"Reserved\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config RESERVED1 at 0x300005 width 1 {\n"
  "    RES1 mask 0x1 description \"Reserved\"\n"
  "      setting 0x1 mask 0x1 description \"Reserved\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_63_embeddedDevices = {
  "PIC18F4439.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_63_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4450.piccoloDevice'

const char * gWrapperFileContent_64_embeddedDevices = // 16491 bytes
  "controller PIC18F4450 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x200 to 0x2FF ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB1 to 0xFB5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFC5 to 0xFC9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  # Total ram: 512\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, CFGS, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, -, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, -, USBIP, -, -, LVDIP, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, -, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, -, USBIE, -, -, LVDIE, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, -, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, -, USBIF, -, -, LVDIF, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BBSIZ mask 0x8 description \"Boot Block Size Select\"\n"
  "      setting 0x8 mask 0x8 description \"2 KW\"\n"
  "      setting 0x0 mask 0x8 description \"1 KW\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 7 {\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 7 {\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_64_embeddedDevices = {
  "PIC18F4450.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_64_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4455.piccoloDevice'

const char * gWrapperFileContent_65_embeddedDevices = // 18624 bytes
  "controller PIC18F4455 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 24576 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, HLVDEN, HLVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <SPPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, USBIP, EEIP, BCLIP, HLVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, -, -, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <SPPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, USBIE, EEIE, BCLIE, HLVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <SPPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, USBIF, EEIF, BCLIF, HLVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RDPU, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SPPCFG at 0xF63\n"
  "    <CLKCFG [2], CSEN, CLK1EN, WS [4]> ;\n"
  "\n"
  "  register SPPCON at 0xF65\n"
  "    <-, -, -, -, -, -, SPPOWN, SPPEN> ;\n"
  "\n"
  "  register SPPDATA at 0xF62\n"
  "    <DATA [8]> ;\n"
  "\n"
  "  register SPPEPS at 0xF64\n"
  "    <RDSPP, WRSPP, -, SPPBUSY, ADDR [4]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 3 {\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 3 {\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 3 {\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_65_embeddedDevices = {
  "PIC18F4455.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_65_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4458.piccoloDevice'

const char * gWrapperFileContent_66_embeddedDevices = // 18619 bytes
  "controller PIC18F4458 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 24576 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, HLVDEN, HLVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <SPPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, USBIP, EEIP, BCLIP, HLVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, -, -, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <SPPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, USBIE, EEIE, BCLIE, HLVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <SPPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, USBIF, EEIF, BCLIF, HLVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RDPU, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SPPCFG at 0xF63\n"
  "    <CLKCFG [2], CSEN, CLK1EN, WS [4]> ;\n"
  "\n"
  "  register SPPCON at 0xF65\n"
  "    <-, -, -, -, -, -, SPPOWN, SPPEN> ;\n"
  "\n"
  "  register SPPDATA at 0xF62\n"
  "    <DATA [8]> ;\n"
  "\n"
  "  register SPPEPS at 0xF64\n"
  "    <RDSPP, WRSPP, -, SPPBUSY, ADDR [4]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 3 {\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 3 {\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 3 {\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_66_embeddedDevices = {
  "PIC18F4458.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_66_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F448.piccoloDevice'

const char * gWrapperFileContent_67_embeddedDevices = // 19587 bytes
  "controller PIC18F448 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF2F ;\n"
  "  unusedregister 0xF3F ;\n"
  "  unusedregister 0xF4F ;\n"
  "  unusedregister 0xF5F ;\n"
  "  unusedregister 0xF77 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB8 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <-, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO1 at 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO2 at 0xF4E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO3 at 0xF3E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO4 at 0xF2E, 0xF3E, 0xF4E, 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <EPDC [8]> ;\n"
  "\n"
  "  register ECCPAS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXB0DBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_67_embeddedDevices = {
  "PIC18F448.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_67_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4480.piccoloDevice'

const char * gWrapperFileContent_68_embeddedDevices = // 29954 bytes
  "controller PIC18F4480 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE0F ;\n"
  "  unusedregister 0xE10 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BESL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <BIE [6], RXBIE [2]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register BUFPNT10 at 0xDE0\n"
  "    <BP1 [4], BP0 [4]> ;\n"
  "\n"
  "  register BUFPNT1110 at 0xDE5\n"
  "    <BP11 [4], BP10 [4]> ;\n"
  "\n"
  "  register BUFPNT1312 at 0xDE6\n"
  "    <BP13 [4], BP12 [4]> ;\n"
  "\n"
  "  register BUFPNT1514 at 0xDE7\n"
  "    <BP15 [4], BP14 [4]> ;\n"
  "\n"
  "  register BUFPNT32 at 0xDE1\n"
  "    <BP3 [4], BP2 [4]> ;\n"
  "\n"
  "  register BUFPNT54 at 0xDE2\n"
  "    <BP5 [4], BP4 [4]> ;\n"
  "\n"
  "  register BUFPNT76 at 0xDE3\n"
  "    <BP7 [4], BP6 [4]> ;\n"
  "\n"
  "  register BUFPNT98 at 0xDE4\n"
  "    <BP9 [4], BP8 [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], ICODE [5]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, CCP1X, CCP1Y, CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFO_H/F, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, HLVDIP, TMR3IP, ECCP1IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS1, SCS0> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, HLVDIE, TMR3IE, ECCPqIE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, HLVDIF, TMR3IF, ECCP1IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXBODBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <SID10, SID9, SiD8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID17, EID16> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID17, EID16> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3ECCP1, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXBRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPIR [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPIR [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXBIE [3], -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.1V\"\n"
  "      setting 0x10 mask 0x18 description \"2.8V\"\n"
  "      setting 0x8 mask 0x18 description \"4.3V\"\n"
  "      setting 0x0 mask 0x18 description \"4.6V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x10 description \"Boot Block Size Select\"\n"
  "      setting 0x10 mask 0x10 description \"2 KW\"\n"
  "      setting 0x0 mask 0x10 description \"1 KW\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    Reserved mask 0xC description \"Reserved\"\n"
  "      setting 0xC mask 0xC description \"Reserved\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    Reserved mask 0xC description \"Reserved\"\n"
  "      setting 0xC mask 0xC description \"Reserved\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    Reserved mask 0xC description \"Reserved\"\n"
  "      setting 0xC mask 0xC description \"Reserved\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_68_embeddedDevices = {
  "PIC18F4480.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_68_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F44J10.piccoloDevice'

const char * gWrapperFileContent_69_embeddedDevices = // 11078 bytes
  "controller PIC18F44J10 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 16376 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF8F to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB1 to 0xFB3 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSP1IP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCL1IP, -, -, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, -, -, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, -, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSP1IE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCL1IE, -, -, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSP1IF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCL1IF, -, -, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, -, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSP2ADD at 0xF88\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF8E\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF86\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF85\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF87\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, -, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x3FF9 width 8 {\n"
  "    FNOP_0 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x3FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x3FFB width 8 {\n"
  "    FNOP_1 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x3FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC2 mask 0x4 description \"Default/Reset System Clock Select\"\n"
  "      setting 0x4 mask 0x4 description \"Clock Select by FOSC\"\n"
  "      setting 0x0 mask 0x4 description \"INTRC enabled\"\n"
  "    FOSC mask 0x3 description \"Oscillator\"\n"
  "      setting 0x3 mask 0x3 description \"EC OSC with software PLL and CLKOUT on OSC2\"\n"
  "      setting 0x2 mask 0x3 description \"EC OSC with CLKOUT on OSC2\"\n"
  "      setting 0x1 mask 0x3 description \"HS OSC with software PLL\"\n"
  "      setting 0x0 mask 0x3 description \"HS OSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x3FFD width 8 {\n"
  "    FNOP_2 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 I/O Muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 I/O Muxed with RB3\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_69_embeddedDevices = {
  "PIC18F44J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_69_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F44K20.piccoloDevice'

const char * gWrapperFileContent_70_embeddedDevices = // 15112 bytes
  "controller PIC18F44K20 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF76 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <ANS7, ANS6, ANS5, ANS4, ANS3, ANS2, ANS1, ANS0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, ANS12, ANS11, ANS10, ANS9, ANS8> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF7B\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF7A\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF79\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register CVRCON2 at 0xFB4\n"
  "    <FVREN, FVRST, -, -, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNCH, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SLRCON at 0xF78\n"
  "    <-, -, -, SLRE, SLRD, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMSK at 0xF77\n"
  "    <MSK7, MSK6, MSK5, MSK4, MSK3, MSK2, MSK1, MSK0> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.8V\"\n"
  "      setting 0x10 mask 0x18 description \"2.3V\"\n"
  "      setting 0x8 mask 0x18 description \"2.8V\"\n"
  "      setting 0x0 mask 0x18 description \"3.1V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC is not delayed\"\n"
  "      setting 0x0 mask 0x8 description \"HFINTOSC is delayed until oscillator is stable(IOFS=1)\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 2 {\n"
  "    CP_1 mask 0x2 description \"Code Protect Block 1\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect Block 0\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 2 {\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 01000-01FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-00FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 2 {\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_70_embeddedDevices = {
  "PIC18F44K20.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_70_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4510.piccoloDevice'

const char * gWrapperFileContent_71_embeddedDevices = // 14953 bytes
  "controller PIC18F4510 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFA6 to 0xFA9 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <RBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_71_embeddedDevices = {
  "PIC18F4510.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_71_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4515.piccoloDevice'

const char * gWrapperFileContent_72_embeddedDevices = // 14850 bytes
  "controller PIC18F4515 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 49152 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF7F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3968\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBF\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBE\n"
  "    <ECCPR1L [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <RBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_72_embeddedDevices = {
  "PIC18F4515.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_72_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F452.piccoloDevice'

const char * gWrapperFileContent_73_embeddedDevices = // 12823 bytes
  "controller PIC18F452 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_73_embeddedDevices = {
  "PIC18F452.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_73_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4520.piccoloDevice'

const char * gWrapperFileContent_74_embeddedDevices = // 15281 bytes
  "controller PIC18F4520 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_74_embeddedDevices = {
  "PIC18F4520.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_74_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4523.piccoloDevice'

const char * gWrapperFileContent_75_embeddedDevices = // 15282 bytes
  "controller PIC18F4523 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_75_embeddedDevices = {
  "PIC18F4523.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_75_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4525.piccoloDevice'

const char * gWrapperFileContent_76_embeddedDevices = // 14798 bytes
  "controller PIC18F4525 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF7F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3968\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <ECCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 3 {\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 3 {\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 3 {\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_76_embeddedDevices = {
  "PIC18F4525.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_76_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4539.piccoloDevice'

const char * gWrapperFileContent_77_embeddedDevices = // 11944 bytes
  "controller PIC18F4539 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB4 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x57F ;\n"
  "  # Total ram: 1408\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, -, -, EEIP, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, RESERVED> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, -, -, EEIE, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, -, -, EEIF, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <T2CON [8]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, -, T3CKPS [2], -, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    RES1 mask 0x20 description \"Reserved\"\n"
  "      setting 0x20 mask 0x20 description \"Reserved\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    RES1 mask 0x8 description \"Reserved\"\n"
  "      setting 0x8 mask 0x8 description \"Reserved\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config RESERVED1 at 0x300005 width 1 {\n"
  "    RES1 mask 0x1 description \"Reserved\"\n"
  "      setting 0x1 mask 0x1 description \"Reserved\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_77_embeddedDevices = {
  "PIC18F4539.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_77_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4550.piccoloDevice'

const char * gWrapperFileContent_78_embeddedDevices = // 19108 bytes
  "controller PIC18F4550 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, HLVDEN, HLVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <SPPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, USBIP, EEIP, BCLIP, HLVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, -, -, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <SPPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, USBIE, EEIE, BCLIE, HLVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <SPPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, USBIF, EEIF, BCLIF, HLVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RDPU, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SPPCFG at 0xF63\n"
  "    <CLKCFG [2], CSEN, CLK1EN, WS [4]> ;\n"
  "\n"
  "  register SPPCON at 0xF65\n"
  "    <-, -, -, -, -, -, SPPOWN, SPPEN> ;\n"
  "\n"
  "  register SPPDATA at 0xF62\n"
  "    <DATA [8]> ;\n"
  "\n"
  "  register SPPEPS at 0xF64\n"
  "    <RDSPP, WRSPP, -, SPPBUSY, ADDR [4]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_78_embeddedDevices = {
  "PIC18F4550.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_78_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4553.piccoloDevice'

const char * gWrapperFileContent_79_embeddedDevices = // 19103 bytes
  "controller PIC18F4553 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, HLVDEN, HLVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <SPPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, USBIP, EEIP, BCLIP, HLVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, -, -, -, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <SPPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, USBIE, EEIE, BCLIE, HLVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <SPPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, USBIF, EEIF, BCLIF, HLVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, -, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RDPU, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SPPCFG at 0xF63\n"
  "    <CLKCFG [2], CSEN, CLK1EN, WS [4]> ;\n"
  "\n"
  "  register SPPCON at 0xF65\n"
  "    <-, -, -, -, -, -, SPPOWN, SPPEN> ;\n"
  "\n"
  "  register SPPDATA at 0xF62\n"
  "    <DATA [8]> ;\n"
  "\n"
  "  register SPPEPS at 0xF64\n"
  "    <RDSPP, WRSPP, -, SPPBUSY, ADDR [4]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, -, -, -, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF6E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF6F\n"
  "    <UTEYE, UOEMON, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF6D\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF6B\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF6A\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF70\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF71\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF7A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF7B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF7C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF7D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF7E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF7F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF72\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF73\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF74\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF75\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF76\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF77\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF78\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF79\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF67\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF66\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF69\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF68\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF6C\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xE mask 0xE description \"HS: HS+PLL, USB-HS\"\n"
  "      setting 0xC mask 0xE description \"HS: USB-HS\"\n"
  "      setting 0xB mask 0xF description \"INTOSC: USB-HS\"\n"
  "      setting 0xA mask 0xF description \"INTOSC: USB-XT\"\n"
  "      setting 0x9 mask 0xF description \"INTOSC: INTOSC+CLK0{RA6}, USB-EC\"\n"
  "      setting 0x8 mask 0xF description \"INTOSC: INTOSC+RA6, USB-EC\"\n"
  "      setting 0x7 mask 0xF description \"EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x6 mask 0xF description \"EC: EC+PLL, EC+PLL+RA6, USB-EC\"\n"
  "      setting 0x5 mask 0xF description \"EC: EC+CLKO{RA6}, USB-EC\"\n"
  "      setting 0x4 mask 0xF description \"EC: EC+RA6, USB-EC\"\n"
  "      setting 0x2 mask 0xE description \"XT: XT+PLL, USB-XT\"\n"
  "      setting 0x0 mask 0xE description \"XT: USB-XT\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x300000 width 6 {\n"
  "    USBPLL mask 0x20 description \"Full-Speed USB Clock Source Selection\"\n"
  "      setting 0x20 mask 0x20 description \"Clock src from 96MHz PLL/2\"\n"
  "      setting 0x0 mask 0x20 description \"Clock src from OSC1/OSC2\"\n"
  "    CPUDIV mask 0x18 description \"CPU System Clock Postscaler\"\n"
  "      setting 0x18 mask 0x18 description \"[OSC1/OSC2 Src: /4][96MHz PLL Src: /6]\"\n"
  "      setting 0x10 mask 0x18 description \"[OSC1/OSC2 Src: /3][96MHz PLL Src: /4]\"\n"
  "      setting 0x8 mask 0x18 description \"[OSC1/OSC2 Src: /2][96MHz PLL Src: /3]\"\n"
  "      setting 0x0 mask 0x18 description \"[OSC1/OSC2 Src: /1][96MHz PLL Src: /2]\"\n"
  "    PLLDIV mask 0x7 description \"96MHz PLL Prescaler\"\n"
  "      setting 0x7 mask 0x7 description \"Divide by 12 (48MHz input)\"\n"
  "      setting 0x6 mask 0x7 description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x5 mask 0x7 description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x4 mask 0x7 description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x3 mask 0x7 description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x2 mask 0x7 description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x1 mask 0x7 description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0x0 mask 0x7 description \"No Divide (4MHz input)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 6 {\n"
  "    VREGEN mask 0x20 description \"USB Voltage Regulator\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    ENICPORT mask 0x20 description \"Dedicated In-Circuit Port {ICD/ICSP}\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_79_embeddedDevices = {
  "PIC18F4553.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_79_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F458.piccoloDevice'

const char * gWrapperFileContent_80_embeddedDevices = // 19576 bytes
  "controller PIC18F458 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF2F ;\n"
  "  unusedregister 0xF3F ;\n"
  "  unusedregister 0xF4F ;\n"
  "  unusedregister 0xF5F ;\n"
  "  unusedregister 0xF77 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB8 to 0xFB9 ;\n"
  "  unusedregister 0xFC0 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <ADCS [2], CHS [3], GO/nDONE, -, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCS2, -, -, PCFG [4]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <-, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO1 at 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO2 at 0xF4E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO3 at 0xF3E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CANSTATRO4 at 0xF2E, 0xF3E, 0xF4E, 0xF5E\n"
  "    <OPMODE [3], -, ICODE [3], -> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <EPDC [8]> ;\n"
  "\n"
  "  register ECCPAS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXB0DBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, -, -, EID [2]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, -, -, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <-, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_80_embeddedDevices = {
  "PIC18F458.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_80_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4580.piccoloDevice'

const char * gWrapperFileContent_81_embeddedDevices = // 30628 bytes
  "controller PIC18F4580 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE0F ;\n"
  "  unusedregister 0xE10 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFAA ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL, RXM1, RXRTRRO, FILHIT [5]> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BESL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <BIE [6], RXBIE [2]> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register BUFPNT10 at 0xDE0\n"
  "    <BP1 [4], BP0 [4]> ;\n"
  "\n"
  "  register BUFPNT1110 at 0xDE5\n"
  "    <BP11 [4], BP10 [4]> ;\n"
  "\n"
  "  register BUFPNT1312 at 0xDE6\n"
  "    <BP13 [4], BP12 [4]> ;\n"
  "\n"
  "  register BUFPNT1514 at 0xDE7\n"
  "    <BP15 [4], BP14 [4]> ;\n"
  "\n"
  "  register BUFPNT32 at 0xDE1\n"
  "    <BP3 [4], BP2 [4]> ;\n"
  "\n"
  "  register BUFPNT54 at 0xDE2\n"
  "    <BP5 [4], BP4 [4]> ;\n"
  "\n"
  "  register BUFPNT76 at 0xDE3\n"
  "    <BP7 [4], BP6 [4]> ;\n"
  "\n"
  "  register BUFPNT98 at 0xDE4\n"
  "    <BP9 [4], BP8 [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN [3], -> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], ICODE [5]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, CCP1X, CCP1Y, CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL, RXB1OVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFO_H/F, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <ECCPR1L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, HLVDIP, TMR3IP, ECCP1IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS1, SCS0> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, HLVDIE, TMR3IE, ECCPqIE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, HLVDIF, TMR3IF, ECCP1IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, RXBODBEN, JTOFF, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <SID10, SID9, SiD8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID17, EID16> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM [2], -, RXRTRRO, FILHIT [3]> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID17, EID16> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDF, -, EID17, EID16> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDM, -, EID17, EID16> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3ECCP1, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXBRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPIR [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPIR [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <EIDH [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <EIDL [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <SID10, SID9, SID8, SID7, SID6, SID5, SID4, SID3> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID2, SID1, SID0, -, EXIDE, -, EID17, EID16> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXBIE [3], -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.1V\"\n"
  "      setting 0x10 mask 0x18 description \"2.8V\"\n"
  "      setting 0x8 mask 0x18 description \"4.3V\"\n"
  "      setting 0x0 mask 0x18 description \"4.6V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x10 description \"Boot Block Size Select\"\n"
  "      setting 0x10 mask 0x10 description \"2 KW\"\n"
  "      setting 0x0 mask 0x10 description \"1 KW\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_81_embeddedDevices = {
  "PIC18F4580.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_81_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4585.piccoloDevice'

const char * gWrapperFileContent_82_embeddedDevices = // 32393 bytes
  "controller PIC18F4585 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD59 ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <ECCPR2H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <ECCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, F4, RXRTRRO/F3, RB0DBEN/F2, JTOFF/F1, F0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, F4, RXRTRRO/F3, F2, F1, F0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4> and <1:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4> and <1:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_82_embeddedDevices = {
  "PIC18F4585.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_82_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F45J10.piccoloDevice'

const char * gWrapperFileContent_83_embeddedDevices = // 11078 bytes
  "controller PIC18F45J10 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF7F ;\n"
  "  unusedregister 0xF8F to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB1 to 0xFB3 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSP1IP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCL1IP, -, -, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, -, -, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, -, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSP1IE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCL1IE, -, -, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSP1IF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCL1IF, -, -, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, -, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, -, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSP2ADD at 0xF88\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF8E\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF86\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF85\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF87\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, -, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    FNOP_0 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    FNOP_1 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC2 mask 0x4 description \"Default/Reset System Clock Select\"\n"
  "      setting 0x4 mask 0x4 description \"Clock Select by FOSC\"\n"
  "      setting 0x0 mask 0x4 description \"INTRC enabled\"\n"
  "    FOSC mask 0x3 description \"Oscillator\"\n"
  "      setting 0x3 mask 0x3 description \"EC OSC with software PLL and CLKOUT on OSC2\"\n"
  "      setting 0x2 mask 0x3 description \"EC OSC with CLKOUT on OSC2\"\n"
  "      setting 0x1 mask 0x3 description \"HS OSC with software PLL\"\n"
  "      setting 0x0 mask 0x3 description \"HS OSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    FNOP_2 mask 0xF0 description \"Force NOP\"\n"
  "      setting 0xF0 mask 0xF0 description \"NOPd\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 I/O Muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 I/O Muxed with RB3\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_83_embeddedDevices = {
  "PIC18F45J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_83_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F45K20.piccoloDevice'

const char * gWrapperFileContent_84_embeddedDevices = // 16077 bytes
  "controller PIC18F45K20 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 256 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF76 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  # Total ram: 1536\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <ANS7, ANS6, ANS5, ANS4, ANS3, ANS2, ANS1, ANS0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, ANS12, ANS11, ANS10, ANS9, ANS8> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF7B\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF7A\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF79\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register CVRCON2 at 0xFB4\n"
  "    <FVREN, FVRST, -, -, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNCH, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SLRCON at 0xF78\n"
  "    <-, -, -, SLRE, SLRD, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMSK at 0xF77\n"
  "    <MSK7, MSK6, MSK5, MSK4, MSK3, MSK2, MSK1, MSK0> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.8V\"\n"
  "      setting 0x10 mask 0x18 description \"2.3V\"\n"
  "      setting 0x8 mask 0x18 description \"2.8V\"\n"
  "      setting 0x0 mask 0x18 description \"3.1V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC is not delayed\"\n"
  "      setting 0x0 mask 0x8 description \"HFINTOSC is delayed until oscillator is stable(IOFS=1)\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_84_embeddedDevices = {
  "PIC18F45K20.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_84_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4610.piccoloDevice'

const char * gWrapperFileContent_85_embeddedDevices = // 14850 bytes
  "controller PIC18F4610 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 65536 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF7F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3968\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBF\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBE\n"
  "    <ECCPR1L [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <RBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_85_embeddedDevices = {
  "PIC18F4610.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_85_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4620.piccoloDevice'

const char * gWrapperFileContent_86_embeddedDevices = // 15290 bytes
  "controller PIC18F4620 {\n"
  "  processor \"pic18_80\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x7F ;\n"
  "  ram gpr0 : 0x80 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF7F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3968\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <ECCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <ECCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_86_embeddedDevices = {
  "PIC18F4620.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_86_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4680.piccoloDevice'

const char * gWrapperFileContent_87_embeddedDevices = // 32391 bytes
  "controller PIC18F4680 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD59 ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <ECCPR2H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <ECCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, F4, RXRTRRO/F3, RB0DBEN/F2, JTOFF/F1, F0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, F4, RXRTRRO/F3, F2, F1, F0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4> and <1:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4> and <1:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_87_embeddedDevices = {
  "PIC18F4680.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_87_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4682.piccoloDevice'

const char * gWrapperFileContent_88_embeddedDevices = // 33434 bytes
  "controller PIC18F4682 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 81920 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD5F ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <ECCPR2H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <ECCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, RXB0DBEN/FILHIT2, JTOFF/FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, FILHIT2, FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4> and <1:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4> and <1:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 6 {\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 6 {\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 6 {\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_88_embeddedDevices = {
  "PIC18F4682.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_88_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F4685.piccoloDevice'

const char * gWrapperFileContent_89_embeddedDevices = // 33434 bytes
  "controller PIC18F4685 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98304 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD5F ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 to 0xF7F ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <-, -, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBA\n"
  "    <EPWM1M [2], EDC1B [2], ECCP1M [4]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPR1H at 0xFBC\n"
  "    <ECCPR2H [8]> ;\n"
  "\n"
  "  register ECCPR1L at 0xFBB\n"
  "    <ECCPR2L [8]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, RXB0DBEN/FILHIT2, JTOFF/FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, FILHIT2, FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], -, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, -, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RE3 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4> and <1:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4> and <1:0> configured as digital I/O on RESET\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 6 {\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 6 {\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 6 {\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_89_embeddedDevices = {
  "PIC18F4685.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_89_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F46K20.piccoloDevice'

const char * gWrapperFileContent_90_embeddedDevices = // 16124 bytes
  "controller PIC18F46K20 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF76 ;\n"
  "  unusedregister 0xF85 to 0xF88 ;\n"
  "  unusedregister 0xF8E to 0xF91 ;\n"
  "  unusedregister 0xF97 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA3 to 0xFA5 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], -, -, -, -> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register ANSEL at 0xF7E\n"
  "    <ANS7, ANS6, ANS5, ANS4, ANS3, ANS2, ANS1, ANS0> ;\n"
  "\n"
  "  register ANSELH at 0xF7F\n"
  "    <-, -, -, ANS12, ANS11, ANS10, ANS9, ANS8> ;\n"
  "\n"
  "  register BAUDCON at 0xFB8\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CM1CON0 at 0xF7B\n"
  "    <C1ON, C1OUT, C1OE, C1POL, C1SP, C1R, C1CH [2]> ;\n"
  "\n"
  "  register CM2CON0 at 0xF7A\n"
  "    <C2ON, C2OUT, C2OE, C2POL, C2SP, C2R, C2CH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xF79\n"
  "    <MC1OUT, MC2OUT, C1RSEL, C2RSEL, -, -, -, -> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register CVRCON2 at 0xFB4\n"
  "    <FVREN, FVRST, -, -, -, -, -, -> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADR9, EEADR8> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, -, TMR0IP, -, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, -, INT2IE, INT1IE, -, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, C1IP, C2IP, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, -, -, -, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <VDIRMAG, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, C1IE, C2IE, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, -, -, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSTRCON at 0xFB9\n"
  "    <-, -, -, STRSYNCH, STRD, STRC, STRB, STRA> ;\n"
  "\n"
  "  register PWM1CON at 0xFB7\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SLRCON at 0xF78\n"
  "    <-, -, -, SLRE, SLRD, SLRC, SLRB, SLRA> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xFB0\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPMSK at 0xF77\n"
  "    <MSK7, MSK6, MSK5, MSK4, MSK3, MSK2, MSK1, MSK0> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"1.8V\"\n"
  "      setting 0x10 mask 0x18 description \"2.3V\"\n"
  "      setting 0x8 mask 0x18 description \"2.8V\"\n"
  "      setting 0x0 mask 0x18 description \"3.1V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RE3 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled,RE3 Enabled\"\n"
  "    HFOFST mask 0x8 description \"HFINTOSC Fast Start\"\n"
  "      setting 0x8 mask 0x8 description \"HFINTOSC is not delayed\"\n"
  "      setting 0x0 mask 0x8 description \"HFINTOSC is delayed until oscillator is stable(IOFS=1)\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    PBADEN mask 0x2 description \"PortB A/D Enable\"\n"
  "      setting 0x2 mask 0x2 description \"PORTB<4:0> configured as analog inputs on RESET\"\n"
  "      setting 0x0 mask 0x2 description \"PORTB<4:0> configured as digital I/O on RESET\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 01800-01FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 01000-017FF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 00800-00FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-007FF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_90_embeddedDevices = {
  "PIC18F46K20.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_90_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6310.piccoloDevice'

const char * gWrapperFileContent_91_embeddedDevices = // 13600 bytes
  "controller PIC18F6310 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF40 to 0xF6A ;\n"
  "  unusedregister 0xF70 to 0xF7C ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, -, -, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, -, -, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, -, -, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in microcontroller mode\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_91_embeddedDevices = {
  "PIC18F6310.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_91_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6390.piccoloDevice'

const char * gWrapperFileContent_92_embeddedDevices = // 14927 bytes
  "controller PIC18F6390 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF5E to 0xF5F ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, -, -, -, -> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LCDCON at 0xF59\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xF60\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xF61\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF6A\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF70\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF71\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF72\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF73\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF74\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF75\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF76\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF77\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF78\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xF62\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF79\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7A\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7B\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7C\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xF63\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xF64\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF65\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF66\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF67\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF68\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF69\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xF58\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDSE0 at 0xF5A\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xF5B\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xF5C\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xF5D\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, -, -, -, -> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, -, -, -, -> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_92_embeddedDevices = {
  "PIC18F6390.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_92_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6393.piccoloDevice'

const char * gWrapperFileContent_93_embeddedDevices = // 14927 bytes
  "controller PIC18F6393 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF5E to 0xF5F ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, -, -, -, -> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LCDCON at 0xF59\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xF60\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xF61\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF6A\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF70\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF71\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF72\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF73\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF74\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF75\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF76\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF77\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF78\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xF62\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF79\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7A\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7B\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7C\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xF63\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xF64\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF65\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF66\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF67\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF68\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF69\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xF58\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDSE0 at 0xF5A\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xF5B\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xF5C\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xF5D\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, -, -, -, -> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, -, -, -, -> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_93_embeddedDevices = {
  "PIC18F6393.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_93_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F63J11.piccoloDevice'

const char * gWrapperFileContent_94_embeddedDevices = // 13034 bytes
  "controller PIC18F63J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8184 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB6 to 0xFBF ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-001FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_94_embeddedDevices = {
  "PIC18F63J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_94_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F63J90.piccoloDevice'

const char * gWrapperFileContent_95_embeddedDevices = // 14459 bytes
  "controller PIC18F63J90 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8184 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, -, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <U2OD, U1OD, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LCDCON at 0xFA8\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xFBB\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xFBC\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF70\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF71\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF72\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF73\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF74\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF75\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF76\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF77\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF78\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF79\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xFBD\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF7A\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7B\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7C\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7D\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xFBE\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xFBF\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF6B\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF6C\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF6D\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF6E\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF6F\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xFAA\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDREG at 0xFD2\n"
  "    <-, CPEN, BIAS2, BIAS1, BIAS0, MODE13, CLKSEL1, CLKSEL0> ;\n"
  "\n"
  "  register LCDSE0 at 0xFA9\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xFB6\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xFB7\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xFB8\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xFB9\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xFBA\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, -, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, -, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_95_embeddedDevices = {
  "PIC18F63J90.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_95_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6410.piccoloDevice'

const char * gWrapperFileContent_96_embeddedDevices = // 13601 bytes
  "controller PIC18F6410 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF6A ;\n"
  "  unusedregister 0xF70 to 0xF7C ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, -, -, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, -, -, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, -, -, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in microcontroller mode\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_96_embeddedDevices = {
  "PIC18F6410.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_96_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6490.piccoloDevice'

const char * gWrapperFileContent_97_embeddedDevices = // 14928 bytes
  "controller PIC18F6490 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF5E to 0xF5F ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, -, -, -, -> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LCDCON at 0xF59\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xF60\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xF61\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF6A\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF70\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF71\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF72\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF73\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF74\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF75\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF76\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF77\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF78\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xF62\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF79\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7A\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7B\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7C\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xF63\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xF64\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF65\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF66\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF67\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF68\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF69\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xF58\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDSE0 at 0xF5A\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xF5B\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xF5C\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xF5D\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, -, -, -, -> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, -, -, -, -> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_97_embeddedDevices = {
  "PIC18F6490.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_97_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6493.piccoloDevice'

const char * gWrapperFileContent_98_embeddedDevices = // 14928 bytes
  "controller PIC18F6493 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF5E to 0xF5F ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, -, -, -, -> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LCDCON at 0xF59\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xF60\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xF61\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF6A\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF70\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF71\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF72\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF73\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF74\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF75\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF76\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF77\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF78\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xF62\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF79\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7A\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7B\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7C\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xF63\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xF64\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF65\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF66\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF67\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF68\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF69\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xF58\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDSE0 at 0xF5A\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xF5B\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xF5C\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xF5D\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, -, -, -, -> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, -, -, -, -> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_98_embeddedDevices = {
  "PIC18F6493.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_98_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F64J11.piccoloDevice'

const char * gWrapperFileContent_99_embeddedDevices = // 13035 bytes
  "controller PIC18F64J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16376 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB6 to 0xFBF ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x3FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-003FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x3FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x3FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x3FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x3FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x3FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_99_embeddedDevices = {
  "PIC18F64J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_99_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F64J90.piccoloDevice'

const char * gWrapperFileContent_100_embeddedDevices = // 14460 bytes
  "controller PIC18F64J90 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16376 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, -, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <U2OD, U1OD, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LCDCON at 0xFA8\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xFBB\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xFBC\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF70\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF71\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF72\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF73\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF74\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF75\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF76\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF77\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF78\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF79\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xFBD\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF7A\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7B\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7C\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7D\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xFBE\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xFBF\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF6B\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF6C\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF6D\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF6E\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF6F\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xFAA\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDREG at 0xFD2\n"
  "    <-, CPEN, BIAS2, BIAS1, BIAS0, MODE13, CLKSEL1, CLKSEL0> ;\n"
  "\n"
  "  register LCDSE0 at 0xFA9\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xFB6\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xFB7\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xFB8\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xFB9\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xFBA\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, -, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, -, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x3FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x3FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x3FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x3FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x3FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x3FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_100_embeddedDevices = {
  "PIC18F64J90.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_100_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6520.piccoloDevice'

const char * gWrapperFileContent_101_embeddedDevices = // 16889 bytes
  "controller PIC18F6520 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF6A ;\n"
  "  unusedregister 0xF79 to 0xF7F ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 2 {\n"
  "    T1OSCMX mask 0x2 description \"Timer1 OSC\"\n"
  "      setting 0x2 mask 0x2 description \"Legacy\"\n"
  "      setting 0x0 mask 0x2 description \"Low Power\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_101_embeddedDevices = {
  "PIC18F6520.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_101_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6525.piccoloDevice'

const char * gWrapperFileContent_102_embeddedDevices = // 17105 bytes
  "controller PIC18F6525 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF00 to 0xF66 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9C ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3840\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, W4E, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, W4E, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, -, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, RX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, RX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xF mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0xE mask 0xF description \"HS oscillator with SW enabled 4x PLL\"\n"
  "      setting 0xD mask 0xF description \"EC-OSC2 as RA6, software enabled 4X PLL\"\n"
  "      setting 0xC mask 0xF description \"EC-OSC2 as RA6, hardware enabled 4X PLL\"\n"
  "      setting 0x7 mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-hardware enabled 4X PLL\"\n"
  "      setting 0x5 mask 0xF description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x3 mask 0xF description \"RC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"ECCP1 and ECCP3 are muxed onto RE6 through RE3\"\n"
  "      setting 0x0 mask 0x2 description \"ECCP1 and ECCP3 are muxed onto RH7 through RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 008000-00BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 0004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000800-0003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 004000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_102_embeddedDevices = {
  "PIC18F6525.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_102_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6527.piccoloDevice'

const char * gWrapperFileContent_103_embeddedDevices = // 17654 bytes
  "controller PIC18F6527 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 muxed with RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 2 {\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 3 {\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 3 {\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 3 {\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_103_embeddedDevices = {
  "PIC18F6527.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_103_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6585.piccoloDevice'

const char * gWrapperFileContent_104_embeddedDevices = // 32579 bytes
  "controller PIC18F6585 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD5F ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 ;\n"
  "  unusedregister 0xF7A to 0xF7D ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9C ;\n"
  "  unusedregister 0xFB7 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xF7E\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <TX2SRC, TX2EN, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, RXB0DBEN/FILHIT2, JTOFF/FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, FILHIT2, FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xF7F\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xF mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0xE mask 0xF description \"HS oscillator with SW enabled 4x PLL\"\n"
  "      setting 0xD mask 0xF description \"EC-OSC2 as RA6, software enabled 4X PLL\"\n"
  "      setting 0xC mask 0xF description \"EC-OSC2 as RA6, hardware enabled 4X PLL\"\n"
  "      setting 0x7 mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-hardware enabled 4X PLL\"\n"
  "      setting 0x5 mask 0xF description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x3 mask 0xF description \"RC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B and P1C muxed with RE6 and RE5\"\n"
  "      setting 0x0 mask 0x2 description \"P1B and P1C muxed with RH7 and RH6\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 008000-00BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 0004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000800-0003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 004000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_104_embeddedDevices = {
  "PIC18F6585.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_104_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F65J10.piccoloDevice'

const char * gWrapperFileContent_105_embeddedDevices = // 13581 bytes
  "controller PIC18F65J10 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-007FF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x7FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_105_embeddedDevices = {
  "PIC18F65J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_105_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F65J11.piccoloDevice'

const char * gWrapperFileContent_106_embeddedDevices = // 12313 bytes
  "controller PIC18F65J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB6 to 0xFBF ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-007FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x7FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_106_embeddedDevices = {
  "PIC18F65J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_106_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F65J15.piccoloDevice'

const char * gWrapperFileContent_107_embeddedDevices = // 13581 bytes
  "controller PIC18F65J15 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49144 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xBFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00BFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xBFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xBFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xBFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xBFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xBFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_107_embeddedDevices = {
  "PIC18F65J15.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_107_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F65J50.piccoloDevice'

const char * gWrapperFileContent_108_embeddedDevices = // 17715 bytes
  "controller PIC18F65J50 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF3F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3904\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCTL2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, USBIP, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, -, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF4B\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF4A\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF45\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF44\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF47\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF46\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF43\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF42\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF49\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF48\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF41\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF40\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, -, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, -, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF5F\n"
  "    <UTEYE, -, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF65\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5D\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF63\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF4C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF4D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF56\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF57\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF58\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF59\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF5A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF5B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF4E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF4F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF50\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF51\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF52\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF53\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF54\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF55\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF61\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF60\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF5C\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF64\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-007FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"EC+PLL(CLKO-RA6),USB-EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC(CLKO-RA6),USB-EC\"\n"
  "      setting 0x5 mask 0x7 description \"HS+PLL,USB-HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS,USB-HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSCPLLO(CLKO-RA6)\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSCPLL\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSCO(CLKO-RA6)\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP V3 7 bit address masking bit mode\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP MUX\"\n"
  "      setting 0x4 mask 0x4 description \"PMP ports on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP ports on PORTA,PORTF and PORTH\"\n"
  "    RESERVED2 mask 0x2 description \"RESERVED\"\n"
  "      setting 0x2 mask 0x2 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x7FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_108_embeddedDevices = {
  "PIC18F65J50.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_108_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F65J90.piccoloDevice'

const char * gWrapperFileContent_109_embeddedDevices = // 13738 bytes
  "controller PIC18F65J90 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, -, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <U2OD, U1OD, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LCDCON at 0xFA8\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xFBB\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xFBC\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF70\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF71\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF72\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF73\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF74\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF75\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF76\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF77\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF78\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF79\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xFBD\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF7A\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7B\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7C\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7D\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xFBE\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xFBF\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF6B\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF6C\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF6D\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF6E\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF6F\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xFAA\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDREG at 0xFD2\n"
  "    <-, CPEN, BIAS2, BIAS1, BIAS0, MODE13, CLKSEL1, CLKSEL0> ;\n"
  "\n"
  "  register LCDSE0 at 0xFA9\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xFB6\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xFB7\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xFB8\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xFB9\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xFBA\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, -, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, -, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x7FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_109_embeddedDevices = {
  "PIC18F65J90.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_109_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6620.piccoloDevice'

const char * gWrapperFileContent_110_embeddedDevices = // 17329 bytes
  "controller PIC18F6620 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF00 to 0xF6A ;\n"
  "  unusedregister 0xF79 to 0xF7F ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3840\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_110_embeddedDevices = {
  "PIC18F6620.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_110_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6621.piccoloDevice'

const char * gWrapperFileContent_111_embeddedDevices = // 17105 bytes
  "controller PIC18F6621 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF00 to 0xF66 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9C ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3840\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, W4E, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, W4E, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, -, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, RX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, RX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xF mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0xE mask 0xF description \"HS oscillator with SW enabled 4x PLL\"\n"
  "      setting 0xD mask 0xF description \"EC-OSC2 as RA6, software enabled 4X PLL\"\n"
  "      setting 0xC mask 0xF description \"EC-OSC2 as RA6, hardware enabled 4X PLL\"\n"
  "      setting 0x7 mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-hardware enabled 4X PLL\"\n"
  "      setting 0x5 mask 0xF description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x3 mask 0xF description \"RC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"ECCP1 and ECCP3 are muxed onto RE6 through RE3\"\n"
  "      setting 0x0 mask 0x2 description \"ECCP1 and ECCP3 are muxed onto RH7 through RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 008000-00BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 0004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000800-0003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 004000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_111_embeddedDevices = {
  "PIC18F6621.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_111_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6622.piccoloDevice'

const char * gWrapperFileContent_112_embeddedDevices = // 18138 bytes
  "controller PIC18F6622 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 muxed with RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 2 {\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_112_embeddedDevices = {
  "PIC18F6622.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_112_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6627.piccoloDevice'

const char * gWrapperFileContent_113_embeddedDevices = // 19130 bytes
  "controller PIC18F6627 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98304 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 muxed with RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 2 {\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 6 {\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 6 {\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 6 {\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_113_embeddedDevices = {
  "PIC18F6627.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_113_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6628.piccoloDevice'

const char * gWrapperFileContent_114_embeddedDevices = // 18970 bytes
  "controller PIC18F6628 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98304 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 muxed with RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 6 {\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 6 {\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 6 {\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_114_embeddedDevices = {
  "PIC18F6628.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_114_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6680.piccoloDevice'

const char * gWrapperFileContent_115_embeddedDevices = // 32579 bytes
  "controller PIC18F6680 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD5F ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 ;\n"
  "  unusedregister 0xF7A to 0xF7D ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9C ;\n"
  "  unusedregister 0xFB7 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xF7E\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <TX2SRC, TX2EN, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, RXB0DBEN/FILHIT2, JTOFF/FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, FILHIT2, FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xF7F\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xF mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0xE mask 0xF description \"HS oscillator with SW enabled 4x PLL\"\n"
  "      setting 0xD mask 0xF description \"EC-OSC2 as RA6, software enabled 4X PLL\"\n"
  "      setting 0xC mask 0xF description \"EC-OSC2 as RA6, hardware enabled 4X PLL\"\n"
  "      setting 0x7 mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-hardware enabled 4X PLL\"\n"
  "      setting 0x5 mask 0xF description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x3 mask 0xF description \"RC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B and P1C muxed with RE6 and RE5\"\n"
  "      setting 0x0 mask 0x2 description \"P1B and P1C muxed with RH7 and RH6\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 008000-00BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 0004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000800-0003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 004000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_115_embeddedDevices = {
  "PIC18F6680.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_115_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F66J10.piccoloDevice'

const char * gWrapperFileContent_116_embeddedDevices = // 13581 bytes
  "controller PIC18F66J10 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00FFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_116_embeddedDevices = {
  "PIC18F66J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_116_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F66J11.piccoloDevice'

const char * gWrapperFileContent_117_embeddedDevices = // 15700 bytes
  "controller PIC18F66J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF59 ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3930\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, -, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF65\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF64\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF5F\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF5E\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF61\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF60\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF5D\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF5C\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF63\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF62\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF5B\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF5A\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-0FFF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"ECPLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC\"\n"
  "      setting 0x5 mask 0x7 description \"HSPLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTPLL1\"\n"
  "      setting 0x2 mask 0x7 description \"INTPLL2\"\n"
  "      setting 0x1 mask 0x7 description \"INTIO1\"\n"
  "      setting 0x0 mask 0x7 description \"INTIO2\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP address masking\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP on PORTA, PORTF and PORTH\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_117_embeddedDevices = {
  "PIC18F66J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_117_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F66J15.piccoloDevice'

const char * gWrapperFileContent_118_embeddedDevices = // 13561 bytes
  "controller PIC18F66J15 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-017FF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_118_embeddedDevices = {
  "PIC18F66J15.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_118_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F66J16.piccoloDevice'

const char * gWrapperFileContent_119_embeddedDevices = // 15707 bytes
  "controller PIC18F66J16 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF59 ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3930\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, -, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF65\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF64\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF5F\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF5E\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF61\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF60\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF5D\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF5C\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF63\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF62\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF5B\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF5A\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-017FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"ECPLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC\"\n"
  "      setting 0x5 mask 0x7 description \"HSPLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTPLL1\"\n"
  "      setting 0x2 mask 0x7 description \"INTPLL2\"\n"
  "      setting 0x1 mask 0x7 description \"INTIO1\"\n"
  "      setting 0x0 mask 0x7 description \"INTIO2\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP address masking\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP on PORTA, PORTF and PORTH\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_119_embeddedDevices = {
  "PIC18F66J16.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_119_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F66J50.piccoloDevice'

const char * gWrapperFileContent_120_embeddedDevices = // 17733 bytes
  "controller PIC18F66J50 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF3F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3904\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCTL2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, USBIP, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, -, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF4B\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF4A\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF45\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF44\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF47\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF46\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF43\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF42\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF49\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF48\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF41\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF40\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, -, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, -, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF5F\n"
  "    <UTEYE, -, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF65\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5D\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF63\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF4C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF4D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF56\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF57\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF58\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF59\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF5A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF5B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF4E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF4F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF50\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF51\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF52\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF53\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF54\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF55\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF61\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF60\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF5C\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF64\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00FFF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"EC+PLL(CLKO-RA6),USB-EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC(CLKO-RA6),USB-EC\"\n"
  "      setting 0x5 mask 0x7 description \"HS+PLL,USB-HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS,USB-HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSCPLLO(CLKO-RA6)\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSCPLL\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSCO(CLKO-RA6)\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP V3 7 bit address masking bit mode\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP MUX\"\n"
  "      setting 0x4 mask 0x4 description \"PMP ports on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP ports on PORTA,PORTF and PORTH\"\n"
  "    RESERVED2 mask 0x2 description \"RESERVED\"\n"
  "      setting 0x2 mask 0x2 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller>\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_120_embeddedDevices = {
  "PIC18F66J50.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_120_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F66J55.piccoloDevice'

const char * gWrapperFileContent_121_embeddedDevices = // 17740 bytes
  "controller PIC18F66J55 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF3F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3904\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCTL2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, USBIP, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, -, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF4B\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF4A\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF45\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF44\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF47\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF46\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF43\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF42\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF49\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF48\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF41\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF40\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, -, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, -, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF5F\n"
  "    <UTEYE, -, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF65\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5D\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF63\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF4C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF4D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF56\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF57\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF58\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF59\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF5A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF5B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF4E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF4F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF50\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF51\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF52\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF53\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF54\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF55\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF61\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF60\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF5C\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF64\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-0017FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"EC+PLL(CLKO-RA6),USB-EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC(CLKO-RA6),USB-EC\"\n"
  "      setting 0x5 mask 0x7 description \"HS+PLL,USB-HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS,USB-HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSCPLLO(CLKO-RA6)\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSCPLL\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSCO(CLKO-RA6)\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP V3 7 bit address masking bit mode\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP MUX\"\n"
  "      setting 0x4 mask 0x4 description \"PMP ports on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP ports on PORTA,PORTF and PORTH\"\n"
  "    RESERVED2 mask 0x2 description \"RESERVED\"\n"
  "      setting 0x2 mask 0x2 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller>\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_121_embeddedDevices = {
  "PIC18F66J55.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_121_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F66J60.piccoloDevice'

const char * gWrapperFileContent_122_embeddedDevices = // 17781 bytes
  "controller PIC18F66J60 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF62 to 0xF66 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xF7C to 0xF7D ;\n"
  "  unusedregister 0xF6B to 0xF6F ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, BCL2IP, -, -, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <-, -, -, -, -, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, -, -, -, -> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, BCL2IE, -, -, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, BCL2IF, -, -, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <-, -, -, -, -, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, -, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <-, -, -, -, -, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, -, -, -, -> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00FFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_122_embeddedDevices = {
  "PIC18F66J60.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_122_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F66J65.piccoloDevice'

const char * gWrapperFileContent_123_embeddedDevices = // 17787 bytes
  "controller PIC18F66J65 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF62 to 0xF66 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xF7C to 0xF7D ;\n"
  "  unusedregister 0xF6B to 0xF6F ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, BCL2IP, -, -, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <-, -, -, -, -, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, -, -, -, -> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, BCL2IE, -, -, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, BCL2IF, -, -, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <-, -, -, -, -, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, -, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <-, -, -, -, -, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, -, -, -, -> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-017FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_123_embeddedDevices = {
  "PIC18F66J65.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_123_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6720.piccoloDevice'

const char * gWrapperFileContent_124_embeddedDevices = // 17330 bytes
  "controller PIC18F6720 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131072 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF00 to 0xF6A ;\n"
  "  unusedregister 0xF79 to 0xF7F ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xF9C ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3840\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_124_embeddedDevices = {
  "PIC18F6720.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_124_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6722.piccoloDevice'

const char * gWrapperFileContent_125_embeddedDevices = // 20123 bytes
  "controller PIC18F6722 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131072 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 muxed with RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 2 {\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_125_embeddedDevices = {
  "PIC18F6722.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_125_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F6723.piccoloDevice'

const char * gWrapperFileContent_126_embeddedDevices = // 19963 bytes
  "controller PIC18F6723 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131072 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"CCP2 muxed with RC1\"\n"
  "      setting 0x0 mask 0x1 description \"CCP2 muxed with RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_126_embeddedDevices = {
  "PIC18F6723.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_126_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F67J10.piccoloDevice'

const char * gWrapperFileContent_127_embeddedDevices = // 13562 bytes
  "controller PIC18F67J10 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_127_embeddedDevices = {
  "PIC18F67J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_127_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F67J11.piccoloDevice'

const char * gWrapperFileContent_128_embeddedDevices = // 15708 bytes
  "controller PIC18F67J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF59 ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3930\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, -, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF65\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF64\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF5F\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF5E\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF61\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF60\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF5D\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF5C\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF63\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF62\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF5B\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF5A\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"ECPLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC\"\n"
  "      setting 0x5 mask 0x7 description \"HSPLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTPLL1\"\n"
  "      setting 0x2 mask 0x7 description \"INTPLL2\"\n"
  "      setting 0x1 mask 0x7 description \"INTIO1\"\n"
  "      setting 0x0 mask 0x7 description \"INTIO2\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP address masking\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP on PORTA, PORTF and PORTH\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_128_embeddedDevices = {
  "PIC18F67J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_128_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F67J50.piccoloDevice'

const char * gWrapperFileContent_129_embeddedDevices = // 17722 bytes
  "controller PIC18F67J50 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF3F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3904\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCTL2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, USBIP, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, -, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF4B\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF4A\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF45\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF44\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF47\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF46\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF43\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF42\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF49\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF48\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF41\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF40\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, -, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, -, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF5F\n"
  "    <UTEYE, -, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF65\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5D\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF63\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF4C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF4D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF56\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF57\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF58\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF59\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF5A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF5B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF4E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF4F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF50\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF51\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF52\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF53\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF54\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF55\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF61\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF60\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF5C\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF64\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"EC+PLL(CLKO-RA6),USB-EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC(CLKO-RA6),USB-EC\"\n"
  "      setting 0x5 mask 0x7 description \"HS+PLL,USB-HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS,USB-HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSCPLLO(CLKO-RA6)\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSCPLL\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSCO(CLKO-RA6)\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP address masking\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP MUX\"\n"
  "      setting 0x4 mask 0x4 description \"PMP ports on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP ports on PORTA,PORTF and PORTH\"\n"
  "    RESERVED2 mask 0x2 description \"RESERVED\"\n"
  "      setting 0x2 mask 0x2 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller>\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_129_embeddedDevices = {
  "PIC18F67J50.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_129_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F67J60.piccoloDevice'

const char * gWrapperFileContent_130_embeddedDevices = // 17788 bytes
  "controller PIC18F67J60 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  unusedregister 0xF87 to 0xF88 ;\n"
  "  unusedregister 0xF99 to 0xF9A ;\n"
  "  unusedregister 0xF90 to 0xF91 ;\n"
  "  unusedregister 0xF62 to 0xF66 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xF7C to 0xF7D ;\n"
  "  unusedregister 0xF6B to 0xF6F ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, BCL2IP, -, -, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <-, -, -, -, -, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <-, -, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, -, -, -, -> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, BCL2IE, -, -, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, BCL2IF, -, -, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <-, -, -, -, -, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <-, -, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, -, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <-, -, -, -, -, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <-, -, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, -, -, -, -> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_130_embeddedDevices = {
  "PIC18F67J60.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_130_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8310.piccoloDevice'

const char * gWrapperFileContent_131_embeddedDevices = // 14260 bytes
  "controller PIC18F8310 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF70 to 0xF7C ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, -, -, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, -, -, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, -, -, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in microcontroller mode - RB3 in others\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_131_embeddedDevices = {
  "PIC18F8310.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_131_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8390.piccoloDevice'

const char * gWrapperFileContent_132_embeddedDevices = // 15451 bytes
  "controller PIC18F8390 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, -, -, -, -> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LCDCON at 0xF59\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xF60\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xF61\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF6A\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF70\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF71\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF72\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF73\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF74\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF75\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF76\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF77\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF78\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xF62\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF79\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7A\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7B\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7C\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xF63\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xF64\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF65\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF66\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF67\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF68\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF69\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xF58\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDSE0 at 0xF5A\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xF5B\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xF5C\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xF5D\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xF5E\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xF5F\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, -, -, -, -> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, -, -, -, -> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_132_embeddedDevices = {
  "PIC18F8390.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_132_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8393.piccoloDevice'

const char * gWrapperFileContent_133_embeddedDevices = // 15451 bytes
  "controller PIC18F8393 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8192 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, -, -, -, -> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LCDCON at 0xF59\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xF60\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xF61\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF6A\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF70\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF71\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF72\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF73\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF74\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF75\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF76\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF77\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF78\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xF62\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF79\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7A\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7B\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7C\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xF63\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xF64\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF65\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF66\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF67\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF68\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF69\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xF58\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDSE0 at 0xF5A\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xF5B\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xF5C\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xF5D\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xF5E\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xF5F\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, -, -, -, -> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, -, -, -, -> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_133_embeddedDevices = {
  "PIC18F8393.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_133_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F83J11.piccoloDevice'

const char * gWrapperFileContent_134_embeddedDevices = // 13454 bytes
  "controller PIC18F83J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8184 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB6 to 0xFBF ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-001FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_134_embeddedDevices = {
  "PIC18F83J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_134_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F83J90.piccoloDevice'

const char * gWrapperFileContent_135_embeddedDevices = // 14857 bytes
  "controller PIC18F83J90 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 8184 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, -, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <U2OD, U1OD, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LCDCON at 0xFA8\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xFBB\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xFBC\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF70\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF71\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF72\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF73\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF74\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF75\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF76\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF77\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF78\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF79\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xFBD\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF7A\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7B\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7C\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7D\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xFBE\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xFBF\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF6B\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF6C\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF6D\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF6E\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF6F\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xFAA\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDREG at 0xFD2\n"
  "    <-, CPEN, BIAS2, BIAS1, BIAS0, MODE13, CLKSEL1, CLKSEL0> ;\n"
  "\n"
  "  register LCDSE0 at 0xFA9\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xFB6\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xFB7\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xFB8\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xFB9\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xFBA\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, -, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, -, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_135_embeddedDevices = {
  "PIC18F83J90.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_135_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8410.piccoloDevice'

const char * gWrapperFileContent_136_embeddedDevices = // 14261 bytes
  "controller PIC18F8410 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF6A ;\n"
  "  unusedregister 0xF70 to 0xF7C ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, -, -, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, IOFS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <INTSRC, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, -, -, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, -, -, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in microcontroller mode - RB3 in others\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_136_embeddedDevices = {
  "PIC18F8410.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_136_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8490.piccoloDevice'

const char * gWrapperFileContent_137_embeddedDevices = // 15452 bytes
  "controller PIC18F8490 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, -, -, -, -> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LCDCON at 0xF59\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xF60\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xF61\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF6A\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF70\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF71\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF72\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF73\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF74\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF75\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF76\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF77\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF78\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xF62\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF79\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7A\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7B\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7C\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xF63\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xF64\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF65\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF66\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF67\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF68\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF69\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xF58\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDSE0 at 0xF5A\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xF5B\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xF5C\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xF5D\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xF5E\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xF5F\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, -, -, -, -> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, -, -, -, -> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_137_embeddedDevices = {
  "PIC18F8490.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_137_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8493.piccoloDevice'

const char * gWrapperFileContent_138_embeddedDevices = // 15452 bytes
  "controller PIC18F8493 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16384 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x300 to 0x3FF ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF57 ;\n"
  "  unusedregister 0xF7D ;\n"
  "  unusedregister 0xFA6 to 0xFAA ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  unusedregister 0xFB6 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  # Total ram: 768\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOV, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register HLVDCON at 0xFD2\n"
  "    <-, -, BGST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, -, -, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, -, -, -, -> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LCDCON at 0xF59\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xF60\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xF61\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF6A\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF70\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF71\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF72\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF73\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF74\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF75\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF76\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF77\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF78\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xF62\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF79\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7A\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7B\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7C\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xF63\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xF64\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF65\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF66\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF67\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF68\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF69\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xF58\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDSE0 at 0xF5A\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xF5B\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xF5C\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xF5D\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xF5E\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xF5F\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, -, TUN [6]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, -, -, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, -, -, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, -, -, -, -> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, -, -, -, -> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 1 {\n"
  "    CP_0 mask 0x1 description \"Code Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 1 {\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00000-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_138_embeddedDevices = {
  "PIC18F8493.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_138_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F84J11.piccoloDevice'

const char * gWrapperFileContent_139_embeddedDevices = // 13455 bytes
  "controller PIC18F84J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16376 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB6 to 0xFBF ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x3FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-003FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x3FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x3FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x3FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x3FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x3FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_139_embeddedDevices = {
  "PIC18F84J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_139_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F84J90.piccoloDevice'

const char * gWrapperFileContent_140_embeddedDevices = // 14859 bytes
  "controller PIC18F84J90 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 16376 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x400 to 0x4FF ;\n"
  "  unusedregister 0x500 to 0x5FF ;\n"
  "  unusedregister 0x600 to 0x6FF ;\n"
  "  unusedregister 0x700 to 0x7FF ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  # Total ram: 1024\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, -, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <U2OD, U1OD, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LCDCON at 0xFA8\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDD0 at 0xFBB\n"
  "    <LCDD0 [8]> ;\n"
  "\n"
  "  register LCDD1 at 0xFBC\n"
  "    <LCDD1 [8]> ;\n"
  "\n"
  "  register LCDD10 at 0xF70\n"
  "    <LCDD10 [8]> ;\n"
  "\n"
  "  register LCDD11 at 0xF71\n"
  "    <LCDD11 [8]> ;\n"
  "\n"
  "  register LCDD12 at 0xF72\n"
  "    <LCDD12 [8]> ;\n"
  "\n"
  "  register LCDD13 at 0xF73\n"
  "    <LCDD13 [8]> ;\n"
  "\n"
  "  register LCDD14 at 0xF74\n"
  "    <LCDD14 [8]> ;\n"
  "\n"
  "  register LCDD15 at 0xF75\n"
  "    <LCDD15 [8]> ;\n"
  "\n"
  "  register LCDD16 at 0xF76\n"
  "    <LCDD16 [8]> ;\n"
  "\n"
  "  register LCDD17 at 0xF77\n"
  "    <LCDD17 [8]> ;\n"
  "\n"
  "  register LCDD18 at 0xF78\n"
  "    <LCDD18 [8]> ;\n"
  "\n"
  "  register LCDD19 at 0xF79\n"
  "    <LCDD19 [8]> ;\n"
  "\n"
  "  register LCDD2 at 0xFBD\n"
  "    <LCDD2 [8]> ;\n"
  "\n"
  "  register LCDD20 at 0xF7A\n"
  "    <LCDD20 [8]> ;\n"
  "\n"
  "  register LCDD21 at 0xF7B\n"
  "    <LCDD21 [8]> ;\n"
  "\n"
  "  register LCDD22 at 0xF7C\n"
  "    <LCDD22 [8]> ;\n"
  "\n"
  "  register LCDD23 at 0xF7D\n"
  "    <LCDD23 [8]> ;\n"
  "\n"
  "  register LCDD3 at 0xFBE\n"
  "    <LCDD3 [8]> ;\n"
  "\n"
  "  register LCDD4 at 0xFBF\n"
  "    <LCDD4 [8]> ;\n"
  "\n"
  "  register LCDD5 at 0xF6B\n"
  "    <LCDD5 [8]> ;\n"
  "\n"
  "  register LCDD6 at 0xF6C\n"
  "    <LCDD6 [8]> ;\n"
  "\n"
  "  register LCDD7 at 0xF6D\n"
  "    <LCDD7 [8]> ;\n"
  "\n"
  "  register LCDD8 at 0xF6E\n"
  "    <LCDD8 [8]> ;\n"
  "\n"
  "  register LCDD9 at 0xF6F\n"
  "    <LCDD9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xFAA\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDREG at 0xFD2\n"
  "    <-, CPEN, BIAS2, BIAS1, BIAS0, MODE13, CLKSEL1, CLKSEL0> ;\n"
  "\n"
  "  register LCDSE0 at 0xFA9\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xFB6\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xFB7\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xFB8\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xFB9\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xFBA\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, -, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, -, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x3FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-003FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x3FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x3FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x3FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x3FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x3FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_140_embeddedDevices = {
  "PIC18F84J90.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_140_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8520.piccoloDevice'

const char * gWrapperFileContent_141_embeddedDevices = // 17405 bytes
  "controller PIC18F8520 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32768 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF6A ;\n"
  "  unusedregister 0xF79 to 0xF7F ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 2 {\n"
  "    T1OSCMX mask 0x2 description \"Timer1 OSC\"\n"
  "      setting 0x2 mask 0x2 description \"Legacy\"\n"
  "      setting 0x0 mask 0x2 description \"Low Power\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in Microcontroller Mode / RB3 otherwise\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 06000-07FFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 04000-05FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 02000-03FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-01FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_141_embeddedDevices = {
  "PIC18F8520.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_141_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8525.piccoloDevice'

const char * gWrapperFileContent_142_embeddedDevices = // 17659 bytes
  "controller PIC18F8525 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF00 to 0xF66 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3840\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, -, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, RX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, RX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xF mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0xE mask 0xF description \"HS oscillator with SW enabled 4x PLL\"\n"
  "      setting 0xD mask 0xF description \"EC-OSC2 as RA6, software enabled 4X PLL\"\n"
  "      setting 0xC mask 0xF description \"EC-OSC2 as RA6, hardware enabled 4X PLL\"\n"
  "      setting 0x7 mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-hardware enabled 4X PLL\"\n"
  "      setting 0x5 mask 0xF description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x3 mask 0xF description \"RC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"ECCP1 and ECCP3 are muxed onto RE6 through RE3\"\n"
  "      setting 0x0 mask 0x2 description \"ECCP1 and ECCP3 are muxed onto RH7 through RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in Microcontroller Mode / RB3 otherwise\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 008000-00BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 0004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000800-0003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 004000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_142_embeddedDevices = {
  "PIC18F8525.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_142_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8527.piccoloDevice'

const char * gWrapperFileContent_143_embeddedDevices = // 19077 bytes
  "controller PIC18F8527 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7-Microcontroller Mode/RB3-All other modes\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus\"\n"
  "    ABW mask 0x30 description \"Address Bus Width\"\n"
  "      setting 0x30 mask 0x30 description \"20-bit\"\n"
  "      setting 0x20 mask 0x30 description \"16-bit\"\n"
  "      setting 0x10 mask 0x30 description \"12-bit\"\n"
  "      setting 0x0 mask 0x30 description \"8-bit\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 3 {\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 3 {\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 3 {\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_143_embeddedDevices = {
  "PIC18F8527.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_143_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8585.piccoloDevice'

const char * gWrapperFileContent_144_embeddedDevices = // 33133 bytes
  "controller PIC18F8585 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49152 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD5F ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 ;\n"
  "  unusedregister 0xF7A to 0xF7D ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFB7 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xF7E\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <TX2SRC, TX2EN, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCPAS1 at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, RXB0DBEN/FILHIT2, JTOFF/FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, FILHIT2, FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xF7F\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xF mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0xE mask 0xF description \"HS oscillator with SW enabled 4x PLL\"\n"
  "      setting 0xD mask 0xF description \"EC-OSC2 as RA6, software enabled 4X PLL\"\n"
  "      setting 0xC mask 0xF description \"EC-OSC2 as RA6, hardware enabled 4X PLL\"\n"
  "      setting 0x7 mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-hardware enabled 4X PLL\"\n"
  "      setting 0x5 mask 0xF description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x3 mask 0xF description \"RC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B and P1C muxed with RE6 and RE5\"\n"
  "      setting 0x0 mask 0x2 description \"P1B and P1C muxed with RH7 and RH6\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in Microcontroller Mode / RB3 otherwise\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 008000-00BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 0004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000800-0003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 004000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_144_embeddedDevices = {
  "PIC18F8585.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_144_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F85J10.piccoloDevice'

const char * gWrapperFileContent_145_embeddedDevices = // 14954 bytes
  "controller PIC18F85J10 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-007FF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x7FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_145_embeddedDevices = {
  "PIC18F85J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_145_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F85J11.piccoloDevice'

const char * gWrapperFileContent_146_embeddedDevices = // 13439 bytes
  "controller PIC18F85J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFB6 to 0xFBF ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-007FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x7FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_146_embeddedDevices = {
  "PIC18F85J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_146_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F85J15.piccoloDevice'

const char * gWrapperFileContent_147_embeddedDevices = // 14954 bytes
  "controller PIC18F85J15 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 49144 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xBFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00BFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xBFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xBFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xBFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xBFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xBFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_147_embeddedDevices = {
  "PIC18F85J15.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_147_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F85J50.piccoloDevice'

const char * gWrapperFileContent_148_embeddedDevices = // 19080 bytes
  "controller PIC18F85J50 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF3F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3904\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCTL2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, USBIP, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, -, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF4B\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF4A\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF45\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF44\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF47\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF46\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF43\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF42\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF49\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF48\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF41\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF40\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, -, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, -, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF5F\n"
  "    <UTEYE, -, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF65\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5D\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF63\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF4C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF4D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF56\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF57\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF58\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF59\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF5A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF5B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF4E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF4F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF50\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF51\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF52\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF53\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF54\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF55\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF61\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF60\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF5C\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF64\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-007FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"EC+PLL(CLKO-RA6),USB-EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC(CLKO-RA6),USB-EC\"\n"
  "      setting 0x5 mask 0x7 description \"HS+PLL,USB-HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS,USB-HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSCPLLO(CLKO-RA6)\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSCPLL\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSCO(CLKO-RA6)\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP V3 7 bit address masking bit mode\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"CCP2 Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on EMB\"\n"
  "      setting 0x0 mask 0x4 description \"PMP elsewhere\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x7FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_148_embeddedDevices = {
  "PIC18F85J50.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_148_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F85J90.piccoloDevice'

const char * gWrapperFileContent_149_embeddedDevices = // 14988 bytes
  "controller PIC18F85J90 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 32760 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xF68\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCP2CON at 0xF65\n"
  "    <-, -, CCPxX, CCPxY, CCPxM3, CCPxM2, CCPxM1, CCPxM0> ;\n"
  "\n"
  "  register CCPR1H at 0xF6A\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR1L at 0xF69\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CCPR2H at 0xF67\n"
  "    <CCPxRH7, CCPxRH6, CCPxRH5, CCPxRH4, CCPxRH3, CCPxRH2, CCPxRH1, CCPxRH0> ;\n"
  "\n"
  "  register CCPR2L at 0xF66\n"
  "    <CCPRxL7, CCPRxL6, CCPRxL5, CCPRxL4, CCPRxL3, CCPRxL2, CCPRxL1, CCPRxL0> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <-, ADIP, RCIP, TXIP, SSPIP, -, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP, LVDIP, TMR3IP, -> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, LCDIP, RC2IP, TX2IP, -, CCP2IP, CCP1IP, -> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, -, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <U2OD, U1OD, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LCDCON at 0xFA8\n"
  "    <LCDEN, SLPEN, WERR, -, CS [2], LMUX [2]> ;\n"
  "\n"
  "  register LCDDATA0 at 0xFBB\n"
  "    <LCDDATA0 [8]> ;\n"
  "\n"
  "  register LCDDATA1 at 0xFBC\n"
  "    <LCDDATA1 [8]> ;\n"
  "\n"
  "  register LCDDATA10 at 0xF70\n"
  "    <LCDDATA10 [8]> ;\n"
  "\n"
  "  register LCDDATA11 at 0xF71\n"
  "    <LCDDATA11 [8]> ;\n"
  "\n"
  "  register LCDDATA12 at 0xF72\n"
  "    <LCDDATA12 [8]> ;\n"
  "\n"
  "  register LCDDATA13 at 0xF73\n"
  "    <LCDDATA13 [8]> ;\n"
  "\n"
  "  register LCDDATA14 at 0xF74\n"
  "    <LCDDATA14 [8]> ;\n"
  "\n"
  "  register LCDDATA15 at 0xF75\n"
  "    <LCDDATA15 [8]> ;\n"
  "\n"
  "  register LCDDATA16 at 0xF76\n"
  "    <LCDDATA16 [8]> ;\n"
  "\n"
  "  register LCDDATA17 at 0xF77\n"
  "    <LCDDATA17 [8]> ;\n"
  "\n"
  "  register LCDDATA18 at 0xF78\n"
  "    <LCDDATA18 [8]> ;\n"
  "\n"
  "  register LCDDATA19 at 0xF79\n"
  "    <LCDDATA19 [8]> ;\n"
  "\n"
  "  register LCDDATA2 at 0xFBD\n"
  "    <LCDDATA2 [8]> ;\n"
  "\n"
  "  register LCDDATA20 at 0xF7A\n"
  "    <LCDDATA20 [8]> ;\n"
  "\n"
  "  register LCDDATA21 at 0xF7B\n"
  "    <LCDDATA21 [8]> ;\n"
  "\n"
  "  register LCDDATA22 at 0xF7C\n"
  "    <LCDDATA22 [8]> ;\n"
  "\n"
  "  register LCDDATA23 at 0xF7D\n"
  "    <LCDDATA23 [8]> ;\n"
  "\n"
  "  register LCDDATA3 at 0xFBE\n"
  "    <LCDDATA3 [8]> ;\n"
  "\n"
  "  register LCDDATA4 at 0xFBF\n"
  "    <LCDDATA4 [8]> ;\n"
  "\n"
  "  register LCDDATA5 at 0xF6B\n"
  "    <LCDDATA5 [8]> ;\n"
  "\n"
  "  register LCDDATA6 at 0xF6C\n"
  "    <LCDDATA6 [8]> ;\n"
  "\n"
  "  register LCDDATA7 at 0xF6D\n"
  "    <LCDDATA7 [8]> ;\n"
  "\n"
  "  register LCDDATA8 at 0xF6E\n"
  "    <LCDDATA8 [8]> ;\n"
  "\n"
  "  register LCDDATA9 at 0xF6F\n"
  "    <LCDDATA9 [8]> ;\n"
  "\n"
  "  register LCDPS at 0xFAA\n"
  "    <WFT, BIASMD, LCDA, WA, LP [4]> ;\n"
  "\n"
  "  register LCDREG at 0xFD2\n"
  "    <-, CPEN, BIAS2, BIAS1, BIAS0, MODE13, CLKSEL1, CLKSEL0> ;\n"
  "\n"
  "  register LCDSE0 at 0xFA9\n"
  "    <LCDSE0 [8]> ;\n"
  "\n"
  "  register LCDSE1 at 0xFB6\n"
  "    <LCDSE1 [8]> ;\n"
  "\n"
  "  register LCDSE2 at 0xFB7\n"
  "    <LCDSE2 [8]> ;\n"
  "\n"
  "  register LCDSE3 at 0xFB8\n"
  "    <LCDSE3 [8]> ;\n"
  "\n"
  "  register LCDSE4 at 0xFB9\n"
  "    <LCDSE4 [8]> ;\n"
  "\n"
  "  register LCDSE5 at 0xFBA\n"
  "    <LCDSE5 [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF2, IRCF1, IRCF0, -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, -, FTUNH5, FTUNH4, FTUNH3, FTUNH2, FTUNH1, FTUNH0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <-, ADIE, RCIE, TXIE, SSPIE, -, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE, LVDIE, TMR3IE, -> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, LCDIE, RC2IE, TX2IE, -, CCP2IE, CCP1IE, -> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <-, ADIF, RCIF, TXIF, SSPIF, -, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSFIF, CMIF, -, -, BCLIF, LVDIF, TMR3IF, -> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, LCDIF, RC2IF, TX2IF, -, CCP2IF, CCP1IF, -> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, -, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF63\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF60\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF64\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, -, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF62\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF61\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x7FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-007ff7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x7FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x7FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x7FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x7FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 \"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x7FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_149_embeddedDevices = {
  "PIC18F85J90.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_149_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8620.piccoloDevice'

const char * gWrapperFileContent_150_embeddedDevices = // 17829 bytes
  "controller PIC18F8620 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF00 to 0xF6A ;\n"
  "  unusedregister 0xF79 to 0xF7F ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3840\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_150_embeddedDevices = {
  "PIC18F8620.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_150_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8621.piccoloDevice'

const char * gWrapperFileContent_151_embeddedDevices = // 17659 bytes
  "controller PIC18F8621 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF00 to 0xF66 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3840\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, -, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, RX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, RX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xF mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0xE mask 0xF description \"HS oscillator with SW enabled 4x PLL\"\n"
  "      setting 0xD mask 0xF description \"EC-OSC2 as RA6, software enabled 4X PLL\"\n"
  "      setting 0xC mask 0xF description \"EC-OSC2 as RA6, hardware enabled 4X PLL\"\n"
  "      setting 0x7 mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-hardware enabled 4X PLL\"\n"
  "      setting 0x5 mask 0xF description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x3 mask 0xF description \"RC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"ECCP1 and ECCP3 are muxed onto RE6 through RE3\"\n"
  "      setting 0x0 mask 0x2 description \"ECCP1 and ECCP3 are muxed onto RH7 through RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in Microcontroller Mode / RB3 otherwise\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 008000-00BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 0004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000800-0003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 004000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_151_embeddedDevices = {
  "PIC18F8621.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_151_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8622.piccoloDevice'

const char * gWrapperFileContent_152_embeddedDevices = // 19893 bytes
  "controller PIC18F8622 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BORV mask 0x18 description \"Brown-out Reset Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0 V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7 V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2 V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5 V\"\n"
  "    BODEN mask 0x6 description \"Brown-out Reset Enable\"\n"
  "      setting 0x6 mask 0x6 description \"Brown-out Reset Enabled, SBOREN Disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Brown-out Reset Enabled When Not in SLEEP, SBOREN Disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Brown-out Controlled by SBOREN\"\n"
  "      setting 0x0 mask 0x6 description \"Brown-out Disabled, SBOREN Disabled\"\n"
  "    PWRTEN mask 0x1 description \"Power-up Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR Pin Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Input Pin Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Input Pin Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low-Power Timer1 Oscillator Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Low Power Consumption, Low Noise Immunity\"\n"
  "      setting 0x0 mask 0x4 description \"High Power Consumption, High Noise Immunity\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 I/O Muxed With RB3 or RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MEMCON.WAIT Ignored, Device Will Not Wait\"\n"
  "      setting 0x0 mask 0x80 description \"Wait Programmed by MEMCON.WAIT\"\n"
  "    BW mask 0x40 description \"Data Bus Width Select\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit\"\n"
  "    ABW mask 0x30 description \"Address Bus Width Select\"\n"
  "      setting 0x30 mask 0x30 description \"20-bit\"\n"
  "      setting 0x20 mask 0x30 description \"16-bit\"\n"
  "      setting 0x10 mask 0x30 description \"12-bit\"\n"
  "      setting 0x0 mask 0x30 description \"8-bit\"\n"
  "    PM mask 0x3 description \"Processor Data Memory Mode Select\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller Mode\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor Mode\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor With Boot Block Mode\"\n"
  "      setting 0x0 mask 0x3 description \"Extended Microcontroller Mode\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Programming Enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVREN mask 0x1 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "    WRTB mask 0x40 description \"Boot Block Write Protect\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "    WRTC mask 0x20 description \"Config Memory Write Protect\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Boot Block Table Read Protect\"\n"
  "      setting 0x40 mask 0x40 description \"Unprotected From Reads in Other Blocks\"\n"
  "      setting 0x0 mask 0x40 description \"Protected From Reads in Other Blocks\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_152_embeddedDevices = {
  "PIC18F8622.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_152_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8627.piccoloDevice'

const char * gWrapperFileContent_153_embeddedDevices = // 20553 bytes
  "controller PIC18F8627 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98304 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7-Microcontroller Mode/RB3-All other modes\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus\"\n"
  "    ABW mask 0x30 description \"Address Bus Width\"\n"
  "      setting 0x30 mask 0x30 description \"20-bit\"\n"
  "      setting 0x20 mask 0x30 description \"16-bit\"\n"
  "      setting 0x10 mask 0x30 description \"12-bit\"\n"
  "      setting 0x0 mask 0x30 description \"8-bit\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 6 {\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 6 {\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 6 {\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_153_embeddedDevices = {
  "PIC18F8627.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_153_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8628.piccoloDevice'

const char * gWrapperFileContent_154_embeddedDevices = // 20543 bytes
  "controller PIC18F8628 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98304 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, MULPEN, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7-Microcontroller Mode/RB3-All other modes\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus\"\n"
  "    ABW mask 0x30 description \"Address Bus Width\"\n"
  "      setting 0x30 mask 0x30 description \"20-bit\"\n"
  "      setting 0x20 mask 0x30 description \"16-bit\"\n"
  "      setting 0x10 mask 0x30 description \"12-bit\"\n"
  "      setting 0x0 mask 0x30 description \"8-bit\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 6 {\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 6 {\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 6 {\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_154_embeddedDevices = {
  "PIC18F8628.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_154_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8680.piccoloDevice'

const char * gWrapperFileContent_155_embeddedDevices = // 33133 bytes
  "controller PIC18F8680 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65536 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xD00 to 0xD5F ;\n"
  "  unusedregister 0xD6C to 0xD6F ;\n"
  "  unusedregister 0xD7C to 0xD7F ;\n"
  "  unusedregister 0xD8C to 0xD8F ;\n"
  "  unusedregister 0xD94 to 0xDD3 ;\n"
  "  unusedregister 0xDD6 to 0xDD7 ;\n"
  "  unusedregister 0xDD9 to 0xDDF ;\n"
  "  unusedregister 0xDE8 to 0xDEF ;\n"
  "  unusedregister 0xDF4 to 0xDF7 ;\n"
  "  unusedregister 0xDF9 ;\n"
  "  unusedregister 0xDFB ;\n"
  "  unusedregister 0xDFD to 0xE1F ;\n"
  "  unusedregister 0xE80 to 0xEFF ;\n"
  "  unusedregister 0xF78 ;\n"
  "  unusedregister 0xF7A to 0xF7D ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFB7 to 0xFB9 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3328\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register B0CON at 0xE20\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B0D0 at 0xE26\n"
  "    <B0D0 [8]> ;\n"
  "\n"
  "  register B0D1 at 0xE27\n"
  "    <B0D1 [8]> ;\n"
  "\n"
  "  register B0D2 at 0xE28\n"
  "    <B0D2 [8]> ;\n"
  "\n"
  "  register B0D3 at 0xE29\n"
  "    <B0D3 [8]> ;\n"
  "\n"
  "  register B0D4 at 0xE2A\n"
  "    <B0D4 [8]> ;\n"
  "\n"
  "  register B0D5 at 0xE2B\n"
  "    <B0D5 [8]> ;\n"
  "\n"
  "  register B0D6 at 0xE2C\n"
  "    <B0D6 [8]> ;\n"
  "\n"
  "  register B0D7 at 0xE2D\n"
  "    <B0D7 [8]> ;\n"
  "\n"
  "  register B0DLC at 0xE25\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B0EIDH at 0xE23\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0EIDL at 0xE24\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B0SIDH at 0xE21\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B0SIDL at 0xE22\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B1CON at 0xE30\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B1D0 at 0xE36\n"
  "    <B1D0 [8]> ;\n"
  "\n"
  "  register B1D1 at 0xE37\n"
  "    <B1D1 [8]> ;\n"
  "\n"
  "  register B1D2 at 0xE38\n"
  "    <B1D2 [8]> ;\n"
  "\n"
  "  register B1D3 at 0xE39\n"
  "    <B1D3 [8]> ;\n"
  "\n"
  "  register B1D4 at 0xE3A\n"
  "    <B1D4 [8]> ;\n"
  "\n"
  "  register B1D5 at 0xE3B\n"
  "    <B1D5 [8]> ;\n"
  "\n"
  "  register B1D6 at 0xE3C\n"
  "    <B1D6 [8]> ;\n"
  "\n"
  "  register B1D7 at 0xE3D\n"
  "    <B1D7 [8]> ;\n"
  "\n"
  "  register B1DLC at 0xE35\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B1EIDH at 0xE33\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1EIDL at 0xE34\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B1SIDH at 0xE31\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B1SIDL at 0xE32\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B2CON at 0xE40\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B2D0 at 0xE46\n"
  "    <B2D0 [8]> ;\n"
  "\n"
  "  register B2D1 at 0xE47\n"
  "    <B2D1 [8]> ;\n"
  "\n"
  "  register B2D2 at 0xE48\n"
  "    <B2D2 [8]> ;\n"
  "\n"
  "  register B2D3 at 0xE49\n"
  "    <B2D3 [8]> ;\n"
  "\n"
  "  register B2D4 at 0xE4A\n"
  "    <B2D4 [8]> ;\n"
  "\n"
  "  register B2D5 at 0xE4B\n"
  "    <B2D5 [8]> ;\n"
  "\n"
  "  register B2D6 at 0xE4C\n"
  "    <B2D6 [8]> ;\n"
  "\n"
  "  register B2D7 at 0xE4D\n"
  "    <B2D7 [8]> ;\n"
  "\n"
  "  register B2DLC at 0xE45\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B2EIDH at 0xE43\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2EIDL at 0xE44\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B2SIDH at 0xE41\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B2SIDL at 0xE42\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B3CON at 0xE50\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B3D0 at 0xE56\n"
  "    <B3D0 [8]> ;\n"
  "\n"
  "  register B3D1 at 0xE57\n"
  "    <B3D1 [8]> ;\n"
  "\n"
  "  register B3D2 at 0xE58\n"
  "    <B3D2 [8]> ;\n"
  "\n"
  "  register B3D3 at 0xE59\n"
  "    <B3D3 [8]> ;\n"
  "\n"
  "  register B3D4 at 0xE5A\n"
  "    <B3D4 [8]> ;\n"
  "\n"
  "  register B3D5 at 0xE5B\n"
  "    <B3D5 [8]> ;\n"
  "\n"
  "  register B3D6 at 0xE5C\n"
  "    <B3D6 [8]> ;\n"
  "\n"
  "  register B3D7 at 0xE5D\n"
  "    <B3D7 [8]> ;\n"
  "\n"
  "  register B3DLC at 0xE55\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B3EIDH at 0xE53\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3EIDL at 0xE54\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B3SIDH at 0xE51\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B3SIDL at 0xE52\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B4CON at 0xE60\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B4D0 at 0xE66\n"
  "    <B4D0 [8]> ;\n"
  "\n"
  "  register B4D1 at 0xE67\n"
  "    <B4D1 [8]> ;\n"
  "\n"
  "  register B4D2 at 0xE68\n"
  "    <B4D2 [8]> ;\n"
  "\n"
  "  register B4D3 at 0xE69\n"
  "    <B4D3 [8]> ;\n"
  "\n"
  "  register B4D4 at 0xE6A\n"
  "    <B4D4 [8]> ;\n"
  "\n"
  "  register B4D5 at 0xE6B\n"
  "    <B4D5 [8]> ;\n"
  "\n"
  "  register B4D6 at 0xE6C\n"
  "    <B4D6 [8]> ;\n"
  "\n"
  "  register B4D7 at 0xE6D\n"
  "    <B4D7 [8]> ;\n"
  "\n"
  "  register B4DLC at 0xE65\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B4EIDH at 0xE63\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4EIDL at 0xE64\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B4SIDH at 0xE61\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B4SIDL at 0xE62\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register B5CON at 0xE70\n"
  "    <RXFUL/TXBIF, RXM1/TXABT, RXRTRRO/TXLARB, FILHIT4/TXERR, FILHIT3/TXREQ, FILHIT2/RTREN, FILHIT1/TXPRI1, FILHIT0/TXPRI0> ;\n"
  "\n"
  "  register B5D0 at 0xE76\n"
  "    <B5D0 [8]> ;\n"
  "\n"
  "  register B5D1 at 0xE77\n"
  "    <B5D1 [8]> ;\n"
  "\n"
  "  register B5D2 at 0xE78\n"
  "    <B5D2 [8]> ;\n"
  "\n"
  "  register B5D3 at 0xE79\n"
  "    <B5D3 [8]> ;\n"
  "\n"
  "  register B5D4 at 0xE7A\n"
  "    <B5D4 [8]> ;\n"
  "\n"
  "  register B5D5 at 0xE7B\n"
  "    <B5D5 [8]> ;\n"
  "\n"
  "  register B5D6 at 0xE7C\n"
  "    <B5D6 [8]> ;\n"
  "\n"
  "  register B5D7 at 0xE7D\n"
  "    <B5D7 [8]> ;\n"
  "\n"
  "  register B5DLC at 0xE75\n"
  "    <-, RXRTR/TXRTR, RB1, RB0, DLC [4]> ;\n"
  "\n"
  "  register B5EIDH at 0xE73\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5EIDL at 0xE74\n"
  "    <BUFEID [8]> ;\n"
  "\n"
  "  register B5SIDH at 0xE71\n"
  "    <BUFSID [8]> ;\n"
  "\n"
  "  register B5SIDL at 0xE72\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register BAUDCON at 0xF7E\n"
  "    <-, RCIDL, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BIE0 at 0xDFA\n"
  "    <B5IE, B4IE, B3IE, B2IE, B1IE, B0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register BRGCON1 at 0xF70\n"
  "    <SJW [2], BRP [6]> ;\n"
  "\n"
  "  register BRGCON2 at 0xF71\n"
  "    <SEG2PHTS, SAM, SEG1PH [3], PRSEG [3]> ;\n"
  "\n"
  "  register BRGCON3 at 0xF72\n"
  "    <WAKDIS, WAKFIL, -, -, -, SEG2PH [3]> ;\n"
  "\n"
  "  register BSEL0 at 0xDF8\n"
  "    <B5TXEN, B4TXEN, B3TXEN, B2TXEN, B1TXEN, B0TXEN, -, -> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CANCON at 0xF6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO0 at 0xF5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO1 at 0xF4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO2 at 0xF3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO3 at 0xF2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO4 at 0xE7F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO5 at 0xE6F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO6 at 0xE5F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO7 at 0xE4F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO8 at 0xE3F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANCON_RO9 at 0xE2F\n"
  "    <REQOP [3], ABAT, WIN2/FP3, WIN1/FP2, WIN0/FP1, FP0> ;\n"
  "\n"
  "  register CANSTAT at 0xF6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO0 at 0xF5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO1 at 0xF4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO2 at 0xF3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO3 at 0xF2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO4 at 0xE7E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO5 at 0xE6E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO6 at 0xE5E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO7 at 0xE4E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO8 at 0xE3E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CANSTAT_RO9 at 0xE2E\n"
  "    <OPMODE [3], EICODE4, EICODE3/ICODE2, EICODE2/ICODE1, EICODE1/ICODE0, EICODE0> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CIOCON at 0xF73\n"
  "    <TX2SRC, TX2EN, ENDRHI, CANCAP, -, -, -, -> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register COMSTAT at 0xF74\n"
  "    <RXB0OVFL/nFIFOEMPTY, RXBnOVFL, TXBO, TXBP, RXBP, TXWARN, RXWARN, EWARN> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECANCON at 0xF77\n"
  "    <MDSEL [2], FIFOWM, EWIN [5]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <IRXIP, WAKIP, ERRIP, TXB2IP, TXB1IP, TXB0IP, RXB1IP, RXB0IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MSEL0 at 0xDF0\n"
  "    <FIL3 [2], FIL2 [2], FIL1 [2], FIL0 [2]> ;\n"
  "\n"
  "  register MSEL1 at 0xDF1\n"
  "    <FIL7 [2], FIL6 [2], FIL5 [2], FIL4 [2]> ;\n"
  "\n"
  "  register MSEL2 at 0xDF2\n"
  "    <FIL11 [2], FIL10 [2], FIL9 [2], FIL8 [2]> ;\n"
  "\n"
  "  register MSEL3 at 0xDF3\n"
  "    <FIL15 [2], FIL14 [2], FIL13 [2], FIL12 [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, LOCK, PLLEN, SCS [2]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <IRXIE, WAKIE, ERRIE, TXB2IE, TXB1IE, TXB0IE, RXB1IE, RXB0IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <IRXIF, WAKIF, ERRIF, TXB2IF, TXB1IF, TXB0IF, RXB1IF, RXB0IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RXB0CON at 0xF60\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, RXB0DBEN/FILHIT2, JTOFF/FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB0D0 at 0xF66\n"
  "    <RXB0D0 [8]> ;\n"
  "\n"
  "  register RXB0D1 at 0xF67\n"
  "    <RXB0D1 [8]> ;\n"
  "\n"
  "  register RXB0D2 at 0xF68\n"
  "    <RXB0D2 [8]> ;\n"
  "\n"
  "  register RXB0D3 at 0xF69\n"
  "    <RXB0D3 [8]> ;\n"
  "\n"
  "  register RXB0D4 at 0xF6A\n"
  "    <RXB0D4 [8]> ;\n"
  "\n"
  "  register RXB0D5 at 0xF6B\n"
  "    <RXB0D5 [8]> ;\n"
  "\n"
  "  register RXB0D6 at 0xF6C\n"
  "    <RXB0D6 [8]> ;\n"
  "\n"
  "  register RXB0D7 at 0xF6D\n"
  "    <RXB0D7 [8]> ;\n"
  "\n"
  "  register RXB0DLC at 0xF65\n"
  "    <-, RXRTR, RB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB0EIDH at 0xF63\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0EIDL at 0xF64\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB0SIDH at 0xF61\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB0SIDL at 0xF62\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXB1CON at 0xF50\n"
  "    <RXFUL, RXM1, RXM0/RTRRO, FILHIT4, RXRTRRO/FILHIT3, FILHIT2, FILHIT1, FILHIT0> ;\n"
  "\n"
  "  register RXB1D0 at 0xF56\n"
  "    <RXB1D0 [8]> ;\n"
  "\n"
  "  register RXB1D1 at 0xF57\n"
  "    <RXB1D1 [8]> ;\n"
  "\n"
  "  register RXB1D2 at 0xF58\n"
  "    <RXB1D2 [8]> ;\n"
  "\n"
  "  register RXB1D3 at 0xF59\n"
  "    <RXB1D3 [8]> ;\n"
  "\n"
  "  register RXB1D4 at 0xF5A\n"
  "    <RXB1D4 [8]> ;\n"
  "\n"
  "  register RXB1D5 at 0xF5B\n"
  "    <RXB1D5 [8]> ;\n"
  "\n"
  "  register RXB1D6 at 0xF5C\n"
  "    <RXB1D6 [8]> ;\n"
  "\n"
  "  register RXB1D7 at 0xF5D\n"
  "    <RXB1D7 [8]> ;\n"
  "\n"
  "  register RXB1DLC at 0xF55\n"
  "    <-, RXRTR, RESB [2], DLC [4]> ;\n"
  "\n"
  "  register RXB1EIDH at 0xF53\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1EIDL at 0xF54\n"
  "    <RXEID [8]> ;\n"
  "\n"
  "  register RXB1SIDH at 0xF51\n"
  "    <RXSID [8]> ;\n"
  "\n"
  "  register RXB1SIDL at 0xF52\n"
  "    <SID [3], SRR, EXID, -, EID [2]> ;\n"
  "\n"
  "  register RXERRCNT at 0xF75\n"
  "    <REC [8]> ;\n"
  "\n"
  "  register RXF0EIDH at 0xF02\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0EIDL at 0xF03\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF0SIDH at 0xF00\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF0SIDL at 0xF01\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF10EIDH at 0xD76\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10EIDL at 0xD77\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF10SIDH at 0xD74\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF10SIDL at 0xD75\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF11EIDH at 0xD7A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11EIDL at 0xD7B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF11SIDH at 0xD78\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF11SIDL at 0xD79\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF12EIDH at 0xD82\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12EIDL at 0xD83\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF12SIDH at 0xD80\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF12SIDL at 0xD81\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF13EIDH at 0xD86\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13EIDL at 0xD87\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF13SIDH at 0xD84\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF13SIDL at 0xD85\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF14EIDH at 0xD8A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14EIDL at 0xD8B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF14SIDH at 0xD88\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF14SIDL at 0xD89\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF15EIDH at 0xD92\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15EIDL at 0xD93\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF15SIDH at 0xD90\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF15SIDL at 0xD91\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF1EIDH at 0xF06\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1EIDL at 0xF07\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF1SIDH at 0xF04\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF1SIDL at 0xF05\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF2EIDH at 0xF0A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2EIDL at 0xF0B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF2SIDH at 0xF08\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF2SIDL at 0xF09\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF3EIDH at 0xF0E\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3EIDL at 0xF0F\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF3SIDH at 0xF0C\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF3SIDL at 0xF0D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF4EIDH at 0xF12\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4EIDL at 0xF13\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF4SIDH at 0xF10\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF4SIDL at 0xF11\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF5EIDH at 0xF16\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5EIDL at 0xF17\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF5SIDH at 0xF14\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF5SIDL at 0xF15\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXF6EIDH at 0xD62\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6EIDL at 0xD63\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF6SIDH at 0xD60\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF6SIDL at 0xD61\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF7EIDH at 0xD66\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7EIDL at 0xD67\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF7SIDH at 0xD64\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF7SIDL at 0xD65\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF8EIDH at 0xD6A\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8EIDL at 0xD6B\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF8SIDH at 0xD68\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF8SIDL at 0xD69\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXF9EIDH at 0xD72\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9EIDL at 0xD73\n"
  "    <RXFEID [8]> ;\n"
  "\n"
  "  register RXF9SIDH at 0xD70\n"
  "    <RXFSID [8]> ;\n"
  "\n"
  "  register RXF9SIDL at 0xD71\n"
  "    <SID [3], SRR, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register RXFBCON0 at 0xDE0\n"
  "    <F1BP [4], F0BP [4]> ;\n"
  "\n"
  "  register RXFBCON1 at 0xDE1\n"
  "    <F3BP [4], F2BP [4]> ;\n"
  "\n"
  "  register RXFBCON2 at 0xDE2\n"
  "    <F5BP [4], F4BP [4]> ;\n"
  "\n"
  "  register RXFBCON3 at 0xDE3\n"
  "    <F7BP [4], F6BP [4]> ;\n"
  "\n"
  "  register RXFBCON4 at 0xDE4\n"
  "    <F9BP [4], F8BP [4]> ;\n"
  "\n"
  "  register RXFBCON5 at 0xDE5\n"
  "    <F11BP [4], F10BP [4]> ;\n"
  "\n"
  "  register RXFBCON6 at 0xDE6\n"
  "    <F13BP [4], F12BP [4]> ;\n"
  "\n"
  "  register RXFBCON7 at 0xDE7\n"
  "    <F15BP [4], F14BP [4]> ;\n"
  "\n"
  "  register RXFCON0 at 0xDD4\n"
  "    <RXF7EN, RXF6EN, RXF5EN, RXF4EN, RXF3EN, RXF2EN, RXF1EN, RXF0EN> ;\n"
  "\n"
  "  register RXFCON1 at 0xDD5\n"
  "    <RXF15EN, RXF14EN, RXF13EN, RXF12EN, RXF11EN, RXF10EN, RXF9EN, RXF8EN> ;\n"
  "\n"
  "  register RXM0EIDH at 0xF1A\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0EIDL at 0xF1B\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM0SIDH at 0xF18\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM0SIDL at 0xF19\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register RXM1EIDH at 0xF1E\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1EIDL at 0xF1F\n"
  "    <RXMEID [8]> ;\n"
  "\n"
  "  register RXM1SIDH at 0xF1C\n"
  "    <RXMSID [8]> ;\n"
  "\n"
  "  register RXM1SIDL at 0xF1D\n"
  "    <SID [3], -, EXIDEN, -, EID [2]> ;\n"
  "\n"
  "  register SDFLC at 0xDD8\n"
  "    <-, -, -, FLC [5]> ;\n"
  "\n"
  "  register SPBRG at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH at 0xF7F\n"
  "    <SPBRGH [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXB0CON at 0xF40\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB0D0 at 0xF46\n"
  "    <TXB0D0 [8]> ;\n"
  "\n"
  "  register TXB0D1 at 0xF47\n"
  "    <TXB0D1 [8]> ;\n"
  "\n"
  "  register TXB0D2 at 0xF48\n"
  "    <TXB0D2 [8]> ;\n"
  "\n"
  "  register TXB0D3 at 0xF49\n"
  "    <TXB0D3 [8]> ;\n"
  "\n"
  "  register TXB0D4 at 0xF4A\n"
  "    <TXB0D4 [8]> ;\n"
  "\n"
  "  register TXB0D5 at 0xF4B\n"
  "    <TXB0D5 [8]> ;\n"
  "\n"
  "  register TXB0D6 at 0xF4C\n"
  "    <TXB0D6 [8]> ;\n"
  "\n"
  "  register TXB0D7 at 0xF4D\n"
  "    <TXB0D7 [8]> ;\n"
  "\n"
  "  register TXB0DLC at 0xF45\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB0EIDH at 0xF43\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0EIDL at 0xF44\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB0SIDH at 0xF41\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB0SIDL at 0xF42\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB1CON at 0xF30\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB1D0 at 0xF36\n"
  "    <TXB1D0 [8]> ;\n"
  "\n"
  "  register TXB1D1 at 0xF37\n"
  "    <TXB1D1 [8]> ;\n"
  "\n"
  "  register TXB1D2 at 0xF38\n"
  "    <TXB1D2 [8]> ;\n"
  "\n"
  "  register TXB1D3 at 0xF39\n"
  "    <TXB1D3 [8]> ;\n"
  "\n"
  "  register TXB1D4 at 0xF3A\n"
  "    <TXB1D4 [8]> ;\n"
  "\n"
  "  register TXB1D5 at 0xF3B\n"
  "    <TXB1D5 [8]> ;\n"
  "\n"
  "  register TXB1D6 at 0xF3C\n"
  "    <TXB1D6 [8]> ;\n"
  "\n"
  "  register TXB1D7 at 0xF3D\n"
  "    <TXB1D7 [8]> ;\n"
  "\n"
  "  register TXB1DLC at 0xF35\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB1EIDH at 0xF33\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1EIDL at 0xF34\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB1SIDH at 0xF31\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB1SIDL at 0xF32\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXB2CON at 0xF20\n"
  "    <TXBIF, TXABT, TXLARB, TXERR, TXREQ, -, TXPRI [2]> ;\n"
  "\n"
  "  register TXB2D0 at 0xF26\n"
  "    <TXB2D0 [8]> ;\n"
  "\n"
  "  register TXB2D1 at 0xF27\n"
  "    <TXB2D1 [8]> ;\n"
  "\n"
  "  register TXB2D2 at 0xF28\n"
  "    <TXB2D2 [8]> ;\n"
  "\n"
  "  register TXB2D3 at 0xF29\n"
  "    <TXB2D3 [8]> ;\n"
  "\n"
  "  register TXB2D4 at 0xF2A\n"
  "    <TXB2D4 [8]> ;\n"
  "\n"
  "  register TXB2D5 at 0xF2B\n"
  "    <TXB2D5 [8]> ;\n"
  "\n"
  "  register TXB2D6 at 0xF2C\n"
  "    <TXB2D6 [8]> ;\n"
  "\n"
  "  register TXB2D7 at 0xF2D\n"
  "    <TXB2D7 [8]> ;\n"
  "\n"
  "  register TXB2DLC at 0xF25\n"
  "    <-, TXRTR, -, -, DLC [4]> ;\n"
  "\n"
  "  register TXB2EIDH at 0xF23\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2EIDL at 0xF24\n"
  "    <TXEID [8]> ;\n"
  "\n"
  "  register TXB2SIDH at 0xF21\n"
  "    <TXSID [8]> ;\n"
  "\n"
  "  register TXB2SIDL at 0xF22\n"
  "    <SID [3], -, EXIDE, -, EID [2]> ;\n"
  "\n"
  "  register TXBIE at 0xDFC\n"
  "    <-, -, -, TXB2IE, TXB1IE, TXB0IE, -, -> ;\n"
  "\n"
  "  register TXERRCNT at 0xF76\n"
  "    <TEC [8]> ;\n"
  "\n"
  "  register TXREG at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xF mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0xE mask 0xF description \"HS oscillator with SW enabled 4x PLL\"\n"
  "      setting 0xD mask 0xF description \"EC-OSC2 as RA6, software enabled 4X PLL\"\n"
  "      setting 0xC mask 0xF description \"EC-OSC2 as RA6, hardware enabled 4X PLL\"\n"
  "      setting 0x7 mask 0xF description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-hardware enabled 4X PLL\"\n"
  "      setting 0x5 mask 0xF description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x3 mask 0xF description \"RC-OSC2 as divide by 4 CLKOUT\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.0V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"MCLR enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled, RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B and P1C muxed with RE6 and RE5\"\n"
  "      setting 0x0 mask 0x2 description \"P1B and P1C muxed with RH7 and RH6\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 in Microcontroller Mode / RB3 otherwise\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 4 {\n"
  "    CP_3 mask 0x8 description \"Code Protect 00C000-00FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 008000-00BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 0004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 000800-0003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 4 {\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 004000-007FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 4 {\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 004000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-003FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_155_embeddedDevices = {
  "PIC18F8680.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_155_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F86J10.piccoloDevice'

const char * gWrapperFileContent_156_embeddedDevices = // 14954 bytes
  "controller PIC18F86J10 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0x800 to 0x8FF ;\n"
  "  unusedregister 0x900 to 0x9FF ;\n"
  "  unusedregister 0xA00 to 0xAFF ;\n"
  "  unusedregister 0xB00 to 0xBFF ;\n"
  "  unusedregister 0xC00 to 0xCFF ;\n"
  "  unusedregister 0xD00 to 0xDFF ;\n"
  "  unusedregister 0xE00 to 0xEFF ;\n"
  "  unusedregister 0xF00 to 0xF5F ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  # Total ram: 2048\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00FFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_156_embeddedDevices = {
  "PIC18F86J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_156_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F86J11.piccoloDevice'

const char * gWrapperFileContent_157_embeddedDevices = // 16928 bytes
  "controller PIC18F86J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF59 ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3930\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, -, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF65\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF64\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF5F\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF5E\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF61\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF60\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF5D\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF5C\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF63\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF62\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF5B\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF5A\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-0FFF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"ECPLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC\"\n"
  "      setting 0x5 mask 0x7 description \"HSPLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTPLL1\"\n"
  "      setting 0x2 mask 0x7 description \"INTPLL2\"\n"
  "      setting 0x1 mask 0x7 description \"INTIO1\"\n"
  "      setting 0x0 mask 0x7 description \"INTIO2\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP address masking\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP on PORTA, PORTF and PORTH\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_157_embeddedDevices = {
  "PIC18F86J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_157_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F86J15.piccoloDevice'

const char * gWrapperFileContent_158_embeddedDevices = // 14934 bytes
  "controller PIC18F86J15 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-017FF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_158_embeddedDevices = {
  "PIC18F86J15.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_158_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F86J16.piccoloDevice'

const char * gWrapperFileContent_159_embeddedDevices = // 16935 bytes
  "controller PIC18F86J16 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF59 ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3930\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, -, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF65\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF64\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF5F\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF5E\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF61\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF60\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF5D\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF5C\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF63\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF62\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF5B\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF5A\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-017FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"ECPLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC\"\n"
  "      setting 0x5 mask 0x7 description \"HSPLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTPLL1\"\n"
  "      setting 0x2 mask 0x7 description \"INTPLL2\"\n"
  "      setting 0x1 mask 0x7 description \"INTIO1\"\n"
  "      setting 0x0 mask 0x7 description \"INTIO2\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP address masking\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP on PORTA, PORTF and PORTH\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_159_embeddedDevices = {
  "PIC18F86J16.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_159_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F86J50.piccoloDevice'

const char * gWrapperFileContent_160_embeddedDevices = // 19080 bytes
  "controller PIC18F86J50 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF3F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3904\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCTL2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, USBIP, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, -, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF4B\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF4A\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF45\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF44\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF47\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF46\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF43\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF42\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF49\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF48\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF41\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF40\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, -, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, -, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF5F\n"
  "    <UTEYE, -, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF65\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5D\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF63\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF4C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF4D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF56\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF57\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF58\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF59\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF5A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF5B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF4E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF4F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF50\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF51\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF52\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF53\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF54\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF55\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF61\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF60\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF5C\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF64\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00FFF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"EC+PLL(CLKO-RA6),USB-EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC(CLKO-RA6),USB-EC\"\n"
  "      setting 0x5 mask 0x7 description \"HS+PLL,USB-HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS,USB-HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSCPLLO(CLKO-RA6)\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSCPLL\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSCO(CLKO-RA6)\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP V3 7 bit address masking bit mode\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"CCP2 Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on EMB\"\n"
  "      setting 0x0 mask 0x4 description \"PMP elsewhere\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_160_embeddedDevices = {
  "PIC18F86J50.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_160_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F86J55.piccoloDevice'

const char * gWrapperFileContent_161_embeddedDevices = // 19086 bytes
  "controller PIC18F86J55 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF3F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3904\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCTL2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, USBIP, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, -, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF4B\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF4A\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF45\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF44\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF47\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF46\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF43\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF42\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF49\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF48\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF41\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF40\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, -, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, -, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF5F\n"
  "    <UTEYE, -, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF65\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5D\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF63\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF4C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF4D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF56\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF57\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF58\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF59\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF5A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF5B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF4E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF4F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF50\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF51\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF52\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF53\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF54\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF55\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF61\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF60\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF5C\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF64\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-017FF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"EC+PLL(CLKO-RA6),USB-EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC(CLKO-RA6),USB-EC\"\n"
  "      setting 0x5 mask 0x7 description \"HS+PLL,USB-HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS,USB-HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSCPLLO(CLKO-RA6)\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSCPLL\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSCO(CLKO-RA6)\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP V3 7 bit address masking bit mode\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"CCP2 Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on EMB\"\n"
  "      setting 0x0 mask 0x4 description \"PMP elsewhere\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_161_embeddedDevices = {
  "PIC18F86J55.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_161_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F86J60.piccoloDevice'

const char * gWrapperFileContent_162_embeddedDevices = // 18602 bytes
  "controller PIC18F86J60 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  unusedregister 0xF62 to 0xF66 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <-, -, -, -, -, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <-, -, LATJ5, LATJ4, -, -, -, -> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <-, -, -, -, -, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <-, -, RJ5, RJ4, -, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <-, -, -, -, -, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <-, -, TRISJ5, TRISJ4, -, -, -, -> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00FFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_162_embeddedDevices = {
  "PIC18F86J60.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_162_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F86J65.piccoloDevice'

const char * gWrapperFileContent_163_embeddedDevices = // 18608 bytes
  "controller PIC18F86J65 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  unusedregister 0xF62 to 0xF66 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <-, -, -, -, -, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <-, -, LATJ5, LATJ4, -, -, -, -> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <-, -, -, -, -, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <-, -, RJ5, RJ4, -, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <-, -, -, -, -, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <-, -, TRISJ5, TRISJ4, -, -, -, -> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-017FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_163_embeddedDevices = {
  "PIC18F86J65.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_163_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8720.piccoloDevice'

const char * gWrapperFileContent_164_embeddedDevices = // 17830 bytes
  "controller PIC18F8720 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131072 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF00 to 0xF6A ;\n"
  "  unusedregister 0xF79 to 0xF7F ;\n"
  "  unusedregister 0xF9B ;\n"
  "  unusedregister 0xFB6 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3840\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, -, -, -, ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <-, -, DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <-, -, DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <-, -, DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RCIP, TXIP, SSPIP, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <-, CMIP, -, EEIP, BCLIP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, -, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, -, -, -, -, -, -, SCS> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RCIE, TXIE, SSPIE, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <-, CMIE, -, EEIE, BCLIE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, -, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RCIF, TXIF, SSPIF, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <-, CMIF, -, EEIF, BCLIF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, -, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SSPADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSPBUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSPCON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSPCON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSPSTAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, -, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, -, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 6 {\n"
  "    OSCS mask 0x20 description \"Osc. Switch Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"RC-OSC2 as RA6\"\n"
  "      setting 0x6 mask 0x7 description \"HS-PLL Enabled\"\n"
  "      setting 0x5 mask 0x7 description \"EC-OSC2 as RA6\"\n"
  "      setting 0x4 mask 0x7 description \"EC-OSC2 as Clock Out\"\n"
  "      setting 0x3 mask 0x7 description \"RC-OSC2 as Clock Out\"\n"
  "      setting 0x2 mask 0x7 description \"HS\"\n"
  "      setting 0x1 mask 0x7 description \"XT\"\n"
  "      setting 0x0 mask 0x7 description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 4 {\n"
  "    WDTPS mask 0xE description \"Watchdog Postscaler\"\n"
  "      setting 0xE mask 0xE description \"1:128\"\n"
  "      setting 0xC mask 0xE description \"1:64\"\n"
  "      setting 0xA mask 0xE description \"1:32\"\n"
  "      setting 0x8 mask 0xE description \"1:16\"\n"
  "      setting 0x6 mask 0xE description \"1:8\"\n"
  "      setting 0x4 mask 0xE description \"1:4\"\n"
  "      setting 0x2 mask 0xE description \"1:2\"\n"
  "      setting 0x0 mask 0xE description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 4 {\n"
  "    BODENV mask 0xC description \"Brown Out Voltage\"\n"
  "      setting 0xC mask 0xC description \"2.5V\"\n"
  "      setting 0x8 mask 0xC description \"2.7V\"\n"
  "      setting 0x4 mask 0xC description \"4.2V\"\n"
  "      setting 0x0 mask 0xC description \"4.5V\"\n"
  "    BODEN mask 0x2 description \"Brown Out Detect\"\n"
  "      setting 0x2 mask 0x2 description \"Enabled\"\n"
  "      setting 0x0 mask 0x2 description \"Disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 1 {\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EEPROM Code Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EEPROM Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00200-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_164_embeddedDevices = {
  "PIC18F8720.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_164_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8722.piccoloDevice'

const char * gWrapperFileContent_165_embeddedDevices = // 21540 bytes
  "controller PIC18F8722 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131072 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, RXDTP, TXCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7-Microcontroller Mode/RB3-All other modes\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus\"\n"
  "    ABW mask 0x30 description \"Address Bus Width\"\n"
  "      setting 0x30 mask 0x30 description \"20-bit\"\n"
  "      setting 0x20 mask 0x30 description \"16-bit\"\n"
  "      setting 0x10 mask 0x30 description \"12-bit\"\n"
  "      setting 0x0 mask 0x30 description \"8-bit\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_165_embeddedDevices = {
  "PIC18F8722.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_165_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F8723.piccoloDevice'

const char * gWrapperFileContent_166_embeddedDevices = // 21530 bytes
  "controller PIC18F8723 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131072 ;\n"
  "  eepromsize 1024 at 0xF00000 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCP1ASE, ECCP1AS [3], PSS1AC [2], PSS1BD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <P1RSEN, P1DC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCP2ASE, ECCP2AS [3], PSS2AC [2], PSS2BD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <P2RSEN, P2DC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCP3ASE, ECCP3AS [3], PSS3AC [2], PSS3BD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <P3RSEN, P3DC [7]> ;\n"
  "\n"
  "  register EEADR at 0xFA9\n"
  "    <EEADR [8]> ;\n"
  "\n"
  "  register EEADRH at 0xFAA\n"
  "    <-, -, -, -, -, -, EEADRH [2]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <EEPGD, CFGS, -, FREE, WRERR, WREN, WR, RD> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EEDATA at 0xFA8\n"
  "    <EEDATA [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, EEIP, BCLIP1, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSPIP2, BCLIP2, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register LVDCON at 0xFD2\n"
  "    <-, -, IRVST, LVDEN, LVDL [4]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, FLTS, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, -, TUN [5]> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, EEIE, BCLIE1, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSPIE2, BCLIE2, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, EEIF, BCLIF1, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSPIF2, BCLIF2, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, SBOREN, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, TOUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x300001 width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0xF description \"Oscillator\"\n"
  "      setting 0xC mask 0xC description \"11XX EXT RC-CLKOUT on RA6\"\n"
  "      setting 0xA mask 0xE description \"101X EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x9 mask 0xF description \"INT RC-CLKOUT on RA6,Port on RA7\"\n"
  "      setting 0x8 mask 0xF description \"INT RC-Port on RA6,Port on RA7\"\n"
  "      setting 0x7 mask 0xF description \"EXT RC-Port on RA6\"\n"
  "      setting 0x6 mask 0xF description \"HS-PLL enabled freq=4xFosc1\"\n"
  "      setting 0x5 mask 0xF description \"EC-Port on RA6\"\n"
  "      setting 0x4 mask 0xF description \"EC-CLKOUT on RA6\"\n"
  "      setting 0x3 mask 0xF description \"0011 EXT RC-CLKOUT on RA6\"\n"
  "      setting 0x2 mask 0xF description \"HS\"\n"
  "      setting 0x1 mask 0xF description \"XT\"\n"
  "      setting 0x0 mask 0xF description \"LP\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x300003 width 5 {\n"
  "    WDTPS mask 0x1E description \"Watchdog Postscaler\"\n"
  "      setting 0x1E mask 0x1E description \"1:32768\"\n"
  "      setting 0x1C mask 0x1E description \"1:16384\"\n"
  "      setting 0x1A mask 0x1E description \"1:8192\"\n"
  "      setting 0x18 mask 0x1E description \"1:4096\"\n"
  "      setting 0x16 mask 0x1E description \"1:2048\"\n"
  "      setting 0x14 mask 0x1E description \"1:1024\"\n"
  "      setting 0x12 mask 0x1E description \"1:512\"\n"
  "      setting 0x10 mask 0x1E description \"1:256\"\n"
  "      setting 0xE mask 0x1E description \"1:128\"\n"
  "      setting 0xC mask 0x1E description \"1:64\"\n"
  "      setting 0xA mask 0x1E description \"1:32\"\n"
  "      setting 0x8 mask 0x1E description \"1:16\"\n"
  "      setting 0x6 mask 0x1E description \"1:8\"\n"
  "      setting 0x4 mask 0x1E description \"1:4\"\n"
  "      setting 0x2 mask 0x1E description \"1:2\"\n"
  "      setting 0x0 mask 0x1E description \"1:1\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x300002 width 5 {\n"
  "    BODENV mask 0x18 description \"Brown Out Voltage\"\n"
  "      setting 0x18 mask 0x18 description \"2.0V\"\n"
  "      setting 0x10 mask 0x18 description \"2.7V\"\n"
  "      setting 0x8 mask 0x18 description \"4.2V\"\n"
  "      setting 0x0 mask 0x18 description \"4.5V\"\n"
  "    BODEN mask 0x6 description \"Brown Out Detect\"\n"
  "      setting 0x6 mask 0x6 description \"Enabled in hardware, SBOREN disabled\"\n"
  "      setting 0x4 mask 0x6 description \"Enabled while active,disabled in SLEEP,SBOREN disabled\"\n"
  "      setting 0x2 mask 0x6 description \"Controlled with SBOREN bit\"\n"
  "      setting 0x0 mask 0x6 description \"Disabled in hardware, SBOREN disabled\"\n"
  "    PUT mask 0x1 description \"Power Up Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x300005 width 8 {\n"
  "    MCLRE mask 0x80 description \"Master Clear Enable\"\n"
  "      setting 0x80 mask 0x80 description \"MCLR Enabled,RG5 Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"MCLR Disabled, RG5 Enabled\"\n"
  "    LPT1OSC mask 0x4 description \"Low Power Timer1 Osc enable\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7-Microcontroller Mode/RB3-All other modes\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x300004 width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus\"\n"
  "    ABW mask 0x30 description \"Address Bus Width\"\n"
  "      setting 0x30 mask 0x30 description \"20-bit\"\n"
  "      setting 0x20 mask 0x30 description \"16-bit\"\n"
  "      setting 0x10 mask 0x30 description \"12-bit\"\n"
  "      setting 0x0 mask 0x30 description \"8-bit\"\n"
  "    PMODE mask 0x3 description \"Processor Mode\"\n"
  "      setting 0x3 mask 0x3 description \"Microcontroller\"\n"
  "      setting 0x2 mask 0x3 description \"Microprocessor\"\n"
  "      setting 0x1 mask 0x3 description \"Microprocessor w/Boot\"\n"
  "      setting 0x0 mask 0x3 description \"Ext Microcontroller\"\n"
  "  }\n"
  "\n"
  "  config CONFIG4L at 0x300006 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    BBSIZ mask 0x30 description \"Boot Block Size\"\n"
  "      setting 0x20 mask 0x20 description \"4K Words (8 Kbytes)\"\n"
  "      setting 0x10 mask 0x30 description \"2K Words (4 Kbytes)\"\n"
  "      setting 0x0 mask 0x30 description \"1K Words (2 Kbytes)\"\n"
  "    LVP mask 0x4 description \"Low Voltage Program\"\n"
  "      setting 0x4 mask 0x4 description \"Enabled\"\n"
  "      setting 0x0 mask 0x4 description \"Disabled\"\n"
  "    STVR mask 0x1 description \"Stack Overflow Reset\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5H at 0x300009 width 8 {\n"
  "    CPD mask 0x80 description \"Data EE Read Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CPB mask 0x40 description \"Code Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG5L at 0x300008 width 8 {\n"
  "    CP_7 mask 0x80 description \"Code Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    CP_6 mask 0x40 description \"Code Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    CP_5 mask 0x20 description \"Code Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    CP_4 mask 0x10 description \"Code Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    CP_3 mask 0x8 description \"Code Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    CP_2 mask 0x4 description \"Code Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CP_1 mask 0x2 description \"Code Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    CP_0 mask 0x1 description \"Code Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6H at 0x30000B width 8 {\n"
  "    WRTD mask 0x80 description \"Data EE Write Protect\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRTB mask 0x40 description \"Table Write Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRTC mask 0x20 description \"Config. Write Protect\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG6L at 0x30000A width 8 {\n"
  "    WRT_7 mask 0x80 description \"Table Write Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    WRT_6 mask 0x40 description \"Table Write Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    WRT_5 mask 0x20 description \"Table Write Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    WRT_4 mask 0x10 description \"Table Write Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    WRT_3 mask 0x8 description \"Table Write Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    WRT_2 mask 0x4 description \"Table Write Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    WRT_1 mask 0x2 description \"Table Write Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    WRT_0 mask 0x1 description \"Table Write Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7H at 0x30000D width 7 {\n"
  "    EBTRB mask 0x40 description \"Table Read Protect Boot\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG7L at 0x30000C width 8 {\n"
  "    EBTR_7 mask 0x80 description \"Table Read Protect 1C000-1FFFF\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    EBTR_6 mask 0x40 description \"Table Read Protect 18000-1BFFF\"\n"
  "      setting 0x40 mask 0x40 description \"Disabled\"\n"
  "      setting 0x0 mask 0x40 description \"Enabled\"\n"
  "    EBTR_5 mask 0x20 description \"Table Read Protect 14000-17FFF\"\n"
  "      setting 0x20 mask 0x20 description \"Disabled\"\n"
  "      setting 0x0 mask 0x20 description \"Enabled\"\n"
  "    EBTR_4 mask 0x10 description \"Table Read Protect 10000-13FFF\"\n"
  "      setting 0x10 mask 0x10 description \"Disabled\"\n"
  "      setting 0x0 mask 0x10 description \"Enabled\"\n"
  "    EBTR_3 mask 0x8 description \"Table Read Protect 0C000-0FFFF\"\n"
  "      setting 0x8 mask 0x8 description \"Disabled\"\n"
  "      setting 0x0 mask 0x8 description \"Enabled\"\n"
  "    EBTR_2 mask 0x4 description \"Table Read Protect 08000-0BFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    EBTR_1 mask 0x2 description \"Table Read Protect 04000-07FFF\"\n"
  "      setting 0x2 mask 0x2 description \"Disabled\"\n"
  "      setting 0x0 mask 0x2 description \"Enabled\"\n"
  "    EBTR_0 mask 0x1 description \"Table Read Protect 00800-03FFF\"\n"
  "      setting 0x1 mask 0x1 description \"Disabled\"\n"
  "      setting 0x0 mask 0x1 description \"Enabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_166_embeddedDevices = {
  "PIC18F8723.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_166_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F87J10.piccoloDevice'

const char * gWrapperFileContent_167_embeddedDevices = // 14935 bytes
  "controller PIC18F87J10 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xF60 to 0xF61 ;\n"
  "  unusedregister 0xF7A to 0xF7B ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xFD2 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3936\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, -, -, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <-, PLLEN, -, -, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, -, -, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, -, -, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register PWM1CON at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF6\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 EC\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC EC+PLL\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC EC\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC HS+PLL\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC HS\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_167_embeddedDevices = {
  "PIC18F87J10.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_167_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F87J11.piccoloDevice'

const char * gWrapperFileContent_168_embeddedDevices = // 16936 bytes
  "controller PIC18F87J11 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF59 ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3930\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, -, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <LATA7, LATA6, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, IRCF [3], OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF65\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF64\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF5F\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF5E\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF61\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF60\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF5D\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF5C\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF63\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF62\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF5B\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF5A\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <RA7, RA6, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <TRISA7, TRISA6, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"ECPLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC\"\n"
  "      setting 0x5 mask 0x7 description \"HSPLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTPLL1\"\n"
  "      setting 0x2 mask 0x7 description \"INTPLL2\"\n"
  "      setting 0x1 mask 0x7 description \"INTIO1\"\n"
  "      setting 0x0 mask 0x7 description \"INTIO2\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP address masking\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP Mux\"\n"
  "      setting 0x4 mask 0x4 description \"PMP on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP on PORTA, PORTF and PORTH\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_168_embeddedDevices = {
  "PIC18F87J11.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_168_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F87J50.piccoloDevice'

const char * gWrapperFileContent_169_embeddedDevices = // 19097 bytes
  "controller PIC18F87J50 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xEFF ;\n"
  "  ram gpr15 : 0xF00 to 0xF3F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3904\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <VCFG [2], CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <ADFM, ADCAL, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCTL1 at 0xF7E\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCTL2 at 0xF7C\n"
  "    <ABDOVF, RCMT, DTRXP, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBD\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBC\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFB8\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFB7\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB3\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB2\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CM1CON1 at 0xFD2\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CM2CON1 at 0xFD1\n"
  "    <CON, COE, CPOL, EVPOL [2], CREF, CCH [2]> ;\n"
  "\n"
  "  register CMSTATUS at 0xF6A\n"
  "    <-, -, -, -, -, -, COUT2, COUT1> ;\n"
  "\n"
  "  register ECCP1AS at 0xFBF\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1CON at 0xFBB\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register ECCP2AS at 0xFBA\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2CON at 0xFB6\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register ECCP3AS at 0xFB5\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3CON at 0xFB1\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PMPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CM2IP, CM1IP, USBIP, BCL1IP, LVDIP, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, -, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <-, IRCF [3], -, FLTS, -, -> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <HF256DIV, PLLEN, TUN5, TUN4, TUN3, TUN2, TUN1, TUN0> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PMPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CM2IE, CM1IE, USBIE, BCL1IE, LVDIE, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PMPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CM2IF, CM1IF, USBIF, BCL1IF, LVDIF, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PMADDRH at 0xF69\n"
  "    <CS2, CS1, ADDRH [6]> ;\n"
  "\n"
  "  register PMADDRL at 0xF68\n"
  "    <ADDRL [8]> ;\n"
  "\n"
  "  register PMCONH at 0xF4B\n"
  "    <PMPEN, -, PSIDL, ADRMUX1, ADRMUX0, PTBEEN, PTWREN, PTRDEN> ;\n"
  "\n"
  "  register PMCONL at 0xF4A\n"
  "    <CSF1, CSF0, ALP, CS2P, CS1P, BEP, WRSP, RDSP> ;\n"
  "\n"
  "  register PMDIN1H at 0xF67\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN1L at 0xF66\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDIN2H at 0xF45\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDIN2L at 0xF44\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMDOUT2H at 0xF47\n"
  "    <DATAH [8]> ;\n"
  "\n"
  "  register PMDOUT2L at 0xF46\n"
  "    <DATAL [8]> ;\n"
  "\n"
  "  register PMEH at 0xF43\n"
  "    <PTENH [8]> ;\n"
  "\n"
  "  register PMEL at 0xF42\n"
  "    <PTENL [8]> ;\n"
  "\n"
  "  register PMMODEH at 0xF49\n"
  "    <BUSY, IRQM [2], INCM [2], MODE16, MODE [2]> ;\n"
  "\n"
  "  register PMMODEL at 0xF48\n"
  "    <WAITB [2], WAITM [4], WAITE [2]> ;\n"
  "\n"
  "  register PMSTATH at 0xF41\n"
  "    <IBF, IBOV, -, -, IB3F, IB2F, IB1F, IB0F> ;\n"
  "\n"
  "  register PMSTATL at 0xF40\n"
  "    <OBE, OBUF, -, -, OB3E, OB2E, OB1E, OB0E> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, -, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RDPU, REPU, RJPU, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PWM1CON at 0xFBE\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM2CON at 0xFB9\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register PWM3CON at 0xFB4\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, nCM, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAF\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xFAA\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAC\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF9C\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFB0\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xFAB\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF6E\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF6F\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF6C\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF6B\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF6D\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, PSA, T0PS [3]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xF79\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xF7B\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xF7A\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, -, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAE\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xFA9\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAD\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xFA8\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register UADDR at 0xF5E\n"
  "    <-, ADDR [7]> ;\n"
  "\n"
  "  register UCFG at 0xF5F\n"
  "    <UTEYE, -, -, UPUEN, UTRDIS, FSEN, PPB [2]> ;\n"
  "\n"
  "  register UCON at 0xF65\n"
  "    <-, PPBRST, SE0, PKTDIS, USBEN, RESUME, SUSPND, -> ;\n"
  "\n"
  "  register UEIE at 0xF5D\n"
  "    <BTSEE, -, -, BTOEE, DFN8EE, CRC16EE, CRC5EE, PIDEE> ;\n"
  "\n"
  "  register UEIR at 0xF63\n"
  "    <BTSEF, -, -, BTOEF, DFN8EF, CRC16EF, CRC5EF, PIDEF> ;\n"
  "\n"
  "  register UEP0 at 0xF4C\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP1 at 0xF4D\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP10 at 0xF56\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP11 at 0xF57\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP12 at 0xF58\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP13 at 0xF59\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP14 at 0xF5A\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP15 at 0xF5B\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP2 at 0xF4E\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP3 at 0xF4F\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP4 at 0xF50\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP5 at 0xF51\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP6 at 0xF52\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP7 at 0xF53\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP8 at 0xF54\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UEP9 at 0xF55\n"
  "    <-, -, -, EPHSHK, EPCONDIS, EPOUTEN, EPINEN, EPSTALL> ;\n"
  "\n"
  "  register UFRMH at 0xF61\n"
  "    <-, -, -, -, -, FRM [3]> ;\n"
  "\n"
  "  register UFRML at 0xF60\n"
  "    <FRM [8]> ;\n"
  "\n"
  "  register UIE at 0xF5C\n"
  "    <-, SOFIE, STALLIE, IDLEIE, TRNIE, ACTIVIE, UERRIE, URSTIE> ;\n"
  "\n"
  "  register UIR at 0xF62\n"
  "    <-, SOFIF, STALLIF, IDLEIF, TRNIF, ACTIVIF, UERRIF, URSTIF> ;\n"
  "\n"
  "  register USTAT at 0xF64\n"
  "    <-, ENDP [4], DIR, PPBI, -> ;\n"
  "\n"
  "  register WDTCON at 0xFC0\n"
  "    <REGSLP, LVDSTAT, -, ADSHR, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    SIGN mask 0x8 description \"Config Word Signature Bit\"\n"
  "      setting 0x8 mask 0x8 description \"Bulk erase of memory not conducated\"\n"
  "      setting 0x0 mask 0x8 description \"Bulk erase of memory area complete\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFF7\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "    CPUDIV mask 0x3 description \"CPU DIV\"\n"
  "      setting 0x3 mask 0x3 description \"No CPU system clock divide\"\n"
  "      setting 0x2 mask 0x3 description \"CPU system clock divide by 2\"\n"
  "      setting 0x1 mask 0x3 description \"CPU system clock divide by 3\"\n"
  "      setting 0x0 mask 0x3 description \"CPU system clock divide by 6\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVR mask 0x20 description \"Stack Overflow Reset\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    PLLDIV mask 0xE description \"PLL DIV\"\n"
  "      setting 0xE mask 0xE description \"No Divide (4MHz input)\"\n"
  "      setting 0xC mask 0xE description \"Divide by 2 (8MHz input)\"\n"
  "      setting 0xA mask 0xE description \"Divide by 3 (12MHz input)\"\n"
  "      setting 0x8 mask 0xE description \"Divide by 4 (16MHz input)\"\n"
  "      setting 0x6 mask 0xE description \"Divide by 5 (20MHz input)\"\n"
  "      setting 0x4 mask 0xE description \"Divide by 6 (24MHz input)\"\n"
  "      setting 0x2 mask 0xE description \"Divide by 10 (40MHz input)\"\n"
  "      setting 0x0 mask 0xE description \"Divide by 12 (48MHz input)\"\n"
  "    WDT mask 0x1 description \"Watchdog Timer\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled-Controlled by SWDTEN bit\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Postscaler\"\n"
  "      setting 0xF mask 0xF description \"1:32768\"\n"
  "      setting 0xE mask 0xF description \"1:16384\"\n"
  "      setting 0xD mask 0xF description \"1:8192\"\n"
  "      setting 0xC mask 0xF description \"1:4096\"\n"
  "      setting 0xB mask 0xF description \"1:2048\"\n"
  "      setting 0xA mask 0xF description \"1:1024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Mode\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "    FCMEN mask 0x40 description \"Fail-Safe Clock Monitor Enable\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "    OSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"EC+PLL(CLKO-RA6),USB-EC+PLL\"\n"
  "      setting 0x6 mask 0x7 description \"EC(CLKO-RA6),USB-EC\"\n"
  "      setting 0x5 mask 0x7 description \"HS+PLL,USB-HS+PLL\"\n"
  "      setting 0x4 mask 0x7 description \"HS,USB-HS\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSCPLLO(CLKO-RA6)\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSCPLL\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSCO(CLKO-RA6)\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0xF0 mask 0xF0 description \"RESERVED\"\n"
  "    MSSP7B_EN mask 0x8 description \"MSSP address masking\"\n"
  "      setting 0x8 mask 0x8 description \"7 bit address masking mode\"\n"
  "      setting 0x0 mask 0x8 description \"5 bit address masking mode\"\n"
  "    PMPMX mask 0x4 description \"PMP MUX\"\n"
  "      setting 0x4 mask 0x4 description \"PMP ports on PORTD and PORTE\"\n"
  "      setting 0x0 mask 0x4 description \"PMP ports on PORTA,PORTF and PORTH\"\n"
  "    ECCPMX mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RE6/RE5/RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"Enhanced CCP1/3 [P1B/P1C/P3B/P3C] muxed with RH7/RH6/RH5/RH4\"\n"
  "    CCP2MUX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"RC1\"\n"
  "      setting 0x0 mask 0x1 description \"RE7 <Microcontroller> / RB3\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    BW mask 0x40 description \"Data Bus Width\"\n"
  "      setting 0x40 mask 0x40 description \"16-bit external bus mode\"\n"
  "      setting 0x0 mask 0x40 description \"8-bit external bus mode\"\n"
  "    PMODE mask 0x30 description \"External Memory Bus\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller\"\n"
  "      setting 0x20 mask 0x30 description \"Ext Microcontroller 12-bit\"\n"
  "      setting 0x10 mask 0x30 description \"Ext Microcontroller 16-bit\"\n"
  "      setting 0x0 mask 0x30 description \"Ext Microcontroller 20-bit\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_169_embeddedDevices = {
  "PIC18F87J50.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_169_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F87J60.piccoloDevice'

const char * gWrapperFileContent_170_embeddedDevices = // 18609 bytes
  "controller PIC18F87J60 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  unusedregister 0xF62 to 0xF66 ;\n"
  "  unusedregister 0xFB0 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <-, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <-, -, -, -, -, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, -> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <-, -, -, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <-, -, LATJ5, LATJ4, -, -, -, -> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <-, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <-, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <-, -, -, -, -, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, -> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <-, -, -, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <-, -, RJ5, RJ4, -, -, -, -> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <-, -, -, -, -, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, -> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <-, -, -, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <-, -, TRISJ5, TRISJ4, -, -, -, -> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    RES mask 0xF8 description \"Reserved\"\n"
  "      setting 0xF8 mask 0xF8 description \"maintain these bits as 1\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_170_embeddedDevices = {
  "PIC18F87J60.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_170_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F96J60.piccoloDevice'

const char * gWrapperFileContent_171_embeddedDevices = // 19973 bytes
  "controller PIC18F96J60 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 65528 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <LATG7, LATG6, LATG5, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RG7, RG6, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <TRISG7, TRISG6, TRISG5, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0xFFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-00FFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0xFFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0xFFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0xFFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0xFFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7 (or RB3 in Ext Micro Mode)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0xFFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Ignore MEMCON.WAIT, Device Will Not Wait\"\n"
  "      setting 0x0 mask 0x80 description \"Observe MEMCON.WAIT\"\n"
  "    BW mask 0x40 description \"Data Bus Width Select\"\n"
  "      setting 0x40 mask 0x40 description \"16-Bit\"\n"
  "      setting 0x0 mask 0x40 description \"8-Bit\"\n"
  "    EMB mask 0x30 description \"External Memory Bus Address Mode\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller Mode, External Bus Disabled\"\n"
  "      setting 0x20 mask 0x30 description \"Extended Microcontroller Mode, 12-Bit Addr\"\n"
  "      setting 0x10 mask 0x30 description \"Extended Microcontroller Mode, 16-Bit Addr\"\n"
  "      setting 0x0 mask 0x30 description \"Extended Microcontroller Mode, 20-Bit Addr\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift Enable\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_171_embeddedDevices = {
  "PIC18F96J60.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_171_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F96J65.piccoloDevice'

const char * gWrapperFileContent_172_embeddedDevices = // 19979 bytes
  "controller PIC18F96J65 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 98296 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <LATG7, LATG6, LATG5, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RG7, RG6, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <TRISG7, TRISG6, TRISG5, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x17FF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-017FFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x17FF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x17FFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x17FFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x17FFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7 (or RB3 in Ext Micro Mode)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x17FFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Ignore MEMCON.WAIT, Device Will Not Wait\"\n"
  "      setting 0x0 mask 0x80 description \"Observe MEMCON.WAIT\"\n"
  "    BW mask 0x40 description \"Data Bus Width Select\"\n"
  "      setting 0x40 mask 0x40 description \"16-Bit\"\n"
  "      setting 0x0 mask 0x40 description \"8-Bit\"\n"
  "    EMB mask 0x30 description \"External Memory Bus Address Mode\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller Mode, External Bus Disabled\"\n"
  "      setting 0x20 mask 0x30 description \"Extended Microcontroller Mode, 12-Bit Addr\"\n"
  "      setting 0x10 mask 0x30 description \"Extended Microcontroller Mode, 16-Bit Addr\"\n"
  "      setting 0x0 mask 0x30 description \"Extended Microcontroller Mode, 20-Bit Addr\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift Enable\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_172_embeddedDevices = {
  "PIC18F96J65.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_172_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- File '/PIC18F97J60.piccoloDevice'

const char * gWrapperFileContent_173_embeddedDevices = // 19980 bytes
  "controller PIC18F97J60 {\n"
  "  processor \"pic18_60\" ;\n"
  "  romsize 131064 ;\n"
  "  bank 16 ;\n"
  "  unusedregister 0xFD4 ;\n"
  "  unusedregister 0xFA8 to 0xFAA ;\n"
  "  unusedregister 0xEFF ;\n"
  "  unusedregister 0xEFC ;\n"
  "  unusedregister 0xEF8 to 0xEFA ;\n"
  "  unusedregister 0xEDA to 0xEE1 ;\n"
  "  unusedregister 0xED6 to 0xED7 ;\n"
  "  unusedregister 0xED2 to 0xED3 ;\n"
  "  unusedregister 0xEBA to 0xEBF ;\n"
  "  unusedregister 0xEB5 ;\n"
  "  unusedregister 0xEB3 ;\n"
  "  unusedregister 0xEAC to 0xEB0 ;\n"
  "  unusedregister 0xEA5 ;\n"
  "  unusedregister 0xEA1 ;\n"
  "  unusedregister 0xE9A to 0xE9F ;\n"
  "  unusedregister 0xE8B to 0xE96 ;\n"
  "  unusedregister 0xE86 to 0xE89 ;\n"
  "  ram accessram : 0x0 to 0x5F ;\n"
  "  ram gpr0 : 0x60 to 0xFF ;\n"
  "  ram gpr1 : 0x100 to 0x1FF ;\n"
  "  ram gpr10 : 0xA00 to 0xAFF ;\n"
  "  ram gpr11 : 0xB00 to 0xBFF ;\n"
  "  ram gpr12 : 0xC00 to 0xCFF ;\n"
  "  ram gpr13 : 0xD00 to 0xDFF ;\n"
  "  ram gpr14 : 0xE00 to 0xE7F ;\n"
  "  ram gpr15 : 0xF00 to 0xF5F ;\n"
  "  ram gpr2 : 0x200 to 0x2FF ;\n"
  "  ram gpr3 : 0x300 to 0x3FF ;\n"
  "  ram gpr4 : 0x400 to 0x4FF ;\n"
  "  ram gpr5 : 0x500 to 0x5FF ;\n"
  "  ram gpr6 : 0x600 to 0x6FF ;\n"
  "  ram gpr7 : 0x700 to 0x7FF ;\n"
  "  ram gpr8 : 0x800 to 0x8FF ;\n"
  "  ram gpr9 : 0x900 to 0x9FF ;\n"
  "  # Total ram: 3808\n"
  "\n"
  "  register ADCON0 at 0xFC2\n"
  "    <-, -, CHS [4], GO/nDONE, ADON> ;\n"
  "\n"
  "  register ADCON1 at 0xFC1\n"
  "    <-, -, VCFG [2], PCFG [4]> ;\n"
  "\n"
  "  register ADCON2 at 0xFC0\n"
  "    <ADFM, -, ACQT [3], ADCS [3]> ;\n"
  "\n"
  "  register ADRESH at 0xFC4\n"
  "    <ADRESH [8]> ;\n"
  "\n"
  "  register ADRESL at 0xFC3\n"
  "    <ADRESL [8]> ;\n"
  "\n"
  "  register BAUDCON1 at 0xF7E\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BAUDCON2 at 0xF7C\n"
  "    <-, RCMT, -, SCKP, BRG16, -, WUE, ABDEN> ;\n"
  "\n"
  "  register BSR at 0xFE0\n"
  "    <-, -, -, -, BSR [4]> ;\n"
  "\n"
  "  register CCP1CON at 0xFBD\n"
  "    <P1M [2], DC1B [2], CCP1M [4]> ;\n"
  "\n"
  "  register CCP2CON at 0xFBA\n"
  "    <P2M [2], DC2B [2], CCP2M [4]> ;\n"
  "\n"
  "  register CCP3CON at 0xFB7\n"
  "    <P3M [2], DC3B [2], CCP3M [4]> ;\n"
  "\n"
  "  register CCP4CON at 0xF73\n"
  "    <-, -, DC4B [2], CCP4M [4]> ;\n"
  "\n"
  "  register CCP5CON at 0xF70\n"
  "    <-, -, DC5B [2], CCP5M [4]> ;\n"
  "\n"
  "  register CCPR1H at 0xFBF\n"
  "    <CCPR1H [8]> ;\n"
  "\n"
  "  register CCPR1L at 0xFBE\n"
  "    <CCPR1L [8]> ;\n"
  "\n"
  "  register CCPR2H at 0xFBC\n"
  "    <CCPR2H [8]> ;\n"
  "\n"
  "  register CCPR2L at 0xFBB\n"
  "    <CCPR2L [8]> ;\n"
  "\n"
  "  register CCPR3H at 0xFB9\n"
  "    <CCPR3H [8]> ;\n"
  "\n"
  "  register CCPR3L at 0xFB8\n"
  "    <CCPR3L [8]> ;\n"
  "\n"
  "  register CCPR4H at 0xF75\n"
  "    <CCPR4H [8]> ;\n"
  "\n"
  "  register CCPR4L at 0xF74\n"
  "    <CCPR4L [8]> ;\n"
  "\n"
  "  register CCPR5H at 0xF72\n"
  "    <CCPR5H [8]> ;\n"
  "\n"
  "  register CCPR5L at 0xF71\n"
  "    <CCPR5L [8]> ;\n"
  "\n"
  "  register CMCON at 0xFB4\n"
  "    <C2OUT, C1OUT, C2INV, C1INV, CIS, CM [3]> ;\n"
  "\n"
  "  register CVRCON at 0xFB5\n"
  "    <CVREN, CVROE, CVRR, CVRSS, CVR [4]> ;\n"
  "\n"
  "  register ECCP1AS at 0xFB6\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP1DEL at 0xF79\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP2AS at 0xF68\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP2DEL at 0xF67\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECCP3AS at 0xF6A\n"
  "    <ECCPASE, ECCPAS [3], PSSAC [2], PSSBD [2]> ;\n"
  "\n"
  "  register ECCP3DEL at 0xF69\n"
  "    <PRSEN, PDC [7]> ;\n"
  "\n"
  "  register ECON1 at 0xFD2\n"
  "    <TXRST, RXRST, DMAST, CSUMEN, TXRTS, RXEN, -, -> ;\n"
  "\n"
  "  register ECON2 at 0xEFE\n"
  "    <AUTOINC, PKTDEC, ETHEN, -, -, -, -, -> ;\n"
  "\n"
  "  register EDATA at 0xF61\n"
  "    <EDATA [8]> ;\n"
  "\n"
  "  register EDMADSTH at 0xEF5\n"
  "    <-, -, -, EDMADSTH [5]> ;\n"
  "\n"
  "  register EDMADSTL at 0xEF4\n"
  "    <EDMADSTL [8]> ;\n"
  "\n"
  "  register EDMANDH at 0xEF3\n"
  "    <-, -, -, EDMANDH [5]> ;\n"
  "\n"
  "  register EDMANDL at 0xEF2\n"
  "    <EDMANDL [8]> ;\n"
  "\n"
  "  register EDMASCH at 0xEF7\n"
  "    <EDMASCH [8]> ;\n"
  "\n"
  "  register EDMASCL at 0xEF6\n"
  "    <EDMASCL [8]> ;\n"
  "\n"
  "  register EDMASTH at 0xEF1\n"
  "    <-, -, -, EDMASTH [5]> ;\n"
  "\n"
  "  register EDMASTL at 0xEF0\n"
  "    <EDMASTL [8]> ;\n"
  "\n"
  "  register EECON1 at 0xFA6\n"
  "    <-, -, -, FREE, WRERR, WREN, WR, -> ;\n"
  "\n"
  "  register EECON2 at 0xFA7\n"
  "    <EECON2 [8]> ;\n"
  "\n"
  "  register EFLOCON at 0xE97\n"
  "    <-, -, -, -, -, FULDPXS, FCEN1, FCEN0> ;\n"
  "\n"
  "  register EHT0 at 0xEC0\n"
  "    <EHT0 [8]> ;\n"
  "\n"
  "  register EHT1 at 0xEC1\n"
  "    <EHT1 [8]> ;\n"
  "\n"
  "  register EHT2 at 0xEC2\n"
  "    <EHT2 [8]> ;\n"
  "\n"
  "  register EHT3 at 0xEC3\n"
  "    <EHT3 [8]> ;\n"
  "\n"
  "  register EHT4 at 0xEC4\n"
  "    <EHT4 [8]> ;\n"
  "\n"
  "  register EHT5 at 0xEC5\n"
  "    <EHT5 [8]> ;\n"
  "\n"
  "  register EHT6 at 0xEC6\n"
  "    <EHT6 [8]> ;\n"
  "\n"
  "  register EHT7 at 0xEC7\n"
  "    <EHT7 [8]> ;\n"
  "\n"
  "  register EIE at 0xEFB\n"
  "    <-, PKTIE, DMAIE, LINKIE, TXIE, -, TXERIE, RXERIE> ;\n"
  "\n"
  "  register EIR at 0xF60\n"
  "    <-, PKTIF, DMAIF, LINKIF, TXIF, -, TXERIF, RXERIF> ;\n"
  "\n"
  "  register EPAUSH at 0xE99\n"
  "    <EPAUSH [8]> ;\n"
  "\n"
  "  register EPAUSL at 0xE98\n"
  "    <EPAUSL [8]> ;\n"
  "\n"
  "  register EPKTCNT at 0xED9\n"
  "    <EPKTCNT [8]> ;\n"
  "\n"
  "  register EPMCSH at 0xED1\n"
  "    <EPMCSH [8]> ;\n"
  "\n"
  "  register EPMCSL at 0xED0\n"
  "    <EPMCSL [8]> ;\n"
  "\n"
  "  register EPMM0 at 0xEC8\n"
  "    <EPMM0 [8]> ;\n"
  "\n"
  "  register EPMM1 at 0xEC9\n"
  "    <EPMM1 [8]> ;\n"
  "\n"
  "  register EPMM2 at 0xECA\n"
  "    <EPMM2 [8]> ;\n"
  "\n"
  "  register EPMM3 at 0xECB\n"
  "    <EPMM3 [8]> ;\n"
  "\n"
  "  register EPMM4 at 0xECC\n"
  "    <EPMM4 [8]> ;\n"
  "\n"
  "  register EPMM5 at 0xECD\n"
  "    <EPMM5 [8]> ;\n"
  "\n"
  "  register EPMM6 at 0xECE\n"
  "    <EPMM6 [8]> ;\n"
  "\n"
  "  register EPMM7 at 0xECF\n"
  "    <EPMM7 [8]> ;\n"
  "\n"
  "  register EPMOH at 0xED5\n"
  "    <-, -, -, EPMOH [5]> ;\n"
  "\n"
  "  register EPMOL at 0xED4\n"
  "    <EPMOL [8]> ;\n"
  "\n"
  "  register ERDPTH at 0xF7B\n"
  "    <-, -, -, ERDPTH [5]> ;\n"
  "\n"
  "  register ERDPTL at 0xF7A\n"
  "    <ERDPTL [8]> ;\n"
  "\n"
  "  register ERXFCON at 0xED8\n"
  "    <UCEN, ANDOR, CRCEN, PMEN, MPEN, HTEN, MCEN, BCEN> ;\n"
  "\n"
  "  register ERXNDH at 0xEEB\n"
  "    <-, -, -, ERXNDH [5]> ;\n"
  "\n"
  "  register ERXNDL at 0xEEA\n"
  "    <ERXNDL [8]> ;\n"
  "\n"
  "  register ERXRDPTH at 0xEED\n"
  "    <-, -, -, ERXRDPTH [5]> ;\n"
  "\n"
  "  register ERXRDPTL at 0xEEC\n"
  "    <ERXRDPTL [8]> ;\n"
  "\n"
  "  register ERXSTH at 0xEE9\n"
  "    <-, -, -, ERXSTH [5]> ;\n"
  "\n"
  "  register ERXSTL at 0xEE8\n"
  "    <ERXSTL [8]> ;\n"
  "\n"
  "  register ERXWRPTH at 0xEEF\n"
  "    <-, -, -, ERXWRPTH [5]> ;\n"
  "\n"
  "  register ERXWRPTL at 0xEEE\n"
  "    <ERXWRPTL [8]> ;\n"
  "\n"
  "  register ESTAT at 0xEFD\n"
  "    <-, BUFER, -, LATECOL, -, RXBUSY, TXABRT, PHYRDY> ;\n"
  "\n"
  "  register ETXNDH at 0xEE7\n"
  "    <-, -, -, ETXNDH [5]> ;\n"
  "\n"
  "  register ETXNDL at 0xEE6\n"
  "    <ETXNDL [8]> ;\n"
  "\n"
  "  register ETXSTH at 0xEE5\n"
  "    <-, -, -, ETXSTH [5]> ;\n"
  "\n"
  "  register ETXSTL at 0xEE4\n"
  "    <ETXSTL [8]> ;\n"
  "\n"
  "  register EWRPTH at 0xEE3\n"
  "    <-, -, -, EWRPTH [5]> ;\n"
  "\n"
  "  register EWRPTL at 0xEE2\n"
  "    <EWRPTL [8]> ;\n"
  "\n"
  "  register FSR0H at 0xFEA\n"
  "    <-, -, -, -, FSR0H [4]> ;\n"
  "\n"
  "  register FSR0L at 0xFE9\n"
  "    <FSR0L [8]> ;\n"
  "\n"
  "  register FSR1H at 0xFE2\n"
  "    <-, -, -, -, FSR1H [4]> ;\n"
  "\n"
  "  register FSR1L at 0xFE1\n"
  "    <FSR1L [8]> ;\n"
  "\n"
  "  register FSR2H at 0xFDA\n"
  "    <-, -, -, -, FSR2H [4]> ;\n"
  "\n"
  "  register FSR2L at 0xFD9\n"
  "    <FSR2L [8]> ;\n"
  "\n"
  "  register INDF0 at 0xFEF\n"
  "    <INDF0 [8]> ;\n"
  "\n"
  "  register INDF1 at 0xFE7\n"
  "    <INDF1 [8]> ;\n"
  "\n"
  "  register INDF2 at 0xFDF\n"
  "    <INDF2 [8]> ;\n"
  "\n"
  "  register INTCON at 0xFF2\n"
  "    <GIE/GIEH, PEIE/GIEL, TMR0IE, INT0IE, RBIE, TMR0IF, INT0IF, RBIF> ;\n"
  "\n"
  "  register INTCON2 at 0xFF1\n"
  "    <nRBPU, INTEDG0, INTEDG1, INTEDG2, INTEDG3, TMR0IP, INT3IP, RBIP> ;\n"
  "\n"
  "  register INTCON3 at 0xFF0\n"
  "    <INT2IP, INT1IP, INT3IE, INT2IE, INT1IE, INT3IF, INT2IF, INT1IF> ;\n"
  "\n"
  "  register IPR1 at 0xF9F\n"
  "    <PSPIP, ADIP, RC1IP, TX1IP, SSPIP1, CCP1IP, TMR2IP, TMR1IP> ;\n"
  "\n"
  "  register IPR2 at 0xFA2\n"
  "    <OSCFIP, CMIP, ETNIP, WOLIP, BCLIP1, -, TMR3IP, CCP2IP> ;\n"
  "\n"
  "  register IPR3 at 0xFA5\n"
  "    <SSP2IP, BCL2IP, RC2IP, TX2IP, TMR4IP, CCP5IP, CCP4IP, CCP3IP> ;\n"
  "\n"
  "  register LATA at 0xF89\n"
  "    <-, -, LATA5, LATA4, LATA3, LATA2, LATA1, LATA0> ;\n"
  "\n"
  "  register LATB at 0xF8A\n"
  "    <LATB7, LATB6, LATB5, LATB4, LATB3, LATB2, LATB1, LATB0> ;\n"
  "\n"
  "  register LATC at 0xF8B\n"
  "    <LATC7, LATC6, LATC5, LATC4, LATC3, LATC2, LATC1, LATC0> ;\n"
  "\n"
  "  register LATD at 0xF8C\n"
  "    <LATD7, LATD6, LATD5, LATD4, LATD3, LATD2, LATD1, LATD0> ;\n"
  "\n"
  "  register LATE at 0xF8D\n"
  "    <LATE7, LATE6, LATE5, LATE4, LATE3, LATE2, LATE1, LATE0> ;\n"
  "\n"
  "  register LATF at 0xF8E\n"
  "    <LATF7, LATF6, LATF5, LATF4, LATF3, LATF2, LATF1, LATF0> ;\n"
  "\n"
  "  register LATG at 0xF8F\n"
  "    <LATG7, LATG6, LATG5, LATG4, LATG3, LATG2, LATG1, LATG0> ;\n"
  "\n"
  "  register LATH at 0xF90\n"
  "    <LATH7, LATH6, LATH5, LATH4, LATH3, LATH2, LATH1, LATH0> ;\n"
  "\n"
  "  register LATJ at 0xF91\n"
  "    <LATJ7, LATJ6, LATJ5, LATJ4, LATJ3, LATJ2, LATJ1, LATJ0> ;\n"
  "\n"
  "  register MAADR1 at 0xE84\n"
  "    <MAADR1 [8]> ;\n"
  "\n"
  "  register MAADR2 at 0xE85\n"
  "    <MAADR2 [8]> ;\n"
  "\n"
  "  register MAADR3 at 0xE82\n"
  "    <MAADR3 [8]> ;\n"
  "\n"
  "  register MAADR4 at 0xE83\n"
  "    <MAADR4 [8]> ;\n"
  "\n"
  "  register MAADR5 at 0xE80\n"
  "    <MAADR5 [8]> ;\n"
  "\n"
  "  register MAADR6 at 0xE81\n"
  "    <MAADR6 [8]> ;\n"
  "\n"
  "  register MABBIPG at 0xEA4\n"
  "    <-, BBIPG6, BBIPG5, BBIPG4, BBIPG3, BBIPG2, BBIPG1, BBIPG0> ;\n"
  "\n"
  "  register MACLCON1 at 0xEA8\n"
  "    <-, -, -, -, RETMAX [4]> ;\n"
  "\n"
  "  register MACLCON2 at 0xEA9\n"
  "    <-, -, COLWIN [6]> ;\n"
  "\n"
  "  register MACON1 at 0xEA0\n"
  "    <-, -, -, -, TXPAUS, RXPAUS, PASSALL, MARXEN> ;\n"
  "\n"
  "  register MACON3 at 0xEA2\n"
  "    <PADCFG2, PADCFG1, PADCFG0, TXCRCEN, PHDREN, HFRMEN, FRMLNEN, FULDPX> ;\n"
  "\n"
  "  register MACON4 at 0xEA3\n"
  "    <-, DEFER, BPEN, NOBKOFF, -, -, -, -> ;\n"
  "\n"
  "  register MAIPGH at 0xEA7\n"
  "    <-, MAIPGH [7]> ;\n"
  "\n"
  "  register MAIPGL at 0xEA6\n"
  "    <-, MAIPGL [7]> ;\n"
  "\n"
  "  register MAMXFLH at 0xEAB\n"
  "    <MAMXFLH [8]> ;\n"
  "\n"
  "  register MAMXFLL at 0xEAA\n"
  "    <MAMXFLL [8]> ;\n"
  "\n"
  "  register MEMCON at 0xF9C\n"
  "    <EBDIS, -, WAIT [2], -, -, WM [2]> ;\n"
  "\n"
  "  register MICMD at 0xEB2\n"
  "    <-, -, -, -, -, -, MIISCAN, MIIRD> ;\n"
  "\n"
  "  register MICON at 0xEB1\n"
  "    <RSTMII, -, -, -, -, -, -, -> ;\n"
  "\n"
  "  register MIRDH at 0xEB9\n"
  "    <MIRDH [8]> ;\n"
  "\n"
  "  register MIRDL at 0xEB8\n"
  "    <MIRDL [8]> ;\n"
  "\n"
  "  register MIREGADR at 0xEB4\n"
  "    <-, -, -, MIREGADR [5]> ;\n"
  "\n"
  "  register MISTAT at 0xE8A\n"
  "    <-, -, -, -, LINKFL, NVALID, SCAN, BUSY> ;\n"
  "\n"
  "  register MIWDH at 0xEB7\n"
  "    <MIWDH [8]> ;\n"
  "\n"
  "  register MIWDL at 0xEB6\n"
  "    <MIWDL [8]> ;\n"
  "\n"
  "  register OSCCON at 0xFD3\n"
  "    <IDLEN, -, -, -, OSTS, -, SCS [2]> ;\n"
  "\n"
  "  register OSCTUNE at 0xF9B\n"
  "    <PPST1, PLLEN, PPST0, PPRE, -, -, -, -> ;\n"
  "\n"
  "  register PCL at 0xFF9\n"
  "    <PCL [8]> ;\n"
  "\n"
  "  register PCLATH at 0xFFA\n"
  "    <PCH [8]> ;\n"
  "\n"
  "  register PCLATU at 0xFFB\n"
  "    <-, -, -, PCU [5]> ;\n"
  "\n"
  "  register PIE1 at 0xF9D\n"
  "    <PSPIE, ADIE, RC1IE, TX1IE, SSPIE1, CCP1IE, TMR2IE, TMR1IE> ;\n"
  "\n"
  "  register PIE2 at 0xFA0\n"
  "    <OSCFIE, CMIE, ETNIE, WOLIE, BCLIE1, -, TMR3IE, CCP2IE> ;\n"
  "\n"
  "  register PIE3 at 0xFA3\n"
  "    <SSP2IE, BCL2IE, RC2IE, TX2IE, TMR4IE, CCP5IE, CCP4IE, CCP3IE> ;\n"
  "\n"
  "  register PIR1 at 0xF9E\n"
  "    <PSPIF, ADIF, RC1IF, TX1IF, SSPIF1, CCP1IF, TMR2IF, TMR1IF> ;\n"
  "\n"
  "  register PIR2 at 0xFA1\n"
  "    <OSCFIF, CMIF, ETNIF, WOLIF, BCLIF1, -, TMR3IF, CCP2IF> ;\n"
  "\n"
  "  register PIR3 at 0xFA4\n"
  "    <SSP2IF, BCL2IF, RC2IF, TX2IF, TMR4IF, CCP5IF, CCP4IF, CCP3IF> ;\n"
  "\n"
  "  register PLUSW0 at 0xFEB\n"
  "    <PLUSW0 [8]> ;\n"
  "\n"
  "  register PLUSW1 at 0xFE3\n"
  "    <PLUSW1 [8]> ;\n"
  "\n"
  "  register PLUSW2 at 0xFDB\n"
  "    <PLUSW2 [8]> ;\n"
  "\n"
  "  register PORTA at 0xF80\n"
  "    <-, -, RA5, RA4, RA3, RA2, RA1, RA0> ;\n"
  "\n"
  "  register PORTB at 0xF81\n"
  "    <RB7, RB6, RB5, RB4, RB3, RB2, RB1, RB0> ;\n"
  "\n"
  "  register PORTC at 0xF82\n"
  "    <RC7, RC6, RC5, RC4, RC3, RC2, RC1, RC0> ;\n"
  "\n"
  "  register PORTD at 0xF83\n"
  "    <RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0> ;\n"
  "\n"
  "  register PORTE at 0xF84\n"
  "    <RE7, RE6, RE5, RE4, RE3, RE2, RE1, RE0> ;\n"
  "\n"
  "  register PORTF at 0xF85\n"
  "    <RF7, RF6, RF5, RF4, RF3, RF2, RF1, RF0> ;\n"
  "\n"
  "  register PORTG at 0xF86\n"
  "    <RG7, RG6, RG5, RG4, RG3, RG2, RG1, RG0> ;\n"
  "\n"
  "  register PORTH at 0xF87\n"
  "    <RH7, RH6, RH5, RH4, RH3, RH2, RH1, RH0> ;\n"
  "\n"
  "  register PORTJ at 0xF88\n"
  "    <RJ7, RJ6, RJ5, RJ4, RJ3, RJ2, RJ1, RJ0> ;\n"
  "\n"
  "  register POSTDEC0 at 0xFED\n"
  "    <POSTDEC0 [8]> ;\n"
  "\n"
  "  register POSTDEC1 at 0xFE5\n"
  "    <POSTDEC1 [8]> ;\n"
  "\n"
  "  register POSTDEC2 at 0xFDD\n"
  "    <POSTDEC2 [8]> ;\n"
  "\n"
  "  register POSTINC0 at 0xFEE\n"
  "    <POSTINC0 [8]> ;\n"
  "\n"
  "  register POSTINC1 at 0xFE6\n"
  "    <POSTINC1 [8]> ;\n"
  "\n"
  "  register POSTINC2 at 0xFDE\n"
  "    <POSTINC2 [8]> ;\n"
  "\n"
  "  register PR2 at 0xFCB\n"
  "    <PR2 [8]> ;\n"
  "\n"
  "  register PR4 at 0xF77\n"
  "    <PR4 [8]> ;\n"
  "\n"
  "  register PREINC0 at 0xFEC\n"
  "    <PREINC0 [8]> ;\n"
  "\n"
  "  register PREINC1 at 0xFE4\n"
  "    <PREINC1 [8]> ;\n"
  "\n"
  "  register PREINC2 at 0xFDC\n"
  "    <PREINC2 [8]> ;\n"
  "\n"
  "  register PRODH at 0xFF4\n"
  "    <PRODH [8]> ;\n"
  "\n"
  "  register PRODL at 0xFF3\n"
  "    <PRODL [8]> ;\n"
  "\n"
  "  register PSPCON at 0xFB0\n"
  "    <IBF, OBF, IBOV, PSPMODE, -, -, -, -> ;\n"
  "\n"
  "  register RCON at 0xFD0\n"
  "    <IPEN, -, -, nRI, nTO, nPD, nPOR, nBOR> ;\n"
  "\n"
  "  register RCREG1 at 0xFAE\n"
  "    <RCREG1 [8]> ;\n"
  "\n"
  "  register RCREG2 at 0xF6E\n"
  "    <RCREG2 [8]> ;\n"
  "\n"
  "  register RCSTA1 at 0xFAB\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register RCSTA2 at 0xF6B\n"
  "    <SPEN, RX9, SREN, CREN, ADDEN, FERR, OERR, RX9D> ;\n"
  "\n"
  "  register SPBRG1 at 0xFAF\n"
  "    <SPBRG1 [8]> ;\n"
  "\n"
  "  register SPBRG2 at 0xF6F\n"
  "    <SPBRG2 [8]> ;\n"
  "\n"
  "  register SPBRGH1 at 0xF7F\n"
  "    <SPBRGH1 [8]> ;\n"
  "\n"
  "  register SPBRGH2 at 0xF7D\n"
  "    <SPBRGH2 [8]> ;\n"
  "\n"
  "  register SSP1ADD at 0xFC8\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP1BUF at 0xFC9\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP1CON1 at 0xFC6\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP1CON2 at 0xFC5\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP1STAT at 0xFC7\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register SSP2ADD at 0xF65\n"
  "    <SSPADD [8]> ;\n"
  "\n"
  "  register SSP2BUF at 0xF66\n"
  "    <SSPBUF [8]> ;\n"
  "\n"
  "  register SSP2CON1 at 0xF63\n"
  "    <WCOL, SSPOV, SSPEN, CKP, SSPM [4]> ;\n"
  "\n"
  "  register SSP2CON2 at 0xF62\n"
  "    <GCEN, ACKSTAT, ACKDT, ACKEN, RCEN, PEN, RSEN, SEN> ;\n"
  "\n"
  "  register SSP2STAT at 0xF64\n"
  "    <SMP, CKE, D/nA, P, S, R/nW, UA, BF> ;\n"
  "\n"
  "  register STATUS at 0xFD8\n"
  "    <-, -, -, N, OV, Z, DC, C> ;\n"
  "\n"
  "  register STKPTR at 0xFFC\n"
  "    <STKFUL, STKUNF, -, STKPTR [5]> ;\n"
  "\n"
  "  register T0CON at 0xFD5\n"
  "    <TMR0ON, T08BIT, T0CS, T0SE, T0PS [4]> ;\n"
  "\n"
  "  register T1CON at 0xFCD\n"
  "    <RD16, T1RUN, T1CKPS [2], T1OSCEN, nT1SYNC, TMR1CS, TMR1ON> ;\n"
  "\n"
  "  register T2CON at 0xFCA\n"
  "    <-, TOUTPS [4], TMR2ON, T2CKPS [2]> ;\n"
  "\n"
  "  register T3CON at 0xFB1\n"
  "    <RD16, T3CCP2, T3CKPS [2], T3CCP1, nT3SYNC, TMR3CS, TMR3ON> ;\n"
  "\n"
  "  register T4CON at 0xF76\n"
  "    <-, T4OUTPS [4], TMR4ON, T4CKPS [2]> ;\n"
  "\n"
  "  register TABLAT at 0xFF5\n"
  "    <TABLAT [8]> ;\n"
  "\n"
  "  register TBLPTRH at 0xFF7\n"
  "    <TBLPTRH [8]> ;\n"
  "\n"
  "  register TBLPTRL at 0xFF6\n"
  "    <TBLPTRL [8]> ;\n"
  "\n"
  "  register TBLPTRU at 0xFF8\n"
  "    <-, -, ACSS, TBLPTRU [5]> ;\n"
  "\n"
  "  register TMR0H at 0xFD7\n"
  "    <TMR0H [8]> ;\n"
  "\n"
  "  register TMR0L at 0xFD6\n"
  "    <TMR0L [8]> ;\n"
  "\n"
  "  register TMR1H at 0xFCF\n"
  "    <TMR1H [8]> ;\n"
  "\n"
  "  register TMR1L at 0xFCE\n"
  "    <TMR1L [8]> ;\n"
  "\n"
  "  register TMR2 at 0xFCC\n"
  "    <TMR2 [8]> ;\n"
  "\n"
  "  register TMR3H at 0xFB3\n"
  "    <TMR3H [8]> ;\n"
  "\n"
  "  register TMR3L at 0xFB2\n"
  "    <TMR3L [8]> ;\n"
  "\n"
  "  register TMR4 at 0xF78\n"
  "    <TMR4 [8]> ;\n"
  "\n"
  "  register TOSH at 0xFFE\n"
  "    <TOSH [8]> ;\n"
  "\n"
  "  register TOSL at 0xFFD\n"
  "    <TOSL [8]> ;\n"
  "\n"
  "  register TOSU at 0xFFF\n"
  "    <-, -, -, TOSU [5]> ;\n"
  "\n"
  "  register TRISA at 0xF92\n"
  "    <-, -, TRISA5, TRISA4, TRISA3, TRISA2, TRISA1, TRISA0> ;\n"
  "\n"
  "  register TRISB at 0xF93\n"
  "    <TRISB7, TRISB6, TRISB5, TRISB4, TRISB3, TRISB2, TRISB1, TRISB0> ;\n"
  "\n"
  "  register TRISC at 0xF94\n"
  "    <TRISC7, TRISC6, TRISC5, TRISC4, TRISC3, TRISC2, TRISC1, TRISC0> ;\n"
  "\n"
  "  register TRISD at 0xF95\n"
  "    <TRISD7, TRISD6, TRISD5, TRISD4, TRISD3, TRISD2, TRISD1, TRISD0> ;\n"
  "\n"
  "  register TRISE at 0xF96\n"
  "    <TRISE7, TRISE6, TRISE5, TRISE4, TRISE3, TRISE2, TRISE1, TRISE0> ;\n"
  "\n"
  "  register TRISF at 0xF97\n"
  "    <TRISF7, TRISF6, TRISF5, TRISF4, TRISF3, TRISF2, TRISF1, TRISF0> ;\n"
  "\n"
  "  register TRISG at 0xF98\n"
  "    <TRISG7, TRISG6, TRISG5, TRISG4, TRISG3, TRISG2, TRISG1, TRISG0> ;\n"
  "\n"
  "  register TRISH at 0xF99\n"
  "    <TRISH7, TRISH6, TRISH5, TRISH4, TRISH3, TRISH2, TRISH1, TRISH0> ;\n"
  "\n"
  "  register TRISJ at 0xF9A\n"
  "    <TRISJ7, TRISJ6, TRISJ5, TRISJ4, TRISJ3, TRISJ2, TRISJ1, TRISJ0> ;\n"
  "\n"
  "  register TXREG1 at 0xFAD\n"
  "    <TXREG1 [8]> ;\n"
  "\n"
  "  register TXREG2 at 0xF6D\n"
  "    <TXREG2 [8]> ;\n"
  "\n"
  "  register TXSTA1 at 0xFAC\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register TXSTA2 at 0xF6C\n"
  "    <CSRC, TX9, TXEN, SYNC, SENDB, BRGH, TRMT, TX9D> ;\n"
  "\n"
  "  register WDTCON at 0xFD1\n"
  "    <-, -, -, -, -, -, -, SWDTEN> ;\n"
  "\n"
  "  register WREG at 0xFE8\n"
  "    <WREG [8]> ;\n"
  "\n"
  "  config CONFIG1H at 0x1FFF9 width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    CP_0 mask 0x4 description \"Code Protect 000000-01FFFF\"\n"
  "      setting 0x4 mask 0x4 description \"Disabled\"\n"
  "      setting 0x0 mask 0x4 description \"Enabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG1L at 0x1FFF8 width 8 {\n"
  "    BACKBUG mask 0x80 description \"Background Debug\"\n"
  "      setting 0x80 mask 0x80 description \"Disabled\"\n"
  "      setting 0x0 mask 0x80 description \"Enabled\"\n"
  "    XINST mask 0x40 description \"Extended Instruction Set Enable bit\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    STVREN mask 0x20 description \"Stack Overflow Reset Enable\"\n"
  "      setting 0x20 mask 0x20 description \"Enabled\"\n"
  "      setting 0x0 mask 0x20 description \"Disabled\"\n"
  "    WDTEN mask 0x1 description \"Watchdog Timer Enable\"\n"
  "      setting 0x1 mask 0x1 description \"Enabled\"\n"
  "      setting 0x0 mask 0x1 description \"Disabled\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2H at 0x1FFFB width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    WDTPS mask 0xF description \"Watchdog Timer Postscale\"\n"
  "      setting 0xF mask 0xF description \"1:32,768\"\n"
  "      setting 0xE mask 0xF description \"1:16,384\"\n"
  "      setting 0xD mask 0xF description \"1:8,192\"\n"
  "      setting 0xC mask 0xF description \"1:4,096\"\n"
  "      setting 0xB mask 0xF description \"1:2,048\"\n"
  "      setting 0xA mask 0xF description \"1:1,024\"\n"
  "      setting 0x9 mask 0xF description \"1:512\"\n"
  "      setting 0x8 mask 0xF description \"1:256\"\n"
  "      setting 0x7 mask 0xF description \"1:128\"\n"
  "      setting 0x6 mask 0xF description \"1:64\"\n"
  "      setting 0x5 mask 0xF description \"1:32\"\n"
  "      setting 0x4 mask 0xF description \"1:16\"\n"
  "      setting 0x3 mask 0xF description \"1:8\"\n"
  "      setting 0x2 mask 0xF description \"1:4\"\n"
  "      setting 0x1 mask 0xF description \"1:2\"\n"
  "      setting 0x0 mask 0xF description \"1:1\"\n"
  "  }\n"
  "\n"
  "  config CONFIG2L at 0x1FFFA width 8 {\n"
  "    IESO mask 0x80 description \"Internal External Switch Over Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Enabled\"\n"
  "      setting 0x0 mask 0x80 description \"Disabled\"\n"
  "    FCMEN mask 0x40 description \"Fail Safe Monitor Clock Enable\"\n"
  "      setting 0x40 mask 0x40 description \"Enabled\"\n"
  "      setting 0x0 mask 0x40 description \"Disabled\"\n"
  "    FOSC mask 0x7 description \"Oscillator\"\n"
  "      setting 0x7 mask 0x7 description \"OSC1/OSC2 as Primary, EC+PLL Osc with CLKOUT Function\"\n"
  "      setting 0x6 mask 0x7 description \"OSC1/OSC2 as Primary, EC Osc with CLKOUT Function\"\n"
  "      setting 0x5 mask 0x7 description \"OSC1/OSC2 as primary, HS+PLL Osc\"\n"
  "      setting 0x4 mask 0x7 description \"OSC1/OSC2 as primary, HS Osc\"\n"
  "      setting 0x3 mask 0x7 description \"INTOSC as Primary, EC+PLL Osc with CLKOUT\"\n"
  "      setting 0x2 mask 0x7 description \"INTOSC as Primary, EC Osc with CLKOUT\"\n"
  "      setting 0x1 mask 0x7 description \"INTOSC as Primary, HS+PLL Osc\"\n"
  "      setting 0x0 mask 0x7 description \"INTOSC as Primary, HS Osc\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3H at 0x1FFFD width 8 {\n"
  "    RESERVED mask 0xF0 description \"RESERVED\"\n"
  "      setting 0x0 mask 0xF0 description \"RESERVED\"\n"
  "    ETHLED mask 0x4 description \"Ethernet LED Enable\"\n"
  "      setting 0x4 mask 0x4 description \"LEDA/LEDB On RA0/RA1 With Ethernet, RA0/AN0 Without\"\n"
  "      setting 0x0 mask 0x4 description \"RA0 On RA0/AN0), RA1 On RA1/AN1\"\n"
  "    ECCPXM mask 0x2 description \"ECCP Mux\"\n"
  "      setting 0x2 mask 0x2 description \"P1B/P1C On RE6/RE5, P3B/P3C On RE4/RE3\"\n"
  "      setting 0x0 mask 0x2 description \"P1B/P1C On RH7/RH6, P3B/P3C Onto RH5/RH4\"\n"
  "    CCP2MX mask 0x1 description \"CCP2 Mux\"\n"
  "      setting 0x1 mask 0x1 description \"ECCP2 I/O Muxed With RC1\"\n"
  "      setting 0x0 mask 0x1 description \"ECCP2 IP Muxed With RE7 (or RB3 in Ext Micro Mode)\"\n"
  "  }\n"
  "\n"
  "  config CONFIG3L at 0x1FFFC width 8 {\n"
  "    WAIT mask 0x80 description \"External Bus Wait Enable\"\n"
  "      setting 0x80 mask 0x80 description \"Ignore MEMCON.WAIT, Device Will Not Wait\"\n"
  "      setting 0x0 mask 0x80 description \"Observe MEMCON.WAIT\"\n"
  "    BW mask 0x40 description \"Data Bus Width Select\"\n"
  "      setting 0x40 mask 0x40 description \"16-Bit\"\n"
  "      setting 0x0 mask 0x40 description \"8-Bit\"\n"
  "    EMB mask 0x30 description \"External Memory Bus Address Mode\"\n"
  "      setting 0x30 mask 0x30 description \"Microcontroller Mode, External Bus Disabled\"\n"
  "      setting 0x20 mask 0x30 description \"Extended Microcontroller Mode, 12-Bit Addr\"\n"
  "      setting 0x10 mask 0x30 description \"Extended Microcontroller Mode, 16-Bit Addr\"\n"
  "      setting 0x0 mask 0x30 description \"Extended Microcontroller Mode, 20-Bit Addr\"\n"
  "    EASHFT mask 0x8 description \"External Address Bus Shift Enable\"\n"
  "      setting 0x8 mask 0x8 description \"Enabled\"\n"
  "      setting 0x0 mask 0x8 description \"Disabled\"\n"
  "  }\n"
  "}\n"
;

static const cRegularFileWrapper gWrapperFile_173_embeddedDevices = {
  "PIC18F97J60.piccoloDevice",
  "piccoloDevice",
  gWrapperFileContent_173_embeddedDevices
} ;

//---------------------------------------------------------------------------*

//--- All files of '' directory

static const cRegularFileWrapper * gWrapperAllFiles_embeddedDevices_0 [175] = {
  & gWrapperFile_0_embeddedDevices,
  & gWrapperFile_1_embeddedDevices,
  & gWrapperFile_2_embeddedDevices,
  & gWrapperFile_3_embeddedDevices,
  & gWrapperFile_4_embeddedDevices,
  & gWrapperFile_5_embeddedDevices,
  & gWrapperFile_6_embeddedDevices,
  & gWrapperFile_7_embeddedDevices,
  & gWrapperFile_8_embeddedDevices,
  & gWrapperFile_9_embeddedDevices,
  & gWrapperFile_10_embeddedDevices,
  & gWrapperFile_11_embeddedDevices,
  & gWrapperFile_12_embeddedDevices,
  & gWrapperFile_13_embeddedDevices,
  & gWrapperFile_14_embeddedDevices,
  & gWrapperFile_15_embeddedDevices,
  & gWrapperFile_16_embeddedDevices,
  & gWrapperFile_17_embeddedDevices,
  & gWrapperFile_18_embeddedDevices,
  & gWrapperFile_19_embeddedDevices,
  & gWrapperFile_20_embeddedDevices,
  & gWrapperFile_21_embeddedDevices,
  & gWrapperFile_22_embeddedDevices,
  & gWrapperFile_23_embeddedDevices,
  & gWrapperFile_24_embeddedDevices,
  & gWrapperFile_25_embeddedDevices,
  & gWrapperFile_26_embeddedDevices,
  & gWrapperFile_27_embeddedDevices,
  & gWrapperFile_28_embeddedDevices,
  & gWrapperFile_29_embeddedDevices,
  & gWrapperFile_30_embeddedDevices,
  & gWrapperFile_31_embeddedDevices,
  & gWrapperFile_32_embeddedDevices,
  & gWrapperFile_33_embeddedDevices,
  & gWrapperFile_34_embeddedDevices,
  & gWrapperFile_35_embeddedDevices,
  & gWrapperFile_36_embeddedDevices,
  & gWrapperFile_37_embeddedDevices,
  & gWrapperFile_38_embeddedDevices,
  & gWrapperFile_39_embeddedDevices,
  & gWrapperFile_40_embeddedDevices,
  & gWrapperFile_41_embeddedDevices,
  & gWrapperFile_42_embeddedDevices,
  & gWrapperFile_43_embeddedDevices,
  & gWrapperFile_44_embeddedDevices,
  & gWrapperFile_45_embeddedDevices,
  & gWrapperFile_46_embeddedDevices,
  & gWrapperFile_47_embeddedDevices,
  & gWrapperFile_48_embeddedDevices,
  & gWrapperFile_49_embeddedDevices,
  & gWrapperFile_50_embeddedDevices,
  & gWrapperFile_51_embeddedDevices,
  & gWrapperFile_52_embeddedDevices,
  & gWrapperFile_53_embeddedDevices,
  & gWrapperFile_54_embeddedDevices,
  & gWrapperFile_55_embeddedDevices,
  & gWrapperFile_56_embeddedDevices,
  & gWrapperFile_57_embeddedDevices,
  & gWrapperFile_58_embeddedDevices,
  & gWrapperFile_59_embeddedDevices,
  & gWrapperFile_60_embeddedDevices,
  & gWrapperFile_61_embeddedDevices,
  & gWrapperFile_62_embeddedDevices,
  & gWrapperFile_63_embeddedDevices,
  & gWrapperFile_64_embeddedDevices,
  & gWrapperFile_65_embeddedDevices,
  & gWrapperFile_66_embeddedDevices,
  & gWrapperFile_67_embeddedDevices,
  & gWrapperFile_68_embeddedDevices,
  & gWrapperFile_69_embeddedDevices,
  & gWrapperFile_70_embeddedDevices,
  & gWrapperFile_71_embeddedDevices,
  & gWrapperFile_72_embeddedDevices,
  & gWrapperFile_73_embeddedDevices,
  & gWrapperFile_74_embeddedDevices,
  & gWrapperFile_75_embeddedDevices,
  & gWrapperFile_76_embeddedDevices,
  & gWrapperFile_77_embeddedDevices,
  & gWrapperFile_78_embeddedDevices,
  & gWrapperFile_79_embeddedDevices,
  & gWrapperFile_80_embeddedDevices,
  & gWrapperFile_81_embeddedDevices,
  & gWrapperFile_82_embeddedDevices,
  & gWrapperFile_83_embeddedDevices,
  & gWrapperFile_84_embeddedDevices,
  & gWrapperFile_85_embeddedDevices,
  & gWrapperFile_86_embeddedDevices,
  & gWrapperFile_87_embeddedDevices,
  & gWrapperFile_88_embeddedDevices,
  & gWrapperFile_89_embeddedDevices,
  & gWrapperFile_90_embeddedDevices,
  & gWrapperFile_91_embeddedDevices,
  & gWrapperFile_92_embeddedDevices,
  & gWrapperFile_93_embeddedDevices,
  & gWrapperFile_94_embeddedDevices,
  & gWrapperFile_95_embeddedDevices,
  & gWrapperFile_96_embeddedDevices,
  & gWrapperFile_97_embeddedDevices,
  & gWrapperFile_98_embeddedDevices,
  & gWrapperFile_99_embeddedDevices,
  & gWrapperFile_100_embeddedDevices,
  & gWrapperFile_101_embeddedDevices,
  & gWrapperFile_102_embeddedDevices,
  & gWrapperFile_103_embeddedDevices,
  & gWrapperFile_104_embeddedDevices,
  & gWrapperFile_105_embeddedDevices,
  & gWrapperFile_106_embeddedDevices,
  & gWrapperFile_107_embeddedDevices,
  & gWrapperFile_108_embeddedDevices,
  & gWrapperFile_109_embeddedDevices,
  & gWrapperFile_110_embeddedDevices,
  & gWrapperFile_111_embeddedDevices,
  & gWrapperFile_112_embeddedDevices,
  & gWrapperFile_113_embeddedDevices,
  & gWrapperFile_114_embeddedDevices,
  & gWrapperFile_115_embeddedDevices,
  & gWrapperFile_116_embeddedDevices,
  & gWrapperFile_117_embeddedDevices,
  & gWrapperFile_118_embeddedDevices,
  & gWrapperFile_119_embeddedDevices,
  & gWrapperFile_120_embeddedDevices,
  & gWrapperFile_121_embeddedDevices,
  & gWrapperFile_122_embeddedDevices,
  & gWrapperFile_123_embeddedDevices,
  & gWrapperFile_124_embeddedDevices,
  & gWrapperFile_125_embeddedDevices,
  & gWrapperFile_126_embeddedDevices,
  & gWrapperFile_127_embeddedDevices,
  & gWrapperFile_128_embeddedDevices,
  & gWrapperFile_129_embeddedDevices,
  & gWrapperFile_130_embeddedDevices,
  & gWrapperFile_131_embeddedDevices,
  & gWrapperFile_132_embeddedDevices,
  & gWrapperFile_133_embeddedDevices,
  & gWrapperFile_134_embeddedDevices,
  & gWrapperFile_135_embeddedDevices,
  & gWrapperFile_136_embeddedDevices,
  & gWrapperFile_137_embeddedDevices,
  & gWrapperFile_138_embeddedDevices,
  & gWrapperFile_139_embeddedDevices,
  & gWrapperFile_140_embeddedDevices,
  & gWrapperFile_141_embeddedDevices,
  & gWrapperFile_142_embeddedDevices,
  & gWrapperFile_143_embeddedDevices,
  & gWrapperFile_144_embeddedDevices,
  & gWrapperFile_145_embeddedDevices,
  & gWrapperFile_146_embeddedDevices,
  & gWrapperFile_147_embeddedDevices,
  & gWrapperFile_148_embeddedDevices,
  & gWrapperFile_149_embeddedDevices,
  & gWrapperFile_150_embeddedDevices,
  & gWrapperFile_151_embeddedDevices,
  & gWrapperFile_152_embeddedDevices,
  & gWrapperFile_153_embeddedDevices,
  & gWrapperFile_154_embeddedDevices,
  & gWrapperFile_155_embeddedDevices,
  & gWrapperFile_156_embeddedDevices,
  & gWrapperFile_157_embeddedDevices,
  & gWrapperFile_158_embeddedDevices,
  & gWrapperFile_159_embeddedDevices,
  & gWrapperFile_160_embeddedDevices,
  & gWrapperFile_161_embeddedDevices,
  & gWrapperFile_162_embeddedDevices,
  & gWrapperFile_163_embeddedDevices,
  & gWrapperFile_164_embeddedDevices,
  & gWrapperFile_165_embeddedDevices,
  & gWrapperFile_166_embeddedDevices,
  & gWrapperFile_167_embeddedDevices,
  & gWrapperFile_168_embeddedDevices,
  & gWrapperFile_169_embeddedDevices,
  & gWrapperFile_170_embeddedDevices,
  & gWrapperFile_171_embeddedDevices,
  & gWrapperFile_172_embeddedDevices,
  & gWrapperFile_173_embeddedDevices,
  NULL
} ;

//---------------------------------------------------------------------------*

//--- All sub-directories of '' directory

static const cDirectoryWrapper * gWrapperAllDirectories_embeddedDevices_0 [1] = {
  NULL
} ;

//---------------------------------------------------------------------------*

//--- Directory ''

const cDirectoryWrapper gWrapperDirectory_0_embeddedDevices = {
  "",
  174,
  gWrapperAllFiles_embeddedDevices_0,
  0,
  gWrapperAllDirectories_embeddedDevices_0
} ;

//---------------------------------------------------------------------------*
//                                                                           *
//            Implementation of routine "parseDeviceDefinition"              *
//                                                                           *
//---------------------------------------------------------------------------*

void routine_parseDeviceDefinition (C_Compiler & _inLexique,
                                const GGS_lstring   var_cas_inDeviceName,
                                GGS_piccoloDeviceModel & var_cas_outPiccoloDeviceModel COMMA_UNUSED_LOCATION_ARGS) {
  #ifdef DEBUG_TRACE_ENABLED
    printf ("ENTER routine_parseDeviceDefinition at %s:%d\n", __FILE__, __LINE__) ;
  #endif
  GGS_filewrapper  var_cas_fw ;
  var_cas_fw = GGS_filewrapper (gWrapperDirectory_0_embeddedDevices) ;
  GGS_string var_cas_deviceFullName ;
  var_cas_deviceFullName = (var_cas_inDeviceName.reader_string (_inLexique COMMA_SOURCE_FILE_AT_LINE (20)))._operator_concat (GGS_string (true, ".piccoloDevice")) ;
  if ((var_cas_fw.reader_fileExistsAtPath (_inLexique, var_cas_deviceFullName COMMA_SOURCE_FILE_AT_LINE (21))).isBuiltAndTrue ()) {
    GGS_string var_cas_definitionString ;
    var_cas_definitionString = var_cas_fw.reader_fileContentsAtPath (_inLexique, var_cas_deviceFullName COMMA_SOURCE_FILE_AT_LINE (22)) ;
    piccoloDevice_grammar::_performSourceStringParsing_ (_inLexique,
                                    NULL,
                                    var_cas_definitionString,
                                    var_cas_outPiccoloDeviceModel
                                    COMMA_SOURCE_FILE_AT_LINE (23)) ;
  }else{
    var_cas_inDeviceName.reader_location (_inLexique COMMA_HERE).signalGGSSemanticError (_inLexique, ((GGS_string (true, "The '"))._operator_concat (var_cas_inDeviceName))._operator_concat (GGS_string (true, "' definition file is not defined")) COMMA_SOURCE_FILE_AT_LINE (29)) ;
    var_cas_outPiccoloDeviceModel._drop () ;
  }
  #ifdef DEBUG_TRACE_ENABLED
    printf ("LEAVE routine_parseDeviceDefinition\n") ;
  #endif
}

//---------------------------------------------------------------------------*

