
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/tonto_422B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2501969 heartbeat IPC: 3.99685 cumulative IPC: 3.99685 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2501969 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 8975831 heartbeat IPC: 1.54467 cumulative IPC: 1.54467 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 15445583 heartbeat IPC: 1.54565 cumulative IPC: 1.54516 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 22042140 heartbeat IPC: 1.51594 cumulative IPC: 1.5353 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 29707829 heartbeat IPC: 1.30451 cumulative IPC: 1.47027 (Simulation time: 0 hr 2 min 59 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 36917646 heartbeat IPC: 1.387 cumulative IPC: 1.45283 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 43584352 heartbeat IPC: 1.49999 cumulative IPC: 1.46048 (Simulation time: 0 hr 4 min 27 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 49978525 heartbeat IPC: 1.56392 cumulative IPC: 1.47441 (Simulation time: 0 hr 5 min 9 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 56622381 heartbeat IPC: 1.50515 cumulative IPC: 1.47819 (Simulation time: 0 hr 5 min 50 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 63044240 heartbeat IPC: 1.55718 cumulative IPC: 1.48656 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 69432195 heartbeat IPC: 1.56545 cumulative IPC: 1.49409 (Simulation time: 0 hr 7 min 11 sec) 
Finished CPU 0 instructions: 100000003 cycles: 66930227 cumulative IPC: 1.49409 (Simulation time: 0 hr 7 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.49409 instructions: 100000003 cycles: 66930227
cpu0_DTLB TOTAL     ACCESS:   12821637  HIT:   12785366  MISS:      36271
cpu0_DTLB LOAD      ACCESS:    9455857  HIT:    9429421  MISS:      26436
cpu0_DTLB RFO       ACCESS:    3365780  HIT:    3355945  MISS:       9835
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.3636 cycles
cpu0_ITLB TOTAL     ACCESS:    4151513  HIT:    4151482  MISS:         31
cpu0_ITLB LOAD      ACCESS:    4151513  HIT:    4151482  MISS:         31
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 211.968 cycles
cpu0_L1I TOTAL     ACCESS:    6343604  HIT:    6342488  MISS:       1116
cpu0_L1I LOAD      ACCESS:    6343604  HIT:    6342488  MISS:       1116
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 189.906 cycles
cpu0_STLB TOTAL     ACCESS:      36302  HIT:      35640  MISS:        662
cpu0_STLB LOAD      ACCESS:      26467  HIT:      26421  MISS:         46
cpu0_STLB RFO       ACCESS:       9835  HIT:       9219  MISS:        616
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 248.335 cycles
cpu0_L1D TOTAL     ACCESS:   13829910  HIT:   12615577  MISS:    1214333
cpu0_L1D LOAD      ACCESS:    7742770  HIT:    6945814  MISS:     796956
cpu0_L1D RFO       ACCESS:    6086481  HIT:    5669117  MISS:     417364
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        659  HIT:        646  MISS:         13
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 75.1703 cycles
cpu0_L2C TOTAL     ACCESS:    1652882  HIT:     826757  MISS:     826125
cpu0_L2C LOAD      ACCESS:     798072  HIT:     213937  MISS:     584135
cpu0_L2C RFO       ACCESS:     417364  HIT:     175416  MISS:     241948
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     437433  HIT:     437400  MISS:         33
cpu0_L2C TRANSLATION ACCESS:         13  HIT:          4  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 94.524 cycles
LLC TOTAL     ACCESS:    1191062  HIT:     965427  MISS:     225635
LLC LOAD      ACCESS:     584091  HIT:     447212  MISS:     136879
LLC RFO       ACCESS:     241948  HIT:     188388  MISS:      53560
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     365014  HIT:     329819  MISS:      35195
LLC TRANSLATION ACCESS:          9  HIT:          8  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 268.991 cycles
Insertion Distribution: 
	LOAD 0 0 90554 60625 
	RFO 0 0 40710 16150 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 35195 
	 0 0 10 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      31153  ROW_BUFFER_MISS:     158895
 DBUS AVG_CONGESTED_CYCLE:    3.96093
 WQ ROW_BUFFER_HIT:      20774  ROW_BUFFER_MISS:     100939  FULL:      11882


CPU 0 Branch Prediction Accuracy: 95.8021% MPKI: 4.07385 Average ROB Occupancy at Mispredict: 71.5663
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00041
BRANCH_INDIRECT: 5e-05
BRANCH_CONDITIONAL: 4.07099
BRANCH_DIRECT_CALL: 0.00126
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00114

