JDF B
// Created by Version 1.4 
PROJECT address
DESIGN untitled Normal
DEVKIT GAL16V8D-15QP
ENTRY Pure VHDL
MODULE address_decoder.vhd
MODSTYLE address_decoder Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE address_decoder
