# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.alu_ns_tb
# vsim -gui work.alu_ns_tb 
# Start time: 19:07:45 on Sep 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_ns_tb(tb)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_components
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# Loading cycloneiv.cycloneiv_io_obuf(arch)
# Loading cycloneiv.cycloneiv_io_ibuf(arch)
# Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)
# Loading cycloneiv.cycloneiv_clkctrl(vital_clkctrl)
# Loading cycloneiv.cycloneiv_ena_reg(behave)
# ** Warning: Design size of 49329 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position end  sim:/alu_ns_tb/input1
add wave -position end  sim:/alu_ns_tb/input2
add wave -position end  sim:/alu_ns_tb/sel
add wave -position end  sim:/alu_ns_tb/output
add wave -position end  sim:/alu_ns_tb/overflow
run -all
# ** Warning: Error : 39936*2 = 7986 instead of 14336
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# ** Warning: Error: incorrect carry for mutliplication with overflow test. Carry is equal to '0'instead of 1
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# ** Note: simulation finished!
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 49329 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: simulation finished!
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 49340 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#############  Autofindloop Analysis  ###############
#############  Loop found at time 500 ns ###############
#   ByteEvent process: /alu_ns_tb/UUT/\tempmult[7]\/VITALtiming @ sub-iteration 0 to value HiX
#     Source: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/lab3_p2.vho:4092
#   ByteEvent process: /alu_ns_tb/UUT/\tempmult[5]\/VITALtiming @ sub-iteration 0 to value HiX
#     Source: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/lab3_p2.vho:3167
#   ByteEvent process: /alu_ns_tb/UUT/\tempmult[6]\/VITALtiming @ sub-iteration 0 to value HiX
#     Source: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/lab3_p2.vho:3635
#   ByteEvent process: /alu_ns_tb/UUT/\tempmult[5]\/VITALtiming @ sub-iteration 1 to value HiZ
#     Source: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/lab3_p2.vho:3167
#   ByteEvent process: /alu_ns_tb/UUT/\tempmult[6]\/VITALtiming @ sub-iteration 1 to value HiZ
#     Source: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/lab3_p2.vho:3635
#   ByteEvent process: /alu_ns_tb/UUT/\tempmult[7]\/VITALtiming @ sub-iteration 1 to value HiZ
#     Source: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/lab3_p2.vho:4092
#   ByteEvent process: /alu_ns_tb/UUT/\tempmult[6]\/VITALtiming @ sub-iteration 2 to value HiX
#     Source: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/lab3_p2.vho:3635
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 1000000 reached at time 500 ns.
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 49340 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Error : 39936*2 = 7986 instead of 14336
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# ** Warning: Error: incorrect carry for mutliplication with overflow test. Carry is equal to '0'instead of 1
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# Break key hit
# Simulation stop requested.
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
run -all
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 49351 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Error : 39936*2 = 78 instead of 14336
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# ** Warning: Error: incorrect carry for mutliplication with overflow test. Carry is equal to '0'instead of 1
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# ** Error (suppressible): (vsim-3601) Iteration limit 1000000 reached at time 500 ns.
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 49329 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: simulation finished!
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 46262 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: simulation finished!
#    Time: 500 ns  Iteration: 0  Instance: /alu_ns_tb
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 46273 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: simulation finished!
#    Time: 550 ns  Iteration: 0  Instance: /alu_ns_tb
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 46284 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: simulation finished!
#    Time: 600 ns  Iteration: 0  Instance: /alu_ns_tb
# Compile of alu_ns_tb.vhd failed with 1 errors.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of alu_ns_tb.vhd was successful.
# Compile of alu_ns.vhd was successful.
# Compile of lab3_p2.vho was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_ns_tb(tb)
# Loading work.alu_ns(structure)
# ** Warning: (vsim-8713) Suspect default binding for component instance 'UUT'.
# Entity has no generics at all; the component has generic:
#           WIDTH
#    Time: 0 ps  Iteration: 0  Instance: /alu_ns_tb/UUT File: C:/Users/steve/git_repos/school/EEL4712/lab3/83190817/p2/modelsim/alu_ns_tb.vhd Line: 44
# Loading work.hard_block(structure)
# ** Warning: Design size of 46306 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Error : 1111111100000000 rotated right = 240 instead of 0000000011111111
#    Time: 650 ns  Iteration: 0  Instance: /alu_ns_tb
# ** Note: simulation finished!
#    Time: 700 ns  Iteration: 0  Instance: /alu_ns_tb
# End time: 22:40:39 on Sep 23,2023, Elapsed time: 3:32:54
# Errors: 0, Warnings: 4
