#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov  3 22:26:21 2019
# Process ID: 1040
# Current directory: D:/A fall 2019/eecs31l/project_3_B
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10676 D:\A fall 2019\eecs31l\project_3_B\project_3_B.xpr
# Log file: D:/A fall 2019/eecs31l/project_3_B/vivado.log
# Journal file: D:/A fall 2019/eecs31l/project_3_B\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/A fall 2019/eecs31l/project_3_B/project_3_B.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_count21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_count21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a6eb420965e4c61b4a86099f1bcf81c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_count21_behav xil_defaultlib.tb_count21 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Count21 [count21_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_count21
Built simulation snapshot tb_count21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_count21_behav -key {Behavioral:sim_1:Functional:tb_count21} -tclbatch {tb_count21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_count21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_count21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 784.172 ; gain = 12.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_count21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_count21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count21
ERROR: [VRFC 10-1412] syntax error near 0 [D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd:37]
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd:37]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd:24]
INFO: [VRFC 10-240] VHDL file D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_count21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_count21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a6eb420965e4c61b4a86099f1bcf81c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_count21_behav xil_defaultlib.tb_count21 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Count21 [count21_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_count21
Built simulation snapshot tb_count21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_count21_behav -key {Behavioral:sim_1:Functional:tb_count21} -tclbatch {tb_count21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_count21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_count21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 790.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_count21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_count21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a6eb420965e4c61b4a86099f1bcf81c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_count21_behav xil_defaultlib.tb_count21 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Count21 [count21_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_count21
Built simulation snapshot tb_count21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_count21_behav -key {Behavioral:sim_1:Functional:tb_count21} -tclbatch {tb_count21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_count21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_count21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 799.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_count21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_count21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a6eb420965e4c61b4a86099f1bcf81c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_count21_behav xil_defaultlib.tb_count21 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Count21 [count21_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_count21
Built simulation snapshot tb_count21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_count21_behav -key {Behavioral:sim_1:Functional:tb_count21} -tclbatch {tb_count21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_count21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_count21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 818.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_count21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_count21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sources_1/new/COUNT21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a6eb420965e4c61b4a86099f1bcf81c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_count21_behav xil_defaultlib.tb_count21 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Count21 [count21_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_count21
Built simulation snapshot tb_count21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_count21_behav -key {Behavioral:sim_1:Functional:tb_count21} -tclbatch {tb_count21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_count21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_count21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 818.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_count21' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_count21_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_3_B/project_3_B.srcs/sim_1/new/TB_COUNT21.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_count21
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a6eb420965e4c61b4a86099f1bcf81c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_count21_behav xil_defaultlib.tb_count21 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Count21 [count21_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_count21
Built simulation snapshot tb_count21_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_3_B/project_3_B.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_count21_behav -key {Behavioral:sim_1:Functional:tb_count21} -tclbatch {tb_count21.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_count21.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_count21_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 22:34:27 2019...
