// Seed: 824051765
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    output uwire id_4,
    input wand id_5
);
  wire id_7;
  wire [( "" ) : 1] id_8;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd7,
    parameter id_1 = 32'd58,
    parameter id_8 = 32'd53
) (
    input tri0 _id_0,
    input tri0 _id_1,
    output tri1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output logic id_5,
    output uwire id_6
);
  wire _id_8;
  logic [7:0][id_1  &&  1 'b0 : id_0  (  (  id_0  )  *  -1  +  id_8  )] id_9;
  wire id_10;
  wire [-1 : -1] id_11;
  assign id_9#(1) [id_0] = -1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_2,
      id_6,
      id_3
  );
  assign modCall_1.id_0 = 0;
  always repeat (id_1) id_5 = id_3;
  wire [-1 : 1] id_12;
endmodule
