libDirs ""
langName "Verilog"
libName ""
libFiles ""
viewName "module"
extDirs ".v"
