// Seed: 2060721439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  ;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand id_5,
    output wor id_6
);
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  always @(*) force id_6 = id_4;
endmodule
module module_2;
  logic [7:0][-1 : {  -1  ,  -1  }] id_1 = id_1[1];
  timeprecision 1ps;
  logic id_2;
  wire id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  wire id_4 = !id_4;
endmodule
