Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/HWTWOTWO/decoder4to16/testbenchdec4to16_isim_beh.exe -prj D:/HWTWOTWO/decoder4to16/testbenchdec4to16_beh.prj work.testbenchdec4to16 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/HWTWOTWO/decoder4to16/decoder2to4.vhd" into library work
Parsing VHDL file "D:/HWTWOTWO/decoder4to16/decoder4to16.vhd" into library work
Parsing VHDL file "D:/HWTWOTWO/decoder4to16/testbenchdec4to16.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity decoder2to4 [decoder2to4_default]
Compiling architecture behavioral of entity decoder4to16 [decoder4to16_default]
Compiling architecture behavior of entity testbenchdec4to16
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/HWTWOTWO/decoder4to16/testbenchdec4to16_isim_beh.exe
Fuse Memory Usage: 30064 KB
Fuse CPU Usage: 374 ms
