#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar 30 20:22:27 2017
# Process ID: 7516
# Log file: V:/EECS 700-FPGA/New folder/project_deserializer/vivado.log
# Journal file: V:/EECS 700-FPGA/New folder/project_deserializer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.xpr}
launch_simulation
source audioserzderz_tb.tcl
set_property top tb_deserializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source tb_deserializer_tb.tcl
run 50 us
close_sim
launch_simulation
source tb_deserializer_tb.tcl
run 50 us
open_run synth_1 -name synth_1
set_property top audioserzderz_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source audioserzderz_tb.tcl
run 50 us
close_sim
launch_simulation
source audioserzderz_tb.tcl
close_sim
launch_simulation
source audioserzderz_tb.tcl
run 50 us
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source audioserzderz_tb.tcl
run 50 us
close_sim
launch_simulation
source audioserzderz_tb.tcl
run 50 us
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source audioserzderz_tb.tcl
run 50 us
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/ser_tb.vhd} w ]
add_files -fileset sim_1 {{V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/ser_tb.vhd}}
update_compile_order -fileset sim_1
set_property top serializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source serializer_tb.tcl
close_sim
launch_simulation
source serializer_tb.tcl
close_sim
launch_simulation
source serializer_tb.tcl
run 50 us
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source serializer_tb.tcl
run 50 us
set_property top audioserzderz_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source audioserzderz_tb.tcl
run 50 us
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source audioserzderz_tb.tcl
run 50 us
close_sim
close_sim
close_sim
