Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Dec 06 20:40:36 2018
| Host         : DESKTOP-U7QS60K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -rpx ov7670_top_timing_summary_routed.rpx
| Design       : ov7670_top
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_display/vga_hsync_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 722 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.357        0.000                      0                  681        0.160        0.000                      0                  681        3.000        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.805        0.000                      0                   25        0.274        0.000                      0                   25        9.500        0.000                       0                    27  
  clk_out2_clk_wiz_0       33.907        0.000                      0                  605        0.160        0.000                      0                  605       19.500        0.000                       0                   153  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       16.357        0.000                      0                   51        0.259        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.805ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.473ns (69.636%)  route 0.642ns (30.364%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.092 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.092    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.006 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.006    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.271 r  btn_debounce/c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.271    btn_debounce/c_reg[20]_i_1_n_6
    SLICE_X0Y23          FDRE                                         r  btn_debounce/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.316    18.573    btn_debounce/clk50
    SLICE_X0Y23          FDRE                                         r  btn_debounce/c_reg[21]/C
                         clock pessimism             -0.449    18.124    
                         clock uncertainty           -0.108    18.017    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.059    18.076    btn_debounce/c_reg[21]
  -------------------------------------------------------------------
                         required time                         18.076    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                 17.805    

Slack (MET) :             17.810ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 1.468ns (69.564%)  route 0.642ns (30.436%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.092 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.092    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.006 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.006    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.266 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.266    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X0Y23          FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.316    18.573    btn_debounce/clk50
    SLICE_X0Y23          FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism             -0.449    18.124    
                         clock uncertainty           -0.108    18.017    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.059    18.076    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                         18.076    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                 17.810    

Slack (MET) :             17.870ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 1.408ns (68.673%)  route 0.642ns (31.327%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.092 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.092    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.006 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.006    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.206 r  btn_debounce/c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.206    btn_debounce/c_reg[20]_i_1_n_5
    SLICE_X0Y23          FDRE                                         r  btn_debounce/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.316    18.573    btn_debounce/clk50
    SLICE_X0Y23          FDRE                                         r  btn_debounce/c_reg[22]/C
                         clock pessimism             -0.449    18.124    
                         clock uncertainty           -0.108    18.017    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.059    18.076    btn_debounce/c_reg[22]
  -------------------------------------------------------------------
                         required time                         18.076    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                 17.870    

Slack (MET) :             17.874ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.589ns (29.070%)  route 1.437ns (70.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 18.577 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.850ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.424    -1.850    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.379    -1.471 r  btn_debounce/c_reg[19]/Q
                         net (fo=2, routed)           0.665    -0.806    btn_debounce/c_reg[19]
    SLICE_X1Y23          LUT6 (Prop_lut6_I2_O)        0.105    -0.701 r  btn_debounce/o_i_3/O
                         net (fo=1, routed)           0.772     0.072    btn_debounce/o_i_3_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.105     0.177 r  btn_debounce/o_i_1/O
                         net (fo=1, routed)           0.000     0.177    btn_debounce/o_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.320    18.577    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
                         clock pessimism             -0.449    18.128    
                         clock uncertainty           -0.108    18.021    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.030    18.051    btn_debounce/o_reg
  -------------------------------------------------------------------
                         required time                         18.051    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                 17.874    

Slack (MET) :             17.889ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.389ns (68.380%)  route 0.642ns (31.620%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.092 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.092    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.006 r  btn_debounce/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.006    btn_debounce/c_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     0.187 r  btn_debounce/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.187    btn_debounce/c_reg[20]_i_1_n_7
    SLICE_X0Y23          FDRE                                         r  btn_debounce/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.316    18.573    btn_debounce/clk50
    SLICE_X0Y23          FDRE                                         r  btn_debounce/c_reg[20]/C
                         clock pessimism             -0.449    18.124    
                         clock uncertainty           -0.108    18.017    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.059    18.076    btn_debounce/c_reg[20]
  -------------------------------------------------------------------
                         required time                         18.076    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                 17.889    

Slack (MET) :             17.905ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.375ns (68.161%)  route 0.642ns (31.839%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.092 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.092    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.173 r  btn_debounce/c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.173    btn_debounce/c_reg[16]_i_1_n_6
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.318    18.575    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[17]/C
                         clock pessimism             -0.449    18.126    
                         clock uncertainty           -0.108    18.019    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.059    18.078    btn_debounce/c_reg[17]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                 17.905    

Slack (MET) :             17.910ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 1.370ns (68.082%)  route 0.642ns (31.918%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.092 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.092    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     0.168 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.168    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.318    18.575    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism             -0.449    18.126    
                         clock uncertainty           -0.108    18.019    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.059    18.078    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 17.910    

Slack (MET) :             17.970ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 1.310ns (67.101%)  route 0.642ns (32.899%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.092 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.092    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.108 r  btn_debounce/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.108    btn_debounce/c_reg[16]_i_1_n_5
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.318    18.575    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[18]/C
                         clock pessimism             -0.449    18.126    
                         clock uncertainty           -0.108    18.019    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.059    18.078    btn_debounce/c_reg[18]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                 17.970    

Slack (MET) :             17.989ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 1.291ns (66.777%)  route 0.642ns (33.223%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.092 r  btn_debounce/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.092    btn_debounce/c_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     0.089 r  btn_debounce/c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.089    btn_debounce/c_reg[16]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.318    18.575    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[16]/C
                         clock pessimism             -0.449    18.126    
                         clock uncertainty           -0.108    18.019    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.059    18.078    btn_debounce/c_reg[16]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                 17.989    

Slack (MET) :             18.003ns  (required time - arrival time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.277ns (66.535%)  route 0.642ns (33.465%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.429    -1.845    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379    -1.466 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.642    -0.823    btn_debounce/c_reg[3]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437    -0.386 r  btn_debounce/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.386    btn_debounce/c_reg[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.288 r  btn_debounce/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.288    btn_debounce/c_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.190 r  btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.190    btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.075 r  btn_debounce/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    btn_debounce/c_reg[12]_i_1_n_6
    SLICE_X0Y21          FDRE                                         r  btn_debounce/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    15.831 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    17.181    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.258 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.318    18.575    btn_debounce/clk50
    SLICE_X0Y21          FDRE                                         r  btn_debounce/c_reg[13]/C
                         clock pessimism             -0.449    18.126    
                         clock uncertainty           -0.108    18.019    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.059    18.078    btn_debounce/c_reg[13]
  -------------------------------------------------------------------
                         required time                         18.078    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                 18.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X0Y20          FDRE                                         r  btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.275    btn_debounce/c_reg[10]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.164 r  btn_debounce/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    btn_debounce/c_reg[8]_i_1_n_5
    SLICE_X0Y20          FDRE                                         r  btn_debounce/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.314    btn_debounce/clk50
    SLICE_X0Y20          FDRE                                         r  btn_debounce/c_reg[10]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105    -0.438    btn_debounce/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.544    btn_debounce/clk50
    SLICE_X0Y21          FDRE                                         r  btn_debounce/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  btn_debounce/c_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.276    btn_debounce/c_reg[14]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.165 r  btn_debounce/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.165    btn_debounce/c_reg[12]_i_1_n_5
    SLICE_X0Y21          FDRE                                         r  btn_debounce/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.315    btn_debounce/clk50
    SLICE_X0Y21          FDRE                                         r  btn_debounce/c_reg[14]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105    -0.439    btn_debounce/c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.542    btn_debounce/clk50
    SLICE_X0Y19          FDRE                                         r  btn_debounce/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  btn_debounce/c_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.273    btn_debounce/c_reg[6]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.162 r  btn_debounce/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    btn_debounce/c_reg[4]_i_1_n_5
    SLICE_X0Y19          FDRE                                         r  btn_debounce/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.313    btn_debounce/clk50
    SLICE_X0Y19          FDRE                                         r  btn_debounce/c_reg[6]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105    -0.437    btn_debounce/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.544    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  btn_debounce/c_reg[18]/Q
                         net (fo=2, routed)           0.129    -0.274    btn_debounce/c_reg[18]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  btn_debounce/c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    btn_debounce/c_reg[16]_i_1_n_5
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.316    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[18]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105    -0.439    btn_debounce/c_reg[18]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.541    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  btn_debounce/c_reg[2]/Q
                         net (fo=2, routed)           0.129    -0.271    btn_debounce/c_reg[2]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  btn_debounce/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.160    btn_debounce/c_reg[0]_i_2_n_5
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.312    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[2]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105    -0.436    btn_debounce/c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X0Y20          FDRE                                         r  btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.275    btn_debounce/c_reg[10]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.131 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    btn_debounce/c_reg[8]_i_1_n_4
    SLICE_X0Y20          FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.314    btn_debounce/clk50
    SLICE_X0Y20          FDRE                                         r  btn_debounce/c_reg[11]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105    -0.438    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.544    btn_debounce/clk50
    SLICE_X0Y21          FDRE                                         r  btn_debounce/c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  btn_debounce/c_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.276    btn_debounce/c_reg[14]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.132 r  btn_debounce/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    btn_debounce/c_reg[12]_i_1_n_4
    SLICE_X0Y21          FDRE                                         r  btn_debounce/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.315    btn_debounce/clk50
    SLICE_X0Y21          FDRE                                         r  btn_debounce/c_reg[15]/C
                         clock pessimism             -0.230    -0.544    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105    -0.439    btn_debounce/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.542    btn_debounce/clk50
    SLICE_X0Y19          FDRE                                         r  btn_debounce/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  btn_debounce/c_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.273    btn_debounce/c_reg[6]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.129 r  btn_debounce/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.129    btn_debounce/c_reg[4]_i_1_n_4
    SLICE_X0Y19          FDRE                                         r  btn_debounce/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.313    btn_debounce/clk50
    SLICE_X0Y19          FDRE                                         r  btn_debounce/c_reg[7]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105    -0.437    btn_debounce/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.800%)  route 0.129ns (31.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.544    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  btn_debounce/c_reg[18]/Q
                         net (fo=2, routed)           0.129    -0.274    btn_debounce/c_reg[18]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.130 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.316    btn_debounce/clk50
    SLICE_X0Y22          FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism             -0.229    -0.544    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105    -0.439    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.800%)  route 0.129ns (31.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.541    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  btn_debounce/c_reg[2]/Q
                         net (fo=2, routed)           0.129    -0.271    btn_debounce/c_reg[2]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.127 r  btn_debounce/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.127    btn_debounce/c_reg[0]_i_2_n_4
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.312    btn_debounce/clk50
    SLICE_X0Y18          FDRE                                         r  btn_debounce/c_reg[3]/C
                         clock pessimism             -0.230    -0.541    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105    -0.436    btn_debounce/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2   clk_div/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y18     btn_debounce/c_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y20     btn_debounce/c_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y20     btn_debounce/c_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y21     btn_debounce/c_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y21     btn_debounce/c_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y21     btn_debounce/c_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y21     btn_debounce/c_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X0Y22     btn_debounce/c_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y18     btn_debounce/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y18     btn_debounce/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y20     btn_debounce/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y20     btn_debounce/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y20     btn_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y20     btn_debounce/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y21     btn_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y21     btn_debounce/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y21     btn_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y21     btn_debounce/c_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y18     btn_debounce/c_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y20     btn_debounce/c_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y20     btn_debounce/c_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y21     btn_debounce/c_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y21     btn_debounce/c_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y21     btn_debounce/c_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y21     btn_debounce/c_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y22     btn_debounce/c_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y22     btn_debounce/c_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X0Y22     btn_debounce/c_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.907ns  (required time - arrival time)
  Source:                 vga_display/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.484ns (8.767%)  route 5.037ns (91.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.363    -1.911    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.379    -1.532 r  vga_display/address_reg[14]/Q
                         net (fo=28, routed)          4.557     3.025    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X58Y12         LUT5 (Prop_lut5_I4_O)        0.105     3.130 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.480     3.610    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X2Y2          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.295    38.552    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.525    38.028    
                         clock uncertainty           -0.123    37.904    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    37.517    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                 33.907    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 vga_display/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.484ns (9.490%)  route 4.616ns (90.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 38.544 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.363    -1.911    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.379    -1.532 f  vga_display/address_reg[14]/Q
                         net (fo=28, routed)          4.136     2.605    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.105     2.710 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.480     3.190    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y4          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.287    38.544    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.525    38.020    
                         clock uncertainty           -0.123    37.896    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    37.509    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.509    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.355ns  (required time - arrival time)
  Source:                 vga_display/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.484ns (9.549%)  route 4.585ns (90.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.363    -1.911    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.379    -1.532 f  vga_display/address_reg[14]/Q
                         net (fo=28, routed)          4.077     2.546    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.105     2.651 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.507     3.158    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[2]
    RAMB36_X2Y3          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.291    38.548    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.525    38.024    
                         clock uncertainty           -0.123    37.900    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    37.513    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.513    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                 34.355    

Slack (MET) :             34.764ns  (required time - arrival time)
  Source:                 vga_display/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.484ns (10.373%)  route 4.182ns (89.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.363    -1.911    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.379    -1.532 r  vga_display/address_reg[13]/Q
                         net (fo=29, routed)          3.815     2.283    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X58Y47         LUT5 (Prop_lut5_I4_O)        0.105     2.388 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           0.368     2.756    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/enb_array[15]
    RAMB36_X2Y9          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.297    38.554    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.525    38.030    
                         clock uncertainty           -0.123    37.906    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    37.519    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                 34.764    

Slack (MET) :             34.782ns  (required time - arrival time)
  Source:                 vga_display/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.484ns (10.433%)  route 4.155ns (89.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.363    -1.911    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.379    -1.532 f  vga_display/address_reg[14]/Q
                         net (fo=28, routed)          3.675     2.144    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.105     2.249 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.480     2.729    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/enb_array[17]
    RAMB36_X2Y6          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.288    38.545    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.525    38.021    
                         clock uncertainty           -0.123    37.897    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    37.510    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.510    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 34.782    

Slack (MET) :             34.818ns  (required time - arrival time)
  Source:                 vga_display/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.484ns (10.529%)  route 4.113ns (89.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.363    -1.911    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.379    -1.532 r  vga_display/address_reg[14]/Q
                         net (fo=28, routed)          3.633     2.102    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.105     2.207 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.480     2.687    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[6]
    RAMB36_X2Y5          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.282    38.539    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.525    38.015    
                         clock uncertainty           -0.123    37.891    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    37.504    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.504    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 34.818    

Slack (MET) :             34.865ns  (required time - arrival time)
  Source:                 vga_display/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.748ns (15.815%)  route 3.982ns (84.185%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.918ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.356    -1.918    vga_display/OV7670_XCLK_OBUF
    SLICE_X30Y30         FDRE                                         r  vga_display/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.433    -1.485 f  vga_display/vCounter_reg[5]/Q
                         net (fo=5, routed)           0.724    -0.760    vga_display/vCounter[5]
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.105    -0.655 f  vga_display/blank_i_2/O
                         net (fo=1, routed)           0.458    -0.197    vga_display/blank_i_2_n_0
    SLICE_X30Y26         LUT4 (Prop_lut4_I3_O)        0.105    -0.092 f  vga_display/blank_i_1/O
                         net (fo=7, routed)           0.429     0.337    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.105     0.442 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_20/O
                         net (fo=6, routed)           2.370     2.812    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_11
    RAMB36_X0Y1          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.295    38.552    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.465    38.088    
                         clock uncertainty           -0.123    37.964    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    37.677    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.677    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 34.865    

Slack (MET) :             34.912ns  (required time - arrival time)
  Source:                 vga_display/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.484ns (10.759%)  route 4.014ns (89.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.363    -1.911    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.379    -1.532 f  vga_display/address_reg[13]/Q
                         net (fo=29, routed)          3.376     1.844    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X58Y49         LUT5 (Prop_lut5_I1_O)        0.105     1.949 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           0.639     2.588    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X2Y10         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.283    38.541    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.531    38.010    
                         clock uncertainty           -0.123    37.887    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    37.500    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.500    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 34.912    

Slack (MET) :             34.952ns  (required time - arrival time)
  Source:                 vga_display/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.484ns (10.812%)  route 3.992ns (89.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.363    -1.911    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.379    -1.532 f  vga_display/address_reg[13]/Q
                         net (fo=29, routed)          3.513     1.981    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X58Y42         LUT5 (Prop_lut5_I4_O)        0.105     2.086 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           0.480     2.566    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/enb_array[16]
    RAMB36_X2Y8          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.296    38.553    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.525    38.029    
                         clock uncertainty           -0.123    37.905    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    37.518    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.518    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                 34.952    

Slack (MET) :             34.960ns  (required time - arrival time)
  Source:                 vga_display/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.748ns (16.349%)  route 3.827ns (83.651%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.918ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.773 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.354    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.273 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.356    -1.918    vga_display/OV7670_XCLK_OBUF
    SLICE_X30Y30         FDRE                                         r  vga_display/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.433    -1.485 f  vga_display/vCounter_reg[5]/Q
                         net (fo=5, routed)           0.724    -0.760    vga_display/vCounter[5]
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.105    -0.655 f  vga_display/blank_i_2/O
                         net (fo=1, routed)           0.458    -0.197    vga_display/blank_i_2_n_0
    SLICE_X30Y26         LUT4 (Prop_lut4_I3_O)        0.105    -0.092 f  vga_display/blank_i_1/O
                         net (fo=7, routed)           0.979     0.887    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.105     0.992 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_33/O
                         net (fo=4, routed)           1.665     2.658    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_13
    RAMB36_X2Y2          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.295    38.552    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.525    38.028    
                         clock uncertainty           -0.123    37.904    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287    37.617    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.617    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                 34.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga_display/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.268%)  route 0.341ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.559    -0.570    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga_display/address_reg[15]/Q
                         net (fo=31, routed)          0.341    -0.089    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X42Y30         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.823    -0.346    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y30         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.063    -0.248    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_display/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.510%)  route 0.354ns (71.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.559    -0.570    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y36         FDRE                                         r  vga_display/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga_display/address_reg[14]/Q
                         net (fo=28, routed)          0.354    -0.076    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X42Y30         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.823    -0.346    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y30         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.063    -0.248    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_display/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.691%)  route 0.117ns (38.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.553    -0.576    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y28         FDRE                                         r  vga_display/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  vga_display/HCNT_reg[0]/Q
                         net (fo=7, routed)           0.117    -0.318    vga_display/HCNT_reg_n_0_[0]
    SLICE_X33Y28         LUT3 (Prop_lut3_I2_O)        0.048    -0.270 r  vga_display/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    vga_display/p_2_in[2]
    SLICE_X33Y28         FDRE                                         r  vga_display/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.820    -0.349    vga_display/OV7670_XCLK_OBUF
    SLICE_X33Y28         FDRE                                         r  vga_display/HCNT_reg[2]/C
                         clock pessimism             -0.215    -0.563    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.107    -0.456    vga_display/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_display/hCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/hCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.566%)  route 0.107ns (36.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.550    -0.579    vga_display/OV7670_XCLK_OBUF
    SLICE_X28Y25         FDRE                                         r  vga_display/hCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga_display/hCounter_reg[3]/Q
                         net (fo=5, routed)           0.107    -0.332    vga_display/hCounter[3]
    SLICE_X29Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.287 r  vga_display/hCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    vga_display/hCounter_0[4]
    SLICE_X29Y25         FDRE                                         r  vga_display/hCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.817    -0.352    vga_display/OV7670_XCLK_OBUF
    SLICE_X29Y25         FDRE                                         r  vga_display/hCounter_reg[4]/C
                         clock pessimism             -0.215    -0.566    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.092    -0.474    vga_display/hCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 IIC/mI2C_CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/mI2C_CTRL_CLK_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.636%)  route 0.083ns (28.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.585    -0.544    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y21          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164    -0.380 r  IIC/mI2C_CLK_DIV_reg[10]/Q
                         net (fo=13, routed)          0.083    -0.298    IIC/mI2C_CLK_DIV_reg[10]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.045    -0.253 r  IIC/mI2C_CTRL_CLK_i_1/O
                         net (fo=1, routed)           0.000    -0.253    IIC/mI2C_CTRL_CLK_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  IIC/mI2C_CTRL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.854    -0.315    IIC/OV7670_XCLK_OBUF
    SLICE_X3Y21          FDCE                                         r  IIC/mI2C_CTRL_CLK_reg/C
                         clock pessimism             -0.217    -0.531    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.091    -0.440    IIC/mI2C_CTRL_CLK_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.477%)  route 0.113ns (44.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.557    -0.572    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y29         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.318    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X48Y29         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.825    -0.344    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y29         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.229    -0.572    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.066    -0.506    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.659%)  route 0.122ns (46.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.557    -0.572    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y29         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.310    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y29         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.825    -0.344    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y29         FDRE                                         r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.229    -0.572    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070    -0.502    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_display/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/hCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.137%)  route 0.113ns (37.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.550    -0.579    vga_display/OV7670_XCLK_OBUF
    SLICE_X29Y25         FDRE                                         r  vga_display/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga_display/hCounter_reg[2]/Q
                         net (fo=6, routed)           0.113    -0.325    vga_display/hCounter[2]
    SLICE_X28Y25         LUT4 (Prop_lut4_I0_O)        0.045    -0.280 r  vga_display/hCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    vga_display/hCounter_0[3]
    SLICE_X28Y25         FDRE                                         r  vga_display/hCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.817    -0.352    vga_display/OV7670_XCLK_OBUF
    SLICE_X28Y25         FDRE                                         r  vga_display/hCounter_reg[3]/C
                         clock pessimism             -0.215    -0.566    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.091    -0.475    vga_display/hCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_display/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.312%)  route 0.117ns (38.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.553    -0.576    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y28         FDRE                                         r  vga_display/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  vga_display/HCNT_reg[0]/Q
                         net (fo=7, routed)           0.117    -0.318    vga_display/HCNT_reg_n_0_[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.045    -0.273 r  vga_display/HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    vga_display/p_2_in[1]
    SLICE_X33Y28         FDRE                                         r  vga_display/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.820    -0.349    vga_display/OV7670_XCLK_OBUF
    SLICE_X33Y28         FDRE                                         r  vga_display/HCNT_reg[1]/C
                         clock pessimism             -0.215    -0.563    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.091    -0.472    vga_display/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_display/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.320%)  route 0.553ns (79.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.559    -0.570    vga_display/OV7670_XCLK_OBUF
    SLICE_X32Y34         FDRE                                         r  vga_display/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga_display/address_reg[4]/Q
                         net (fo=28, routed)          0.553     0.124    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y7          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.869    -0.299    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.034    -0.265    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.082    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y2     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y4     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y7     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y3     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y8     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y1     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB36_X2Y5     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB36_X1Y8     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB36_X1Y6     u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB36_X1Y10    u_frame_buffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25     IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25     IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25     IIC/LUT_INDEX_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25     IIC/LUT_INDEX_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25     IIC/LUT_INDEX_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25     IIC/LUT_INDEX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y28    vga_display/HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y28    vga_display/HCNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y28    vga_display/HCNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y28    vga_display/HCNT_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y23     IIC/Config_Done_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     IIC/LUT_INDEX_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     IIC/LUT_INDEX_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     IIC/LUT_INDEX_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y25     IIC/LUT_INDEX_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     IIC/LUT_INDEX_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y26     IIC/LUT_INDEX_reg_rep[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y26     IIC/LUT_INDEX_reg_rep[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y26     IIC/LUT_INDEX_reg_rep[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y26     IIC/LUT_INDEX_reg_rep[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3   clk_div/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clk_div/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.889ns  (logic 0.379ns (13.119%)  route 2.510ns (86.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.510    21.042    IIC/o
    SLICE_X8Y25          FDCE                                         f  IIC/LUT_INDEX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.247    38.504    IIC/OV7670_XCLK_OBUF
    SLICE_X8Y25          FDCE                                         r  IIC/LUT_INDEX_reg[0]/C
                         clock pessimism             -0.604    37.900    
                         clock uncertainty           -0.243    37.657    
    SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.258    37.399    IIC/LUT_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.889ns  (logic 0.379ns (13.119%)  route 2.510ns (86.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.510    21.042    IIC/o
    SLICE_X8Y25          FDCE                                         f  IIC/LUT_INDEX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.247    38.504    IIC/OV7670_XCLK_OBUF
    SLICE_X8Y25          FDCE                                         r  IIC/LUT_INDEX_reg[6]/C
                         clock pessimism             -0.604    37.900    
                         clock uncertainty           -0.243    37.657    
    SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.258    37.399    IIC/LUT_INDEX_reg[6]
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.889ns  (logic 0.379ns (13.119%)  route 2.510ns (86.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.510    21.042    IIC/o
    SLICE_X8Y25          FDCE                                         f  IIC/LUT_INDEX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.247    38.504    IIC/OV7670_XCLK_OBUF
    SLICE_X8Y25          FDCE                                         r  IIC/LUT_INDEX_reg[7]/C
                         clock pessimism             -0.604    37.900    
                         clock uncertainty           -0.243    37.657    
    SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.258    37.399    IIC/LUT_INDEX_reg[7]
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.467ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.780ns  (logic 0.379ns (13.633%)  route 2.401ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.401    20.934    IIC/o
    SLICE_X8Y26          FDCE                                         f  IIC/LUT_INDEX_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.248    38.505    IIC/OV7670_XCLK_OBUF
    SLICE_X8Y26          FDCE                                         r  IIC/LUT_INDEX_reg_rep[0]/C
                         clock pessimism             -0.604    37.901    
                         clock uncertainty           -0.243    37.658    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.258    37.400    IIC/LUT_INDEX_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                         -20.934    
  -------------------------------------------------------------------
                         slack                                 16.467    

Slack (MET) :             16.467ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.780ns  (logic 0.379ns (13.633%)  route 2.401ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.401    20.934    IIC/o
    SLICE_X8Y26          FDCE                                         f  IIC/LUT_INDEX_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.248    38.505    IIC/OV7670_XCLK_OBUF
    SLICE_X8Y26          FDCE                                         r  IIC/LUT_INDEX_reg_rep[6]/C
                         clock pessimism             -0.604    37.901    
                         clock uncertainty           -0.243    37.658    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.258    37.400    IIC/LUT_INDEX_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                         -20.934    
  -------------------------------------------------------------------
                         slack                                 16.467    

Slack (MET) :             16.780ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.460ns  (logic 0.379ns (15.404%)  route 2.081ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.081    20.614    IIC/o
    SLICE_X7Y26          FDCE                                         f  IIC/LUT_INDEX_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.315    38.572    IIC/OV7670_XCLK_OBUF
    SLICE_X7Y26          FDCE                                         r  IIC/LUT_INDEX_reg_rep[1]/C
                         clock pessimism             -0.604    37.968    
                         clock uncertainty           -0.243    37.725    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.331    37.394    IIC/LUT_INDEX_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         37.394    
                         arrival time                         -20.614    
  -------------------------------------------------------------------
                         slack                                 16.780    

Slack (MET) :             16.780ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.460ns  (logic 0.379ns (15.404%)  route 2.081ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.081    20.614    IIC/o
    SLICE_X7Y26          FDCE                                         f  IIC/LUT_INDEX_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.315    38.572    IIC/OV7670_XCLK_OBUF
    SLICE_X7Y26          FDCE                                         r  IIC/LUT_INDEX_reg_rep[2]/C
                         clock pessimism             -0.604    37.968    
                         clock uncertainty           -0.243    37.725    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.331    37.394    IIC/LUT_INDEX_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         37.394    
                         arrival time                         -20.614    
  -------------------------------------------------------------------
                         slack                                 16.780    

Slack (MET) :             16.853ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.460ns  (logic 0.379ns (15.404%)  route 2.081ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.081    20.614    IIC/o
    SLICE_X6Y26          FDCE                                         f  IIC/LUT_INDEX_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.315    38.572    IIC/OV7670_XCLK_OBUF
    SLICE_X6Y26          FDCE                                         r  IIC/LUT_INDEX_reg_rep[3]/C
                         clock pessimism             -0.604    37.968    
                         clock uncertainty           -0.243    37.725    
    SLICE_X6Y26          FDCE (Recov_fdce_C_CLR)     -0.258    37.467    IIC/LUT_INDEX_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         37.467    
                         arrival time                         -20.614    
  -------------------------------------------------------------------
                         slack                                 16.853    

Slack (MET) :             16.853ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.460ns  (logic 0.379ns (15.404%)  route 2.081ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.081    20.614    IIC/o
    SLICE_X6Y26          FDCE                                         f  IIC/LUT_INDEX_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.315    38.572    IIC/OV7670_XCLK_OBUF
    SLICE_X6Y26          FDCE                                         r  IIC/LUT_INDEX_reg_rep[4]/C
                         clock pessimism             -0.604    37.968    
                         clock uncertainty           -0.243    37.725    
    SLICE_X6Y26          FDCE (Recov_fdce_C_CLR)     -0.258    37.467    IIC/LUT_INDEX_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         37.467    
                         arrival time                         -20.614    
  -------------------------------------------------------------------
                         slack                                 16.853    

Slack (MET) :             16.853ns  (required time - arrival time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/LUT_INDEX_reg_rep[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.460ns  (logic 0.379ns (15.404%)  route 2.081ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.389    21.389 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    22.469    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    15.227 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    16.646    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    16.727 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.427    18.153    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379    18.532 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          2.081    20.614    IIC/o
    SLICE_X6Y26          FDCE                                         f  IIC/LUT_INDEX_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.324    41.324 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.342    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511    35.831 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349    37.181    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.258 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         1.315    38.572    IIC/OV7670_XCLK_OBUF
    SLICE_X6Y26          FDCE                                         r  IIC/LUT_INDEX_reg_rep[5]/C
                         clock pessimism             -0.604    37.968    
                         clock uncertainty           -0.243    37.725    
    SLICE_X6Y26          FDCE (Recov_fdce_C_CLR)     -0.258    37.467    IIC/LUT_INDEX_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         37.467    
                         arrival time                         -20.614    
  -------------------------------------------------------------------
                         slack                                 16.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.763%)  route 0.610ns (81.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.610     0.208    IIC/o
    SLICE_X2Y20          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.855    -0.314    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y20          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[4]/C
                         clock pessimism              0.087    -0.227    
                         clock uncertainty            0.243     0.016    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.051    IIC/mI2C_CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.763%)  route 0.610ns (81.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.610     0.208    IIC/o
    SLICE_X2Y20          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.855    -0.314    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y20          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[5]/C
                         clock pessimism              0.087    -0.227    
                         clock uncertainty            0.243     0.016    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.051    IIC/mI2C_CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.763%)  route 0.610ns (81.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.610     0.208    IIC/o
    SLICE_X2Y20          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.855    -0.314    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y20          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[6]/C
                         clock pessimism              0.087    -0.227    
                         clock uncertainty            0.243     0.016    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.051    IIC/mI2C_CLK_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.763%)  route 0.610ns (81.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.610     0.208    IIC/o
    SLICE_X2Y20          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.855    -0.314    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y20          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[7]/C
                         clock pessimism              0.087    -0.227    
                         clock uncertainty            0.243     0.016    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.051    IIC/mI2C_CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.725%)  route 0.654ns (82.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.654     0.252    IIC/o
    SLICE_X2Y19          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.856    -0.313    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y19          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[0]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.243     0.017    
    SLICE_X2Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.050    IIC/mI2C_CLK_DIV_reg[0]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.725%)  route 0.654ns (82.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.654     0.252    IIC/o
    SLICE_X2Y19          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.856    -0.313    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y19          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[1]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.243     0.017    
    SLICE_X2Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.050    IIC/mI2C_CLK_DIV_reg[1]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.725%)  route 0.654ns (82.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.654     0.252    IIC/o
    SLICE_X2Y19          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.856    -0.313    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y19          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[2]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.243     0.017    
    SLICE_X2Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.050    IIC/mI2C_CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.725%)  route 0.654ns (82.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.654     0.252    IIC/o
    SLICE_X2Y19          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.856    -0.313    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y19          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[3]/C
                         clock pessimism              0.087    -0.226    
                         clock uncertainty            0.243     0.017    
    SLICE_X2Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.050    IIC/mI2C_CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.027%)  route 0.687ns (82.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.687     0.285    IIC/o
    SLICE_X2Y21          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.854    -0.315    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y21          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.243     0.015    
    SLICE_X2Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.052    IIC/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.027%)  route 0.687ns (82.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.543    btn_debounce/clk50
    SLICE_X1Y20          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  btn_debounce/o_reg/Q
                         net (fo=51, routed)          0.687     0.285    IIC/o
    SLICE_X2Y21          FDCE                                         f  IIC/mI2C_CLK_DIV_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_div/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_div/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_div/inst/clkout2_buf/O
                         net (fo=152, routed)         0.854    -0.315    IIC/OV7670_XCLK_OBUF
    SLICE_X2Y21          FDCE                                         r  IIC/mI2C_CLK_DIV_reg[11]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.243     0.015    
    SLICE_X2Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.052    IIC/mI2C_CLK_DIV_reg[11]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.336    





