FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"BCKP_USED";
2"UN$1$8MERGE$I14$A";
3"UN$1$8MERGE$I14$B";
4"UN$1$8MERGE$I14$C";
5"UN$1$8MERGE$I14$D";
6"UN$1$74F164$I4$Q2";
7"DATA";
8"SR_CLK";
9"LE";
10"GND\G";
11"RESET";
12"VCC\G";
13"UN$1$74F164$I4$Q6";
14"UN$1$74F164$I4$Q5";
15"UN$1$74F164$I4$Q4";
16"GND\G";
17"UN$1$74F164$I4$Q1";
18"UN$1$74F164$I4$Q0";
19"TUB_CLK_IN";
20"UN$1$CHANGECLKS$I3$DEFAULTCLK2P";
21"UN$1$CHANGECLKS$I3$DEFAULTCLK2N";
22"UN$1$CHANGECLKS$I3$BCKPCLK2P";
23"UN$1$CHANGECLKS$I3$BCKPCLK2N";
24"UN$1$CHANGECLKS$I3$BCKPCLK3P";
25"UN$1$CHANGECLKS$I3$BCKPCLK3N";
26"CLK_SEL";
27"UN$1$DEFAULTCLKSEL$I1$DEFAULTCLK";
28"UN$1$DEFAULTCLKSEL$I1$BCKPCLK";
29"UN$1$DEFAULTCLKSEL$I1$RESETECLP";
30"UN$1$CHANGECLKS$I3$CHANGECLKN";
31"UN$1$CHANGECLKS$I3$CHANGECLKP";
32"COUNT_DATA_ECL<0..7>";
33"DATA_RDY";
34"CLK100_P";
35"CLK100_N";
36"CLK100_TTL";
37"VCC\G";
38"UN$1$74F164$I4$Q7";
39"UN$1$74F164$I4$Q3";
40"VCC\G";
41"UN$1$8MERGE$I14$F";
42"UN$1$8MERGE$I14$E";
43"UN$1$8MERGE$I14$G";
44"UN$1$8MERGE$I14$H";
45"VEE\G";
46"VEE\G";
47"GND\G";
48"VCC\G";
49"VCC\G";
50"VCC\G";
%"DEFAULT_CLK_SEL"
"1","(-3075,2850)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"RESET_ECL_P"
VHDL_MODE"OUT"29;
"BCKP_CLK"
VHDL_MODE"OUT"28;
"DEFAULT_CLK"
VHDL_MODE"OUT"27;
"RESET"
VHDL_MODE"IN"11;
"CLK_SEL"
VHDL_MODE"IN"26;
"TUB_CLK_IN"
VHDL_MODE"IN"19;
%"CSMD0603"
"1","(-2575,1250)","0","capacitors","I10";
;
$LOCATION"C102"
CDS_LOCATION"C102"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
PART_NAME"CSMD0603";
"B<0>"
$PN"2"16;
"A<0>"
$PN"1"48;
%"CSMD0603"
"1","(-2300,1250)","0","capacitors","I11";
;
$LOCATION"C104"
CDS_LOCATION"C104"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
PART_NAME"CSMD0603";
"B<0>"
$PN"2"45;
"A<0>"
$PN"1"16;
%"CSMD0603"
"1","(-2550,300)","0","capacitors","I12";
;
$LOCATION"C103"
CDS_LOCATION"C103"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"47;
"A<0>"
$PN"1"49;
%"CSMD0603"
"1","(-2300,300)","0","capacitors","I13";
;
$LOCATION"C105"
CDS_LOCATION"C105"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"46;
"A<0>"
$PN"1"47;
%"8 MERGE"
"1","(-1625,1125)","0","standard","I14";
;
HDL_CONCAT"TRUE"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"2;
"B\NWC\NAC"3;
"C\NWC\NAC"4;
"D\NWC\NAC"5;
"E\NWC\NAC"42;
"F\NWC\NAC"41;
"G\NWC\NAC"43;
"H\NWC\NAC"44;
"Y\NWC\NAC"32;
%"INPORT"
"1","(-2200,2375)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"33;
%"CSMD0603"
"1","(-3375,1625)","0","capacitors","I16";
;
$LOCATION"C101"
CDS_LOCATION"C101"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"37;
"A<0>"
$PN"1"10;
%"OUTPORT"
"1","(3100,3125)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"34;
%"OUTPORT"
"1","(3100,3050)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"35;
%"OUTPORT"
"1","(3100,2900)","0","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"FAULT_DETECTION"
"1","(-875,2725)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_CLK3_N \B"
VHDL_MODE"OUT"25;
"BCKP_CLK3_P"
VHDL_MODE"OUT"24;
"BCKP_CLK2_N \B"
VHDL_MODE"OUT"23;
"BCKP_CLK2_P"
VHDL_MODE"OUT"22;
"DEFAULT_CLK2_N \B"
VHDL_MODE"OUT"21;
"DEFAULT_CLK2_P"
VHDL_MODE"OUT"20;
"CHANGE_CLK_N \B"
VHDL_MODE"OUT"30;
"BCKP_CLK"
VHDL_MODE"IN"28;
"DEFAULT_CLK"
VHDL_MODE"IN"27;
"CLK_RESET_TTL"
VHDL_MODE"IN"11;
"CLK_RESET_ECL"
VHDL_MODE"IN"29;
"DATA_RDY"
VHDL_MODE"IN"33;
"MAX_COUNT<0..7>"
VHDL_MODE"IN"32;
"CHANGE_CLK_P"
VHDL_MODE"OUT"31;
%"OUTPORT"
"1","(3100,2725)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"INPORT"
"1","(-4125,3175)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"26;
%"INPORT"
"1","(-4125,3050)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"INPORT"
"1","(-4125,2925)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"CHANGE_CLKS"
"1","(1525,2675)","0","tubii_tk2_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_USED"
VHDL_MODE"OUT"1;
"CLK100_TTL"
VHDL_MODE"OUT"36;
"CLK100_N \B"
VHDL_MODE"OUT"35;
"CLK100_P"
VHDL_MODE"OUT"34;
"BCKP_CLK3_N \B"
VHDL_MODE"IN"25;
"BCKP_CLK3_P"
VHDL_MODE"IN"24;
"BCKP_CLK2_N \B"
VHDL_MODE"IN"23;
"BCKP_CLK2_P"
VHDL_MODE"IN"22;
"DEFAULT_CLK2_N \B"
VHDL_MODE"IN"21;
"DEFAULT_CLK2_P"
VHDL_MODE"IN"20;
"CHANGE_CLK_N \B"
VHDL_MODE"IN"30;
"CHANGE_CLK_P"
VHDL_MODE"IN"31;
%"74F164"
"2","(-3300,1200)","0","misc","I4";
;
$LOCATION"U66"
CDS_LOCATION"U66"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"
$PN"14"37;
"GND"
$PN"7"10;
"Q7"
$PN"13"38;
"Q6"
$PN"12"13;
"Q5"
$PN"11"14;
"Q4"
$PN"10"15;
"Q3"
$PN"6"39;
"Q2"
$PN"5"6;
"Q1"
$PN"4"17;
"Q0"
$PN"3"18;
"CP"
$PN"8"8;
"DSB"
$PN"2"7;
"MR* \B"
$PN"9"12;
"DSA"
$PN"1"9;
%"INPORT"
"1","(-4100,1275)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(-4100,1125)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-4100,1200)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"MC10H124"
"1","(-2400,1625)","0","ecl","I8";
;
$LOCATION"U68"
CDS_LOCATION"U68"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"
$PN"8"40;
"GND"
$PN"20"16;
"VCC"
$PN"12"48;
"VEE"
$PN"10"45;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"5;
"C_OUT"
$PN"19"4;
"B_OUT"
$PN"2"3;
"A_OUT"
$PN"3"2;
"D_IN"
$PN"14"39;
"C_IN"
$PN"13"6;
"B_IN"
$PN"9"17;
"A_IN"
$PN"7"18;
%"MC10H124"
"1","(-2425,650)","0","ecl","I9";
;
$LOCATION"U67"
CDS_LOCATION"U67"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"
$PN"8"50;
"GND"
$PN"20"47;
"VCC"
$PN"12"49;
"VEE"
$PN"10"46;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"44;
"C_OUT"
$PN"19"43;
"B_OUT"
$PN"2"41;
"A_OUT"
$PN"3"42;
"D_IN"
$PN"14"38;
"C_IN"
$PN"13"13;
"B_IN"
$PN"9"14;
"A_IN"
$PN"7"15;
END.
