{"vcs1":{"timestamp_begin":1730360663.165754286, "rt":2.80, "ut":0.38, "st":0.33}}
{"vcselab":{"timestamp_begin":1730360666.055263246, "rt":1.42, "ut":0.26, "st":0.23}}
{"link":{"timestamp_begin":1730360667.561903808, "rt":0.32, "ut":0.12, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730360662.371133407}
{"VCS_COMP_START_TIME": 1730360662.371133407}
{"VCS_COMP_END_TIME": 1730360669.393125655}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331064}}
{"stitch_vcselab": {"peak_mem": 231548}}
