{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-63-g2dc71213)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\constraints.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:3.1-79.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 7411 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 7410 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 7504, 7502, 7500, 7498, 7496, 7494 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7408 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 7407 ]
        }
      },
      "cells": {
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7750 ],
            "COUT": [ 7758 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7750 ],
            "COUT": [ 7757 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 7750 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:10.12-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7411 ],
            "I": [ 7751 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7625 ],
            "I2": [ 7587 ],
            "I1": [ 7593 ],
            "I0": [ 7451 ],
            "F": [ 7730 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7451 ],
            "F": [ 7729 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7653 ],
            "O": [ 7722 ],
            "I1": [ 7730 ],
            "I0": [ 7729 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7451 ],
            "F": [ 7725 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7451 ],
            "F": [ 7724 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7653 ],
            "O": [ 7721 ],
            "I1": [ 7725 ],
            "I0": [ 7724 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7645 ],
            "O": [ 7456 ],
            "I1": [ 7722 ],
            "I0": [ 7721 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7645 ],
            "I2": [ 7653 ],
            "I1": [ 7556 ],
            "I0": [ 7467 ],
            "F": [ 7717 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7556 ],
            "I0": [ 7467 ],
            "F": [ 7716 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7648 ],
            "O": [ 7693 ],
            "I1": [ 7717 ],
            "I0": [ 7716 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7631 ],
            "I2": [ 7606 ],
            "I1": [ 7601 ],
            "I0": [ 7596 ],
            "F": [ 7713 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7713 ],
            "I2": [ 7591 ],
            "I1": [ 7535 ],
            "I0": [ 7531 ],
            "F": [ 7709 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7538 ],
            "I2": [ 7573 ],
            "I1": [ 7570 ],
            "I0": [ 7641 ],
            "F": [ 7708 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7707 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7709 ],
            "I2": [ 7708 ],
            "I1": [ 7707 ],
            "I0": [ 7577 ],
            "F": [ 7543 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7695 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y24/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7696 ],
            "I0": [ 7695 ],
            "F": [ 7528 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7556 ],
            "I1": [ 7467 ],
            "I0": [ 7461 ],
            "F": [ 7696 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7556 ],
            "I1": [ 7467 ],
            "I0": [ 7461 ],
            "F": [ 7509 ]
          }
        },
        "uart_rx_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:9.11-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7461 ],
            "I": [ 7410 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 7750 ]
          }
        },
        "rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7518 ],
            "I1": [ 7512 ],
            "I0": [ 7508 ],
            "F": [ 7686 ]
          }
        },
        "rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7482 ],
            "I0": [ 7686 ],
            "F": [ 7681 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7692 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7456 ],
            "I2": [ 7543 ],
            "I1": [ 7696 ],
            "I0": [ 7695 ],
            "F": [ 7691 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 7680 ],
            "I1": [ 7692 ],
            "I0": [ 7691 ]
          }
        },
        "rxState_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7686 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7688 ]
          }
        },
        "rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7474 ],
            "D": [ 7688 ],
            "CLK": [ 7418 ],
            "CE": [ 7680 ]
          }
        },
        "rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7686 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7683 ]
          }
        },
        "rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7467 ],
            "D": [ 7683 ],
            "CLK": [ 7418 ],
            "CE": [ 7680 ]
          }
        },
        "rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7463 ],
            "D": [ 7681 ],
            "CLK": [ 7418 ],
            "CE": [ 7680 ]
          }
        },
        "rxCounter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7625 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7529 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7574 ],
            "F": [ 7675 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7574 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7674 ]
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 7672 ],
            "I1": [ 7675 ],
            "I0": [ 7674 ]
          }
        },
        "rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7573 ],
            "D": [ 7672 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7571 ],
            "F": [ 7668 ]
          }
        },
        "rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7571 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7667 ]
          }
        },
        "rxCounter_DFFE_Q_8_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7543 ],
            "O": [ 7665 ],
            "I1": [ 7668 ],
            "I0": [ 7667 ]
          }
        },
        "rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7570 ],
            "D": [ 7665 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7642 ],
            "F": [ 7661 ]
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7543 ],
            "I2": [ 7642 ],
            "I1": [ 7556 ],
            "I0": [ 7467 ],
            "F": [ 7660 ]
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 7658 ],
            "I1": [ 7661 ],
            "I0": [ 7660 ]
          }
        },
        "rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7641 ],
            "D": [ 7658 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7637 ],
            "F": [ 7634 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7571 ],
            "I2": [ 7574 ],
            "I1": [ 7546 ],
            "I0": [ 7577 ],
            "F": [ 7651 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7650 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7642 ],
            "O": [ 7653 ],
            "I1": [ 7651 ],
            "I0": [ 7650 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7625 ],
            "I1": [ 7587 ],
            "I0": [ 7593 ],
            "F": [ 7648 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7474 ],
            "I0": [ 7463 ],
            "F": [ 7556 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7598 ],
            "I2": [ 7603 ],
            "I1": [ 7612 ],
            "I0": [ 7637 ],
            "F": [ 7645 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7642 ],
            "I3": [ 7750 ],
            "I1": [ 7641 ],
            "I0": [ 7751 ],
            "COUT": [ 7639 ],
            "CIN": [ 7569 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7637 ],
            "I3": [ 7750 ],
            "I1": [ 7631 ],
            "I0": [ 7751 ],
            "COUT": [ 7614 ],
            "CIN": [ 7639 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7543 ],
            "I2": [ 7637 ],
            "I1": [ 7556 ],
            "I0": [ 7467 ],
            "F": [ 7633 ]
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 7630 ],
            "I1": [ 7634 ],
            "I0": [ 7633 ]
          }
        },
        "rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7631 ],
            "D": [ 7630 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7612 ],
            "F": [ 7609 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7451 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7587 ],
            "I3": [ 7750 ],
            "I1": [ 7535 ],
            "I0": [ 7751 ],
            "COUT": [ 7623 ],
            "CIN": [ 7621 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7625 ],
            "I3": [ 7750 ],
            "I1": [ 7531 ],
            "I0": [ 7751 ],
            "COUT": [ 7624 ],
            "CIN": [ 7623 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7593 ],
            "I3": [ 7750 ],
            "I1": [ 7591 ],
            "I0": [ 7751 ],
            "COUT": [ 7621 ],
            "CIN": [ 7619 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7598 ],
            "I3": [ 7750 ],
            "I1": [ 7596 ],
            "I0": [ 7751 ],
            "COUT": [ 7619 ],
            "CIN": [ 7617 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7603 ],
            "I3": [ 7750 ],
            "I1": [ 7601 ],
            "I0": [ 7751 ],
            "COUT": [ 7617 ],
            "CIN": [ 7615 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y23/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7612 ],
            "I3": [ 7750 ],
            "I1": [ 7606 ],
            "I0": [ 7751 ],
            "COUT": [ 7615 ],
            "CIN": [ 7614 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7612 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7608 ]
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y23/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 7605 ],
            "I1": [ 7609 ],
            "I0": [ 7608 ]
          }
        },
        "rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7606 ],
            "D": [ 7605 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y24/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7603 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7600 ]
          }
        },
        "rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7601 ],
            "D": [ 7600 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7598 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7595 ]
          }
        },
        "rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7596 ],
            "D": [ 7595 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7593 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7589 ]
          }
        },
        "rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7591 ],
            "D": [ 7589 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7587 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7533 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7563 ],
            "F": [ 7583 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101101111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7563 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7582 ]
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7543 ],
            "O": [ 7580 ],
            "I1": [ 7583 ],
            "I0": [ 7582 ]
          }
        },
        "rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7563 ],
            "D": [ 7580 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7558 ],
            "F": [ 7553 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7563 ],
            "I0": [ 7550 ],
            "F": [ 7577 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7574 ],
            "I3": [ 7750 ],
            "I1": [ 7573 ],
            "I0": [ 7751 ],
            "COUT": [ 7568 ],
            "CIN": [ 7566 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7571 ],
            "I3": [ 7750 ],
            "I1": [ 7570 ],
            "I0": [ 7751 ],
            "COUT": [ 7569 ],
            "CIN": [ 7568 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7546 ],
            "I3": [ 7750 ],
            "I1": [ 7538 ],
            "I0": [ 7751 ],
            "COUT": [ 7566 ],
            "CIN": [ 7561 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7564 ],
            "I3": [ 7750 ],
            "I1": [ 7563 ],
            "I0": [ 7750 ],
            "COUT": [ 7560 ],
            "CIN": [ 7757 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7558 ],
            "I3": [ 7750 ],
            "I1": [ 7550 ],
            "I0": [ 7751 ],
            "COUT": [ 7561 ],
            "CIN": [ 7560 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7543 ],
            "I2": [ 7558 ],
            "I1": [ 7556 ],
            "I0": [ 7467 ],
            "F": [ 7552 ]
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 7549 ],
            "I1": [ 7553 ],
            "I0": [ 7552 ]
          }
        },
        "rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7550 ],
            "D": [ 7549 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7546 ],
            "F": [ 7541 ]
          }
        },
        "rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7546 ],
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7540 ]
          }
        },
        "rxCounter_DFFE_Q_10_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7543 ],
            "O": [ 7537 ],
            "I1": [ 7541 ],
            "I0": [ 7540 ]
          }
        },
        "rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y24/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7538 ],
            "D": [ 7537 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y24/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7535 ],
            "D": [ 7533 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y25/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7531 ],
            "D": [ 7529 ],
            "CLK": [ 7418 ],
            "CE": [ 7528 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 7751 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:61.28-61.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7507 ],
            "I3": [ 7750 ],
            "I1": [ 7508 ],
            "I0": [ 7751 ],
            "COUT": [ 7525 ],
            "CIN": [ 7515 ]
          }
        },
        "rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7509 ],
            "I0": [ 7482 ],
            "F": [ 7506 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7518 ],
            "F": [ 7521 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7509 ],
            "Q": [ 7518 ],
            "D": [ 7521 ],
            "CLK": [ 7418 ],
            "CE": [ 7506 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:61.28-61.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7519 ],
            "I3": [ 7750 ],
            "I1": [ 7518 ],
            "I0": [ 7750 ],
            "COUT": [ 7514 ],
            "CIN": [ 7758 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:61.28-61.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7750 ],
            "SUM": [ 7511 ],
            "I3": [ 7750 ],
            "I1": [ 7512 ],
            "I0": [ 7751 ],
            "COUT": [ 7515 ],
            "CIN": [ 7514 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7509 ],
            "Q": [ 7512 ],
            "D": [ 7511 ],
            "CLK": [ 7418 ],
            "CE": [ 7506 ]
          }
        },
        "rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7509 ],
            "Q": [ 7508 ],
            "D": [ 7507 ],
            "CLK": [ 7418 ],
            "CE": [ 7506 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y28/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7504 ],
            "I": [ 7444 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y28/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 7751 ],
            "BOTTOM_IO_PORT_A": [ 7751 ],
            "O": [ 7502 ],
            "I": [ 7439 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7500 ],
            "I": [ 7434 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 7751 ],
            "BOTTOM_IO_PORT_A": [ 7751 ],
            "O": [ 7498 ],
            "I": [ 7429 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7496 ],
            "I": [ 7424 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7494 ],
            "I": [ 7420 ]
          }
        },
        "dataIn_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7474 ],
            "I1": [ 7467 ],
            "I0": [ 7463 ],
            "F": [ 7482 ]
          }
        },
        "dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y26/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7446 ],
            "D": [ 7441 ],
            "CLK": [ 7418 ],
            "CE": [ 7482 ]
          }
        },
        "dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y26/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7441 ],
            "D": [ 7436 ],
            "CLK": [ 7418 ],
            "CE": [ 7482 ]
          }
        },
        "dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7436 ],
            "D": [ 7431 ],
            "CLK": [ 7418 ],
            "CE": [ 7482 ]
          }
        },
        "dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7431 ],
            "D": [ 7426 ],
            "CLK": [ 7418 ],
            "CE": [ 7482 ]
          }
        },
        "dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7426 ],
            "D": [ 7448 ],
            "CLK": [ 7418 ],
            "CE": [ 7482 ]
          }
        },
        "dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y25/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7448 ],
            "D": [ 7485 ],
            "CLK": [ 7418 ],
            "CE": [ 7482 ]
          }
        },
        "dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y25/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7485 ],
            "D": [ 7483 ],
            "CLK": [ 7418 ],
            "CE": [ 7482 ]
          }
        },
        "dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y25/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7483 ],
            "D": [ 7461 ],
            "CLK": [ 7418 ],
            "CE": [ 7482 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:8.11-8.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7418 ],
            "I": [ 7408 ]
          }
        },
        "byteReady_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7454 ]
          }
        },
        "byteReady_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7474 ],
            "I2": [ 7467 ],
            "I1": [ 7463 ],
            "I0": [ 7461 ],
            "F": [ 7453 ]
          }
        },
        "byteReady_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 7450 ],
            "I1": [ 7454 ],
            "I0": [ 7453 ]
          }
        },
        "byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:35.1-76.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7417 ],
            "D": [ 7451 ],
            "CLK": [ 7418 ],
            "CE": [ 7450 ]
          }
        },
        "byteReady_DFFE_CE_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7448 ],
            "F": [ 7419 ]
          }
        },
        "byteReady_DFFE_CE_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y26/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7446 ],
            "F": [ 7443 ]
          }
        },
        "byteReady_DFFE_CE_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y26/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:29.1-33.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7444 ],
            "D": [ 7443 ],
            "CLK": [ 7418 ],
            "CE": [ 7417 ]
          }
        },
        "byteReady_DFFE_CE_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y26/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7441 ],
            "F": [ 7438 ]
          }
        },
        "byteReady_DFFE_CE_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y26/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:29.1-33.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7439 ],
            "D": [ 7438 ],
            "CLK": [ 7418 ],
            "CE": [ 7417 ]
          }
        },
        "byteReady_DFFE_CE_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y26/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7436 ],
            "F": [ 7433 ]
          }
        },
        "byteReady_DFFE_CE_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y26/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:29.1-33.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7434 ],
            "D": [ 7433 ],
            "CLK": [ 7418 ],
            "CE": [ 7417 ]
          }
        },
        "byteReady_DFFE_CE_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y26/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7431 ],
            "F": [ 7428 ]
          }
        },
        "byteReady_DFFE_CE_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y26/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:29.1-33.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7429 ],
            "D": [ 7428 ],
            "CLK": [ 7418 ],
            "CE": [ 7417 ]
          }
        },
        "byteReady_DFFE_CE_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y25/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7426 ],
            "F": [ 7423 ]
          }
        },
        "byteReady_DFFE_CE_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y26/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:29.1-33.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7424 ],
            "D": [ 7423 ],
            "CLK": [ 7418 ],
            "CE": [ 7417 ]
          }
        },
        "byteReady_DFFE_CE": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y25/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:29.1-33.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7420 ],
            "D": [ 7419 ],
            "CLK": [ 7418 ],
            "CE": [ 7417 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:12.11-12.15",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7414 ],
            "I": [ 7407 ]
          }
        }
      },
      "netnames": {
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X2Y22/COUT0;;1"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT0;;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 7411 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:10.12-10.19"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7724 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X3Y23/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": "X3Y23/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7717 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F4;;1;X2Y24/X07;X2Y24/X07/F4;1;X2Y24/D7;X2Y24/D7/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7709 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F7;;1;X2Y24/W130;X2Y24/W130/F7;1;X1Y24/S270;X1Y24/S270/W131;1;X1Y24/D2;X1Y24/D2/S270;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F3;;1;X1Y24/X02;X1Y24/X02/F3;1;X1Y24/C2;X1Y24/C2/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7707 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F6;;1;X1Y24/X03;X1Y24/X03/F6;1;X1Y24/B2;X1Y24/B2/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 7410 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:9.11-9.18"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": "X3Y25/EW10;X3Y25/EW10/F3;1;X2Y25/N210;X2Y25/N210/W111;1;X2Y24/B0;X2Y24/B0/N211;1;X3Y25/F3;;1;X3Y25/N130;X3Y25/N130/F3;1;X3Y24/E230;X3Y24/E230/N131;1;X4Y24/B0;X4Y24/B0/E231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": "X3Y24/W130;X3Y24/W130/F3;1;X2Y24/A0;X2Y24/A0/W131;1;X3Y24/F3;;1;X3Y24/E100;X3Y24/E100/F3;1;X4Y24/N200;X4Y24/N200/E101;1;X4Y24/A0;X4Y24/A0/N200;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT3_I0_1_F[4]": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": "X2Y24/OF2;;1;X2Y24/W220;X2Y24/W220/OF2;1;X0Y24/W230;X0Y24/W230/W222;1;X1Y24/E260;X1Y24/E260/E232;1;X2Y24/SEL0;X2Y24/SEL0/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7692 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F0;;1;X2Y25/D1;X2Y25/D1/F0;1;X2Y25/XD1;X2Y25/XD1/D1;1"
          }
        },
        "dataIn_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X2Y22/S100;X2Y22/S100/F6;1;X2Y23/S200;X2Y23/S200/S101;1;X2Y25/D0;X2Y25/D0/S202;1;X2Y22/EW10;X2Y22/EW10/F6;1;X1Y22/S250;X1Y22/S250/W111;1;X1Y24/X08;X1Y24/X08/S252;1;X1Y24/D0;X1Y24/D0/X08;1;X2Y22/F6;;1;X2Y22/SN10;X2Y22/SN10/F6;1;X2Y23/S210;X2Y23/S210/S111;1;X2Y25/A7;X2Y25/A7/S212;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X1Y24/F0;;1;X1Y24/D5;X1Y24/D5/F0;1;X1Y24/XD5;X1Y24/XD5/D5;1"
          }
        },
        "rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F7;;1;X2Y25/A2;X2Y25/A2/F7;1;X2Y25/XD2;X2Y25/XD2/A2;1"
          }
        },
        "rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X2Y25/CE1;X2Y25/CE1/X07;1;X2Y24/S200;X2Y24/S200/OF0;1;X2Y25/X07;X2Y25/X07/S201;1;X2Y25/CE0;X2Y25/CE0/X07;1;X2Y24/OF0;;1;X2Y24/W200;X2Y24/W200/OF0;1;X1Y24/X05;X1Y24/X05/W201;1;X1Y24/CE2;X1Y24/CE2/X05;1"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7675 ] ,
          "attributes": {
            "ROUTING": "X1Y25/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7674 ] ,
          "attributes": {
            "ROUTING": "X1Y25/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": "X1Y25/OF6;;1;X1Y25/W130;X1Y25/W130/OF6;1;X1Y25/D3;X1Y25/D3/W130;1;X1Y25/XD3;X1Y25/XD3/D3;1"
          }
        },
        "rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7668 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": "X1Y21/OF2;;1;X1Y21/S100;X1Y21/S100/OF2;1;X1Y21/D4;X1Y21/D4/S100;1;X1Y21/XD4;X1Y21/XD4/D4;1"
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": "X2Y22/OF4;;1;X2Y22/EW20;X2Y22/EW20/OF4;1;X1Y22/D0;X1Y22/D0/W121;1;X1Y22/XD0;X1Y22/XD0/D0;1"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X2Y23/S260;X2Y23/S260/OF6;1;X2Y24/C3;X2Y24/C3/S261;1;X3Y23/SEL6;X3Y23/SEL6/E261;1;X2Y23/OF6;;1;X2Y23/E260;X2Y23/E260/OF6;1;X3Y23/SEL4;X3Y23/SEL4/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X2Y23/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 7648 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F4;;1;X3Y24/E130;X3Y24/E130/F4;1;X3Y24/W260;X3Y24/W260/E130;1;X2Y24/SEL2;X2Y24/SEL2/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 7645 ] ,
          "attributes": {
            "ROUTING": "X2Y24/X08;X2Y24/X08/F5;1;X2Y24/D3;X2Y24/D3/X08;1;X2Y24/F5;;1;X2Y24/EW20;X2Y24/EW20/F5;1;X3Y24/N260;X3Y24/N260/E121;1;X3Y23/SEL5;X3Y23/SEL5/N261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X2Y22/X07;X2Y22/X07/N201;1;X2Y22/A5;X2Y22/A5/X07;1;X2Y23/X05;X2Y23/X05/F0;1;X2Y23/SEL6;X2Y23/SEL6/X05;1;X2Y23/F0;;1;X2Y23/N200;X2Y23/N200/F0;1;X2Y22/C4;X2Y22/C4/N201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X1Y22/S200;X1Y22/S200/Q0;1;X1Y24/X07;X1Y24/X07/S202;1;X1Y24/A3;X1Y24/A3/X07;1;X1Y22/Q0;;1;X1Y22/EW10;X1Y22/EW10/Q0;1;X2Y22/S210;X2Y22/S210/E111;1;X2Y23/B0;X2Y23/B0/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X2Y23/N130;X2Y23/N130/F1;1;X2Y22/E270;X2Y22/E270/N131;1;X3Y22/A1;X3Y22/A1/E271;1;X2Y23/S100;X2Y23/S100/F1;1;X2Y24/A5;X2Y24/A5/S101;1;X2Y23/F1;;1;X2Y23/N100;X2Y23/N100/F1;1;X2Y22/E240;X2Y22/E240/N101;1;X3Y22/C0;X3Y22/C0/E241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7633 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X3Y22/W130;X3Y22/W130/Q4;1;X2Y22/S230;X2Y22/S230/W131;1;X2Y23/B1;X2Y23/B1/S231;1;X3Y22/Q4;;1;X2Y22/S240;X2Y22/S240/W101;1;X3Y22/W100;X3Y22/W100/Q4;1;X2Y24/D4;X2Y24/D4/S242;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7630 ] ,
          "attributes": {
            "ROUTING": "X3Y22/OF0;;1;X3Y22/E100;X3Y22/E100/OF0;1;X3Y22/A4;X3Y22/A4/E100;1;X3Y22/XD4;X3Y22/XD4/A4;1"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": "X3Y23/S130;X3Y23/S130/F1;1;X3Y24/C4;X3Y24/C4/S131;1;X3Y23/X02;X3Y23/X02/F1;1;X3Y23/D5;X3Y23/D5/X02;1;X3Y23/F1;;1;X3Y23/W130;X3Y23/W130/F1;1;X2Y23/S230;X2Y23/S230/W131;1;X2Y25/X04;X2Y25/X04/S232;1;X2Y25/D5;X2Y25/D5/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X3Y23/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7621 ] ,
          "attributes": {
            "ROUTING": "X3Y23/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7615 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7614 ] ,
          "attributes": {
            "ROUTING": "X2Y23/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X2Y23/EW10;X2Y23/EW10/F2;1;X3Y23/A3;X3Y23/A3/E111;1;X2Y23/SN20;X2Y23/SN20/F2;1;X2Y24/B5;X2Y24/B5/S121;1;X2Y23/F2;;1;X2Y23/E220;X2Y23/E220/F2;1;X3Y23/D2;X3Y23/D2/E221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7608 ] ,
          "attributes": {
            "ROUTING": "X3Y23/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": "X4Y23/W250;X4Y23/W250/Q5;1;X2Y23/X04;X2Y23/X04/W252;1;X2Y23/B2;X2Y23/B2/X04;1;X4Y23/Q5;;1;X4Y23/SN20;X4Y23/SN20/Q5;1;X4Y24/W260;X4Y24/W260/S121;1;X2Y24/C4;X2Y24/C4/W262;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": "X3Y23/OF2;;1;X3Y23/EW10;X3Y23/EW10/OF2;1;X4Y23/A5;X4Y23/A5/E111;1;X4Y23/XD5;X4Y23/XD5/A5;1"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7603 ] ,
          "attributes": {
            "ROUTING": "X2Y23/SN10;X2Y23/SN10/F3;1;X2Y24/D6;X2Y24/D6/S111;1;X2Y23/F3;;1;X2Y23/S130;X2Y23/S130/F3;1;X2Y24/C5;X2Y24/C5/S131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": "X2Y24/N210;X2Y24/N210/W111;1;X2Y23/B3;X2Y23/B3/N211;1;X3Y24/EW10;X3Y24/EW10/Q0;1;X2Y24/B4;X2Y24/B4/W111;1;X3Y24/Q0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7600 ] ,
          "attributes": {
            "ROUTING": "X2Y24/F6;;1;X2Y24/E100;X2Y24/E100/F6;1;X3Y24/D0;X3Y24/D0/E101;1;X3Y24/XD0;X3Y24/XD0/D0;1"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": "X2Y24/D5;X2Y24/D5/S241;1;X2Y23/F4;;1;X2Y23/S240;X2Y23/S240/F4;1;X2Y25/D4;X2Y25/D4/S242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 7596 ] ,
          "attributes": {
            "ROUTING": "X2Y25/SN20;X2Y25/SN20/Q4;1;X2Y24/A4;X2Y24/A4/N121;1;X2Y25/Q4;;1;X2Y25/N240;X2Y25/N240/Q4;1;X2Y23/X03;X2Y23/X03/N242;1;X2Y23/B4;X2Y23/B4/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7595 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F4;;1;X2Y25/XD4;X2Y25/XD4/F4;1"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7593 ] ,
          "attributes": {
            "ROUTING": "X3Y23/S230;X3Y23/S230/E131;1;X3Y24/A4;X3Y24/A4/S231;1;X2Y23/E100;X2Y23/E100/F5;1;X3Y23/S240;X3Y23/S240/E101;1;X3Y24/D5;X3Y24/D5/S241;1;X2Y23/F5;;1;X2Y23/E130;X2Y23/E130/F5;1;X3Y23/B5;X3Y23/B5/E131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 7591 ] ,
          "attributes": {
            "ROUTING": "X3Y24/W100;X3Y24/W100/Q5;1;X2Y24/C7;X2Y24/C7/W101;1;X3Y24/Q5;;1;X3Y24/SN10;X3Y24/SN10/Q5;1;X3Y23/W210;X3Y23/W210/N111;1;X2Y23/B5;X2Y23/B5/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7589 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F5;;1;X3Y24/XD5;X3Y24/XD5/F5;1"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7587 ] ,
          "attributes": {
            "ROUTING": "X3Y24/B4;X3Y24/B4/S121;1;X3Y23/SN20;X3Y23/SN20/F0;1;X3Y24/D1;X3Y24/D1/S121;1;X3Y23/F0;;1;X3Y23/X05;X3Y23/X05/F0;1;X3Y23/C5;X3Y23/C5/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7582 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7580 ] ,
          "attributes": {
            "ROUTING": "X1Y21/OF0;;1;X1Y21/W100;X1Y21/W100/OF0;1;X1Y21/B5;X1Y21/B5/W100;1;X1Y21/XD5;X1Y21/XD5/B5;1"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7577 ] ,
          "attributes": {
            "ROUTING": "X1Y23/E270;X1Y23/E270/S131;1;X2Y23/A7;X2Y23/A7/E271;1;X1Y22/F1;;1;X1Y22/S130;X1Y22/S130/F1;1;X1Y23/S270;X1Y23/S270/S131;1;X1Y24/A2;X1Y24/A2/S271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7574 ] ,
          "attributes": {
            "ROUTING": "X1Y25/X01;X1Y25/X01/S242;1;X1Y25/A7;X1Y25/A7/X01;1;X1Y23/S240;X1Y23/S240/F4;1;X1Y25/D6;X1Y25/D6/S242;1;X1Y23/F4;;1;X1Y23/EW20;X1Y23/EW20/F4;1;X2Y23/C7;X2Y23/C7/E121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 7573 ] ,
          "attributes": {
            "ROUTING": "X1Y25/SN20;X1Y25/SN20/Q3;1;X1Y24/C3;X1Y24/C3/N121;1;X1Y25/Q3;;1;X1Y25/N230;X1Y25/N230/Q3;1;X1Y23/X08;X1Y23/X08/N232;1;X1Y23/B4;X1Y23/B4/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7571 ] ,
          "attributes": {
            "ROUTING": "X1Y23/N250;X1Y23/N250/F5;1;X1Y21/A3;X1Y21/A3/N252;1;X1Y22/N200;X1Y22/N200/N101;1;X1Y21/D2;X1Y21/D2/N201;1;X1Y23/N100;X1Y23/N100/F5;1;X1Y23/F5;;1;X1Y23/E100;X1Y23/E100/F5;1;X2Y23/D7;X2Y23/D7/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 7570 ] ,
          "attributes": {
            "ROUTING": "X1Y21/S130;X1Y21/S130/Q4;1;X1Y22/S230;X1Y22/S230/S131;1;X1Y24/B3;X1Y24/B3/S232;1;X1Y21/Q4;;1;X1Y21/S240;X1Y21/S240/Q4;1;X1Y23/X01;X1Y23/X01/S242;1;X1Y23/B5;X1Y23/B5/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7569 ] ,
          "attributes": {
            "ROUTING": "X2Y23/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 7568 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7566 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7564 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 7563 ] ,
          "attributes": {
            "ROUTING": "X1Y21/N100;X1Y21/N100/Q5;1;X1Y21/A1;X1Y21/A1/N100;1;X1Y21/SN10;X1Y21/SN10/Q5;1;X1Y22/B1;X1Y22/B1/S111;1;X1Y21/X08;X1Y21/X08/Q5;1;X1Y21/D0;X1Y21/D0/X08;1;X1Y21/Q5;;1;X1Y21/S250;X1Y21/S250/Q5;1;X1Y23/X04;X1Y23/X04/S252;1;X1Y23/B1;X1Y23/B1/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7561 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7560 ] ,
          "attributes": {
            "ROUTING": "X1Y23/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:50.30-50.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7558 ] ,
          "attributes": {
            "ROUTING": "X1Y23/SN10;X1Y23/SN10/F2;1;X1Y22/A3;X1Y22/A3/N111;1;X1Y23/F2;;1;X1Y23/SN20;X1Y23/SN20/F2;1;X1Y22/C2;X1Y22/C2/N121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7556 ] ,
          "attributes": {
            "ROUTING": "X2Y24/B2;X2Y24/B2/W231;1;X2Y22/B4;X2Y22/B4/W231;1;X3Y22/W230;X3Y22/W230/S131;1;X1Y22/B2;X1Y22/B2/W232;1;X3Y21/S130;X3Y21/S130/F7;1;X3Y22/S230;X3Y22/S230/S131;1;X3Y24/W230;X3Y24/W230/S232;1;X2Y24/B3;X2Y24/B3/W231;1;X3Y21/S270;X3Y21/S270/F7;1;X3Y23/S220;X3Y23/S220/S272;1;X3Y25/X01;X3Y25/X01/S222;1;X3Y25/C3;X3Y25/C3/X01;1;X3Y21/X04;X3Y21/X04/F7;1;X3Y21/C0;X3Y21/C0/X04;1;X3Y21/F7;;1;X3Y21/SN10;X3Y21/SN10/F7;1;X3Y22/B0;X3Y22/B0/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7553 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7552 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 7550 ] ,
          "attributes": {
            "ROUTING": "X1Y22/N100;X1Y22/N100/Q5;1;X1Y22/A1;X1Y22/A1/N100;1;X1Y22/Q5;;1;X1Y22/SN10;X1Y22/SN10/Q5;1;X1Y23/B2;X1Y23/B2/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7549 ] ,
          "attributes": {
            "ROUTING": "X1Y22/OF2;;1;X1Y22/S100;X1Y22/S100/OF2;1;X1Y22/D5;X1Y22/D5/S100;1;X1Y22/XD5;X1Y22/XD5/D5;1"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7546 ] ,
          "attributes": {
            "ROUTING": "X1Y23/A7;X1Y23/A7/E130;1;X1Y23/X02;X1Y23/X02/F3;1;X1Y23/D6;X1Y23/D6/X02;1;X1Y23/F3;;1;X1Y23/E130;X1Y23/E130/F3;1;X2Y23/B7;X2Y23/B7/E131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7543 ] ,
          "attributes": {
            "ROUTING": "X1Y21/SEL2;X1Y21/SEL2/X05;1;X1Y21/SEL0;X1Y21/SEL0/X05;1;X2Y24/C0;X2Y24/C0/E121;1;X1Y22/D2;X1Y22/D2/N222;1;X1Y21/X05;X1Y21/X05/N202;1;X1Y24/N100;X1Y24/N100/F2;1;X1Y23/N200;X1Y23/N200/N101;1;X1Y23/X07;X1Y23/X07/N221;1;X1Y23/SEL6;X1Y23/SEL6/X07;1;X1Y24/EW20;X1Y24/EW20/F2;1;X2Y24/N260;X2Y24/N260/E121;1;X2Y22/D4;X2Y22/D4/N262;1;X1Y24/F2;;1;X1Y24/N220;X1Y24/N220/F2;1;X1Y22/E220;X1Y22/E220/N222;1;X3Y22/D0;X3Y22/D0/E222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7541 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7540 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 7538 ] ,
          "attributes": {
            "ROUTING": "X1Y24/N130;X1Y24/N130/Q1;1;X1Y23/B3;X1Y23/B3/N131;1;X1Y24/Q1;;1;X1Y24/X06;X1Y24/X06/Q1;1;X1Y24/D3;X1Y24/D3/X06;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:18.12-18.21"
          }
        },
        "rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7537 ] ,
          "attributes": {
            "ROUTING": "X1Y23/OF6;;1;X1Y23/S260;X1Y23/S260/OF6;1;X1Y24/C1;X1Y24/C1/S261;1;X1Y24/XD1;X1Y24/XD1/C1;1"
          }
        },
        "rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 7535 ] ,
          "attributes": {
            "ROUTING": "X3Y24/W220;X3Y24/W220/Q2;1;X2Y24/X05;X2Y24/X05/W221;1;X2Y24/B7;X2Y24/B7/X05;1;X3Y24/Q2;;1;X3Y24/N130;X3Y24/N130/Q2;1;X3Y23/B0;X3Y23/B0/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7533 ] ,
          "attributes": {
            "ROUTING": "X3Y24/F1;;1;X3Y24/B2;X3Y24/B2/F1;1;X3Y24/XD2;X3Y24/XD2/B2;1"
          }
        },
        "rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 7531 ] ,
          "attributes": {
            "ROUTING": "X2Y25/E130;X2Y25/E130/Q5;1;X3Y25/N230;X3Y25/N230/E131;1;X3Y23/B1;X3Y23/B1/N232;1;X2Y25/Q5;;1;X2Y25/N250;X2Y25/N250/Q5;1;X2Y24/X06;X2Y24/X06/N251;1;X2Y24/A7;X2Y24/A7/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7529 ] ,
          "attributes": {
            "ROUTING": "X2Y25/F5;;1;X2Y25/XD5;X2Y25/XD5/F5;1"
          }
        },
        "rxCounter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7528 ] ,
          "attributes": {
            "ROUTING": "X3Y24/CE2;X3Y24/CE2/X05;1;X1Y24/S210;X1Y24/S210/W212;1;X1Y25/CE1;X1Y25/CE1/S211;1;X1Y22/CE2;X1Y22/CE2/N212;1;X1Y24/CE0;X1Y24/CE0/W212;1;X1Y22/N210;X1Y22/N210/N212;1;X1Y21/CE2;X1Y21/CE2/N211;1;X3Y24/CE1;X3Y24/CE1/X05;1;X3Y24/W210;X3Y24/W210/W111;1;X1Y24/N210;X1Y24/N210/W212;1;X1Y22/CE0;X1Y22/CE0/N212;1;X3Y24/CE0;X3Y24/CE0/X05;1;X4Y24/W200;X4Y24/W200/F0;1;X3Y24/X05;X3Y24/X05/W201;1;X4Y24/SN10;X4Y24/SN10/F0;1;X4Y25/W210;X4Y25/W210/S111;1;X2Y25/CE2;X2Y25/CE2/W212;1;X4Y24/S100;X4Y24/S100/F0;1;X4Y24/N210;X4Y24/N210/S100;1;X4Y23/CE2;X4Y23/CE2/N211;1;X4Y24/F0;;1;X4Y24/EW10;X4Y24/EW10/F0;1;X3Y24/N210;X3Y24/N210/W111;1;X3Y22/CE2;X3Y22/CE2/N212;1"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7525 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:61.28-61.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7521 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F1;;1;X2Y21/XD1;X2Y21/XD1/F1;1"
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7519 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 7518 ] ,
          "attributes": {
            "ROUTING": "X2Y21/X02;X2Y21/X02/Q1;1;X2Y21/A1;X2Y21/A1/X02;1;X2Y21/S130;X2Y21/S130/Q1;1;X2Y22/C6;X2Y22/C6/S131;1;X2Y21/Q1;;1;X2Y21/SN10;X2Y21/SN10/Q1;1;X2Y22/B1;X2Y22/B1/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:19.11-19.22"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X1Y28/N270;X1Y28/N270/VSS;1;X1Y28/D6;X1Y28/D6/N270;1;X1Y23/A2;X1Y23/A2/E252;1;X2Y23/A3;X2Y23/A3/N210;1;X2Y23/A0;X2Y23/A0/E210;1;X2Y22/A3;X2Y22/A3/N210;1;X2Y23/A4;X2Y23/A4/W210;1;X3Y23/A0;X3Y23/A0/E210;1;X0Y23/W250;X0Y23/W250/VSS;1;X1Y23/A3;X1Y23/A3/E252;1;X2Y23/E210;X2Y23/E210/VSS;1;X2Y23/A1;X2Y23/A1/E210;1;X3Y28/S230;X3Y28/S230/VSS;1;X3Y28/C6;X3Y28/C6/S230;1;X1Y23/A5;X1Y23/A5/W210;1;X3Y23/E210;X3Y23/E210/VSS;1;X3Y23/A1;X3Y23/A1/E210;1;X41Y0/N270;X41Y0/N270/VSS;1;X41Y0/A0;X41Y0/A0/S271;1;X2Y22/N210;X2Y22/N210/VSS;1;X2Y22/A2;X2Y22/A2/N210;1;X3Y28/N270;X3Y28/N270/VSS;1;X3Y28/D6;X3Y28/D6/N270;1;X1Y23/W210;X1Y23/W210/VSS;1;X1Y23/A4;X1Y23/A4/W210;1;X2Y23/W210;X2Y23/W210/VSS;1;X2Y23/A5;X2Y23/A5/W210;1;X1Y28/S230;X1Y28/S230/VSS;1;X1Y28/C6;X1Y28/C6/S230;1;X0Y0/VSS;;1;X2Y23/N210;X2Y23/N210/VSS;1;X2Y23/A2;X2Y23/A2/N210;1"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7515 ] ,
          "attributes": {
            "ROUTING": "X2Y22/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:61.28-61.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7514 ] ,
          "attributes": {
            "ROUTING": "X2Y22/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:61.28-61.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 7512 ] ,
          "attributes": {
            "ROUTING": "X2Y22/X05;X2Y22/X05/Q2;1;X2Y22/B6;X2Y22/B6/X05;1;X2Y22/Q2;;1;X2Y22/S130;X2Y22/S130/Q2;1;X2Y22/B2;X2Y22/B2/S130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:19.11-19.22"
          }
        },
        "rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7511 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F2;;1;X2Y22/XD2;X2Y22/XD2/F2;1"
          }
        },
        "rxBitNumber_DFFRE_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 7509 ] ,
          "attributes": {
            "ROUTING": "X3Y21/SN20;X3Y21/SN20/F0;1;X3Y22/B7;X3Y22/B7/S121;1;X3Y21/W130;X3Y21/W130/F0;1;X2Y21/S270;X2Y21/S270/W131;1;X2Y22/LSR1;X2Y22/LSR1/S271;1;X3Y21/F0;;1;X3Y21/W200;X3Y21/W200/F0;1;X2Y21/X05;X2Y21/X05/W201;1;X2Y21/LSR0;X2Y21/LSR0/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 7508 ] ,
          "attributes": {
            "ROUTING": "X2Y22/E130;X2Y22/E130/Q3;1;X2Y22/A6;X2Y22/A6/E130;1;X2Y22/Q3;;1;X2Y22/B3;X2Y22/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:19.11-19.22"
          }
        },
        "rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7507 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F3;;1;X2Y22/XD3;X2Y22/XD3/F3;1"
          }
        },
        "rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7506 ] ,
          "attributes": {
            "ROUTING": "X3Y22/SN10;X3Y22/SN10/F7;1;X3Y21/W210;X3Y21/W210/N111;1;X2Y21/CE0;X2Y21/CE0/W211;1;X3Y22/F7;;1;X3Y22/S100;X3Y22/S100/F7;1;X3Y22/W210;X3Y22/W210/S100;1;X2Y22/CE1;X2Y22/CE1/W211;1"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 7504 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 7502 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 7500 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 7498 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 7496 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 7494 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:11.22-11.25"
          }
        },
        "dataIn[6]": {
          "hide_name": 0,
          "bits": [ 7485 ] ,
          "attributes": {
            "ROUTING": "X4Y25/Q4;;1;X4Y25/X03;X4Y25/X03/Q4;1;X4Y25/D0;X4Y25/D0/X03;1;X4Y25/XD0;X4Y25/XD0/D0;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:20.11-20.17"
          }
        },
        "dataIn[7]": {
          "hide_name": 0,
          "bits": [ 7483 ] ,
          "attributes": {
            "ROUTING": "X4Y25/Q3;;1;X4Y25/X06;X4Y25/X06/Q3;1;X4Y25/C4;X4Y25/C4/X06;1;X4Y25/XD4;X4Y25/XD4/C4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:20.11-20.17"
          }
        },
        "dataIn_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 7482 ] ,
          "attributes": {
            "ROUTING": "X2Y26/CE1;X2Y26/CE1/X08;1;X1Y25/CE2;X1Y25/CE2/X07;1;X3Y23/S260;X3Y23/S260/S121;1;X3Y25/W260;X3Y25/W260/S262;1;X1Y25/X07;X1Y25/X07/W262;1;X1Y25/CE0;X1Y25/CE0/X07;1;X2Y26/X08;X2Y26/X08/W251;1;X2Y26/CE2;X2Y26/CE2/X08;1;X3Y26/W250;X3Y26/W250/S834;1;X3Y22/X03;X3Y22/X03/F6;1;X3Y22/A7;X3Y22/A7/X03;1;X2Y22/S250;X2Y22/S250/W111;1;X2Y24/S250;X2Y24/S250/S252;1;X2Y25/B7;X2Y25/B7/S251;1;X3Y22/S830;X3Y22/S830/F6;1;X4Y25/CE1;X4Y25/CE1/S211;1;X4Y25/CE0;X4Y25/CE0/S211;1;X3Y22/SN20;X3Y22/SN20/F6;1;X3Y22/F6;;1;X3Y22/EW10;X3Y22/EW10/F6;1;X4Y22/S210;X4Y22/S210/E111;1;X4Y24/S210;X4Y24/S210/S212;1;X4Y25/CE2;X4Y25/CE2/S211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7408 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:8.11-8.14"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 7750 ] ,
          "attributes": {
            "ROUTING": "X1Y23/C2;X1Y23/C2/W220;1;X1Y23/D1;X1Y23/D1/X03;1;X2Y23/C2;X2Y23/C2/W220;1;X2Y23/D1;X2Y23/D1/X08;1;X2Y22/C3;X2Y22/C3/X04;1;X1Y23/D2;X1Y23/D2/X03;1;X0Y0/S220;X0Y0/S220/VCC;1;X0Y0/C4;X0Y0/C4/S220;1;X2Y22/C0;X2Y22/C0/X04;1;X2Y22/C2;X2Y22/C2/X04;1;X2Y23/W220;X2Y23/W220/VCC;1;X2Y23/C3;X2Y23/C3/W220;1;X2Y23/D5;X2Y23/D5/X07;1;X2Y23/D3;X2Y23/D3/X08;1;X3Y23/C0;X3Y23/C0/X04;1;X2Y22/A1;X2Y22/A1/X03;1;X2Y23/C5;X2Y23/C5/X08;1;X3Y23/D0;X3Y23/D0/X08;1;X1Y23/D5;X1Y23/D5/W270;1;X1Y23/X03;X1Y23/X03/VCC;1;X1Y23/D3;X1Y23/D3/X03;1;X2Y23/C0;X2Y23/C0/N220;1;X2Y23/X07;X2Y23/X07/VCC;1;X2Y23/D4;X2Y23/D4/X07;1;X2Y23/N220;X2Y23/N220/VCC;1;X2Y23/C1;X2Y23/C1/N220;1;X2Y23/D2;X2Y23/D2/X08;1;X2Y23/C4;X2Y23/C4/X08;1;X3Y23/X08;X3Y23/X08/VCC;1;X3Y23/D1;X3Y23/D1/X08;1;X3Y23/X04;X3Y23/X04/VCC;1;X3Y23/C1;X3Y23/C1/X04;1;X1Y23/C4;X1Y23/C4/S220;1;X1Y23/S220;X1Y23/S220/VCC;1;X1Y23/C5;X1Y23/C5/S220;1;X1Y23/W270;X1Y23/W270/VCC;1;X1Y23/D4;X1Y23/D4/W270;1;X1Y23/C1;X1Y23/C1/N220;1;X1Y23/A1;X1Y23/A1/X03;1;X1Y23/W220;X1Y23/W220/VCC;1;X1Y23/C3;X1Y23/C3/W220;1;X2Y23/X08;X2Y23/X08/VCC;1;X2Y23/D0;X2Y23/D0/X08;1;X1Y23/N220;X1Y23/N220/VCC;1;X1Y23/C0;X1Y23/C0/N220;1;X2Y22/D2;X2Y22/D2/X03;1;X2Y22/D1;X2Y22/D1/X03;1;X2Y22/X04;X2Y22/X04/VCC;1;X2Y22/C1;X2Y22/C1/X04;1;X0Y0/VCC;;1;X2Y22/X03;X2Y22/X03/VCC;1;X2Y22/D3;X2Y22/D3/X03;1"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7474 ] ,
          "attributes": {
            "ROUTING": "X2Y25/N810;X2Y25/N810/Q1;1;X2Y21/E210;X2Y21/E210/N814;1;X3Y21/B7;X3Y21/B7/E211;1;X3Y24/C3;X3Y24/C3/N241;1;X3Y23/N200;X3Y23/N200/N202;1;X3Y22/C6;X3Y22/C6/N201;1;X1Y24/C6;X1Y24/C6/N201;1;X2Y25/EW20;X2Y25/EW20/Q1;1;X3Y25/C7;X3Y25/C7/E121;1;X2Y25/C5;X2Y25/C5/N100;1;X2Y25/N100;X2Y25/N100/Q1;1;X2Y25/C4;X2Y25/C4/N100;1;X2Y25/C0;X2Y25/C0/E100;1;X3Y25/D0;X3Y25/D0/E101;1;X2Y25/SN10;X2Y25/SN10/Q1;1;X2Y24/C6;X2Y24/C6/N111;1;X1Y25/C6;X1Y25/C6/W101;1;X1Y24/C0;X1Y24/C0/N241;1;X3Y24/C1;X3Y24/C1/N241;1;X3Y25/N200;X3Y25/N200/E101;1;X3Y24/C5;X3Y24/C5/N201;1;X2Y25/E100;X2Y25/E100/Q1;1;X3Y25/N240;X3Y25/N240/E101;1;X3Y23/C2;X3Y23/C2/N242;1;X1Y25/N200;X1Y25/N200/W101;1;X1Y23/C6;X1Y23/C6/N202;1;X1Y21/C2;X1Y21/C2/N242;1;X2Y25/Q1;;1;X2Y25/W100;X2Y25/W100/Q1;1;X1Y25/N240;X1Y25/N240/W101;1;X1Y23/N240;X1Y23/N240/N242;1;X1Y21/C0;X1Y21/C0/N242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7467 ] ,
          "attributes": {
            "ROUTING": "X1Y25/E210;X1Y25/E210/S111;1;X3Y25/B3;X3Y25/B3/E212;1;X3Y24/B3;X3Y24/B3/X04;1;X2Y24/A2;X2Y24/A2/E111;1;X3Y24/S250;X3Y24/S250/E252;1;X3Y25/B7;X3Y25/B7/S251;1;X3Y22/B6;X3Y22/B6/N252;1;X1Y21/E210;X1Y21/E210/N212;1;X3Y21/B0;X3Y21/B0/E212;1;X1Y21/B2;X1Y21/B2/N212;1;X1Y23/E210;X1Y23/E210/N111;1;X3Y23/B2;X3Y23/B2/E212;1;X2Y24/B6;X2Y24/B6/E131;1;X1Y24/EW10;X1Y24/EW10/Q5;1;X2Y24/A3;X2Y24/A3/E111;1;X1Y24/SN20;X1Y24/SN20/Q5;1;X1Y25/B6;X1Y25/B6/S121;1;X1Y23/B6;X1Y23/B6/N251;1;X3Y24/X04;X3Y24/X04/E252;1;X3Y24/B1;X3Y24/B1/X04;1;X2Y24/S230;X2Y24/S230/E131;1;X2Y25/B0;X2Y25/B0/S231;1;X3Y24/X08;X3Y24/X08/E252;1;X3Y24/B5;X3Y24/B5/X08;1;X2Y25/B5;X2Y25/B5/S271;1;X1Y24/E130;X1Y24/E130/Q5;1;X2Y24/S270;X2Y24/S270/E131;1;X2Y25/B4;X2Y25/B4/S271;1;X1Y22/A2;X1Y22/A2/N252;1;X1Y24/S100;X1Y24/S100/Q5;1;X1Y25/E240;X1Y25/E240/S101;1;X3Y25/C0;X3Y25/C0/E242;1;X1Y21/B0;X1Y21/B0/N212;1;X1Y23/N210;X1Y23/N210/N111;1;X1Y24/SN10;X1Y24/SN10/Q5;1;X1Y24/N250;X1Y24/N250/Q5;1;X1Y22/E250;X1Y22/E250/N252;1;X2Y22/A4;X2Y22/A4/E251;1;X1Y24/B6;X1Y24/B6/N250;1;X1Y24/X04;X1Y24/X04/Q5;1;X1Y24/B0;X1Y24/B0/X04;1;X1Y24/Q5;;1;X1Y24/E250;X1Y24/E250/Q5;1;X3Y24/N250;X3Y24/N250/E252;1;X3Y22/A0;X3Y22/A0/N252;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 7463 ] ,
          "attributes": {
            "ROUTING": "X1Y24/A6;X1Y24/A6/N211;1;X1Y21/A0;X1Y21/A0/N272;1;X1Y23/N270;X1Y23/N270/N272;1;X1Y21/A2;X1Y21/A2/N272;1;X3Y25/A7;X3Y25/A7/E111;1;X1Y25/N270;X1Y25/N270/W131;1;X2Y25/E210;X2Y25/E210/S100;1;X3Y25/B0;X3Y25/B0/E211;1;X2Y25/X05;X2Y25/X05/Q2;1;X2Y25/A5;X2Y25/A5/X05;1;X2Y25/N220;X2Y25/N220/Q2;1;X2Y24/X01;X2Y24/X01/N221;1;X2Y24/A6;X2Y24/A6/X01;1;X2Y25/A0;X2Y25/A0/X01;1;X2Y25/X01;X2Y25/X01/Q2;1;X2Y25/A4;X2Y25/A4/X05;1;X2Y25/W130;X2Y25/W130/Q2;1;X1Y25/A6;X1Y25/A6/W131;1;X3Y25/N210;X3Y25/N210/E111;1;X3Y24/A5;X3Y24/A5/N211;1;X1Y25/N250;X1Y25/N250/W111;1;X1Y24/A0;X1Y24/A0/N251;1;X3Y24/A1;X3Y24/A1/N251;1;X3Y25/N250;X3Y25/N250/E111;1;X3Y23/A2;X3Y23/A2/N252;1;X2Y25/EW10;X2Y25/EW10/Q2;1;X1Y25/N210;X1Y25/N210/W111;1;X1Y23/A6;X1Y23/A6/N212;1;X3Y21/A7;X3Y21/A7/N212;1;X2Y25/Q2;;1;X3Y23/N210;X3Y23/N210/N212;1;X3Y22/A6;X3Y22/A6/N211;1;X3Y24/A3;X3Y24/A3/N251;1;X2Y25/S100;X2Y25/S100/Q2;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 7461 ] ,
          "attributes": {
            "ROUTING": "X4Y25/A3;X4Y25/A3/S131;1;X4Y25/XD3;X4Y25/XD3/A3;1;X8Y16/W130;X8Y16/W130/W818;1;X7Y16/S830;X7Y16/S830/W131;1;X7Y20/W830;X7Y20/W830/S834;1;X3Y20/S250;X3Y20/S250/W834;1;X3Y21/A0;X3Y21/A0/S251;1;X3Y25/A0;X3Y25/A0/W271;1;X40Y0/Q6;;1;X40Y0/S830;X40Y0/S830/Q6;1;X40Y8/S800;X40Y8/S800/S838;1;X40Y16/W800;X40Y16/W800/S808;1;X32Y16/W810;X32Y16/W810/W808;1;X24Y16/W810;X24Y16/W810/W818;1;X16Y16/W810;X16Y16/W810/W818;1;X8Y16/W810;X8Y16/W810/W818;1;X4Y16/S810;X4Y16/S810/W814;1;X4Y24/S130;X4Y24/S130/S818;1;X4Y25/W270;X4Y25/W270/S131;1;X3Y25/A3;X3Y25/A3/W271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 7456 ] ,
          "attributes": {
            "ROUTING": "X3Y23/W830;X3Y23/W830/N130;1;X4Y23/W260;X4Y23/W260/E838;1;X3Y23/SEL2;X3Y23/SEL2/W261;1;X3Y23/EW20;X3Y23/EW20/OF5;1;X2Y23/S220;X2Y23/S220/W121;1;X2Y24/D0;X2Y24/D0/S221;1;X3Y23/S250;X3Y23/S250/OF5;1;X3Y25/X06;X3Y25/X06/S252;1;X3Y25/SEL0;X3Y25/SEL0/X06;1;X2Y22/X08;X2Y22/X08/W271;1;X2Y22/SEL4;X2Y22/SEL4/X08;1;X3Y23/N250;X3Y23/N250/OF5;1;X3Y22/X06;X3Y22/X06/N251;1;X3Y22/SEL0;X3Y22/SEL0/X06;1;X3Y23/N130;X3Y23/N130/OF5;1;X3Y22/W270;X3Y22/W270/N131;1;X1Y22/X08;X1Y22/X08/W272;1;X1Y22/SEL2;X1Y22/SEL2/X08;1;X3Y23/OF5;;1;X3Y23/W250;X3Y23/W250/OF5;1;X1Y23/S250;X1Y23/S250/W252;1;X1Y25/X06;X1Y25/X06/S252;1;X1Y25/SEL6;X1Y25/SEL6/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7454 ] ,
          "attributes": {
            "ROUTING": "X3Y25/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7453 ] ,
          "attributes": {
            "ROUTING": "X3Y25/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7451 ] ,
          "attributes": {
            "ROUTING": "X3Y25/A2;X3Y25/A2/F7;1;X3Y25/XD2;X3Y25/XD2/A2;1;X3Y23/A6;X3Y23/A6/X06;1;X3Y23/A4;X3Y23/A4/X06;1;X3Y23/A7;X3Y23/A7/X06;1;X3Y25/F7;;1;X3Y25/N270;X3Y25/N270/F7;1;X3Y23/X06;X3Y23/X06/N272;1;X3Y23/A5;X3Y23/A5/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7450 ] ,
          "attributes": {
            "ROUTING": "X3Y25/OF0;;1;X3Y25/SN10;X3Y25/SN10/OF0;1;X3Y26/S810;X3Y26/S810/S111;1;X3Y23/S210;X3Y23/S210/N818;1;X3Y25/CE1;X3Y25/CE1/S212;1"
          }
        },
        "dataIn[5]": {
          "hide_name": 0,
          "bits": [ 7448 ] ,
          "attributes": {
            "ROUTING": "X4Y25/W130;X4Y25/W130/Q0;1;X3Y25/A6;X3Y25/A6/W131;1;X4Y25/Q0;;1;X4Y25/W100;X4Y25/W100/Q0;1;X3Y25/W240;X3Y25/W240/W101;1;X1Y25/C4;X1Y25/C4/W242;1;X1Y25/XD4;X1Y25/XD4/C4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:20.11-20.17"
          }
        },
        "dataIn[0]": {
          "hide_name": 0,
          "bits": [ 7446 ] ,
          "attributes": {
            "ROUTING": "X2Y26/Q3;;1;X2Y26/X06;X2Y26/X06/Q3;1;X2Y26/A6;X2Y26/A6/X06;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:20.11-20.17"
          }
        },
        "byteReady_DFFE_CE_Q[0]": {
          "hide_name": 0,
          "bits": [ 7444 ] ,
          "attributes": {
            "ROUTING": "X3Y26/Q4;;1;X3Y26/S240;X3Y26/S240/Q4;1;X3Y28/X03;X3Y28/X03/S242;1;X3Y28/D1;X3Y28/D1/X03;1"
          }
        },
        "byteReady_DFFE_CE_5_D": {
          "hide_name": 0,
          "bits": [ 7443 ] ,
          "attributes": {
            "ROUTING": "X2Y26/F6;;1;X2Y26/E130;X2Y26/E130/F6;1;X3Y26/B4;X3Y26/B4/E131;1;X3Y26/XD4;X3Y26/XD4/B4;1"
          }
        },
        "dataIn[1]": {
          "hide_name": 0,
          "bits": [ 7441 ] ,
          "attributes": {
            "ROUTING": "X2Y26/EW10;X2Y26/EW10/Q4;1;X3Y26/A6;X3Y26/A6/E111;1;X2Y26/Q4;;1;X2Y26/X07;X2Y26/X07/Q4;1;X2Y26/A3;X2Y26/A3/X07;1;X2Y26/XD3;X2Y26/XD3/A3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:20.11-20.17"
          }
        },
        "byteReady_DFFE_CE_Q[1]": {
          "hide_name": 0,
          "bits": [ 7439 ] ,
          "attributes": {
            "ROUTING": "X3Y26/Q0;;1;X3Y26/S200;X3Y26/S200/Q0;1;X3Y28/X01;X3Y28/X01/S202;1;X3Y28/A0;X3Y28/A0/X01;1"
          }
        },
        "byteReady_DFFE_CE_4_D": {
          "hide_name": 0,
          "bits": [ 7438 ] ,
          "attributes": {
            "ROUTING": "X3Y26/F6;;1;X3Y26/C0;X3Y26/C0/F6;1;X3Y26/XD0;X3Y26/XD0/C0;1"
          }
        },
        "dataIn[2]": {
          "hide_name": 0,
          "bits": [ 7436 ] ,
          "attributes": {
            "ROUTING": "X1Y25/S250;X1Y25/S250/Q5;1;X1Y26/A1;X1Y26/A1/S251;1;X1Y25/Q5;;1;X1Y25/E100;X1Y25/E100/Q5;1;X2Y25/S240;X2Y25/S240/E101;1;X2Y26/D4;X2Y26/D4/S241;1;X2Y26/XD4;X2Y26/XD4/D4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:20.11-20.17"
          }
        },
        "byteReady_DFFE_CE_Q[2]": {
          "hide_name": 0,
          "bits": [ 7434 ] ,
          "attributes": {
            "ROUTING": "X1Y26/Q5;;1;X1Y26/S250;X1Y26/S250/Q5;1;X1Y28/X08;X1Y28/X08/S252;1;X1Y28/D1;X1Y28/D1/X08;1"
          }
        },
        "byteReady_DFFE_CE_3_D": {
          "hide_name": 0,
          "bits": [ 7433 ] ,
          "attributes": {
            "ROUTING": "X1Y26/F1;;1;X1Y26/B5;X1Y26/B5/F1;1;X1Y26/XD5;X1Y26/XD5/B5;1"
          }
        },
        "dataIn[3]": {
          "hide_name": 0,
          "bits": [ 7431 ] ,
          "attributes": {
            "ROUTING": "X1Y25/S100;X1Y25/S100/Q1;1;X1Y26/A6;X1Y26/A6/S101;1;X1Y25/Q1;;1;X1Y25/X02;X1Y25/X02/Q1;1;X1Y25/D5;X1Y25/D5/X02;1;X1Y25/XD5;X1Y25/XD5/D5;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:20.11-20.17"
          }
        },
        "byteReady_DFFE_CE_Q[3]": {
          "hide_name": 0,
          "bits": [ 7429 ] ,
          "attributes": {
            "ROUTING": "X1Y26/Q0;;1;X1Y26/S200;X1Y26/S200/Q0;1;X1Y28/X03;X1Y28/X03/S202;1;X1Y28/A0;X1Y28/A0/X03;1"
          }
        },
        "byteReady_DFFE_CE_2_D": {
          "hide_name": 0,
          "bits": [ 7428 ] ,
          "attributes": {
            "ROUTING": "X1Y26/F6;;1;X1Y26/C0;X1Y26/C0/F6;1;X1Y26/XD0;X1Y26/XD0/C0;1"
          }
        },
        "dataIn[4]": {
          "hide_name": 0,
          "bits": [ 7426 ] ,
          "attributes": {
            "ROUTING": "X1Y25/N130;X1Y25/N130/Q4;1;X1Y25/A2;X1Y25/A2/N130;1;X1Y25/Q4;;1;X1Y25/X03;X1Y25/X03/Q4;1;X1Y25/A1;X1Y25/A1/X03;1;X1Y25/XD1;X1Y25/XD1/A1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:20.11-20.17"
          }
        },
        "byteReady_DFFE_CE_Q[4]": {
          "hide_name": 0,
          "bits": [ 7424 ] ,
          "attributes": {
            "ROUTING": "X1Y26/Q4;;1;X1Y26/SN20;X1Y26/SN20/Q4;1;X1Y25/W220;X1Y25/W220/N121;1;X0Y25/D1;X0Y25/D1/W221;1"
          }
        },
        "byteReady_DFFE_CE_1_D": {
          "hide_name": 0,
          "bits": [ 7423 ] ,
          "attributes": {
            "ROUTING": "X1Y25/F2;;1;X1Y25/S130;X1Y25/S130/F2;1;X1Y26/C4;X1Y26/C4/S131;1;X1Y26/XD4;X1Y26/XD4/C4;1"
          }
        },
        "byteReady_DFFE_CE_Q[5]": {
          "hide_name": 0,
          "bits": [ 7420 ] ,
          "attributes": {
            "ROUTING": "X3Y25/Q4;;1;X3Y25/N100;X3Y25/N100/Q4;1;X3Y24/W200;X3Y24/W200/N101;1;X1Y24/W200;X1Y24/W200/W202;1;X0Y24/D1;X0Y24/D1/W201;1"
          }
        },
        "byteReady_DFFE_CE_D": {
          "hide_name": 0,
          "bits": [ 7419 ] ,
          "attributes": {
            "ROUTING": "X3Y25/F6;;1;X3Y25/C4;X3Y25/C4/F6;1;X3Y25/XD4;X3Y25/XD4/C4;1"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7418 ] ,
          "attributes": {
            "ROUTING": "X0Y21/E240;X0Y21/E240/S101;1;X2Y21/CLK0;X2Y21/CLK0/E242;1;X1Y26/CLK0;X1Y26/CLK0/N242;1;X1Y25/CLK0;X1Y25/CLK0/E241;1;X0Y20/W800;X0Y20/W800/S808;1;X3Y20/S200;X3Y20/S200/E804;1;X3Y22/X01;X3Y22/X01/S202;1;X3Y22/CLK2;X3Y22/CLK2/X01;1;X1Y25/CLK2;X1Y25/CLK2/E241;1;X1Y22/CLK2;X1Y22/CLK2/X04;1;X3Y25/CLK2;X3Y25/CLK2/S241;1;X1Y22/X04;X1Y22/X04/S212;1;X1Y22/CLK0;X1Y22/CLK0/X04;1;X4Y25/CLK2;X4Y25/CLK2/S242;1;X2Y25/CLK1;X2Y25/CLK1/E242;1;X2Y25/CLK2;X2Y25/CLK2/E242;1;X1Y24/CLK0;X1Y24/CLK0/S242;1;X4Y25/CLK1;X4Y25/CLK1/S242;1;X0Y25/E240;X0Y25/E240/S824;1;X2Y25/CLK0;X2Y25/CLK0/E242;1;X0Y4/SN10;X0Y4/SN10/F6;1;X0Y5/S810;X0Y5/S810/S111;1;X0Y13/S810;X0Y13/S810/S818;1;X0Y21/S820;X0Y21/S820/S818;1;X0Y25/W240;X0Y25/W240/S824;1;X1Y25/CLK1;X1Y25/CLK1/E242;1;X4Y23/CLK2;X4Y23/CLK2/S242;1;X0Y20/E200;X0Y20/E200/S808;1;X2Y20/S200;X2Y20/S200/E202;1;X2Y22/X01;X2Y22/X01/S202;1;X2Y22/CLK1;X2Y22/CLK1/X01;1;X3Y24/CLK1;X3Y24/CLK1/E241;1;X1Y20/S210;X1Y20/S210/S818;1;X1Y22/S240;X1Y22/S240/S212;1;X1Y24/CLK2;X1Y24/CLK2/S242;1;X1Y28/N240;X1Y28/N240/S828;1;X1Y26/CLK2;X1Y26/CLK2/N242;1;X3Y25/CLK1;X3Y25/CLK1/S241;1;X3Y26/CLK2;X3Y26/CLK2/S242;1;X3Y24/CLK0;X3Y24/CLK0/E241;1;X0Y4/E100;X0Y4/E100/F6;1;X1Y4/S800;X1Y4/S800/E101;1;X1Y12/S810;X1Y12/S810/S808;1;X1Y20/S820;X1Y20/S820/S818;1;X1Y24/E240;X1Y24/E240/S824;1;X3Y24/S240;X3Y24/S240/E242;1;X3Y26/CLK0;X3Y26/CLK0/S242;1;X2Y26/CLK1;X2Y26/CLK1/X01;1;X0Y12/S800;X0Y12/S800/S838;1;X0Y20/S810;X0Y20/S810/S808;1;X0Y24/E210;X0Y24/E210/S814;1;X2Y24/E240;X2Y24/E240/E212;1;X3Y24/CLK2;X3Y24/CLK2/E241;1;X0Y12/E830;X0Y12/E830/S838;1;X4Y12/S830;X4Y12/S830/E834;1;X4Y20/S100;X4Y20/S100/S838;1;X4Y21/S240;X4Y21/S240/S101;1;X4Y23/S240;X4Y23/S240/S242;1;X4Y25/CLK0;X4Y25/CLK0/S242;1;X0Y20/S830;X0Y20/S830/S838;1;X0Y28/E260;X0Y28/E260/S838;1;X2Y28/N260;X2Y28/N260/E262;1;X2Y26/X01;X2Y26/X01/N262;1;X2Y26/CLK2;X2Y26/CLK2/X01;1;X0Y4/F6;;1;X0Y4/S830;X0Y4/S830/F6;1;X0Y12/S830;X0Y12/S830/S838;1;X0Y20/S100;X0Y20/S100/S838;1;X0Y21/W240;X0Y21/W240/S101;1;X1Y21/CLK2;X1Y21/CLK2/E242;1"
          }
        },
        "byteReady": {
          "hide_name": 0,
          "bits": [ 7417 ] ,
          "attributes": {
            "ROUTING": "X3Y25/X05;X3Y25/X05/Q2;1;X3Y25/CE2;X3Y25/CE2/X05;1;X3Y26/CE2;X3Y26/CE2/X07;1;X3Y25/S220;X3Y25/S220/Q2;1;X3Y26/X07;X3Y26/X07/S221;1;X3Y26/CE0;X3Y26/CE0/X07;1;X1Y26/CE0;X1Y26/CE0/X06;1;X1Y26/X06;X1Y26/X06/W232;1;X1Y26/CE2;X1Y26/CE2/X06;1;X3Y25/Q2;;1;X3Y25/S130;X3Y25/S130/Q2;1;X3Y26/W230;X3Y26/W230/S131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:21.5-21.14"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7414 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 7407 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\lushwaytutorials\\uart-on-tang-nano-20-fpga\\uart.v:12.11-12.15"
          }
        }
      }
    }
  }
}
