# //  ModelSim SE-64 10.7c Aug 17 2018Linux 3.10.0-957.1.3.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:35:27 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:35:28 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 19:35:40 on Dec 03,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
add wave sim:/tb_top/dut/*
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:48:21 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:48:21 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave sim:/tb_top/dut/*
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:57 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# ** Error: (vlog-13069) MyDesign.v(687): near "(": syntax error, unexpected '('.
# ** Error: (vlog-13069) MyDesign.v(695): near "<=": syntax error, unexpected <=.
# ** Error: MyDesign.v(695): (vlog-13205) Syntax error found in the scope following 'w_vector_complete1'. Is there a missing '::'?
# -- Compiling module sram
# -- Compiling module tb_top
# End time: 20:02:57 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /afs/eos.ncsu.edu/dist/mg_apps/modelsimSE10.7c/linux_x86_64/vlog failed.
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:23 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:03:23 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:14:34 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:14:34 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:00 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:21:01 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:56 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:23:56 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:26:26 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:26:27 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:35:45 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:35:45 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:49:22 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:49:22 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
run
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:57:02 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:57:02 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = 819ef121
# Hash[1] = baffc1cc
# Hash[2] = 17138449
# Hash[3] = 3b43fc1f
# Hash[4] = 8304d433
# Hash[5] = b2a8c5a6
# Hash[6] = 2594ecf3
# @1275, dut finished, # of clocks = 91
# Hash[7] = a51e2e99
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = a51e2e99
# Hash[0] = a51e2e99
# Hash[0] = a51e2e99
# Hash[0] = 2eca9b26
# Hash[1] = 36608d90
# Hash[2] = 282a8410
# Hash[3] = e186872d
# Hash[4] = 97ad208f
# Hash[5] = 46111513
# Hash[6] = 60dd3041
# @2455, dut finished, # of clocks = 111
# Hash[7] = 5618014f
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:01:22 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:01:22 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:02:42 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:02:42 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:39:15 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# ** Error: (vlog-13069) MyDesign.v(703): near "[": syntax error, unexpected '['.
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# End time: 21:39:15 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /afs/eos.ncsu.edu/dist/mg_apps/modelsimSE10.7c/linux_x86_64/vlog failed.
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:40:32 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# ** Error: (vlog-13069) MyDesign.v(703): near "[": syntax error, unexpected '['.
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# End time: 21:40:32 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /afs/eos.ncsu.edu/dist/mg_apps/modelsimSE10.7c/linux_x86_64/vlog failed.
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:40:57 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:40:58 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
run
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:54:03 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:54:03 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:06:06 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# ** Error: MyDesign.v(758): Range must be bounded by constant expressions.
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# End time: 22:06:06 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /afs/eos.ncsu.edu/dist/mg_apps/modelsimSE10.7c/linux_x86_64/vlog failed.
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:09:52 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:09:52 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:10:19 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:10:19 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:16:29 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:16:29 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:28:07 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:28:07 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:30:24 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:30:24 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:33:46 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:33:46 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:35:18 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:35:19 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:46:58 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:46:58 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut File: ece564_project_tb_top.v Line: 393
run
# INFO::readmem : message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# INFO::readmem : message1.dat 
# @355, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = fcb5f40d
# Hash[1] = f9be6bae
# Hash[2] = 66c1d77a
# Hash[3] = 6c159688
# Hash[4] = 66a9e6cb
# Hash[5] = d7314ca4
# Hash[6] = 32b019d1
# @1275, dut finished, # of clocks = 91
# Hash[7] = 7392f6f4
# Store result to result_0.txt
# INFO::readmem : message27.dat 
# @1335, go asserted
run
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7392f6f4
# Hash[0] = 7c014dfa
# Hash[1] = c27b2491
# Hash[2] = 062e1b10
# Hash[3] = 90dbe906
# Hash[4] = 05dd15f4
# Hash[5] = 828a0880
# Hash[6] = 9adc888e
# @2455, dut finished, # of clocks = 111
# Hash[7] = 40e93c7b
# Store result to result_1.txt
# INFO::readmem : message55.dat 
# @2515, go asserted
run
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 40e93c7b
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @3915, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_2.txt
run
run
# @5125, go asserted
run
# Hash[0] = bf1e68ca
# Hash[0] = bf1e68ca
# Hash[0] = bf1e68ca
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @6525, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_3.txt
run
# @7725, go asserted
run
# @8025, Extra go during processing
run
# Hash[0] = bf1e68ca
# Hash[0] = bf1e68ca
# Hash[0] = bf1e68ca
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @9125, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_4.txt
vlog -sv MyDesign.v sram.v ece564_project_tb_top.v vgshitol_ece564_project_tb_top.v
# Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:56:35 on Dec 03,2018
# vlog -reportprogress 300 -sv MyDesign.v sram.v ece564_project_tb_top.v vgshitol_ece564_project_tb_top.v 
# -- Compiling module MyDesign
# -- Compiling module counter_hashupdate
# -- Compiling module go
# -- Compiling module registerIO1
# -- Compiling module registerIO3
# -- Compiling module registerIO6
# -- Compiling module registerIO8
# -- Compiling module registerIO32
# -- Compiling module msgEn
# -- Compiling module counter
# -- Compiling module msg_vector
# -- Compiling module counter_h
# -- Compiling module hash
# -- Compiling module wEn
# -- Compiling module counter_wk
# -- Compiling module k_vector
# -- Compiling module w64
# -- Compiling module hash_update
# -- Compiling module store_hash
# -- Compiling module sram
# -- Compiling module tb_top
# -- Compiling module vgshitol_tb_top
# 
# Top level modules:
# 	tb_top
# 	vgshitol_tb_top
# End time: 22:56:36 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.vgshitol_tb_top
# End time: 22:56:44 on Dec 03,2018, Elapsed time: 3:21:04
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.vgshitol_tb_top 
# Start time: 22:56:44 on Dec 03,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.vgshitol_tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /vgshitol_tb_top/dut File: vgshitol_ece564_project_tb_top.v Line: 273
run
# INFO::readmem : ./message55.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
add wave sim:/vgshitol_tb_top/dut/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.vgshitol_tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.registerIO1(fast)
# Loading work.registerIO6(fast)
# Loading work.registerIO8(fast)
# Loading work.registerIO32(fast)
# Loading work.registerIO3(fast)
# Loading work.go(fast)
# Loading work.counter(fast)
# Loading work.msg_vector(fast)
# Loading work.counter_h(fast)
# Loading work.hash(fast)
# Loading work.wEn(fast)
# Loading work.counter_wk(fast)
# Loading work.k_vector(fast)
# Loading work.w64(fast)
# Loading work.msgEn(fast)
# Loading work.counter_hashupdate(fast)
# Loading work.hash_update(fast)
# Loading work.store_hash(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'xxx__dut__msg_length'. The port definition is at: MyDesign.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /vgshitol_tb_top/dut File: vgshitol_ece564_project_tb_top.v Line: 273
run
# INFO::readmem : ./message55.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
run
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = xxxxxxxx
# Hash[0] = 65b28aba
# Hash[1] = c567bdb8
# Hash[2] = 980e0365
# Hash[3] = de8610ff
# Hash[4] = 1522f003
# Hash[5] = 37a57fe5
# Hash[6] = 79f3abc6
# @1715, dut finished, # of clocks = 139
# Hash[7] = bf1e68ca
# Store result to result_0.txt
# @1955, go asserted
