Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 10 13:47:09 2020
| Host         : DESKTOP-T0F3HF7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineCPUTest_timing_summary_routed.rpt -rpx PipelineCPUTest_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineCPUTest
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: CPUInst/top_module2/Instruction_id_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: CPUInst/top_module2/Instruction_id_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: CPUInst/top_module2/Instruction_id_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: CPUInst/top_module2/Instruction_id_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: CPUInst/top_module2/Instruction_id_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: CPUInst/top_module2/Instruction_id_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.144        0.000                      0                 1822        0.037        0.000                      0                 1822        1.500        0.000                       0                   660  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}       40.000          25.000          
  clk_out2_DCM_PLL  {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_PLL  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       18.045        0.000                      0                 1749        0.037        0.000                      0                 1749       18.750        0.000                       0                   616  
  clk_out2_DCM_PLL        1.144        0.000                      0                   43        0.143        0.000                      0                   43        1.500        0.000                       0                    40  
  clkfbout_DCM_PLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DCM_PLL  clk_out2_DCM_PLL        1.166        0.000                      0                   30        0.140        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       18.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.045ns  (required time - arrival time)
  Source:                 CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.866ns  (logic 2.906ns (15.404%)  route 15.960ns (84.596%))
  Logic Levels:           16  (LUT3=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 37.908 - 40.000 ) 
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.823     0.417    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X159Y115       FDRE                                         r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDRE (Prop_fdre_C_Q)         0.456     0.873 r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/Q
                         net (fo=6, routed)           0.982     1.855    CPUInst/top_module6/rdAddr_wb_reg[4][3]
    SLICE_X157Y117       LUT3 (Prop_lut3_I2_O)        0.124     1.979 f  CPUInst/top_module6/d[31]_i_4/O
                         net (fo=5, routed)           1.518     3.498    CPUInst/top_module4/rs2Addr_ex_reg[4]_1
    SLICE_X155Y120       LUT5 (Prop_lut5_I0_O)        0.124     3.622 r  CPUInst/top_module4/d[31]_i_2/O
                         net (fo=48, routed)          0.993     4.615    CPUInst/top_module6/rs2Addr_ex_reg[4]
    SLICE_X155Y128       LUT5 (Prop_lut5_I3_O)        0.124     4.739 f  CPUInst/top_module6/d[30]_i_1/O
                         net (fo=2, routed)           1.049     5.787    CPUInst/top_module4/MemWriteData_ex[18]
    SLICE_X151Y124       LUT4 (Prop_lut4_I0_O)        0.152     5.939 f  CPUInst/top_module4/ALUResult_mem[30]_i_5/O
                         net (fo=8, routed)           1.184     7.123    CPUInst/top_module4/ALUResult_mem_reg[30]_0
    SLICE_X144Y127       LUT4 (Prop_lut4_I0_O)        0.326     7.449 r  CPUInst/top_module4/ALUResult_mem[23]_i_32/O
                         net (fo=46, routed)          1.073     8.522    CPUInst/top_module4/ALUResult_mem[23]_i_32_n_0
    SLICE_X142Y120       LUT6 (Prop_lut6_I3_O)        0.124     8.646 r  CPUInst/top_module4/ALUResult_mem[23]_i_14/O
                         net (fo=81, routed)          0.724     9.370    CPUInst/top_module4/ALUResult_mem[23]_i_14_n_0
    SLICE_X141Y123       LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  CPUInst/top_module4/ALUResult_mem[10]_i_19/O
                         net (fo=2, routed)           1.144    10.638    CPUInst/top_module4/ALUResult_mem[10]_i_19_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.762 r  CPUInst/top_module4/ALUResult_mem[6]_i_10/O
                         net (fo=3, routed)           0.782    11.544    CPUInst/top_module4/ALUResult_mem[6]_i_10_n_0
    SLICE_X143Y115       LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  CPUInst/top_module4/ALUResult_mem[6]_i_4/O
                         net (fo=1, routed)           0.618    12.286    CPUInst/top_module4/ALUResult_mem[6]_i_4_n_0
    SLICE_X144Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.410 r  CPUInst/top_module4/ALUResult_mem[6]_i_1/O
                         net (fo=2, routed)           1.470    13.880    sync_inst/EX_out_reg[3]_2[2]
    SLICE_X157Y120       LUT3 (Prop_lut3_I2_O)        0.152    14.032 r  sync_inst/char_tab_i_88/O
                         net (fo=1, routed)           1.129    15.161    CPUInst/top_module4/PosX_reg_reg[4]_3
    SLICE_X150Y120       LUT6 (Prop_lut6_I2_O)        0.332    15.493 r  CPUInst/top_module4/char_tab_i_47/O
                         net (fo=1, routed)           0.639    16.132    sync_inst/PosX_reg_reg[4]_1
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.124    16.256 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.568    16.824    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.948 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.289    18.238    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X160Y134       LUT6 (Prop_lut6_I0_O)        0.124    18.362 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_4/O
                         net (fo=1, routed)           0.797    19.159    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_4_n_0
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124    19.283 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000    19.283    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.706    37.908    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X160Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism             -0.515    37.393    
                         clock uncertainty           -0.095    37.298    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.029    37.327    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                         -19.283    
  -------------------------------------------------------------------
                         slack                                 18.045    

Slack (MET) :             18.100ns  (required time - arrival time)
  Source:                 CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.809ns  (logic 2.906ns (15.450%)  route 15.903ns (84.550%))
  Logic Levels:           16  (LUT3=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 37.907 - 40.000 ) 
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.823     0.417    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X159Y115       FDRE                                         r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDRE (Prop_fdre_C_Q)         0.456     0.873 r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/Q
                         net (fo=6, routed)           0.982     1.855    CPUInst/top_module6/rdAddr_wb_reg[4][3]
    SLICE_X157Y117       LUT3 (Prop_lut3_I2_O)        0.124     1.979 f  CPUInst/top_module6/d[31]_i_4/O
                         net (fo=5, routed)           1.518     3.498    CPUInst/top_module4/rs2Addr_ex_reg[4]_1
    SLICE_X155Y120       LUT5 (Prop_lut5_I0_O)        0.124     3.622 r  CPUInst/top_module4/d[31]_i_2/O
                         net (fo=48, routed)          0.993     4.615    CPUInst/top_module6/rs2Addr_ex_reg[4]
    SLICE_X155Y128       LUT5 (Prop_lut5_I3_O)        0.124     4.739 f  CPUInst/top_module6/d[30]_i_1/O
                         net (fo=2, routed)           1.049     5.787    CPUInst/top_module4/MemWriteData_ex[18]
    SLICE_X151Y124       LUT4 (Prop_lut4_I0_O)        0.152     5.939 f  CPUInst/top_module4/ALUResult_mem[30]_i_5/O
                         net (fo=8, routed)           1.184     7.123    CPUInst/top_module4/ALUResult_mem_reg[30]_0
    SLICE_X144Y127       LUT4 (Prop_lut4_I0_O)        0.326     7.449 r  CPUInst/top_module4/ALUResult_mem[23]_i_32/O
                         net (fo=46, routed)          1.073     8.522    CPUInst/top_module4/ALUResult_mem[23]_i_32_n_0
    SLICE_X142Y120       LUT6 (Prop_lut6_I3_O)        0.124     8.646 r  CPUInst/top_module4/ALUResult_mem[23]_i_14/O
                         net (fo=81, routed)          0.724     9.370    CPUInst/top_module4/ALUResult_mem[23]_i_14_n_0
    SLICE_X141Y123       LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  CPUInst/top_module4/ALUResult_mem[10]_i_19/O
                         net (fo=2, routed)           1.144    10.638    CPUInst/top_module4/ALUResult_mem[10]_i_19_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.762 r  CPUInst/top_module4/ALUResult_mem[6]_i_10/O
                         net (fo=3, routed)           0.782    11.544    CPUInst/top_module4/ALUResult_mem[6]_i_10_n_0
    SLICE_X143Y115       LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  CPUInst/top_module4/ALUResult_mem[6]_i_4/O
                         net (fo=1, routed)           0.618    12.286    CPUInst/top_module4/ALUResult_mem[6]_i_4_n_0
    SLICE_X144Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.410 r  CPUInst/top_module4/ALUResult_mem[6]_i_1/O
                         net (fo=2, routed)           1.470    13.880    sync_inst/EX_out_reg[3]_2[2]
    SLICE_X157Y120       LUT3 (Prop_lut3_I2_O)        0.152    14.032 r  sync_inst/char_tab_i_88/O
                         net (fo=1, routed)           1.129    15.161    CPUInst/top_module4/PosX_reg_reg[4]_3
    SLICE_X150Y120       LUT6 (Prop_lut6_I2_O)        0.332    15.493 r  CPUInst/top_module4/char_tab_i_47/O
                         net (fo=1, routed)           0.639    16.132    sync_inst/PosX_reg_reg[4]_1
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.124    16.256 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.568    16.824    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.948 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.348    18.296    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X161Y132       LUT6 (Prop_lut6_I0_O)        0.124    18.420 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_2/O
                         net (fo=1, routed)           0.682    19.102    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_2_n_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I0_O)        0.124    19.226 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000    19.226    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.705    37.907    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X161Y132       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism             -0.515    37.392    
                         clock uncertainty           -0.095    37.297    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.029    37.326    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                         -19.226    
  -------------------------------------------------------------------
                         slack                                 18.100    

Slack (MET) :             18.406ns  (required time - arrival time)
  Source:                 CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.504ns  (logic 2.906ns (15.705%)  route 15.598ns (84.295%))
  Logic Levels:           16  (LUT3=2 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 37.906 - 40.000 ) 
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.823     0.417    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X159Y115       FDRE                                         r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDRE (Prop_fdre_C_Q)         0.456     0.873 r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/Q
                         net (fo=6, routed)           0.982     1.855    CPUInst/top_module6/rdAddr_wb_reg[4][3]
    SLICE_X157Y117       LUT3 (Prop_lut3_I2_O)        0.124     1.979 f  CPUInst/top_module6/d[31]_i_4/O
                         net (fo=5, routed)           1.518     3.498    CPUInst/top_module4/rs2Addr_ex_reg[4]_1
    SLICE_X155Y120       LUT5 (Prop_lut5_I0_O)        0.124     3.622 r  CPUInst/top_module4/d[31]_i_2/O
                         net (fo=48, routed)          0.993     4.615    CPUInst/top_module6/rs2Addr_ex_reg[4]
    SLICE_X155Y128       LUT5 (Prop_lut5_I3_O)        0.124     4.739 f  CPUInst/top_module6/d[30]_i_1/O
                         net (fo=2, routed)           1.049     5.787    CPUInst/top_module4/MemWriteData_ex[18]
    SLICE_X151Y124       LUT4 (Prop_lut4_I0_O)        0.152     5.939 f  CPUInst/top_module4/ALUResult_mem[30]_i_5/O
                         net (fo=8, routed)           1.184     7.123    CPUInst/top_module4/ALUResult_mem_reg[30]_0
    SLICE_X144Y127       LUT4 (Prop_lut4_I0_O)        0.326     7.449 r  CPUInst/top_module4/ALUResult_mem[23]_i_32/O
                         net (fo=46, routed)          1.073     8.522    CPUInst/top_module4/ALUResult_mem[23]_i_32_n_0
    SLICE_X142Y120       LUT6 (Prop_lut6_I3_O)        0.124     8.646 r  CPUInst/top_module4/ALUResult_mem[23]_i_14/O
                         net (fo=81, routed)          0.724     9.370    CPUInst/top_module4/ALUResult_mem[23]_i_14_n_0
    SLICE_X141Y123       LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  CPUInst/top_module4/ALUResult_mem[10]_i_19/O
                         net (fo=2, routed)           1.144    10.638    CPUInst/top_module4/ALUResult_mem[10]_i_19_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.762 r  CPUInst/top_module4/ALUResult_mem[6]_i_10/O
                         net (fo=3, routed)           0.782    11.544    CPUInst/top_module4/ALUResult_mem[6]_i_10_n_0
    SLICE_X143Y115       LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  CPUInst/top_module4/ALUResult_mem[6]_i_4/O
                         net (fo=1, routed)           0.618    12.286    CPUInst/top_module4/ALUResult_mem[6]_i_4_n_0
    SLICE_X144Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.410 r  CPUInst/top_module4/ALUResult_mem[6]_i_1/O
                         net (fo=2, routed)           1.470    13.880    sync_inst/EX_out_reg[3]_2[2]
    SLICE_X157Y120       LUT3 (Prop_lut3_I2_O)        0.152    14.032 r  sync_inst/char_tab_i_88/O
                         net (fo=1, routed)           1.129    15.161    CPUInst/top_module4/PosX_reg_reg[4]_3
    SLICE_X150Y120       LUT6 (Prop_lut6_I2_O)        0.332    15.493 r  CPUInst/top_module4/char_tab_i_47/O
                         net (fo=1, routed)           0.639    16.132    sync_inst/PosX_reg_reg[4]_1
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.124    16.256 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.568    16.824    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.948 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.285    18.233    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X160Y133       LUT6 (Prop_lut6_I0_O)        0.124    18.357 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3/O
                         net (fo=1, routed)           0.440    18.797    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3_n_0
    SLICE_X159Y133       LUT4 (Prop_lut4_I2_O)        0.124    18.921 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000    18.921    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X159Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.704    37.906    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X159Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism             -0.515    37.391    
                         clock uncertainty           -0.095    37.296    
    SLICE_X159Y133       FDRE (Setup_fdre_C_D)        0.031    37.327    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                         -18.921    
  -------------------------------------------------------------------
                         slack                                 18.406    

Slack (MET) :             18.737ns  (required time - arrival time)
  Source:                 CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.175ns  (logic 2.782ns (15.306%)  route 15.393ns (84.694%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 37.908 - 40.000 ) 
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.823     0.417    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X159Y115       FDRE                                         r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDRE (Prop_fdre_C_Q)         0.456     0.873 r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/Q
                         net (fo=6, routed)           0.982     1.855    CPUInst/top_module6/rdAddr_wb_reg[4][3]
    SLICE_X157Y117       LUT3 (Prop_lut3_I2_O)        0.124     1.979 f  CPUInst/top_module6/d[31]_i_4/O
                         net (fo=5, routed)           1.518     3.498    CPUInst/top_module4/rs2Addr_ex_reg[4]_1
    SLICE_X155Y120       LUT5 (Prop_lut5_I0_O)        0.124     3.622 r  CPUInst/top_module4/d[31]_i_2/O
                         net (fo=48, routed)          0.993     4.615    CPUInst/top_module6/rs2Addr_ex_reg[4]
    SLICE_X155Y128       LUT5 (Prop_lut5_I3_O)        0.124     4.739 f  CPUInst/top_module6/d[30]_i_1/O
                         net (fo=2, routed)           1.049     5.787    CPUInst/top_module4/MemWriteData_ex[18]
    SLICE_X151Y124       LUT4 (Prop_lut4_I0_O)        0.152     5.939 f  CPUInst/top_module4/ALUResult_mem[30]_i_5/O
                         net (fo=8, routed)           1.184     7.123    CPUInst/top_module4/ALUResult_mem_reg[30]_0
    SLICE_X144Y127       LUT4 (Prop_lut4_I0_O)        0.326     7.449 r  CPUInst/top_module4/ALUResult_mem[23]_i_32/O
                         net (fo=46, routed)          1.073     8.522    CPUInst/top_module4/ALUResult_mem[23]_i_32_n_0
    SLICE_X142Y120       LUT6 (Prop_lut6_I3_O)        0.124     8.646 r  CPUInst/top_module4/ALUResult_mem[23]_i_14/O
                         net (fo=81, routed)          0.724     9.370    CPUInst/top_module4/ALUResult_mem[23]_i_14_n_0
    SLICE_X141Y123       LUT4 (Prop_lut4_I2_O)        0.124     9.494 f  CPUInst/top_module4/ALUResult_mem[10]_i_19/O
                         net (fo=2, routed)           1.144    10.638    CPUInst/top_module4/ALUResult_mem[10]_i_19_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.762 f  CPUInst/top_module4/ALUResult_mem[6]_i_10/O
                         net (fo=3, routed)           0.782    11.544    CPUInst/top_module4/ALUResult_mem[6]_i_10_n_0
    SLICE_X143Y115       LUT6 (Prop_lut6_I3_O)        0.124    11.668 f  CPUInst/top_module4/ALUResult_mem[6]_i_4/O
                         net (fo=1, routed)           0.618    12.286    CPUInst/top_module4/ALUResult_mem[6]_i_4_n_0
    SLICE_X144Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.410 f  CPUInst/top_module4/ALUResult_mem[6]_i_1/O
                         net (fo=2, routed)           1.470    13.880    sync_inst/EX_out_reg[3]_2[2]
    SLICE_X157Y120       LUT3 (Prop_lut3_I2_O)        0.152    14.032 f  sync_inst/char_tab_i_88/O
                         net (fo=1, routed)           1.129    15.161    CPUInst/top_module4/PosX_reg_reg[4]_3
    SLICE_X150Y120       LUT6 (Prop_lut6_I2_O)        0.332    15.493 f  CPUInst/top_module4/char_tab_i_47/O
                         net (fo=1, routed)           0.639    16.132    sync_inst/PosX_reg_reg[4]_1
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.124    16.256 f  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.568    16.824    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.948 f  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.520    18.469    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X160Y133       LUT6 (Prop_lut6_I4_O)        0.124    18.593 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    18.593    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.706    37.908    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X160Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism             -0.515    37.393    
                         clock uncertainty           -0.095    37.298    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.031    37.329    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         37.329    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                 18.737    

Slack (MET) :             18.781ns  (required time - arrival time)
  Source:                 CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.164ns  (logic 3.088ns (17.000%)  route 15.076ns (83.000%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 37.908 - 40.000 ) 
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.823     0.417    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X159Y115       FDRE                                         r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDRE (Prop_fdre_C_Q)         0.456     0.873 r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/Q
                         net (fo=6, routed)           0.982     1.855    CPUInst/top_module6/rdAddr_wb_reg[4][3]
    SLICE_X157Y117       LUT3 (Prop_lut3_I2_O)        0.124     1.979 f  CPUInst/top_module6/d[31]_i_4/O
                         net (fo=5, routed)           1.518     3.498    CPUInst/top_module4/rs2Addr_ex_reg[4]_1
    SLICE_X155Y120       LUT5 (Prop_lut5_I0_O)        0.124     3.622 r  CPUInst/top_module4/d[31]_i_2/O
                         net (fo=48, routed)          0.993     4.615    CPUInst/top_module6/rs2Addr_ex_reg[4]
    SLICE_X155Y128       LUT5 (Prop_lut5_I3_O)        0.124     4.739 f  CPUInst/top_module6/d[30]_i_1/O
                         net (fo=2, routed)           1.049     5.787    CPUInst/top_module4/MemWriteData_ex[18]
    SLICE_X151Y124       LUT4 (Prop_lut4_I0_O)        0.152     5.939 f  CPUInst/top_module4/ALUResult_mem[30]_i_5/O
                         net (fo=8, routed)           1.184     7.123    CPUInst/top_module4/ALUResult_mem_reg[30]_0
    SLICE_X144Y127       LUT4 (Prop_lut4_I0_O)        0.326     7.449 r  CPUInst/top_module4/ALUResult_mem[23]_i_32/O
                         net (fo=46, routed)          1.073     8.522    CPUInst/top_module4/ALUResult_mem[23]_i_32_n_0
    SLICE_X142Y120       LUT6 (Prop_lut6_I3_O)        0.124     8.646 r  CPUInst/top_module4/ALUResult_mem[23]_i_14/O
                         net (fo=81, routed)          0.724     9.370    CPUInst/top_module4/ALUResult_mem[23]_i_14_n_0
    SLICE_X141Y123       LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  CPUInst/top_module4/ALUResult_mem[10]_i_19/O
                         net (fo=2, routed)           1.144    10.638    CPUInst/top_module4/ALUResult_mem[10]_i_19_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.762 r  CPUInst/top_module4/ALUResult_mem[6]_i_10/O
                         net (fo=3, routed)           0.782    11.544    CPUInst/top_module4/ALUResult_mem[6]_i_10_n_0
    SLICE_X143Y115       LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  CPUInst/top_module4/ALUResult_mem[6]_i_4/O
                         net (fo=1, routed)           0.618    12.286    CPUInst/top_module4/ALUResult_mem[6]_i_4_n_0
    SLICE_X144Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.410 r  CPUInst/top_module4/ALUResult_mem[6]_i_1/O
                         net (fo=2, routed)           1.470    13.880    sync_inst/EX_out_reg[3]_2[2]
    SLICE_X157Y120       LUT3 (Prop_lut3_I2_O)        0.152    14.032 r  sync_inst/char_tab_i_88/O
                         net (fo=1, routed)           1.129    15.161    CPUInst/top_module4/PosX_reg_reg[4]_3
    SLICE_X150Y120       LUT6 (Prop_lut6_I2_O)        0.332    15.493 r  CPUInst/top_module4/char_tab_i_47/O
                         net (fo=1, routed)           0.639    16.132    sync_inst/PosX_reg_reg[4]_1
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.124    16.256 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.568    16.824    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.948 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.203    18.152    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X161Y133       LUT6 (Prop_lut6_I0_O)        0.124    18.276 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_6/O
                         net (fo=1, routed)           0.000    18.276    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_6_n_0
    SLICE_X161Y133       MUXF7 (Prop_muxf7_I0_O)      0.212    18.488 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    18.488    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_3_n_0
    SLICE_X161Y133       MUXF8 (Prop_muxf8_I1_O)      0.094    18.582 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.582    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.706    37.908    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X161Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism             -0.515    37.393    
                         clock uncertainty           -0.095    37.298    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.064    37.362    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         37.362    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                 18.781    

Slack (MET) :             18.833ns  (required time - arrival time)
  Source:                 CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.161ns  (logic 3.121ns (17.185%)  route 15.040ns (82.815%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 37.908 - 40.000 ) 
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.823     0.417    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X159Y115       FDRE                                         r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDRE (Prop_fdre_C_Q)         0.456     0.873 r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/Q
                         net (fo=6, routed)           0.982     1.855    CPUInst/top_module6/rdAddr_wb_reg[4][3]
    SLICE_X157Y117       LUT3 (Prop_lut3_I2_O)        0.124     1.979 f  CPUInst/top_module6/d[31]_i_4/O
                         net (fo=5, routed)           1.518     3.498    CPUInst/top_module4/rs2Addr_ex_reg[4]_1
    SLICE_X155Y120       LUT5 (Prop_lut5_I0_O)        0.124     3.622 r  CPUInst/top_module4/d[31]_i_2/O
                         net (fo=48, routed)          0.993     4.615    CPUInst/top_module6/rs2Addr_ex_reg[4]
    SLICE_X155Y128       LUT5 (Prop_lut5_I3_O)        0.124     4.739 f  CPUInst/top_module6/d[30]_i_1/O
                         net (fo=2, routed)           1.049     5.787    CPUInst/top_module4/MemWriteData_ex[18]
    SLICE_X151Y124       LUT4 (Prop_lut4_I0_O)        0.152     5.939 f  CPUInst/top_module4/ALUResult_mem[30]_i_5/O
                         net (fo=8, routed)           1.184     7.123    CPUInst/top_module4/ALUResult_mem_reg[30]_0
    SLICE_X144Y127       LUT4 (Prop_lut4_I0_O)        0.326     7.449 r  CPUInst/top_module4/ALUResult_mem[23]_i_32/O
                         net (fo=46, routed)          1.073     8.522    CPUInst/top_module4/ALUResult_mem[23]_i_32_n_0
    SLICE_X142Y120       LUT6 (Prop_lut6_I3_O)        0.124     8.646 r  CPUInst/top_module4/ALUResult_mem[23]_i_14/O
                         net (fo=81, routed)          0.724     9.370    CPUInst/top_module4/ALUResult_mem[23]_i_14_n_0
    SLICE_X141Y123       LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  CPUInst/top_module4/ALUResult_mem[10]_i_19/O
                         net (fo=2, routed)           1.144    10.638    CPUInst/top_module4/ALUResult_mem[10]_i_19_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.762 r  CPUInst/top_module4/ALUResult_mem[6]_i_10/O
                         net (fo=3, routed)           0.782    11.544    CPUInst/top_module4/ALUResult_mem[6]_i_10_n_0
    SLICE_X143Y115       LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  CPUInst/top_module4/ALUResult_mem[6]_i_4/O
                         net (fo=1, routed)           0.618    12.286    CPUInst/top_module4/ALUResult_mem[6]_i_4_n_0
    SLICE_X144Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.410 r  CPUInst/top_module4/ALUResult_mem[6]_i_1/O
                         net (fo=2, routed)           1.470    13.880    sync_inst/EX_out_reg[3]_2[2]
    SLICE_X157Y120       LUT3 (Prop_lut3_I2_O)        0.152    14.032 r  sync_inst/char_tab_i_88/O
                         net (fo=1, routed)           1.129    15.161    CPUInst/top_module4/PosX_reg_reg[4]_3
    SLICE_X150Y120       LUT6 (Prop_lut6_I2_O)        0.332    15.493 r  CPUInst/top_module4/char_tab_i_47/O
                         net (fo=1, routed)           0.639    16.132    sync_inst/PosX_reg_reg[4]_1
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.124    16.256 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.568    16.824    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.948 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.167    18.116    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X162Y133       LUT6 (Prop_lut6_I0_O)        0.124    18.240 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_4/O
                         net (fo=1, routed)           0.000    18.240    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_4_n_0
    SLICE_X162Y133       MUXF7 (Prop_muxf7_I0_O)      0.241    18.481 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    18.481    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_2_n_0
    SLICE_X162Y133       MUXF8 (Prop_muxf8_I0_O)      0.098    18.579 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.579    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.706    37.908    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y133       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism             -0.515    37.393    
                         clock uncertainty           -0.095    37.298    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)        0.113    37.411    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         37.411    
                         arrival time                         -18.579    
  -------------------------------------------------------------------
                         slack                                 18.833    

Slack (MET) :             18.841ns  (required time - arrival time)
  Source:                 CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        18.103ns  (logic 3.093ns (17.086%)  route 15.010ns (82.914%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 37.907 - 40.000 ) 
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.823     0.417    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X159Y115       FDRE                                         r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDRE (Prop_fdre_C_Q)         0.456     0.873 r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/Q
                         net (fo=6, routed)           0.982     1.855    CPUInst/top_module6/rdAddr_wb_reg[4][3]
    SLICE_X157Y117       LUT3 (Prop_lut3_I2_O)        0.124     1.979 f  CPUInst/top_module6/d[31]_i_4/O
                         net (fo=5, routed)           1.518     3.498    CPUInst/top_module4/rs2Addr_ex_reg[4]_1
    SLICE_X155Y120       LUT5 (Prop_lut5_I0_O)        0.124     3.622 r  CPUInst/top_module4/d[31]_i_2/O
                         net (fo=48, routed)          0.993     4.615    CPUInst/top_module6/rs2Addr_ex_reg[4]
    SLICE_X155Y128       LUT5 (Prop_lut5_I3_O)        0.124     4.739 f  CPUInst/top_module6/d[30]_i_1/O
                         net (fo=2, routed)           1.049     5.787    CPUInst/top_module4/MemWriteData_ex[18]
    SLICE_X151Y124       LUT4 (Prop_lut4_I0_O)        0.152     5.939 f  CPUInst/top_module4/ALUResult_mem[30]_i_5/O
                         net (fo=8, routed)           1.184     7.123    CPUInst/top_module4/ALUResult_mem_reg[30]_0
    SLICE_X144Y127       LUT4 (Prop_lut4_I0_O)        0.326     7.449 r  CPUInst/top_module4/ALUResult_mem[23]_i_32/O
                         net (fo=46, routed)          1.073     8.522    CPUInst/top_module4/ALUResult_mem[23]_i_32_n_0
    SLICE_X142Y120       LUT6 (Prop_lut6_I3_O)        0.124     8.646 r  CPUInst/top_module4/ALUResult_mem[23]_i_14/O
                         net (fo=81, routed)          0.724     9.370    CPUInst/top_module4/ALUResult_mem[23]_i_14_n_0
    SLICE_X141Y123       LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  CPUInst/top_module4/ALUResult_mem[10]_i_19/O
                         net (fo=2, routed)           1.144    10.638    CPUInst/top_module4/ALUResult_mem[10]_i_19_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.762 r  CPUInst/top_module4/ALUResult_mem[6]_i_10/O
                         net (fo=3, routed)           0.782    11.544    CPUInst/top_module4/ALUResult_mem[6]_i_10_n_0
    SLICE_X143Y115       LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  CPUInst/top_module4/ALUResult_mem[6]_i_4/O
                         net (fo=1, routed)           0.618    12.286    CPUInst/top_module4/ALUResult_mem[6]_i_4_n_0
    SLICE_X144Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.410 r  CPUInst/top_module4/ALUResult_mem[6]_i_1/O
                         net (fo=2, routed)           1.470    13.880    sync_inst/EX_out_reg[3]_2[2]
    SLICE_X157Y120       LUT3 (Prop_lut3_I2_O)        0.152    14.032 r  sync_inst/char_tab_i_88/O
                         net (fo=1, routed)           1.129    15.161    CPUInst/top_module4/PosX_reg_reg[4]_3
    SLICE_X150Y120       LUT6 (Prop_lut6_I2_O)        0.332    15.493 r  CPUInst/top_module4/char_tab_i_47/O
                         net (fo=1, routed)           0.639    16.132    sync_inst/PosX_reg_reg[4]_1
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.124    16.256 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.568    16.824    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.948 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.137    18.085    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X160Y132       LUT6 (Prop_lut6_I0_O)        0.124    18.209 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_7/O
                         net (fo=1, routed)           0.000    18.209    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_7_n_0
    SLICE_X160Y132       MUXF7 (Prop_muxf7_I1_O)      0.217    18.426 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    18.426    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3_n_0
    SLICE_X160Y132       MUXF8 (Prop_muxf8_I1_O)      0.094    18.520 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.520    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1_n_0
    SLICE_X160Y132       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.705    37.907    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X160Y132       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                         clock pessimism             -0.515    37.392    
                         clock uncertainty           -0.095    37.297    
    SLICE_X160Y132       FDRE (Setup_fdre_C_D)        0.064    37.361    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -18.520    
  -------------------------------------------------------------------
                         slack                                 18.841    

Slack (MET) :             19.086ns  (required time - arrival time)
  Source:                 CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.857ns  (logic 3.131ns (17.534%)  route 14.726ns (82.466%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 37.905 - 40.000 ) 
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.823     0.417    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X159Y115       FDRE                                         r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y115       FDRE (Prop_fdre_C_Q)         0.456     0.873 r  CPUInst/top_module6/rdAddr_ex_out_reg[3]/Q
                         net (fo=6, routed)           0.982     1.855    CPUInst/top_module6/rdAddr_wb_reg[4][3]
    SLICE_X157Y117       LUT3 (Prop_lut3_I2_O)        0.124     1.979 f  CPUInst/top_module6/d[31]_i_4/O
                         net (fo=5, routed)           1.518     3.498    CPUInst/top_module4/rs2Addr_ex_reg[4]_1
    SLICE_X155Y120       LUT5 (Prop_lut5_I0_O)        0.124     3.622 r  CPUInst/top_module4/d[31]_i_2/O
                         net (fo=48, routed)          0.993     4.615    CPUInst/top_module6/rs2Addr_ex_reg[4]
    SLICE_X155Y128       LUT5 (Prop_lut5_I3_O)        0.124     4.739 f  CPUInst/top_module6/d[30]_i_1/O
                         net (fo=2, routed)           1.049     5.787    CPUInst/top_module4/MemWriteData_ex[18]
    SLICE_X151Y124       LUT4 (Prop_lut4_I0_O)        0.152     5.939 f  CPUInst/top_module4/ALUResult_mem[30]_i_5/O
                         net (fo=8, routed)           1.184     7.123    CPUInst/top_module4/ALUResult_mem_reg[30]_0
    SLICE_X144Y127       LUT4 (Prop_lut4_I0_O)        0.326     7.449 r  CPUInst/top_module4/ALUResult_mem[23]_i_32/O
                         net (fo=46, routed)          1.073     8.522    CPUInst/top_module4/ALUResult_mem[23]_i_32_n_0
    SLICE_X142Y120       LUT6 (Prop_lut6_I3_O)        0.124     8.646 r  CPUInst/top_module4/ALUResult_mem[23]_i_14/O
                         net (fo=81, routed)          0.724     9.370    CPUInst/top_module4/ALUResult_mem[23]_i_14_n_0
    SLICE_X141Y123       LUT4 (Prop_lut4_I2_O)        0.124     9.494 r  CPUInst/top_module4/ALUResult_mem[10]_i_19/O
                         net (fo=2, routed)           1.144    10.638    CPUInst/top_module4/ALUResult_mem[10]_i_19_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I1_O)        0.124    10.762 r  CPUInst/top_module4/ALUResult_mem[6]_i_10/O
                         net (fo=3, routed)           0.782    11.544    CPUInst/top_module4/ALUResult_mem[6]_i_10_n_0
    SLICE_X143Y115       LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  CPUInst/top_module4/ALUResult_mem[6]_i_4/O
                         net (fo=1, routed)           0.618    12.286    CPUInst/top_module4/ALUResult_mem[6]_i_4_n_0
    SLICE_X144Y116       LUT6 (Prop_lut6_I3_O)        0.124    12.410 r  CPUInst/top_module4/ALUResult_mem[6]_i_1/O
                         net (fo=2, routed)           1.470    13.880    sync_inst/EX_out_reg[3]_2[2]
    SLICE_X157Y120       LUT3 (Prop_lut3_I2_O)        0.152    14.032 r  sync_inst/char_tab_i_88/O
                         net (fo=1, routed)           1.129    15.161    CPUInst/top_module4/PosX_reg_reg[4]_3
    SLICE_X150Y120       LUT6 (Prop_lut6_I2_O)        0.332    15.493 r  CPUInst/top_module4/char_tab_i_47/O
                         net (fo=1, routed)           0.639    16.132    sync_inst/PosX_reg_reg[4]_1
    SLICE_X150Y127       LUT6 (Prop_lut6_I4_O)        0.124    16.256 r  sync_inst/char_tab_i_17/O
                         net (fo=1, routed)           0.568    16.824    sync_inst/char_tab_i_17_n_0
    SLICE_X153Y128       LUT6 (Prop_lut6_I3_O)        0.124    16.948 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          0.852    17.801    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X159Y132       LUT6 (Prop_lut6_I0_O)        0.124    17.925 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_5/O
                         net (fo=1, routed)           0.000    17.925    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_5_n_0
    SLICE_X159Y132       MUXF7 (Prop_muxf7_I1_O)      0.245    18.170 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    18.170    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2_n_0
    SLICE_X159Y132       MUXF8 (Prop_muxf8_I0_O)      0.104    18.274 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    18.274    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1_n_0
    SLICE_X159Y132       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.703    37.905    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X159Y132       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism             -0.515    37.390    
                         clock uncertainty           -0.095    37.295    
    SLICE_X159Y132       FDRE (Setup_fdre_C_D)        0.064    37.359    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         37.359    
                         arrival time                         -18.274    
  -------------------------------------------------------------------
                         slack                                 19.086    

Slack (MET) :             22.457ns  (required time - arrival time)
  Source:                 CPUInst/top_module2/Instruction_id_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module2/PC_id_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.885ns  (logic 3.331ns (19.727%)  route 13.554ns (80.273%))
  Logic Levels:           13  (CARRY4=2 LUT2=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.512ns = ( 40.512 - 40.000 ) 
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.825     0.419    CPUInst/top_module2/cpu_clk_BUFG
    SLICE_X161Y115       FDRE                                         r  CPUInst/top_module2/Instruction_id_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y115       FDRE (Prop_fdre_C_Q)         0.456     0.875 r  CPUInst/top_module2/Instruction_id_reg[21]/Q
                         net (fo=44, routed)          2.025     2.900    CPUInst/top_module3/r1/rgb1/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X154Y116       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.053 f  CPUInst/top_module3/r1/rgb1/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.534     4.587    CPUInst/top_module8/ReadData20[4]
    SLICE_X156Y119       LUT6 (Prop_lut6_I1_O)        0.331     4.918 r  CPUInst/top_module8/b0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.918    CPUInst/top_module3/b1/out2_reg[7][0]
    SLICE_X156Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.450 r  CPUInst/top_module3/b1/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.450    CPUInst/top_module3/b1/b0_carry__0_n_0
    SLICE_X156Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.784 r  CPUInst/top_module3/b1/b0_carry__1/O[1]
                         net (fo=6, routed)           1.332     7.117    CPUInst/top_module3/b1/PC_reg[31]_0[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.331     7.448 f  CPUInst/top_module3/b1/PC[31]_i_118/O
                         net (fo=1, routed)           0.624     8.071    CPUInst/top_module3/b1/PC[31]_i_118_n_0
    SLICE_X161Y119       LUT6 (Prop_lut6_I2_O)        0.326     8.397 r  CPUInst/top_module3/b1/PC[31]_i_91/O
                         net (fo=4, routed)           0.964     9.361    CPUInst/top_module8/out1_reg[10]_1
    SLICE_X162Y121       LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  CPUInst/top_module8/PC[31]_i_64/O
                         net (fo=9, routed)           0.631    10.117    CPUInst/top_module8/PC[31]_i_64_n_0
    SLICE_X160Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.241 r  CPUInst/top_module8/PC[31]_i_41/O
                         net (fo=1, routed)           1.272    11.512    CPUInst/top_module8/PC[31]_i_41_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I3_O)        0.124    11.636 f  CPUInst/top_module8/PC[31]_i_21/O
                         net (fo=1, routed)           0.469    12.106    CPUInst/top_module8/PC[31]_i_21_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I2_O)        0.124    12.230 r  CPUInst/top_module8/PC[31]_i_13/O
                         net (fo=1, routed)           0.459    12.688    CPUInst/top_module2/out1_reg[31]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  CPUInst/top_module2/PC[31]_i_12/O
                         net (fo=2, routed)           0.866    13.678    CPUInst/top_module2/JumpFlag[0]
    SLICE_X159Y120       LUT2 (Prop_lut2_I1_O)        0.124    13.802 r  CPUInst/top_module2/PC[31]_i_5/O
                         net (fo=33, routed)          1.248    15.050    CPUInst/top_module2/IF_flush
    SLICE_X162Y128       LUT2 (Prop_lut2_I0_O)        0.124    15.174 r  CPUInst/top_module2/PC_id[31]_i_1/O
                         net (fo=58, routed)          2.130    17.304    CPUInst/top_module2/reset0
    SLICE_X158Y114       FDRE                                         r  CPUInst/top_module2/PC_id_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.913    38.115    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.215 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    38.715    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.806 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.706    40.512    CPUInst/top_module2/cpu_clk_BUFG
    SLICE_X158Y114       FDRE                                         r  CPUInst/top_module2/PC_id_reg[0]/C
                         clock pessimism             -0.132    40.380    
                         clock uncertainty           -0.095    40.286    
    SLICE_X158Y114       FDRE (Setup_fdre_C_R)       -0.524    39.762    CPUInst/top_module2/PC_id_reg[0]
  -------------------------------------------------------------------
                         required time                         39.762    
                         arrival time                         -17.304    
  -------------------------------------------------------------------
                         slack                                 22.457    

Slack (MET) :             22.457ns  (required time - arrival time)
  Source:                 CPUInst/top_module2/Instruction_id_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module2/PC_id_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.885ns  (logic 3.331ns (19.727%)  route 13.554ns (80.273%))
  Logic Levels:           13  (CARRY4=2 LUT2=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.512ns = ( 40.512 - 40.000 ) 
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.825     0.419    CPUInst/top_module2/cpu_clk_BUFG
    SLICE_X161Y115       FDRE                                         r  CPUInst/top_module2/Instruction_id_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y115       FDRE (Prop_fdre_C_Q)         0.456     0.875 r  CPUInst/top_module2/Instruction_id_reg[21]/Q
                         net (fo=44, routed)          2.025     2.900    CPUInst/top_module3/r1/rgb1/regs_reg_r2_0_31_0_5/ADDRC1
    SLICE_X154Y116       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.053 f  CPUInst/top_module3/r1/rgb1/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.534     4.587    CPUInst/top_module8/ReadData20[4]
    SLICE_X156Y119       LUT6 (Prop_lut6_I1_O)        0.331     4.918 r  CPUInst/top_module8/b0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.918    CPUInst/top_module3/b1/out2_reg[7][0]
    SLICE_X156Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.450 r  CPUInst/top_module3/b1/b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.450    CPUInst/top_module3/b1/b0_carry__0_n_0
    SLICE_X156Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.784 r  CPUInst/top_module3/b1/b0_carry__1/O[1]
                         net (fo=6, routed)           1.332     7.117    CPUInst/top_module3/b1/PC_reg[31]_0[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.331     7.448 f  CPUInst/top_module3/b1/PC[31]_i_118/O
                         net (fo=1, routed)           0.624     8.071    CPUInst/top_module3/b1/PC[31]_i_118_n_0
    SLICE_X161Y119       LUT6 (Prop_lut6_I2_O)        0.326     8.397 r  CPUInst/top_module3/b1/PC[31]_i_91/O
                         net (fo=4, routed)           0.964     9.361    CPUInst/top_module8/out1_reg[10]_1
    SLICE_X162Y121       LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  CPUInst/top_module8/PC[31]_i_64/O
                         net (fo=9, routed)           0.631    10.117    CPUInst/top_module8/PC[31]_i_64_n_0
    SLICE_X160Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.241 r  CPUInst/top_module8/PC[31]_i_41/O
                         net (fo=1, routed)           1.272    11.512    CPUInst/top_module8/PC[31]_i_41_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I3_O)        0.124    11.636 f  CPUInst/top_module8/PC[31]_i_21/O
                         net (fo=1, routed)           0.469    12.106    CPUInst/top_module8/PC[31]_i_21_n_0
    SLICE_X159Y126       LUT6 (Prop_lut6_I2_O)        0.124    12.230 r  CPUInst/top_module8/PC[31]_i_13/O
                         net (fo=1, routed)           0.459    12.688    CPUInst/top_module2/out1_reg[31]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  CPUInst/top_module2/PC[31]_i_12/O
                         net (fo=2, routed)           0.866    13.678    CPUInst/top_module2/JumpFlag[0]
    SLICE_X159Y120       LUT2 (Prop_lut2_I1_O)        0.124    13.802 r  CPUInst/top_module2/PC[31]_i_5/O
                         net (fo=33, routed)          1.248    15.050    CPUInst/top_module2/IF_flush
    SLICE_X162Y128       LUT2 (Prop_lut2_I0_O)        0.124    15.174 r  CPUInst/top_module2/PC_id[31]_i_1/O
                         net (fo=58, routed)          2.130    17.304    CPUInst/top_module2/reset0
    SLICE_X158Y114       FDRE                                         r  CPUInst/top_module2/PC_id_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.913    38.115    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.215 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    38.715    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.806 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         1.706    40.512    CPUInst/top_module2/cpu_clk_BUFG
    SLICE_X158Y114       FDRE                                         r  CPUInst/top_module2/PC_id_reg[1]/C
                         clock pessimism             -0.132    40.380    
                         clock uncertainty           -0.095    40.286    
    SLICE_X158Y114       FDRE (Setup_fdre_C_R)       -0.524    39.762    CPUInst/top_module2/PC_id_reg[1]
  -------------------------------------------------------------------
                         required time                         39.762    
                         arrival time                         -17.304    
  -------------------------------------------------------------------
                         slack                                 22.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/top_module8/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.640     0.404    CPUInst/top_module8/cpu_clk_BUFG
    SLICE_X159Y118       FDRE                                         r  CPUInst/top_module8/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141     0.545 r  CPUInst/top_module8/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.219     0.764    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.911     0.973    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.556     0.417    
    SLICE_X158Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.727    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/top_module8/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.640     0.404    CPUInst/top_module8/cpu_clk_BUFG
    SLICE_X159Y118       FDRE                                         r  CPUInst/top_module8/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141     0.545 r  CPUInst/top_module8/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.219     0.764    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.911     0.973    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.556     0.417    
    SLICE_X158Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.727    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/top_module8/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.640     0.404    CPUInst/top_module8/cpu_clk_BUFG
    SLICE_X159Y118       FDRE                                         r  CPUInst/top_module8/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141     0.545 r  CPUInst/top_module8/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.219     0.764    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.911     0.973    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.556     0.417    
    SLICE_X158Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.727    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/top_module8/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.640     0.404    CPUInst/top_module8/cpu_clk_BUFG
    SLICE_X159Y118       FDRE                                         r  CPUInst/top_module8/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141     0.545 r  CPUInst/top_module8/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.219     0.764    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.911     0.973    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.556     0.417    
    SLICE_X158Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.727    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/top_module8/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.640     0.404    CPUInst/top_module8/cpu_clk_BUFG
    SLICE_X159Y118       FDRE                                         r  CPUInst/top_module8/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141     0.545 r  CPUInst/top_module8/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.219     0.764    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.911     0.973    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.556     0.417    
    SLICE_X158Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.727    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/top_module8/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.640     0.404    CPUInst/top_module8/cpu_clk_BUFG
    SLICE_X159Y118       FDRE                                         r  CPUInst/top_module8/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141     0.545 r  CPUInst/top_module8/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.219     0.764    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.911     0.973    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X158Y118       RAMD32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.556     0.417    
    SLICE_X158Y118       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.727    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/top_module8/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.640     0.404    CPUInst/top_module8/cpu_clk_BUFG
    SLICE_X159Y118       FDRE                                         r  CPUInst/top_module8/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141     0.545 r  CPUInst/top_module8/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.219     0.764    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X158Y118       RAMS32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.911     0.973    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X158Y118       RAMS32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.556     0.417    
    SLICE_X158Y118       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.727    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPUInst/top_module8/rdAddr_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.640     0.404    CPUInst/top_module8/cpu_clk_BUFG
    SLICE_X159Y118       FDRE                                         r  CPUInst/top_module8/rdAddr_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y118       FDRE (Prop_fdre_C_Q)         0.141     0.545 r  CPUInst/top_module8/rdAddr_wb_reg[0]/Q
                         net (fo=102, routed)         0.219     0.764    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/ADDRD0
    SLICE_X158Y118       RAMS32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.911     0.973    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X158Y118       RAMS32                                       r  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.556     0.417    
    SLICE_X158Y118       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.727    CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 CPUInst/top_module6/d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.608     0.372    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X153Y125       FDRE                                         r  CPUInst/top_module6/d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y125       FDRE (Prop_fdre_C_Q)         0.141     0.513 r  CPUInst/top_module6/d_reg[21]/Q
                         net (fo=1, routed)           0.110     0.623    CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/D
    SLICE_X152Y126       RAMS64E                                      r  CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.878     0.940    CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/WCLK
    SLICE_X152Y126       RAMS64E                                      r  CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/CLK
                         clock pessimism             -0.554     0.386    
    SLICE_X152Y126       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.533    CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CPUInst/top_module6/d_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.608     0.372    CPUInst/top_module6/cpu_clk_BUFG
    SLICE_X153Y125       FDRE                                         r  CPUInst/top_module6/d_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y125       FDRE (Prop_fdre_C_Q)         0.141     0.513 r  CPUInst/top_module6/d_reg[22]/Q
                         net (fo=1, routed)           0.110     0.623    CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/D
    SLICE_X152Y126       RAMS64E                                      r  CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=504, routed)         0.878     0.940    CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/WCLK
    SLICE_X152Y126       RAMS64E                                      r  CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/CLK
                         clock pessimism             -0.554     0.386    
    SLICE_X152Y126       RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     0.532    CPUInst/top_module7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   DCM_INST/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X162Y117  CPUInst/top_module2/Instruction_id_reg[26]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X162Y119  CPUInst/top_module2/Instruction_id_reg[27]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X161Y115  CPUInst/top_module2/Instruction_id_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X161Y114  CPUInst/top_module2/Instruction_id_reg[30]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X162Y114  CPUInst/top_module2/Instruction_id_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X162Y115  CPUInst/top_module2/Instruction_id_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X161Y115  CPUInst/top_module2/Instruction_id_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y124  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y124  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y124  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y124  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y124  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y124  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y124  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y124  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y125  CPUInst/top_module3/r1/rgb1/regs_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y125  CPUInst/top_module3/r1/rgb1/regs_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X158Y122  CPUInst/top_module3/r1/rgb1/regs_reg_r1_0_31_12_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsRed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 1.285ns (45.204%)  route 1.558ns (54.796%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 1.911 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.483ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.830    -2.483    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.478    -2.005 r  TMDS_inst/TmdsRed_reg[7]/Q
                         net (fo=1, routed)           0.964    -1.041    TMDS_inst/TmdsRed[7]
    SLICE_X162Y139       LUT6 (Prop_lut6_I0_O)        0.296    -0.745 r  TMDS_inst/TMDSch2_i_4/O
                         net (fo=1, routed)           0.000    -0.745    TMDS_inst/TMDSch2_i_4_n_0
    SLICE_X162Y139       MUXF7 (Prop_muxf7_I1_O)      0.214    -0.531 r  TMDS_inst/TMDSch2_reg_i_2/O
                         net (fo=1, routed)           0.594     0.063    TMDS_inst/TMDSch2_reg_i_2_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.297     0.360 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000     0.360    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.709     1.911    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.421     1.490    
                         clock uncertainty           -0.065     1.424    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079     1.503    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          1.503    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsBlue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.148ns (44.815%)  route 1.414ns (55.185%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 1.911 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.827    -2.486    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.518    -1.968 r  TMDS_inst/TmdsBlue_reg[3]/Q
                         net (fo=1, routed)           1.104    -0.864    TMDS_inst/TmdsBlue[3]
    SLICE_X162Y136       LUT6 (Prop_lut6_I0_O)        0.124    -0.740 r  TMDS_inst/TMDSch0_i_4/O
                         net (fo=1, routed)           0.000    -0.740    TMDS_inst/TMDSch0_i_4_n_0
    SLICE_X162Y136       MUXF7 (Prop_muxf7_I0_O)      0.209    -0.531 r  TMDS_inst/TMDSch0_reg_i_3/O
                         net (fo=1, routed)           0.310    -0.221    TMDS_inst/TMDSch0_reg_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.297     0.076 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000     0.076    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.709     1.911    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.421     1.490    
                         clock uncertainty           -0.065     1.424    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.077     1.501    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          1.501    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsGreen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 1.285ns (50.286%)  route 1.270ns (49.714%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 1.911 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.829    -2.484    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.478    -2.006 r  TMDS_inst/TmdsGreen_reg[7]/Q
                         net (fo=1, routed)           0.964    -1.042    TMDS_inst/TmdsGreen[7]
    SLICE_X162Y138       LUT6 (Prop_lut6_I0_O)        0.296    -0.746 r  TMDS_inst/TMDSch1_i_4/O
                         net (fo=1, routed)           0.000    -0.746    TMDS_inst/TMDSch1_i_4_n_0
    SLICE_X162Y138       MUXF7 (Prop_muxf7_I1_O)      0.214    -0.532 r  TMDS_inst/TMDSch1_reg_i_2/O
                         net (fo=1, routed)           0.307    -0.226    TMDS_inst/TMDSch1_reg_i_2_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.297     0.071 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000     0.071    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.709     1.911    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.421     1.490    
                         clock uncertainty           -0.065     1.424    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.081     1.505    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          1.505    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.128%)  route 1.482ns (71.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 1.911 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.829    -2.484    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.727    -1.301    TMDS_inst/bit_q_reg__0[0]
    SLICE_X163Y138       LUT5 (Prop_lut5_I3_O)        0.124    -1.177 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.755    -0.422    TMDS_inst/clear
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.709     1.911    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism             -0.421     1.490    
                         clock uncertainty           -0.065     1.424    
    SLICE_X163Y137       FDRE (Setup_fdre_C_CE)      -0.205     1.219    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          1.219    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.128%)  route 1.482ns (71.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 1.911 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.829    -2.484    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.727    -1.301    TMDS_inst/bit_q_reg__0[0]
    SLICE_X163Y138       LUT5 (Prop_lut5_I3_O)        0.124    -1.177 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.755    -0.422    TMDS_inst/clear
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.709     1.911    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
                         clock pessimism             -0.421     1.490    
                         clock uncertainty           -0.065     1.424    
    SLICE_X163Y137       FDRE (Setup_fdre_C_CE)      -0.205     1.219    TMDS_inst/TmdsGreen_reg[9]
  -------------------------------------------------------------------
                         required time                          1.219    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.580ns (33.531%)  route 1.150ns (66.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.829    -2.484    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.727    -1.301    TMDS_inst/bit_q_reg__0[0]
    SLICE_X163Y138       LUT5 (Prop_lut5_I3_O)        0.124    -1.177 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.423    -0.754    TMDS_inst/clear
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.396     1.516    
                         clock uncertainty           -0.065     1.450    
    SLICE_X163Y138       FDRE (Setup_fdre_C_R)       -0.429     1.021    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.580ns (33.531%)  route 1.150ns (66.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.829    -2.484    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.727    -1.301    TMDS_inst/bit_q_reg__0[0]
    SLICE_X163Y138       LUT5 (Prop_lut5_I3_O)        0.124    -1.177 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.423    -0.754    TMDS_inst/clear
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.396     1.516    
                         clock uncertainty           -0.065     1.450    
    SLICE_X163Y138       FDRE (Setup_fdre_C_R)       -0.429     1.021    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.580ns (33.531%)  route 1.150ns (66.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.829    -2.484    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.727    -1.301    TMDS_inst/bit_q_reg__0[0]
    SLICE_X163Y138       LUT5 (Prop_lut5_I3_O)        0.124    -1.177 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.423    -0.754    TMDS_inst/clear
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.396     1.516    
                         clock uncertainty           -0.065     1.450    
    SLICE_X163Y138       FDRE (Setup_fdre_C_R)       -0.429     1.021    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.580ns (33.531%)  route 1.150ns (66.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.829    -2.484    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.727    -1.301    TMDS_inst/bit_q_reg__0[0]
    SLICE_X163Y138       LUT5 (Prop_lut5_I3_O)        0.124    -1.177 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.423    -0.754    TMDS_inst/clear
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.396     1.516    
                         clock uncertainty           -0.065     1.450    
    SLICE_X163Y138       FDRE (Setup_fdre_C_R)       -0.429     1.021    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.580ns (33.531%)  route 1.150ns (66.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.829    -2.484    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.028 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.727    -1.301    TMDS_inst/bit_q_reg__0[0]
    SLICE_X163Y138       LUT5 (Prop_lut5_I3_O)        0.124    -1.177 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.423    -0.754    TMDS_inst/clear
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.396     1.516    
                         clock uncertainty           -0.065     1.450    
    SLICE_X163Y138       FDRE (Setup_fdre_C_R)       -0.429     1.021    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  1.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsGreen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.645    -0.590    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  TMDS_inst/TmdsGreen_reg[8]/Q
                         net (fo=1, routed)           0.091    -0.358    TMDS_inst/TmdsGreen[8]
    SLICE_X162Y137       LUT6 (Prop_lut6_I0_O)        0.045    -0.313 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000    -0.313    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.214    -0.577    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.121    -0.456    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.442%)  route 0.149ns (44.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.149    -0.299    TMDS_inst/bit_q_reg__0[3]
    SLICE_X162Y137       LUT6 (Prop_lut6_I4_O)        0.045    -0.254 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000    -0.254    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.212    -0.575    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.121    -0.454    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsBlue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.002%)  route 0.201ns (51.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.644    -0.591    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  TMDS_inst/TmdsBlue_reg[8]/Q
                         net (fo=1, routed)           0.201    -0.249    TMDS_inst/TmdsBlue[8]
    SLICE_X162Y137       LUT6 (Prop_lut6_I0_O)        0.045    -0.204 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000    -0.204    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y137       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.212    -0.575    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.120    -0.455    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.183ns (43.594%)  route 0.237ns (56.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.237    -0.211    TMDS_inst/bit_q_reg__0[1]
    SLICE_X163Y138       LUT3 (Prop_lut3_I1_O)        0.042    -0.169 r  TMDS_inst/bit_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    TMDS_inst/p_0_in[2]
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.107    -0.482    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.184ns (43.521%)  route 0.239ns (56.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.239    -0.209    TMDS_inst/bit_q_reg__0[1]
    SLICE_X163Y138       LUT5 (Prop_lut5_I2_O)        0.043    -0.166 r  TMDS_inst/bit_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    TMDS_inst/p_0_in[4]
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.107    -0.482    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.994%)  route 0.237ns (56.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.237    -0.211    TMDS_inst/bit_q_reg__0[1]
    SLICE_X163Y138       LUT2 (Prop_lut2_I1_O)        0.045    -0.166 r  TMDS_inst/bit_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    TMDS_inst/p_0_in[1]
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.091    -0.498    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.787%)  route 0.239ns (56.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.239    -0.209    TMDS_inst/bit_q_reg__0[1]
    SLICE_X163Y138       LUT4 (Prop_lut4_I0_O)        0.045    -0.164 r  TMDS_inst/bit_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    TMDS_inst/p_0_in[3]
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.092    -0.497    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.187%)  route 0.289ns (60.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.289    -0.160    TMDS_inst/bit_q_reg__0[0]
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.115 r  TMDS_inst/bit_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    TMDS_inst/p_0_in[0]
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.092    -0.497    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.882%)  route 0.246ns (52.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.461 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.101    -0.360    TMDS_inst/bit_q_reg__1[4]
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.098    -0.262 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.145    -0.117    TMDS_inst/clear
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/C
                         clock pessimism             -0.212    -0.573    
    SLICE_X162Y139       FDRE (Hold_fdre_C_CE)       -0.016    -0.589    TMDS_inst/TmdsRed_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.882%)  route 0.246ns (52.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y138       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.461 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.101    -0.360    TMDS_inst/bit_q_reg__1[4]
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.098    -0.262 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.145    -0.117    TMDS_inst/clear
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/C
                         clock pessimism             -0.212    -0.573    
    SLICE_X162Y139       FDRE (Hold_fdre_C_CE)       -0.016    -0.589    TMDS_inst/TmdsRed_reg[5]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.472    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   TMDS_inst/tmds_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y137  TMDS_inst/TMDSch0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y137  TMDS_inst/TMDSch1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y137  TMDS_inst/TMDSch2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X163Y136  TMDS_inst/TmdsBlue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y136  TMDS_inst/TmdsBlue_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y136  TMDS_inst/TmdsBlue_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y136  TMDS_inst/TmdsBlue_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X163Y136  TMDS_inst/TmdsBlue_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch0_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch2_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y137  TMDS_inst/TmdsGreen_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y137  TMDS_inst/TmdsGreen_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y136  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y136  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y136  TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y136  TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y136  TMDS_inst/TmdsBlue_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y137  TMDS_inst/TmdsGreen_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y137  TMDS_inst/TmdsGreen_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y137  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y136  TMDS_inst/TmdsBlue_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y136  TMDS_inst/TmdsBlue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   DCM_INST/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.518ns (21.882%)  route 1.849ns (78.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.828    -2.485    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X158Y139       FDSE                                         r  TMDS_inst/encode_green/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDSE (Prop_fdse_C_Q)         0.518    -1.967 r  TMDS_inst/encode_green/q_reg[3]/Q
                         net (fo=1, routed)           1.849    -0.118    TMDS_inst/encode_green_n_6
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/C
                         clock pessimism             -0.604     1.308    
                         clock uncertainty           -0.215     1.093    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)       -0.045     1.048    TMDS_inst/TmdsGreen_reg[3]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.456ns (19.737%)  route 1.854ns (80.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 1.910 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.827    -2.486    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X161Y136       FDSE                                         r  TMDS_inst/encode_blue/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDSE (Prop_fdse_C_Q)         0.456    -2.030 r  TMDS_inst/encode_blue/q_reg[3]/Q
                         net (fo=1, routed)           1.854    -0.176    TMDS_inst/encode_blue_n_7
    SLICE_X162Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.708     1.910    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
                         clock pessimism             -0.604     1.306    
                         clock uncertainty           -0.215     1.091    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)       -0.045     1.046    TMDS_inst/TmdsBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          1.046    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.840%)  route 1.842ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.828    -2.485    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y137       FDSE                                         r  TMDS_inst/encode_green/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDSE (Prop_fdse_C_Q)         0.456    -2.029 r  TMDS_inst/encode_green/q_reg[5]/Q
                         net (fo=1, routed)           1.842    -0.187    TMDS_inst/encode_green_n_4
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism             -0.604     1.308    
                         clock uncertainty           -0.215     1.093    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)       -0.045     1.048    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.397%)  route 1.780ns (79.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 1.910 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.827    -2.486    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X161Y135       FDSE                                         r  TMDS_inst/encode_blue/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDSE (Prop_fdse_C_Q)         0.456    -2.030 r  TMDS_inst/encode_blue/q_reg[4]/Q
                         net (fo=1, routed)           1.780    -0.250    TMDS_inst/encode_blue_n_6
    SLICE_X163Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.708     1.910    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/C
                         clock pessimism             -0.604     1.306    
                         clock uncertainty           -0.215     1.091    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)       -0.081     1.010    TMDS_inst/TmdsBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.419ns (20.381%)  route 1.637ns (79.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 1.910 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.827    -2.486    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X160Y136       FDSE                                         r  TMDS_inst/encode_blue/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.419    -2.067 r  TMDS_inst/encode_blue/q_reg[8]/Q
                         net (fo=1, routed)           1.637    -0.430    TMDS_inst/encode_blue_n_2
    SLICE_X163Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.708     1.910    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism             -0.604     1.306    
                         clock uncertainty           -0.215     1.091    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)       -0.233     0.858    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.456ns (20.676%)  route 1.749ns (79.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.829    -2.484    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X160Y138       FDSE                                         r  TMDS_inst/encode_green/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDSE (Prop_fdse_C_Q)         0.456    -2.028 r  TMDS_inst/encode_green/q_reg[2]/Q
                         net (fo=1, routed)           1.749    -0.279    TMDS_inst/encode_green_n_7
    SLICE_X161Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/C
                         clock pessimism             -0.604     1.308    
                         clock uncertainty           -0.215     1.093    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)       -0.081     1.012    TMDS_inst/TmdsGreen_reg[2]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.456ns (20.724%)  route 1.744ns (79.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 1.911 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.828    -2.485    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y137       FDRE                                         r  TMDS_inst/encode_green/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456    -2.029 r  TMDS_inst/encode_green/q_reg[9]/Q
                         net (fo=1, routed)           1.744    -0.285    TMDS_inst/encode_green_n_0
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.709     1.911    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
                         clock pessimism             -0.604     1.307    
                         clock uncertainty           -0.215     1.092    
    SLICE_X163Y137       FDRE (Setup_fdre_C_D)       -0.081     1.011    TMDS_inst/TmdsGreen_reg[9]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.456ns (20.579%)  route 1.760ns (79.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.829    -2.484    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X160Y138       FDSE                                         r  TMDS_inst/encode_green/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDSE (Prop_fdse_C_Q)         0.456    -2.028 r  TMDS_inst/encode_green/q_reg[4]/Q
                         net (fo=1, routed)           1.760    -0.268    TMDS_inst/encode_green_n_5
    SLICE_X161Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[4]/C
                         clock pessimism             -0.604     1.308    
                         clock uncertainty           -0.215     1.093    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)       -0.061     1.032    TMDS_inst/TmdsGreen_reg[4]
  -------------------------------------------------------------------
                         required time                          1.032    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.419ns (20.112%)  route 1.664ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.483ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.830    -2.483    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y139       FDSE                                         r  TMDS_inst/encode_red/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.419    -2.064 r  TMDS_inst/encode_red/q_reg[8]/Q
                         net (fo=1, routed)           1.664    -0.400    TMDS_inst/encode_red_n_1
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/C
                         clock pessimism             -0.604     1.308    
                         clock uncertainty           -0.215     1.093    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)       -0.185     0.908    TMDS_inst/TmdsRed_reg[8]
  -------------------------------------------------------------------
                         required time                          0.908    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.456ns (20.578%)  route 1.760ns (79.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 1.910 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.827    -2.486    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X160Y136       FDRE                                         r  TMDS_inst/encode_blue/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  TMDS_inst/encode_blue/q_reg[9]/Q
                         net (fo=1, routed)           1.760    -0.270    TMDS_inst/encode_blue_n_1
    SLICE_X163Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.708     1.910    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y136       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/C
                         clock pessimism             -0.604     1.306    
                         clock uncertainty           -0.215     1.091    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)       -0.047     1.044    TMDS_inst/TmdsBlue_reg[9]
  -------------------------------------------------------------------
                         required time                          1.044    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  1.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.974%)  route 0.602ns (81.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.645    -0.590    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y139       FDSE                                         r  TMDS_inst/encode_green/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  TMDS_inst/encode_green/q_reg[0]/Q
                         net (fo=1, routed)           0.602     0.153    TMDS_inst/encode_green_n_9
    SLICE_X160Y139       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y139       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.063     0.013    TMDS_inst/TmdsGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.342%)  route 0.628ns (81.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.646    -0.589    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X163Y139       FDRE                                         r  TMDS_inst/encode_red/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/encode_red/q_reg[9]/Q
                         net (fo=1, routed)           0.628     0.180    TMDS_inst/encode_red_n_0
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.064     0.014    TMDS_inst/TmdsRed_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (17.996%)  route 0.642ns (82.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.646    -0.589    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y139       FDSE                                         r  TMDS_inst/encode_red/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  TMDS_inst/encode_red/q_reg[5]/Q
                         net (fo=1, routed)           0.642     0.194    TMDS_inst/encode_red_n_4
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[5]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.076     0.026    TMDS_inst/TmdsRed_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.060%)  route 0.622ns (82.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.645    -0.590    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y137       FDSE                                         r  TMDS_inst/encode_green/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDSE (Prop_fdse_C_Q)         0.128    -0.462 r  TMDS_inst/encode_green/q_reg[8]/Q
                         net (fo=1, routed)           0.622     0.160    TMDS_inst/encode_green_n_1
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.363    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y137       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.052    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.017    -0.035    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.707%)  route 0.655ns (82.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.646    -0.589    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y139       FDSE                                         r  TMDS_inst/encode_red/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  TMDS_inst/encode_red/q_reg[2]/Q
                         net (fo=1, routed)           0.655     0.207    TMDS_inst/encode_red_n_7
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.052     0.002    TMDS_inst/TmdsRed_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.158%)  route 0.681ns (82.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.645    -0.590    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X161Y137       FDSE                                         r  TMDS_inst/encode_green/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  TMDS_inst/encode_green/q_reg[6]/Q
                         net (fo=1, routed)           0.681     0.232    TMDS_inst/encode_green_n_3
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y138       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.076     0.026    TMDS_inst/TmdsGreen_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.165%)  route 0.680ns (82.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.646    -0.589    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X163Y139       FDSE                                         r  TMDS_inst/encode_red/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  TMDS_inst/encode_red/q_reg[6]/Q
                         net (fo=1, routed)           0.680     0.232    TMDS_inst/encode_red_n_3
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.076     0.026    TMDS_inst/TmdsRed_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.085%)  route 0.684ns (82.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.645    -0.590    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X159Y139       FDSE                                         r  TMDS_inst/encode_red/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  TMDS_inst/encode_red/q_reg[4]/Q
                         net (fo=1, routed)           0.684     0.235    TMDS_inst/encode_red_n_5
    SLICE_X160Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.075     0.025    TMDS_inst/TmdsRed_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.856%)  route 0.696ns (83.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.645    -0.590    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X159Y139       FDSE                                         r  TMDS_inst/encode_red/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  TMDS_inst/encode_red/q_reg[1]/Q
                         net (fo=1, routed)           0.696     0.246    TMDS_inst/encode_red_n_8
    SLICE_X160Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.070     0.020    TMDS_inst/TmdsRed_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.342%)  route 0.722ns (83.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.645    -0.590    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X159Y139       FDSE                                         r  TMDS_inst/encode_red/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  TMDS_inst/encode_red/q_reg[0]/Q
                         net (fo=1, routed)           0.722     0.273    TMDS_inst/encode_red_n_9
    SLICE_X160Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y139       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.066     0.016    TMDS_inst/TmdsRed_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.257    





