/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [35:0] celloutsig_0_5z;
  reg [31:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [56:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[36] | in_data[44];
  assign celloutsig_1_0z = in_data[144] | in_data[116];
  assign celloutsig_1_14z = celloutsig_1_0z | celloutsig_1_8z;
  assign celloutsig_0_3z = in_data[93] | celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[169:162] + { in_data[179:174], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[117:109], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z } + { celloutsig_1_7z[6:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_11z[19], celloutsig_1_7z } + { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_16z[8:7], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_12z } > celloutsig_1_7z[9:2];
  assign celloutsig_0_5z = { in_data[49:15], celloutsig_0_1z } % { 1'h1, in_data[72:48], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[124:122] % { 1'h1, celloutsig_1_1z[6:5] };
  assign celloutsig_1_7z = celloutsig_1_3z[12:2] % { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_1z };
  assign celloutsig_0_1z = ^ { in_data[32:25], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = ^ in_data[143:140];
  assign celloutsig_1_9z = ^ in_data[185:183];
  assign celloutsig_1_12z = ^ in_data[102:99];
  assign celloutsig_0_4z = { in_data[60:56], celloutsig_0_1z, celloutsig_0_1z } >> { in_data[70:69], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[131:118], celloutsig_1_1z, celloutsig_1_0z } - { in_data[157:153], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[125:113] - { celloutsig_1_2z[13:12], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z - celloutsig_1_1z[2:0];
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 32'd0;
    else if (celloutsig_1_19z) celloutsig_0_6z = { in_data[70:56], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_6z = ~((celloutsig_1_5z[1] & in_data[184]) | (celloutsig_1_3z[12] & celloutsig_1_4z[2]));
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_12z) | (celloutsig_1_14z & celloutsig_1_4z[0]));
  assign { out_data[128], out_data[96], out_data[63:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z[32:1], celloutsig_0_6z };
endmodule
