$date
	Thu Nov 06 16:43:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_controller_wait $end
$var wire 1 ! dispense $end
$var wire 4 " change [3:0] $end
$var wire 1 # busy $end
$var wire 4 $ balance [3:0] $end
$var reg 1 % cancel $end
$var reg 1 & clk $end
$var reg 2 ' coin [1:0] $end
$var reg 1 ( reset $end
$var reg 2 ) select [1:0] $end
$var integer 32 * expected [31:0] $end
$var integer 32 + fail_count [31:0] $end
$var integer 32 , found [31:0] $end
$var integer 32 - i [31:0] $end
$var integer 32 . ok [31:0] $end
$var integer 32 / pass_count [31:0] $end
$scope module dut $end
$var wire 1 0 balance_ge_price $end
$var wire 1 % cancel $end
$var wire 4 1 change [3:0] $end
$var wire 1 & clk $end
$var wire 2 2 coin [1:0] $end
$var wire 1 ( reset $end
$var wire 2 3 select [1:0] $end
$var wire 1 4 refund_mode $end
$var wire 4 5 price [3:0] $end
$var wire 1 ! dispense $end
$var wire 4 6 coin_value [3:0] $end
$var wire 4 7 cmp_out [3:0] $end
$var wire 1 8 clear_en $end
$var wire 1 9 change_nonzero $end
$var wire 4 : change_calc_val [3:0] $end
$var wire 1 # busy $end
$var wire 4 ; balance [3:0] $end
$var wire 1 < add_en $end
$scope module u_balance $end
$var wire 1 & clk $end
$var wire 1 ( reset $end
$var wire 4 = sum_next [3:0] $end
$var wire 1 8 clear_en $end
$var wire 1 > carry_out_unused $end
$var wire 4 ? add_value [3:0] $end
$var wire 1 < add_en $end
$var reg 4 @ balance [3:0] $end
$scope module u_adder $end
$var wire 4 A A [3:0] $end
$var wire 5 B carry [4:0] $end
$var wire 4 C SUM [3:0] $end
$var wire 1 > CARRY_OUT $end
$var wire 4 D B [3:0] $end
$scope begin gen_fulladder[0] $end
$var wire 1 E a_and_c $end
$var wire 1 F aandb $end
$var wire 1 G axb $end
$var wire 1 H bandc $end
$upscope $end
$scope begin gen_fulladder[1] $end
$var wire 1 I a_and_c $end
$var wire 1 J aandb $end
$var wire 1 K axb $end
$var wire 1 L bandc $end
$upscope $end
$scope begin gen_fulladder[2] $end
$var wire 1 M a_and_c $end
$var wire 1 N aandb $end
$var wire 1 O axb $end
$var wire 1 P bandc $end
$upscope $end
$scope begin gen_fulladder[3] $end
$var wire 1 Q a_and_c $end
$var wire 1 R aandb $end
$var wire 1 S axb $end
$var wire 1 T bandc $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_change $end
$var wire 4 U balance [3:0] $end
$var wire 1 V ge $end
$var wire 4 W vend_change [3:0] $end
$var wire 1 4 refund_mode $end
$var wire 4 X price [3:0] $end
$var wire 4 Y diff [3:0] $end
$var wire 8 Z data_bus [7:0] $end
$var wire 4 [ change [3:0] $end
$var wire 1 \ borrow_out $end
$scope module u_mux_change $end
$var wire 8 ] data [7:0] $end
$var wire 1 4 sel $end
$var wire 4 ^ out [3:0] $end
$var wire 2 _ onehots [1:0] $end
$var reg 4 ` out_reg [3:0] $end
$var integer 32 a i [31:0] $end
$scope module dec $end
$var wire 1 b sel_n $end
$var wire 1 4 sel $end
$var wire 2 c out [1:0] $end
$scope begin gen_inv[0] $end
$upscope $end
$scope begin gen_out[0] $end
$var wire 1 d terms $end
$scope begin gen_and1 $end
$upscope $end
$scope begin gen_terms[0] $end
$scope begin genblk5 $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_out[1] $end
$var wire 1 e terms $end
$scope begin gen_and1 $end
$upscope $end
$scope begin gen_terms[0] $end
$scope begin genblk4 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_sub $end
$var wire 4 f A [3:0] $end
$var wire 1 \ BORROW_OUT $end
$var wire 5 g carry [4:0] $end
$var wire 4 h DIFF [3:0] $end
$var wire 4 i B_inv [3:0] $end
$var wire 4 j B [3:0] $end
$scope begin gen_fa[0] $end
$var wire 1 k a_and_c $end
$var wire 1 l aandb $end
$var wire 1 m axb $end
$var wire 1 n bandc $end
$upscope $end
$scope begin gen_fa[1] $end
$var wire 1 o a_and_c $end
$var wire 1 p aandb $end
$var wire 1 q axb $end
$var wire 1 r bandc $end
$upscope $end
$scope begin gen_fa[2] $end
$var wire 1 s a_and_c $end
$var wire 1 t aandb $end
$var wire 1 u axb $end
$var wire 1 v bandc $end
$upscope $end
$scope begin gen_fa[3] $end
$var wire 1 w a_and_c $end
$var wire 1 x aandb $end
$var wire 1 y axb $end
$var wire 1 z bandc $end
$upscope $end
$scope begin gen_not[0] $end
$upscope $end
$scope begin gen_not[1] $end
$upscope $end
$scope begin gen_not[2] $end
$upscope $end
$scope begin gen_not[3] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_cmp $end
$var wire 4 { A [3:0] $end
$var wire 4 | out [3:0] $end
$var wire 1 } gt $end
$var wire 1 ~ eq $end
$var wire 4 !" B [3:0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module u_decode $end
$var wire 2 "" coin [1:0] $end
$var reg 4 #" value [3:0] $end
$upscope $end
$scope module u_fsm $end
$var wire 1 % cancel $end
$var wire 1 9 change_nonzero $end
$var wire 1 & clk $end
$var wire 2 $" coin [1:0] $end
$var wire 1 0 ge $end
$var wire 1 ( reset $end
$var wire 1 %" coin_present $end
$var reg 1 < add_en $end
$var reg 1 # busy $end
$var reg 1 8 clear_en $end
$var reg 1 ! dispense $end
$var reg 3 &" next [2:0] $end
$var reg 1 4 refund_mode $end
$var reg 3 '" state [2:0] $end
$upscope $end
$scope module u_price $end
$var wire 16 (" data_bus [15:0] $end
$var wire 4 )" p0 [3:0] $end
$var wire 4 *" p1 [3:0] $end
$var wire 4 +" p2 [3:0] $end
$var wire 4 ," p3 [3:0] $end
$var wire 2 -" select [1:0] $end
$var wire 4 ." price [3:0] $end
$scope module u_mux $end
$var wire 16 /" data [15:0] $end
$var wire 2 0" sel [1:0] $end
$var wire 4 1" out [3:0] $end
$var wire 4 2" onehots [3:0] $end
$var reg 4 3" out_reg [3:0] $end
$var integer 32 4" i [31:0] $end
$scope module dec $end
$var wire 2 5" sel [1:0] $end
$var wire 2 6" sel_n [1:0] $end
$var wire 4 7" out [3:0] $end
$scope begin gen_inv[0] $end
$upscope $end
$scope begin gen_inv[1] $end
$upscope $end
$scope begin gen_out[0] $end
$var wire 2 8" terms [1:0] $end
$scope begin gen_and_tree $end
$var wire 2 9" and_stage [1:0] $end
$scope begin gen_andchain[1] $end
$upscope $end
$upscope $end
$scope begin gen_terms[0] $end
$scope begin genblk5 $end
$upscope $end
$upscope $end
$scope begin gen_terms[1] $end
$scope begin genblk5 $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_out[1] $end
$var wire 2 :" terms [1:0] $end
$scope begin gen_and_tree $end
$var wire 2 ;" and_stage [1:0] $end
$scope begin gen_andchain[1] $end
$upscope $end
$upscope $end
$scope begin gen_terms[0] $end
$scope begin genblk4 $end
$upscope $end
$upscope $end
$scope begin gen_terms[1] $end
$scope begin genblk5 $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_out[2] $end
$var wire 2 <" terms [1:0] $end
$scope begin gen_and_tree $end
$var wire 2 =" and_stage [1:0] $end
$scope begin gen_andchain[1] $end
$upscope $end
$upscope $end
$scope begin gen_terms[0] $end
$scope begin genblk5 $end
$upscope $end
$upscope $end
$scope begin gen_terms[1] $end
$scope begin genblk4 $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gen_out[3] $end
$var wire 2 >" terms [1:0] $end
$scope begin gen_and_tree $end
$var wire 2 ?" and_stage [1:0] $end
$scope begin gen_andchain[1] $end
$upscope $end
$upscope $end
$scope begin gen_terms[0] $end
$scope begin genblk4 $end
$upscope $end
$upscope $end
$scope begin gen_terms[1] $end
$scope begin genblk4 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ?"
b0 >"
b1 ="
b1 <"
b0 ;"
b10 :"
b11 9"
b11 8"
b1 7"
b11 6"
b0 5"
b100 4"
b101 3"
b1 2"
b101 1"
b0 0"
b101001110101 /"
b101 ."
b0 -"
b0 ,"
b1010 +"
b111 *"
b101 )"
b101001110101 ("
bx '"
b0 &"
0%"
b0 $"
b0 #"
b0 ""
b101 !"
x~
x}
b0xx |
bx {
xz
xy
xx
xw
0v
xu
0t
xs
xr
xq
xp
xo
0n
xm
0l
xk
b101 j
b1010 i
bx h
bx1 g
bx f
0e
1d
b1 c
1b
b10 a
bx `
b1 _
bx ^
bx ]
x\
bx [
bx Z
bx Y
b101 X
bx W
xV
bx U
0T
xS
0R
0Q
0P
xO
0N
0M
0L
xK
0J
0I
0H
xG
0F
0E
b0 D
bx C
b0 B
bx A
bx @
b0 ?
0>
bx =
0<
bx ;
bx :
x9
08
b0xx 7
b0 6
b101 5
04
b0 3
b0 2
bx 1
x0
b0 /
bx .
bx -
bx ,
b0 +
bx *
b0 )
1(
b0 '
0&
0%
bx $
1#
bx "
0!
$end
#5000
b0 W
0V
1\
0r
0z
b0 =
b0 C
b1011 Y
b1011 h
b1 g
0G
0K
0O
0S
0m
0k
1q
0p
0o
0u
0s
1y
0x
0w
00
b10 a
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
09
0#
b0 Z
b0 ]
0~
b0 7
b0 |
0}
b0 $
b0 ;
b0 @
b0 A
b0 U
b0 f
b0 {
b0 '"
1&
#10000
0&
#15000
0(
1&
#20000
0&
#25000
b10 =
b10 C
1K
b10 6
b10 ?
b10 D
b10 #"
b10 &"
1<
0#
1%"
b10 '
b10 2
b10 ""
b10 $"
1&
#30000
0&
#35000
b1101 Y
b1101 h
b101 g
0q
1p
b10 a
b10 '"
b100000 Z
b100000 ]
b10 $
b10 ;
b10 @
b10 A
b10 U
b10 f
b10 {
b10 =
b10 C
1K
b0 6
b0 ?
b0 D
b0 #"
b1 &"
1#
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#40000
0&
#45000
1<
b1 '"
b100 B
b100 =
b100 C
1J
0K
b10 6
b10 ?
b10 D
b10 #"
b10 &"
1%"
b10 '
b10 2
b10 ""
b10 $"
1&
#50000
0&
#55000
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
b0 W
0V
1\
0z
b1111 Y
b1111 h
b1 g
1O
1q
0p
1u
0s
b10 a
b10 '"
b1000000 Z
b1000000 ]
b100 $
b100 ;
b100 @
b100 A
b100 U
b100 f
b100 {
b0 B
b100 =
b100 C
0J
0K
b0 6
b0 ?
b0 D
b0 #"
b1 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#60000
0&
#65000
1<
b1 '"
b101 =
b101 C
1G
b1 6
b1 ?
b1 D
b1 #"
b10 &"
1%"
b1 '
b1 2
b1 ""
b1 $"
1&
#70000
0&
#75000
1V
0\
1z
1s
1r
b0 Y
b0 h
b11111 g
1m
1k
10
b10 a
b10 '"
b1010000 Z
b1010000 ]
b1 7
b1 |
1~
b101 $
b101 ;
b101 @
b101 A
b101 U
b101 f
b101 {
b101 =
b101 C
1G
b0 6
b0 ?
b0 D
b0 #"
b11 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#80000
0&
#85000
b0 &"
18
1!
b11 '"
b0 -
b0 ,
1&
#90000
0&
#95000
0V
1\
0r
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
0z
b0 W
b0 =
b0 C
b1011 Y
b1011 h
b1 g
0G
0O
0m
0k
0u
0s
00
0#
0!
08
b10 a
b0 '"
b0 Z
b0 ]
b0 7
b0 |
0~
b0 $
b0 ;
b0 @
b0 A
b0 U
b0 f
b0 {
b1 /
b101001 -
b1 ,
1&
#100000
0&
#105000
b1001 Y
b1001 h
0q
b1000 i
b100 4"
b0 7
b0 |
0~
b111 5
b111 X
b111 j
b111 !"
b111 ."
b111 1"
b111 3"
b10 2"
b10 7"
b0 9"
b0 ="
b101 =
b101 C
b10 8"
b0 <"
1O
1G
b11 ;"
b1 ?"
b10 6"
b11 :"
b1 >"
b101 6
b101 ?
b101 D
b101 #"
b10 &"
1<
0#
1%"
b11 '
b11 2
b11 ""
b11 $"
b1 )
b1 3
b1 -"
b1 0"
b1 5"
1&
#110000
0&
#115000
b11 g
b1110 Y
b1110 h
1m
1k
1u
b10 a
b10 '"
b1010000 Z
b1010000 ]
b101 $
b101 ;
b101 @
b101 A
b101 U
b101 f
b101 {
b101 =
b101 C
1O
1G
b0 6
b0 ?
b0 D
b0 #"
b1 &"
1#
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#120000
0&
#125000
1<
b1 '"
b1010 B
b1010 =
b1010 C
1N
0O
1F
0G
b101 6
b101 ?
b101 D
b101 #"
b10 &"
1%"
b11 '
b11 2
b11 ""
b11 $"
1&
#130000
0&
#135000
b11 "
b11 1
b11 :
b11 [
b11 ^
b11 `
b11 W
1V
0\
b11 Y
b11 h
b10001 g
1K
1S
0m
0k
1q
0o
0u
0y
1x
10
b10 a
19
b10 '"
b10100011 Z
b10100011 ]
b10 7
b10 |
1}
b1010 $
b1010 ;
b1010 @
b1010 A
b1010 U
b1010 f
b1010 {
b0 B
b1010 =
b1010 C
0N
0O
0F
0G
b0 6
b0 ?
b0 D
b0 #"
b11 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#140000
0&
#145000
b100 &"
1!
b11 '"
b0 -
b0 ,
1&
#150000
0&
#155000
b0 &"
18
0!
b100 '"
b10 /
b111101 -
b1 ,
1&
#160000
0&
#165000
0K
0S
00
1<
0#
b0 $
b0 ;
b0 @
b0 A
b0 U
b0 f
b0 {
b0 '"
0V
1\
0w
0y
0x
0v
b10 a
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
0o
b0 Z
b0 ]
b0 W
b110 Y
b110 h
b11 g
09
1u
0q
0p
1m
1n
0}
b0 7
b0 |
0~
b101 i
b100 4"
b1010 5
b1010 X
b1010 j
b1010 !"
b1010 ."
b1010 1"
b1010 3"
b1 9"
b11 ="
b100 2"
b100 7"
b101 =
b101 C
b1 8"
1O
1G
b0 ;"
b0 ?"
b1 6"
b0 :"
b11 <"
b10 >"
b101 6
b101 ?
b101 D
b101 #"
b10 &"
08
1%"
b11 '
b11 2
b11 ""
b11 $"
b10 )
b10 3
b10 -"
b10 0"
b10 5"
1&
#170000
0&
#175000
b1011 Y
b1011 h
b1011 g
0m
1l
1k
0u
1t
b10 a
b10 '"
b1010000 Z
b1010000 ]
b101 $
b101 ;
b101 @
b101 A
b101 U
b101 f
b101 {
b101 =
b101 C
1O
1G
b0 6
b0 ?
b0 D
b0 #"
b1 &"
1#
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#180000
0&
#185000
b1 '"
1&
#190000
0&
#195000
1&
#200000
0&
#205000
b111 =
b111 C
1K
b10 6
b10 ?
b10 D
b10 #"
b10 &"
1<
1%"
b10 '
b10 2
b10 ""
b10 $"
1&
#210000
0&
#215000
1s
1v
b1101 Y
b1101 h
b1111 g
1q
1o
b10 a
b10 '"
b1110000 Z
b1110000 ]
b111 $
b111 ;
b111 @
b111 A
b111 U
b111 f
b111 {
b111 =
b111 C
1K
b0 6
b0 ?
b0 D
b0 #"
b1 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#220000
0&
#225000
1<
b1 '"
1M
b1100 B
b1001 =
b1001 C
1J
0K
b10 6
b10 ?
b10 D
b10 #"
b10 &"
1%"
b10 '
b10 2
b10 ""
b10 $"
1&
#230000
0&
#235000
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
b0 W
0V
0v
1\
b1111 Y
b1111 h
b11 g
0O
1S
0q
0o
1u
0t
0s
1y
0w
b10 a
b10 '"
b10010000 Z
b10010000 ]
b1001 $
b1001 ;
b1001 @
b1001 A
b1001 U
b1001 f
b1001 {
0M
b0 B
b1001 =
b1001 C
0J
0K
b0 6
b0 ?
b0 D
b0 #"
b1 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#240000
0&
#245000
1<
b1 '"
b10 B
b1010 =
b1010 C
1F
0G
b1 6
b1 ?
b1 D
b1 #"
b10 &"
1%"
b1 '
b1 2
b1 ""
b1 $"
1&
#250000
0&
#255000
1V
0\
1w
1v
b0 Y
b0 h
b11111 g
1K
1m
0l
0k
1q
1o
10
b10 a
b10 '"
b10100000 Z
b10100000 ]
b1 7
b1 |
1~
b1010 $
b1010 ;
b1010 @
b1010 A
b1010 U
b1010 f
b1010 {
b0 B
b1010 =
b1010 C
0F
0G
b0 6
b0 ?
b0 D
b0 #"
b11 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#260000
0&
#265000
b0 &"
18
1!
b11 '"
b0 -
b0 ,
1&
#270000
0&
#275000
0V
0v
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
1\
b0 W
b0 =
b0 C
b110 Y
b110 h
b11 g
0K
0S
0q
0o
0y
0w
00
0#
0!
08
b10 a
b0 '"
b0 Z
b0 ]
b0 7
b0 |
0~
b0 $
b0 ;
b0 @
b0 A
b0 U
b0 f
b0 {
b11 /
b1010001 -
b1 ,
1&
#280000
0&
#285000
0u
0m
0n
b1011 Y
b1011 h
b1 g
1y
1q
0r
00
b1010 i
b11 9"
b100 4"
b0 7
b0 |
0~
b101 5
b101 X
b101 j
b101 !"
b101 ."
b101 1"
b101 3"
b1 2"
b1 7"
b10 =
b10 C
b11 8"
b10 :"
b1 ="
1K
b11 6"
b1 <"
b0 >"
b10 6
b10 ?
b10 D
b10 #"
b10 &"
1<
0#
1%"
b10 '
b10 2
b10 ""
b10 $"
b0 )
b0 3
b0 -"
b0 0"
b0 5"
1&
#290000
0&
#295000
b1101 Y
b1101 h
b101 g
0q
1p
b10 a
b10 '"
b100000 Z
b100000 ]
b10 $
b10 ;
b10 @
b10 A
b10 U
b10 f
b10 {
b10 =
b10 C
1K
b0 6
b0 ?
b0 D
b0 #"
b1 &"
1#
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#300000
0&
#305000
1<
b1 '"
b11 =
b11 C
1G
b1 6
b1 ?
b1 D
b1 #"
b10 &"
1%"
b1 '
b1 2
b1 ""
b1 $"
1&
#310000
0&
#315000
1o
1r
b1110 Y
b1110 h
b111 g
1m
1k
b10 a
b10 '"
b110000 Z
b110000 ]
b11 $
b11 ;
b11 @
b11 A
b11 U
b11 f
b11 {
b11 =
b11 C
1G
b0 6
b0 ?
b0 D
b0 #"
b1 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#320000
0&
#325000
b1 '"
b101 &"
1%
1&
#330000
0&
#335000
b11 "
b11 1
b11 :
b11 [
b11 ^
b11 `
b10 a
0d
b10 _
b10 c
1e
0b
18
14
b101 '"
b0 &"
b0 -
b0 .
b11 *
0%
1&
#340000
0&
#345000
0r
b0 =
b0 C
b1 g
b1011 Y
b1011 h
1d
0G
0K
0m
0k
1q
0p
0o
b1 _
b1 c
0e
1b
b10 a
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
0#
04
08
b0 Z
b0 ]
b0 $
b0 ;
b0 @
b0 A
b0 U
b0 f
b0 {
b0 '"
b100 /
b111101 -
b1 .
1&
#350000
0&
#355000
b1001 Y
b1001 h
0q
b1000 i
b100 4"
b0 7
b0 |
0~
b111 5
b111 X
b111 j
b111 !"
b111 ."
b111 1"
b111 3"
b10 2"
b10 7"
b0 9"
b0 ="
b101 =
b101 C
b10 8"
b0 <"
1O
1G
b11 ;"
b1 ?"
b10 6"
b11 :"
b1 >"
b101 6
b101 ?
b101 D
b101 #"
b10 &"
1<
0#
1%"
b11 '
b11 2
b11 ""
b11 $"
b1 )
b1 3
b1 -"
b1 0"
b1 5"
1&
#360000
0&
#365000
b11 g
b1110 Y
b1110 h
1m
1k
1u
b10 a
b1010000 Z
b1010000 ]
b101 $
b101 ;
b101 @
b101 A
b101 U
b101 f
b101 {
b10 '"
b101 =
b101 C
1O
1G
b0 6
b0 ?
b0 D
b0 #"
b1 &"
1#
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#370000
0&
#375000
1<
b1 '"
b111 =
b111 C
1K
b10 6
b10 ?
b10 D
b10 #"
b10 &"
1%"
b10 '
b10 2
b10 ""
b10 $"
1&
#380000
0&
#385000
1V
0\
1z
1s
b0 Y
b0 h
b11111 g
1q
1o
10
b10 a
b1110000 Z
b1110000 ]
b1 7
b1 |
1~
b111 $
b111 ;
b111 @
b111 A
b111 U
b111 f
b111 {
b10 '"
b111 =
b111 C
1K
b0 6
b0 ?
b0 D
b0 #"
b11 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#390000
0&
#395000
b0 &"
18
1!
b11 '"
b0 -
b0 ,
1&
#400000
0&
#405000
0V
1\
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
0z
b0 W
b0 =
b0 C
b1001 Y
b1001 h
b1 g
0G
0K
0O
0m
0k
0q
0o
0u
0s
00
b10 a
0#
0!
08
b0 Z
b0 ]
b0 7
b0 |
0~
b0 $
b0 ;
b0 @
b0 A
b0 U
b0 f
b0 {
b0 '"
b101 /
b111101 -
b1 ,
1&
#410000
0&
#415000
0r
b1011 Y
b1011 h
b1 g
0u
1q
0m
0n
00
b1010 i
b100 4"
b0 7
b0 |
0~
b101 5
b101 X
b101 j
b101 !"
b101 ."
b101 1"
b101 3"
b1 2"
b1 7"
b11 9"
b1 ="
b1 =
b1 C
b11 8"
b1 <"
1G
b0 ;"
b0 ?"
b11 6"
b10 :"
b0 >"
b1 6
b1 ?
b1 D
b1 #"
b10 &"
1<
0#
1%"
b1 '
b1 2
b1 ""
b1 $"
b0 )
b0 3
b0 -"
b0 0"
b0 5"
1&
#420000
0&
#425000
1r
b1100 Y
b1100 h
b111 g
1m
1k
b10 a
b10000 Z
b10000 ]
b1 $
b1 ;
b1 @
b1 A
b1 U
b1 f
b1 {
b10 '"
b1 =
b1 C
1G
b0 6
b0 ?
b0 D
b0 #"
b1 &"
1#
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#430000
0&
#435000
1<
b1 '"
b10 B
b110 =
b110 C
1O
1F
0G
b101 6
b101 ?
b101 D
b101 #"
b10 &"
1%"
b11 '
b11 2
b11 ""
b11 $"
1&
#440000
0&
#445000
b1 "
b1 1
b1 :
b1 [
b1 ^
b1 `
b1 W
1V
0\
0r
1z
b1 Y
b1 h
b11101 g
1K
0m
0k
0q
1p
0o
1u
1s
10
b10 a
19
b1100001 Z
b1100001 ]
b10 7
b10 |
1}
b110 $
b110 ;
b110 @
b110 A
b110 U
b110 f
b110 {
b10 '"
b0 B
b110 =
b110 C
1O
0F
0G
b0 6
b0 ?
b0 D
b0 #"
b11 &"
0<
0%"
b0 '
b0 2
b0 ""
b0 $"
1&
#450000
0&
#455000
b100 &"
1!
b11 '"
b0 -
b0 ,
1&
#460000
0&
#465000
b0 &"
18
0!
b100 '"
b110 /
b1111001 -
b1 ,
1&
#470000
0&
#475000
0V
1\
0z
b0 W
b0 =
b0 C
b1011 Y
b1011 h
b1 g
0K
0O
1q
0p
0u
0s
00
0#
08
b10 a
b0 "
b0 1
b0 :
b0 [
b0 ^
b0 `
09
b0 '"
b0 Z
b0 ]
b0 7
b0 |
0}
b0 $
b0 ;
b0 @
b0 A
b0 U
b0 f
b0 {
1&
