{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750331067804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750331067804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 19:04:27 2025 " "Processing started: Thu Jun 19 19:04:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750331067804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331067804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spect_analyzer -c spect_analyzer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off spect_analyzer -c spect_analyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331067804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750331068008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750331068008 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "ram_dp work spect_analyzer.vhd(100) " "VHDL Primary Unit Declaration error at spect_analyzer.vhd(100): primary unit \"ram_dp\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 100 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1750331073440 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ram_dp spect_analyzer.vhd(52) " "HDL error at spect_analyzer.vhd(52): see declaration for object \"ram_dp\"" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 52 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750331073440 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mag_sqr_fft spect_analyzer.vhd(150) " "Ignored construct mag_sqr_fft at spect_analyzer.vhd(150) due to previous errors" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 150 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1750331073440 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "spect_analyzer_top spect_analyzer.vhd(234) " "Ignored construct spect_analyzer_top at spect_analyzer.vhd(234) due to previous errors" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 234 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1750331073440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spect_analyzer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file spect_analyzer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331073440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750331073495 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 19 19:04:33 2025 " "Processing ended: Thu Jun 19 19:04:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750331073495 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750331073495 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750331073495 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331073495 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331074127 ""}
