{"files":[{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 1997, 2023, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 1997, 2024, Oracle and\/or its affiliates. All rights reserved.\n@@ -1159,4 +1159,2 @@\n-    if (vill == 1) {                                         \\\n-      guarantee((vlmul | vsew | vta | vma == 0),             \\\n-                \"the other bits in vtype shall be zero\");    \\\n-    }                                                        \\\n+    \/* If vill then other bits of vtype must be zero. *\/     \\\n+    guarantee(!vill, \"vill not supported\");                  \\\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":3,"deletions":5,"binary":false,"changes":8,"status":"modified"}]}