INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/02.adder/02.adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/02.adder/02.adder.srcs/sources_1/new/full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2458] undeclared symbol w_carry2, assumed default net type wire [D:/project/FPGA/src/02.adder/02.adder.srcs/sources_1/new/full_adder_4bit.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/02.adder/02.adder.srcs/sim_1/new/tb_full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder_4bit
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/project/FPGA/src/02.adder/02.adder.srcs/sim_1/new/tb_full_adder_4bit.v:29]
