@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Removing sequential instance o_wb_stb because it is equivalent to instance o_wb_we. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Removing sequential instance o_wb_cyc because it is equivalent to instance o_wb_we. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT529 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Found inferred clock spi_interface|i_wb_clk which controls 63 sequential elements including r_PACKET_PHASE[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
