[2025-09-17 22:46:38] START suite=cs trace=cassandra_phase3_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 5327126 heartbeat IPC: 1.877 cumulative IPC: 1.877 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 8321453 heartbeat IPC: 3.34 cumulative IPC: 2.403 (Simulation time: 00 hr 01 min 28 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 8321453 cumulative IPC: 2.403 (Simulation time: 00 hr 01 min 28 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 8321453 cumulative IPC: 2.403 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 23258947 heartbeat IPC: 0.6695 cumulative IPC: 0.6695 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 35612465 heartbeat IPC: 0.8095 cumulative IPC: 0.7328 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 51530682 heartbeat IPC: 0.6282 cumulative IPC: 0.6943 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 64658246 heartbeat IPC: 0.7618 cumulative IPC: 0.71 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 78116123 heartbeat IPC: 0.7431 cumulative IPC: 0.7164 (Simulation time: 00 hr 08 min 17 sec)
DEADLOCK! CPU 0 cycle 78768748
[cpu0_IFETCH] entry:   0 instr_id: 70463603 fetch_issued: true fetch_completed: false scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767209
[cpu0_IFETCH] entry:   1 instr_id: 70463604 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767210
[cpu0_IFETCH] entry:   2 instr_id: 70463605 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767211
[cpu0_IFETCH] entry:   3 instr_id: 70463606 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767211
[cpu0_IFETCH] entry:   4 instr_id: 70463607 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767211
[cpu0_IFETCH] entry:   5 instr_id: 70463608 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767211
[cpu0_IFETCH] entry:   6 instr_id: 70463609 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767211
[cpu0_IFETCH] entry:   7 instr_id: 70463610 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767212
[cpu0_IFETCH] entry:   8 instr_id: 70463611 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767213
[cpu0_IFETCH] entry:   9 instr_id: 70463612 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767213
[cpu0_IFETCH] entry:  10 instr_id: 70463613 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767213
[cpu0_IFETCH] entry:  11 instr_id: 70463614 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767213
[cpu0_IFETCH] entry:  12 instr_id: 70463615 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767213
[cpu0_IFETCH] entry:  13 instr_id: 70463616 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767214
[cpu0_IFETCH] entry:  14 instr_id: 70463617 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767215
[cpu0_IFETCH] entry:  15 instr_id: 70463618 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767215
[cpu0_IFETCH] entry:  16 instr_id: 70463619 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767215
[cpu0_IFETCH] entry:  17 instr_id: 70463620 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767215
[cpu0_IFETCH] entry:  18 instr_id: 70463621 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767215
[cpu0_IFETCH] entry:  19 instr_id: 70463622 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767216
[cpu0_IFETCH] entry:  20 instr_id: 70463623 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767217
[cpu0_IFETCH] entry:  21 instr_id: 70463624 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767217
[cpu0_IFETCH] entry:  22 instr_id: 70463625 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767217
[cpu0_IFETCH] entry:  23 instr_id: 70463626 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767246
[cpu0_IFETCH] entry:  24 instr_id: 70463627 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767246
[cpu0_IFETCH] entry:  25 instr_id: 70463628 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767247
[cpu0_IFETCH] entry:  26 instr_id: 70463629 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767249
[cpu0_IFETCH] entry:  27 instr_id: 70463630 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767249
[cpu0_IFETCH] entry:  28 instr_id: 70463631 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767249
[cpu0_IFETCH] entry:  29 instr_id: 70463632 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767249
[cpu0_IFETCH] entry:  30 instr_id: 70463633 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767249
[cpu0_IFETCH] entry:  31 instr_id: 70463634 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767250
[cpu0_IFETCH] entry:  32 instr_id: 70463635 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767251
[cpu0_IFETCH] entry:  33 instr_id: 70463636 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767251
[cpu0_IFETCH] entry:  34 instr_id: 70463637 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767251
[cpu0_IFETCH] entry:  35 instr_id: 70463638 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767251
[cpu0_IFETCH] entry:  36 instr_id: 70463639 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767251
[cpu0_IFETCH] entry:  37 instr_id: 70463640 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767252
[cpu0_IFETCH] entry:  38 instr_id: 70463641 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767253
[cpu0_IFETCH] entry:  39 instr_id: 70463642 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 78767253
[cpu0_IFETCH] entry:  40 instr_id: 70463643 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767252
[cpu0_IFETCH] entry:  41 instr_id: 70463644 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767252
[cpu0_IFETCH] entry:  42 instr_id: 70463645 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 2 num_mem_ops: 0 event: 78767252
[cpu0_IFETCH] entry:  43 instr_id: 70463646 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 78767252
[cpu0_IFETCH] entry:  44 instr_id: 70463647 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 78767252
[cpu0_IFETCH] entry:  45 instr_id: 70463648 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767252
[cpu0_IFETCH] entry:  46 instr_id: 70463649 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 0 num_mem_ops: 0 event: 78767253
[cpu0_IFETCH] entry:  47 instr_id: 70463650 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767253
[cpu0_IFETCH] entry:  48 instr_id: 70463651 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 2 num_mem_ops: 0 event: 78767253
[cpu0_IFETCH] entry:  49 instr_id: 70463652 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767253
[cpu0_IFETCH] entry:  50 instr_id: 70463653 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767253
[cpu0_IFETCH] entry:  51 instr_id: 70463654 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767253
[cpu0_IFETCH] entry:  52 instr_id: 70463655 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 2 num_mem_ops: 1 event: 78767253
[cpu0_IFETCH] entry:  53 instr_id: 70463656 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 2 num_mem_ops: 1 event: 78767253
[cpu0_IFETCH] entry:  54 instr_id: 70463657 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767254
[cpu0_IFETCH] entry:  55 instr_id: 70463658 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 2 num_mem_ops: 0 event: 78767254
[cpu0_IFETCH] entry:  56 instr_id: 70463659 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767254
[cpu0_IFETCH] entry:  57 instr_id: 70463660 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767254
[cpu0_IFETCH] entry:  58 instr_id: 70463661 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767254
[cpu0_IFETCH] entry:  59 instr_id: 70463662 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767254
[cpu0_IFETCH] entry:  60 instr_id: 70463663 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 2 num_mem_ops: 0 event: 78767254
[cpu0_IFETCH] entry:  61 instr_id: 70463664 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 2 num_mem_ops: 0 event: 78767254
[cpu0_IFETCH] entry:  62 instr_id: 70463665 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 1 event: 78767255
[cpu0_IFETCH] entry:  63 instr_id: 70463666 fetch_issued: true fetch_completed: true scheduled: false executed: false completed: false num_reg_dependent: 1 num_mem_ops: 0 event: 78767255

cpu0_DECODE empty

cpu0_DISPATCH empty

cpu0_ROB empty

Frontend Register Allocation Table        Backend Register Allocation Table
Arch reg:   0    Phys reg:  -1            Arch reg:   0    Phys reg:  -1
Arch reg:   1    Phys reg:  76            Arch reg:   1    Phys reg:  76
Arch reg:   2    Phys reg: 220            Arch reg:   2    Phys reg: 220
Arch reg:   3    Phys reg: 232            Arch reg:   3    Phys reg: 232
Arch reg:   4    Phys reg:  82            Arch reg:   4    Phys reg:  82
Arch reg:   5    Phys reg: 118            Arch reg:   5    Phys reg: 118
Arch reg:   6    Phys reg: 151            Arch reg:   6    Phys reg: 151
Arch reg:   7    Phys reg:  18            Arch reg:   7    Phys reg:  18
Arch reg:   8    Phys reg: 207            Arch reg:   8    Phys reg: 207
Arch reg:   9    Phys reg: 239            Arch reg:   9    Phys reg: 239
Arch reg:  10    Phys reg: 139            Arch reg:  10    Phys reg: 139
Arch reg:  11    Phys reg:  52            Arch reg:  11    Phys reg:  52
Arch reg:  12    Phys reg:   1            Arch reg:  12    Phys reg:   1
Arch reg:  13    Phys reg:  78            Arch reg:  13    Phys reg:  78
Arch reg:  14    Phys reg: 184            Arch reg:  14    Phys reg: 184
Arch reg:  15    Phys reg: 222            Arch reg:  15    Phys reg: 222
Arch reg:  16    Phys reg: 193            Arch reg:  16    Phys reg: 193
Arch reg:  17    Phys reg:  60            Arch reg:  17    Phys reg:  60
Arch reg:  18    Phys reg:  16            Arch reg:  18    Phys reg:  16
Arch reg:  19    Phys reg:  36            Arch reg:  19    Phys reg:  36
Arch reg:  20    Phys reg:  29            Arch reg:  20    Phys reg:  29
Arch reg:  21    Phys reg: 106            Arch reg:  21    Phys reg: 106
Arch reg:  22    Phys reg:  63            Arch reg:  22    Phys reg:  63
Arch reg:  23    Phys reg: 273            Arch reg:  23    Phys reg: 273
Arch reg:  24    Phys reg: 255            Arch reg:  24    Phys reg: 255
Arch reg:  25    Phys reg: 218            Arch reg:  25    Phys reg: 218
Arch reg:  26    Phys reg: 120            Arch reg:  26    Phys reg: 120
Arch reg:  27    Phys reg: 183            Arch reg:  27    Phys reg: 183
Arch reg:  28    Phys reg:   8            Arch reg:  28    Phys reg:   8
Arch reg:  29    Phys reg: 135            Arch reg:  29    Phys reg: 135
Arch reg:  30    Phys reg:   3            Arch reg:  30    Phys reg:   3
Arch reg:  31    Phys reg: 201            Arch reg:  31    Phys reg: 201
Arch reg:  32    Phys reg: 176            Arch reg:  32    Phys reg: 176
Arch reg:  33    Phys reg:  39            Arch reg:  33    Phys reg:  39
Arch reg:  34    Phys reg: 132            Arch reg:  34    Phys reg: 132
Arch reg:  35    Phys reg: 115            Arch reg:  35    Phys reg: 115
Arch reg:  36    Phys reg:  70            Arch reg:  36    Phys reg:  70
Arch reg:  37    Phys reg:  49            Arch reg:  37    Phys reg:  49
Arch reg:  38    Phys reg: 101            Arch reg:  38    Phys reg: 101
Arch reg:  39    Phys reg:  83            Arch reg:  39    Phys reg:  83
Arch reg:  40    Phys reg: 138            Arch reg:  40    Phys reg: 138
Arch reg:  41    Phys reg:  28            Arch reg:  41    Phys reg:  28
Arch reg:  42    Phys reg: 265            Arch reg:  42    Phys reg: 265
Arch reg:  43    Phys reg:  58            Arch reg:  43    Phys reg:  58
Arch reg:  44    Phys reg: 165            Arch reg:  44    Phys reg: 165
Arch reg:  45    Phys reg: 180            Arch reg:  45    Phys reg: 180
Arch reg:  46    Phys reg:  67            Arch reg:  46    Phys reg:  67
Arch reg:  47    Phys reg:  32            Arch reg:  47    Phys reg:  32
Arch reg:  48    Phys reg: 170            Arch reg:  48    Phys reg: 170
Arch reg:  49    Phys reg: 234            Arch reg:  49    Phys reg: 234
Arch reg:  50    Phys reg:  17            Arch reg:  50    Phys reg:  17
Arch reg:  51    Phys reg:  81            Arch reg:  51    Phys reg:  81
Arch reg:  52    Phys reg: 102            Arch reg:  52    Phys reg: 102
Arch reg:  53    Phys reg: 226            Arch reg:  53    Phys reg: 226
Arch reg:  54    Phys reg: 144            Arch reg:  54    Phys reg: 144
Arch reg:  55    Phys reg: 149            Arch reg:  55    Phys reg: 149
Arch reg:  56    Phys reg: 214            Arch reg:  56    Phys reg: 214
Arch reg:  57    Phys reg: 162            Arch reg:  57    Phys reg: 162
Arch reg:  58    Phys reg: 189            Arch reg:  58    Phys reg: 189
Arch reg:  59    Phys reg:  22            Arch reg:  59    Phys reg:  22
Arch reg:  60    Phys reg:   2            Arch reg:  60    Phys reg:   2
Arch reg:  61    Phys reg: 104            Arch reg:  61    Phys reg: 104
Arch reg:  62    Phys reg: 163            Arch reg:  62    Phys reg: 163
Arch reg:  63    Phys reg: 140            Arch reg:  63    Phys reg: 140
Arch reg:  64    Phys reg: 250            Arch reg:  64    Phys reg: 250
Arch reg:  65    Phys reg:  -1            Arch reg:  65    Phys reg:  -1
Arch reg:  66    Phys reg:  -1            Arch reg:  66    Phys reg:  -1
Arch reg:  67    Phys reg:  -1            Arch reg:  67    Phys reg:  -1
Arch reg:  68    Phys reg:  -1            Arch reg:  68    Phys reg:  -1
Arch reg:  69    Phys reg:  -1            Arch reg:  69    Phys reg:  -1
Arch reg:  70    Phys reg:  -1            Arch reg:  70    Phys reg:  -1
Arch reg:  71    Phys reg:  -1            Arch reg:  71    Phys reg:  -1
Arch reg:  72    Phys reg:  -1            Arch reg:  72    Phys reg:  -1
Arch reg:  73    Phys reg:  -1            Arch reg:  73    Phys reg:  -1
Arch reg:  74    Phys reg:  -1            Arch reg:  74    Phys reg:  -1
Arch reg:  75    Phys reg:  -1            Arch reg:  75    Phys reg:  -1
Arch reg:  76    Phys reg:  -1            Arch reg:  76    Phys reg:  -1
Arch reg:  77    Phys reg:  -1            Arch reg:  77    Phys reg:  -1
Arch reg:  78    Phys reg:  -1            Arch reg:  78    Phys reg:  -1
Arch reg:  79    Phys reg:  -1            Arch reg:  79    Phys reg:  -1
Arch reg:  80    Phys reg:  -1            Arch reg:  80    Phys reg:  -1
Arch reg:  81    Phys reg:  -1            Arch reg:  81    Phys reg:  -1
Arch reg:  82    Phys reg:  -1            Arch reg:  82    Phys reg:  -1
Arch reg:  83    Phys reg:  -1            Arch reg:  83    Phys reg:  -1
Arch reg:  84    Phys reg:  -1            Arch reg:  84    Phys reg:  -1
Arch reg:  85    Phys reg:  -1            Arch reg:  85    Phys reg:  -1
Arch reg:  86    Phys reg:  -1            Arch reg:  86    Phys reg:  -1
Arch reg:  87    Phys reg:  -1            Arch reg:  87    Phys reg:  -1
Arch reg:  88    Phys reg:  -1            Arch reg:  88    Phys reg:  -1
Arch reg:  89    Phys reg:  -1            Arch reg:  89    Phys reg:  -1
Arch reg:  90    Phys reg:  -1            Arch reg:  90    Phys reg:  -1
Arch reg:  91    Phys reg:  -1            Arch reg:  91    Phys reg:  -1
Arch reg:  92    Phys reg:  -1            Arch reg:  92    Phys reg:  -1
Arch reg:  93    Phys reg:  -1            Arch reg:  93    Phys reg:  -1
Arch reg:  94    Phys reg:  -1            Arch reg:  94    Phys reg:  -1
Arch reg:  95    Phys reg:  -1            Arch reg:  95    Phys reg:  -1
Arch reg:  96    Phys reg:  -1            Arch reg:  96    Phys reg:  -1
Arch reg:  97    Phys reg:  -1            Arch reg:  97    Phys reg:  -1
Arch reg:  98    Phys reg:  -1            Arch reg:  98    Phys reg:  -1
Arch reg:  99    Phys reg:  -1            Arch reg:  99    Phys reg:  -1
Arch reg: 100    Phys reg:  -1            Arch reg: 100    Phys reg:  -1
Arch reg: 101    Phys reg:  -1            Arch reg: 101    Phys reg:  -1
Arch reg: 102    Phys reg:  -1            Arch reg: 102    Phys reg:  -1
Arch reg: 103    Phys reg:  -1            Arch reg: 103    Phys reg:  -1
Arch reg: 104    Phys reg:  -1            Arch reg: 104    Phys reg:  -1
Arch reg: 105    Phys reg:  -1            Arch reg: 105    Phys reg:  -1
Arch reg: 106    Phys reg:  -1            Arch reg: 106    Phys reg:  -1
Arch reg: 107    Phys reg:  -1            Arch reg: 107    Phys reg:  -1
Arch reg: 108    Phys reg:  -1            Arch reg: 108    Phys reg:  -1
Arch reg: 109    Phys reg:  -1            Arch reg: 109    Phys reg:  -1
Arch reg: 110    Phys reg:  -1            Arch reg: 110    Phys reg:  -1
Arch reg: 111    Phys reg:  -1            Arch reg: 111    Phys reg:  -1
Arch reg: 112    Phys reg:  -1            Arch reg: 112    Phys reg:  -1
Arch reg: 113    Phys reg:  -1            Arch reg: 113    Phys reg:  -1
Arch reg: 114    Phys reg:  -1            Arch reg: 114    Phys reg:  -1
Arch reg: 115    Phys reg:  -1            Arch reg: 115    Phys reg:  -1
Arch reg: 116    Phys reg:  -1            Arch reg: 116    Phys reg:  -1
Arch reg: 117    Phys reg:  -1            Arch reg: 117    Phys reg:  -1
Arch reg: 118    Phys reg:  -1            Arch reg: 118    Phys reg:  -1
Arch reg: 119    Phys reg:  -1            Arch reg: 119    Phys reg:  -1
Arch reg: 120    Phys reg:  -1            Arch reg: 120    Phys reg:  -1
Arch reg: 121    Phys reg:  -1            Arch reg: 121    Phys reg:  -1
Arch reg: 122    Phys reg:  -1            Arch reg: 122    Phys reg:  -1
Arch reg: 123    Phys reg:  -1            Arch reg: 123    Phys reg:  -1
Arch reg: 124    Phys reg:  -1            Arch reg: 124    Phys reg:  -1
Arch reg: 125    Phys reg:  -1            Arch reg: 125    Phys reg:  -1
Arch reg: 126    Phys reg:  -1            Arch reg: 126    Phys reg:  -1
Arch reg: 127    Phys reg:  -1            Arch reg: 127    Phys reg:  -1
Arch reg: 128    Phys reg:  -1            Arch reg: 128    Phys reg:  -1
Arch reg: 129    Phys reg:  -1            Arch reg: 129    Phys reg:  -1
Arch reg: 130    Phys reg:  -1            Arch reg: 130    Phys reg:  -1
Arch reg: 131    Phys reg:  -1            Arch reg: 131    Phys reg:  -1
Arch reg: 132    Phys reg:  -1            Arch reg: 132    Phys reg:  -1
Arch reg: 133    Phys reg:  -1            Arch reg: 133    Phys reg:  -1
Arch reg: 134    Phys reg:  -1            Arch reg: 134    Phys reg:  -1
Arch reg: 135    Phys reg:  -1            Arch reg: 135    Phys reg:  -1
Arch reg: 136    Phys reg:  -1            Arch reg: 136    Phys reg:  -1
Arch reg: 137    Phys reg:  -1            Arch reg: 137    Phys reg:  -1
Arch reg: 138    Phys reg:  -1            Arch reg: 138    Phys reg:  -1
Arch reg: 139    Phys reg:  -1            Arch reg: 139    Phys reg:  -1
Arch reg: 140    Phys reg:  -1            Arch reg: 140    Phys reg:  -1
Arch reg: 141    Phys reg:  -1            Arch reg: 141    Phys reg:  -1
Arch reg: 142    Phys reg:  -1            Arch reg: 142    Phys reg:  -1
Arch reg: 143    Phys reg:  -1            Arch reg: 143    Phys reg:  -1
Arch reg: 144    Phys reg:  -1            Arch reg: 144    Phys reg:  -1
Arch reg: 145    Phys reg:  -1            Arch reg: 145    Phys reg:  -1
Arch reg: 146    Phys reg:  -1            Arch reg: 146    Phys reg:  -1
Arch reg: 147    Phys reg:  -1            Arch reg: 147    Phys reg:  -1
Arch reg: 148    Phys reg:  -1            Arch reg: 148    Phys reg:  -1
Arch reg: 149    Phys reg:  -1            Arch reg: 149    Phys reg:  -1
Arch reg: 150    Phys reg:  -1            Arch reg: 150    Phys reg:  -1
Arch reg: 151    Phys reg:  -1            Arch reg: 151    Phys reg:  -1
Arch reg: 152    Phys reg:  -1            Arch reg: 152    Phys reg:  -1
Arch reg: 153    Phys reg:  -1            Arch reg: 153    Phys reg:  -1
Arch reg: 154    Phys reg:  -1            Arch reg: 154    Phys reg:  -1
Arch reg: 155    Phys reg:  -1            Arch reg: 155    Phys reg:  -1
Arch reg: 156    Phys reg:  -1            Arch reg: 156    Phys reg:  -1
Arch reg: 157    Phys reg:  -1            Arch reg: 157    Phys reg:  -1
Arch reg: 158    Phys reg:  -1            Arch reg: 158    Phys reg:  -1
Arch reg: 159    Phys reg:  -1            Arch reg: 159    Phys reg:  -1
Arch reg: 160    Phys reg:  -1            Arch reg: 160    Phys reg:  -1
Arch reg: 161    Phys reg:  -1            Arch reg: 161    Phys reg:  -1
Arch reg: 162    Phys reg:  -1            Arch reg: 162    Phys reg:  -1
Arch reg: 163    Phys reg:  -1            Arch reg: 163    Phys reg:  -1
Arch reg: 164    Phys reg:  -1            Arch reg: 164    Phys reg:  -1
Arch reg: 165    Phys reg:  -1            Arch reg: 165    Phys reg:  -1
Arch reg: 166    Phys reg:  -1            Arch reg: 166    Phys reg:  -1
Arch reg: 167    Phys reg:  -1            Arch reg: 167    Phys reg:  -1
Arch reg: 168    Phys reg:  -1            Arch reg: 168    Phys reg:  -1
Arch reg: 169    Phys reg:  -1            Arch reg: 169    Phys reg:  -1
Arch reg: 170    Phys reg:  -1            Arch reg: 170    Phys reg:  -1
Arch reg: 171    Phys reg:  -1            Arch reg: 171    Phys reg:  -1
Arch reg: 172    Phys reg:  -1            Arch reg: 172    Phys reg:  -1
Arch reg: 173    Phys reg:  -1            Arch reg: 173    Phys reg:  -1
Arch reg: 174    Phys reg:  -1            Arch reg: 174    Phys reg:  -1
Arch reg: 175    Phys reg:  -1            Arch reg: 175    Phys reg:  -1
Arch reg: 176    Phys reg:  -1            Arch reg: 176    Phys reg:  -1
Arch reg: 177    Phys reg:  -1            Arch reg: 177    Phys reg:  -1
Arch reg: 178    Phys reg:  -1            Arch reg: 178    Phys reg:  -1
Arch reg: 179    Phys reg:  -1            Arch reg: 179    Phys reg:  -1
Arch reg: 180    Phys reg:  -1            Arch reg: 180    Phys reg:  -1
Arch reg: 181    Phys reg:  -1            Arch reg: 181    Phys reg:  -1
Arch reg: 182    Phys reg:  -1            Arch reg: 182    Phys reg:  -1
Arch reg: 183    Phys reg:  -1            Arch reg: 183    Phys reg:  -1
Arch reg: 184    Phys reg:  -1            Arch reg: 184    Phys reg:  -1
Arch reg: 185    Phys reg:  -1            Arch reg: 185    Phys reg:  -1
Arch reg: 186    Phys reg:  -1            Arch reg: 186    Phys reg:  -1
Arch reg: 187    Phys reg:  -1            Arch reg: 187    Phys reg:  -1
Arch reg: 188    Phys reg:  -1            Arch reg: 188    Phys reg:  -1
Arch reg: 189    Phys reg:  -1            Arch reg: 189    Phys reg:  -1
Arch reg: 190    Phys reg:  -1            Arch reg: 190    Phys reg:  -1
Arch reg: 191    Phys reg:  -1            Arch reg: 191    Phys reg:  -1
Arch reg: 192    Phys reg:  -1            Arch reg: 192    Phys reg:  -1
Arch reg: 193    Phys reg:  -1            Arch reg: 193    Phys reg:  -1
Arch reg: 194    Phys reg:  -1            Arch reg: 194    Phys reg:  -1
Arch reg: 195    Phys reg:  -1            Arch reg: 195    Phys reg:  -1
Arch reg: 196    Phys reg:  -1            Arch reg: 196    Phys reg:  -1
Arch reg: 197    Phys reg:  -1            Arch reg: 197    Phys reg:  -1
Arch reg: 198    Phys reg:  -1            Arch reg: 198    Phys reg:  -1
Arch reg: 199    Phys reg:  -1            Arch reg: 199    Phys reg:  -1
Arch reg: 200    Phys reg:  -1            Arch reg: 200    Phys reg:  -1
Arch reg: 201    Phys reg:  -1            Arch reg: 201    Phys reg:  -1
Arch reg: 202    Phys reg:  -1            Arch reg: 202    Phys reg:  -1
Arch reg: 203    Phys reg:  -1            Arch reg: 203    Phys reg:  -1
Arch reg: 204    Phys reg:  -1            Arch reg: 204    Phys reg:  -1
Arch reg: 205    Phys reg:  -1            Arch reg: 205    Phys reg:  -1
Arch reg: 206    Phys reg:  -1            Arch reg: 206    Phys reg:  -1
Arch reg: 207    Phys reg:  -1            Arch reg: 207    Phys reg:  -1
Arch reg: 208    Phys reg:  -1            Arch reg: 208    Phys reg:  -1
Arch reg: 209    Phys reg:  -1            Arch reg: 209    Phys reg:  -1
Arch reg: 210    Phys reg:  -1            Arch reg: 210    Phys reg:  -1
Arch reg: 211    Phys reg:  -1            Arch reg: 211    Phys reg:  -1
Arch reg: 212    Phys reg:  -1            Arch reg: 212    Phys reg:  -1
Arch reg: 213    Phys reg:  -1            Arch reg: 213    Phys reg:  -1
Arch reg: 214    Phys reg:  -1            Arch reg: 214    Phys reg:  -1
Arch reg: 215    Phys reg:  -1            Arch reg: 215    Phys reg:  -1
Arch reg: 216    Phys reg:  -1            Arch reg: 216    Phys reg:  -1
Arch reg: 217    Phys reg:  -1            Arch reg: 217    Phys reg:  -1
Arch reg: 218    Phys reg:  -1            Arch reg: 218    Phys reg:  -1
Arch reg: 219    Phys reg:  -1            Arch reg: 219    Phys reg:  -1
Arch reg: 220    Phys reg:  -1            Arch reg: 220    Phys reg:  -1
Arch reg: 221    Phys reg:  -1            Arch reg: 221    Phys reg:  -1
Arch reg: 222    Phys reg:  -1            Arch reg: 222    Phys reg:  -1
Arch reg: 223    Phys reg:  -1            Arch reg: 223    Phys reg:  -1
Arch reg: 224    Phys reg:  -1            Arch reg: 224    Phys reg:  -1
Arch reg: 225    Phys reg:  -1            Arch reg: 225    Phys reg:  -1
Arch reg: 226    Phys reg:  -1            Arch reg: 226    Phys reg:  -1
Arch reg: 227    Phys reg:  -1            Arch reg: 227    Phys reg:  -1
Arch reg: 228    Phys reg:  -1            Arch reg: 228    Phys reg:  -1
Arch reg: 229    Phys reg:  -1            Arch reg: 229    Phys reg:  -1
Arch reg: 230    Phys reg:  -1            Arch reg: 230    Phys reg:  -1
Arch reg: 231    Phys reg:  -1            Arch reg: 231    Phys reg:  -1
Arch reg: 232    Phys reg:  -1            Arch reg: 232    Phys reg:  -1
Arch reg: 233    Phys reg:  -1            Arch reg: 233    Phys reg:  -1
Arch reg: 234    Phys reg:  -1            Arch reg: 234    Phys reg:  -1
Arch reg: 235    Phys reg:  -1            Arch reg: 235    Phys reg:  -1
Arch reg: 236    Phys reg:  -1            Arch reg: 236    Phys reg:  -1
Arch reg: 237    Phys reg:  -1            Arch reg: 237    Phys reg:  -1
Arch reg: 238    Phys reg:  -1            Arch reg: 238    Phys reg:  -1
Arch reg: 239    Phys reg:  -1            Arch reg: 239    Phys reg:  -1
Arch reg: 240    Phys reg:  -1            Arch reg: 240    Phys reg:  -1
Arch reg: 241    Phys reg:  -1            Arch reg: 241    Phys reg:  -1
Arch reg: 242    Phys reg:  -1            Arch reg: 242    Phys reg:  -1
Arch reg: 243    Phys reg:  -1            Arch reg: 243    Phys reg:  -1
Arch reg: 244    Phys reg:  -1            Arch reg: 244    Phys reg:  -1
Arch reg: 245    Phys reg:  -1            Arch reg: 245    Phys reg:  -1
Arch reg: 246    Phys reg:  -1            Arch reg: 246    Phys reg:  -1
Arch reg: 247    Phys reg:  -1            Arch reg: 247    Phys reg:  -1
Arch reg: 248    Phys reg:  -1            Arch reg: 248    Phys reg:  -1
Arch reg: 249    Phys reg:  -1            Arch reg: 249    Phys reg:  -1
Arch reg: 250    Phys reg:  -1            Arch reg: 250    Phys reg:  -1
Arch reg: 251    Phys reg:  -1            Arch reg: 251    Phys reg:  -1
Arch reg: 252    Phys reg:  -1            Arch reg: 252    Phys reg:  -1
Arch reg: 253    Phys reg:  -1            Arch reg: 253    Phys reg:  -1
Arch reg: 254    Phys reg:  -1            Arch reg: 254    Phys reg:  -1
Arch reg: 255    Phys reg:  -1            Arch reg: 255    Phys reg:  -1

Physical Register File
Phys reg:   0	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   1	 Arch reg:  12	 Producer: 70445943	 Valid: true	 Busy: true
Phys reg:   2	 Arch reg:  60	 Producer: 70463562	 Valid: true	 Busy: true
Phys reg:   3	 Arch reg:  30	 Producer: 70463547	 Valid: true	 Busy: true
Phys reg:   4	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   5	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   6	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   7	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:   8	 Arch reg:  28	 Producer: 70463545	 Valid: true	 Busy: true
Phys reg:   9	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  10	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  11	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  12	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  13	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  14	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  15	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  16	 Arch reg:  18	 Producer: 70463534	 Valid: true	 Busy: true
Phys reg:  17	 Arch reg:  50	 Producer: 70463542	 Valid: true	 Busy: true
Phys reg:  18	 Arch reg:   7	 Producer: 70462665	 Valid: true	 Busy: true
Phys reg:  19	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  20	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  21	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  22	 Arch reg:  59	 Producer: 70463561	 Valid: true	 Busy: true
Phys reg:  23	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  24	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  25	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  26	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  27	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  28	 Arch reg:  41	 Producer: 70176843	 Valid: true	 Busy: true
Phys reg:  29	 Arch reg:  20	 Producer: 70463536	 Valid: true	 Busy: true
Phys reg:  30	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  31	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  32	 Arch reg:  47	 Producer: 70176846	 Valid: true	 Busy: true
Phys reg:  33	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  34	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  35	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  36	 Arch reg:  19	 Producer: 70463534	 Valid: true	 Busy: true
Phys reg:  37	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  38	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  39	 Arch reg:  33	 Producer: 70445447	 Valid: true	 Busy: true
Phys reg:  40	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  41	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  42	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  43	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  44	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  45	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  46	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  47	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  48	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  49	 Arch reg:  37	 Producer: 70176841	 Valid: true	 Busy: true
Phys reg:  50	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  51	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  52	 Arch reg:  11	 Producer: 70446050	 Valid: true	 Busy: true
Phys reg:  53	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  54	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  55	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  56	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  57	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  58	 Arch reg:  43	 Producer: 70176844	 Valid: true	 Busy: true
Phys reg:  59	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  60	 Arch reg:  17	 Producer: 70463550	 Valid: true	 Busy: true
Phys reg:  61	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  62	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  63	 Arch reg:  22	 Producer: 70463539	 Valid: true	 Busy: true
Phys reg:  64	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  65	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  66	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  67	 Arch reg:  46	 Producer: 70176846	 Valid: true	 Busy: true
Phys reg:  68	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  69	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  70	 Arch reg:  36	 Producer: 70176841	 Valid: true	 Busy: true
Phys reg:  71	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  72	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  73	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  74	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  75	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  76	 Arch reg:   1	 Producer: 70462681	 Valid: true	 Busy: true
Phys reg:  77	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  78	 Arch reg:  13	 Producer: 70446092	 Valid: true	 Busy: true
Phys reg:  79	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  80	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  81	 Arch reg:  51	 Producer: 70463542	 Valid: true	 Busy: true
Phys reg:  82	 Arch reg:   4	 Producer: 70462682	 Valid: true	 Busy: true
Phys reg:  83	 Arch reg:  39	 Producer: 70176842	 Valid: true	 Busy: true
Phys reg:  84	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  85	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  86	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  87	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  88	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  89	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  90	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  91	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  92	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  93	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  94	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  95	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  96	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  97	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  98	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg:  99	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 100	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 101	 Arch reg:  38	 Producer: 70176842	 Valid: true	 Busy: true
Phys reg: 102	 Arch reg:  52	 Producer: 70463544	 Valid: true	 Busy: true
Phys reg: 103	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 104	 Arch reg:  61	 Producer: 70463562	 Valid: true	 Busy: true
Phys reg: 105	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 106	 Arch reg:  21	 Producer: 70463536	 Valid: true	 Busy: true
Phys reg: 107	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 108	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 109	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 110	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 111	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 112	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 113	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 114	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 115	 Arch reg:  35	 Producer: 70176840	 Valid: true	 Busy: true
Phys reg: 116	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 117	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 118	 Arch reg:   5	 Producer: 70462683	 Valid: true	 Busy: true
Phys reg: 119	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 120	 Arch reg:  26	 Producer: 70463598	 Valid: true	 Busy: true
Phys reg: 121	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 122	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 123	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 124	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 125	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 126	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 127	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 128	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 129	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 130	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 131	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 132	 Arch reg:  34	 Producer: 70176840	 Valid: true	 Busy: true
Phys reg: 133	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 134	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 135	 Arch reg:  29	 Producer: 70463600	 Valid: true	 Busy: true
Phys reg: 136	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 137	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 138	 Arch reg:  40	 Producer: 70176843	 Valid: true	 Busy: true
Phys reg: 139	 Arch reg:  10	 Producer: 70446163	 Valid: true	 Busy: true
Phys reg: 140	 Arch reg:  63	 Producer: 70463563	 Valid: true	 Busy: true
Phys reg: 141	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 142	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 143	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 144	 Arch reg:  54	 Producer: 70463546	 Valid: true	 Busy: true
Phys reg: 145	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 146	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 147	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 148	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 149	 Arch reg:  55	 Producer: 70463546	 Valid: true	 Busy: true
Phys reg: 150	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 151	 Arch reg:   6	 Producer: 70462668	 Valid: true	 Busy: true
Phys reg: 152	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 153	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 154	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 155	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 156	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 157	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 158	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 159	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 160	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 161	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 162	 Arch reg:  57	 Producer: 70463548	 Valid: true	 Busy: true
Phys reg: 163	 Arch reg:  62	 Producer: 70463563	 Valid: true	 Busy: true
Phys reg: 164	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 165	 Arch reg:  44	 Producer: 70176845	 Valid: true	 Busy: true
Phys reg: 166	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 167	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 168	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 169	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 170	 Arch reg:  48	 Producer: 70463540	 Valid: true	 Busy: true
Phys reg: 171	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 172	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 173	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 174	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 175	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 176	 Arch reg:  32	 Producer: 70445448	 Valid: true	 Busy: true
Phys reg: 177	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 178	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 179	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 180	 Arch reg:  45	 Producer: 70176845	 Valid: true	 Busy: true
Phys reg: 181	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 182	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 183	 Arch reg:  27	 Producer: 70463558	 Valid: true	 Busy: true
Phys reg: 184	 Arch reg:  14	 Producer: 70446114	 Valid: true	 Busy: true
Phys reg: 185	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 186	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 187	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 188	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 189	 Arch reg:  58	 Producer: 70463561	 Valid: true	 Busy: true
Phys reg: 190	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 191	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 192	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 193	 Arch reg:  16	 Producer: 70463550	 Valid: true	 Busy: true
Phys reg: 194	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 195	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 196	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 197	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 198	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 199	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 200	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 201	 Arch reg:  31	 Producer: 70463547	 Valid: true	 Busy: true
Phys reg: 202	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 203	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 204	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 205	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 206	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 207	 Arch reg:   8	 Producer: 70446145	 Valid: true	 Busy: true
Phys reg: 208	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 209	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 210	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 211	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 212	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 213	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 214	 Arch reg:  56	 Producer: 70463548	 Valid: true	 Busy: true
Phys reg: 215	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 216	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 217	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 218	 Arch reg:  25	 Producer: 70463602	 Valid: true	 Busy: true
Phys reg: 219	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 220	 Arch reg:   2	 Producer: 70462660	 Valid: true	 Busy: true
Phys reg: 221	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 222	 Arch reg:  15	 Producer: 70446126	 Valid: true	 Busy: true
Phys reg: 223	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 224	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 225	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 226	 Arch reg:  53	 Producer: 70463544	 Valid: true	 Busy: true
Phys reg: 227	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 228	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 229	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 230	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 231	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 232	 Arch reg:   3	 Producer: 70462670	 Valid: true	 Busy: true
Phys reg: 233	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 234	 Arch reg:  49	 Producer: 70463540	 Valid: true	 Busy: true
Phys reg: 235	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 236	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 237	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 238	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 239	 Arch reg:   9	 Producer: 70446144	 Valid: true	 Busy: true
Phys reg: 240	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 241	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 242	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 243	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 244	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 245	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 246	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 247	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 248	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 249	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 250	 Arch reg:  64	 Producer: 70159565	 Valid: true	 Busy: true
Phys reg: 251	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 252	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 253	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 254	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 255	 Arch reg:  24	 Producer: 70463601	 Valid: true	 Busy: true
Phys reg: 256	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 257	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 258	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 259	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 260	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 261	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 262	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 263	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 264	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 265	 Arch reg:  42	 Producer: 70176844	 Valid: true	 Busy: true
Phys reg: 266	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 267	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 268	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 269	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 270	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 271	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 272	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 273	 Arch reg:  23	 Producer: 70463539	 Valid: true	 Busy: true
Phys reg: 274	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 275	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 276	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 277	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 278	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false
Phys reg: 279	 Arch reg: 255	 Producer: 0	 Valid: false	 Busy: false

[cpu0_LQ] entry:   0 empty
[cpu0_LQ] entry:   1 empty
[cpu0_LQ] entry:   2 empty
[cpu0_LQ] entry:   3 empty
[cpu0_LQ] entry:   4 empty
[cpu0_LQ] entry:   5 empty
[cpu0_LQ] entry:   6 empty
[cpu0_LQ] entry:   7 empty
[cpu0_LQ] entry:   8 empty
[cpu0_LQ] entry:   9 empty
[cpu0_LQ] entry:  10 empty
[cpu0_LQ] entry:  11 empty
[cpu0_LQ] entry:  12 empty
[cpu0_LQ] entry:  13 empty
[cpu0_LQ] entry:  14 empty
[cpu0_LQ] entry:  15 empty
[cpu0_LQ] entry:  16 empty
[cpu0_LQ] entry:  17 empty
[cpu0_LQ] entry:  18 empty
[cpu0_LQ] entry:  19 empty
[cpu0_LQ] entry:  20 empty
[cpu0_LQ] entry:  21 empty
[cpu0_LQ] entry:  22 empty
[cpu0_LQ] entry:  23 empty
[cpu0_LQ] entry:  24 empty
[cpu0_LQ] entry:  25 empty
[cpu0_LQ] entry:  26 empty
[cpu0_LQ] entry:  27 empty
[cpu0_LQ] entry:  28 empty
[cpu0_LQ] entry:  29 empty
[cpu0_LQ] entry:  30 empty
[cpu0_LQ] entry:  31 empty
[cpu0_LQ] entry:  32 empty
[cpu0_LQ] entry:  33 empty
[cpu0_LQ] entry:  34 empty
[cpu0_LQ] entry:  35 empty
[cpu0_LQ] entry:  36 empty
[cpu0_LQ] entry:  37 empty
[cpu0_LQ] entry:  38 empty
[cpu0_LQ] entry:  39 empty
[cpu0_LQ] entry:  40 empty
[cpu0_LQ] entry:  41 empty
[cpu0_LQ] entry:  42 empty
[cpu0_LQ] entry:  43 empty
[cpu0_LQ] entry:  44 empty
[cpu0_LQ] entry:  45 empty
[cpu0_LQ] entry:  46 empty
[cpu0_LQ] entry:  47 empty
[cpu0_LQ] entry:  48 empty
[cpu0_LQ] entry:  49 empty
[cpu0_LQ] entry:  50 empty
[cpu0_LQ] entry:  51 empty
[cpu0_LQ] entry:  52 empty
[cpu0_LQ] entry:  53 empty
[cpu0_LQ] entry:  54 empty
[cpu0_LQ] entry:  55 empty
[cpu0_LQ] entry:  56 empty
[cpu0_LQ] entry:  57 empty
[cpu0_LQ] entry:  58 empty
[cpu0_LQ] entry:  59 empty
[cpu0_LQ] entry:  60 empty
[cpu0_LQ] entry:  61 empty
[cpu0_LQ] entry:  62 empty
[cpu0_LQ] entry:  63 empty
[cpu0_LQ] entry:  64 empty
[cpu0_LQ] entry:  65 empty
[cpu0_LQ] entry:  66 empty
[cpu0_LQ] entry:  67 empty
[cpu0_LQ] entry:  68 empty
[cpu0_LQ] entry:  69 empty
[cpu0_LQ] entry:  70 empty
[cpu0_LQ] entry:  71 empty
[cpu0_LQ] entry:  72 empty
[cpu0_LQ] entry:  73 empty
[cpu0_LQ] entry:  74 empty
[cpu0_LQ] entry:  75 empty
[cpu0_LQ] entry:  76 empty
[cpu0_LQ] entry:  77 empty
[cpu0_LQ] entry:  78 empty
[cpu0_LQ] entry:  79 empty
[cpu0_LQ] entry:  80 empty
[cpu0_LQ] entry:  81 empty
[cpu0_LQ] entry:  82 empty
[cpu0_LQ] entry:  83 empty
[cpu0_LQ] entry:  84 empty
[cpu0_LQ] entry:  85 empty
[cpu0_LQ] entry:  86 empty
[cpu0_LQ] entry:  87 empty
[cpu0_LQ] entry:  88 empty
[cpu0_LQ] entry:  89 empty
[cpu0_LQ] entry:  90 empty
[cpu0_LQ] entry:  91 empty
[cpu0_LQ] entry:  92 empty
[cpu0_LQ] entry:  93 empty
[cpu0_LQ] entry:  94 empty
[cpu0_LQ] entry:  95 empty
[cpu0_LQ] entry:  96 empty
[cpu0_LQ] entry:  97 empty
[cpu0_LQ] entry:  98 empty
[cpu0_LQ] entry:  99 empty
[cpu0_LQ] entry: 100 empty
[cpu0_LQ] entry: 101 empty
[cpu0_LQ] entry: 102 empty
[cpu0_LQ] entry: 103 empty
[cpu0_LQ] entry: 104 empty
[cpu0_LQ] entry: 105 empty
[cpu0_LQ] entry: 106 empty
[cpu0_LQ] entry: 107 empty
[cpu0_LQ] entry: 108 empty
[cpu0_LQ] entry: 109 empty
[cpu0_LQ] entry: 110 empty
[cpu0_LQ] entry: 111 empty
[cpu0_LQ] entry: 112 empty
[cpu0_LQ] entry: 113 empty
[cpu0_LQ] entry: 114 empty
[cpu0_LQ] entry: 115 empty
[cpu0_LQ] entry: 116 empty
[cpu0_LQ] entry: 117 empty
[cpu0_LQ] entry: 118 empty
[cpu0_LQ] entry: 119 empty
[cpu0_LQ] entry: 120 empty
[cpu0_LQ] entry: 121 empty
[cpu0_LQ] entry: 122 empty
[cpu0_LQ] entry: 123 empty
[cpu0_LQ] entry: 124 empty
[cpu0_LQ] entry: 125 empty
[cpu0_LQ] entry: 126 empty
[cpu0_LQ] entry: 127 empty

cpu0_SQ empty

cpu0_STLB_MSHR empty

cpu0_STLB_tags empty

cpu0_STLB_translation empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_STLB_RQ empty

cpu0_STLB_WQ empty

cpu0_STLB_PQ empty

cpu0_L2C_MSHR empty

cpu0_L2C_tags empty

cpu0_L2C_translation empty

cpu0_L2C_RQ empty

cpu0_L2C_WQ empty

cpu0_L2C_PQ empty

cpu0_L2C_RQ empty

cpu0_L2C_WQ empty

cpu0_L2C_PQ empty

cpu0_L1I_MSHR empty

cpu0_L1I_tags empty

cpu0_L1I_translation empty

cpu0_L1I_RQ empty

cpu0_L1I_WQ empty

cpu0_L1I_PQ empty

cpu0_L1D_MSHR empty

cpu0_L1D_tags empty

cpu0_L1D_translation empty

cpu0_L1D_RQ empty

cpu0_L1D_WQ empty

cpu0_L1D_PQ empty

cpu0_L1D_RQ empty

cpu0_L1D_WQ empty

cpu0_L1D_PQ empty

cpu0_ITLB_MSHR empty

cpu0_ITLB_tags empty

cpu0_ITLB_translation empty

cpu0_ITLB_RQ empty

cpu0_ITLB_WQ empty

cpu0_ITLB_PQ empty

cpu0_DTLB_MSHR empty

cpu0_DTLB_tags empty

cpu0_DTLB_translation empty

cpu0_DTLB_RQ empty

cpu0_DTLB_WQ empty

cpu0_DTLB_PQ empty

LLC_MSHR empty

LLC_tags empty

LLC_translation empty

LLC_RQ empty

LLC_WQ empty

LLC_PQ empty

cpu0_PTW_MSHR empty

DRAM Channel 0
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty./run_champsim_all.sh: line 55: 3016025 Aborted                 (core dumped) "${cmd[@]}"
