// Seed: 1473794018
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wand id_3,
    output supply1 id_4,
    input tri id_5,
    output wire id_6,
    input wor id_7,
    input tri0 id_8,
    output tri id_9,
    output tri id_10,
    input wire id_11,
    output wire id_12,
    input wand id_13,
    output wand id_14,
    input wand id_15,
    output supply0 id_16
);
  wire id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18
  );
  assign id_9 = 1;
  always disable id_19;
endmodule
