0.6
2017.4
Dec 15 2017
21:07:18
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab6/lab6.srcs/sim_1/new/addb.v,1711704576,verilog,,,,addb,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab6/lab6.srcs/sim_1/new/substractionTb.v,1711706205,verilog,,,,substractionTb,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab6/lab6.srcs/sources_1/new/add.v,1711704372,verilog,,D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab6/lab6.srcs/sim_1/new/addb.v,,add,,,,,,,,
D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab6/lab6.srcs/sources_1/new/substraction.v,1711706031,verilog,,,,subtraction,,,,,,,,
