[2025-09-15 17:53:51] START suite=spec trace=445.gobmk-17B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/445.gobmk-17B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2765004 heartbeat IPC: 3.617 cumulative IPC: 3.617 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5273122 heartbeat IPC: 3.987 cumulative IPC: 3.793 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5273122 cumulative IPC: 3.793 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5273122 cumulative IPC: 3.793 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13635428 heartbeat IPC: 1.196 cumulative IPC: 1.196 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21571665 heartbeat IPC: 1.26 cumulative IPC: 1.227 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 29382506 heartbeat IPC: 1.28 cumulative IPC: 1.244 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37189456 heartbeat IPC: 1.281 cumulative IPC: 1.253 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 45251442 heartbeat IPC: 1.24 cumulative IPC: 1.251 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 53155479 heartbeat IPC: 1.265 cumulative IPC: 1.253 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 61160982 heartbeat IPC: 1.249 cumulative IPC: 1.253 (Simulation time: 00 hr 08 min 22 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 69060240 heartbeat IPC: 1.266 cumulative IPC: 1.254 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 77068227 heartbeat IPC: 1.249 cumulative IPC: 1.254 (Simulation time: 00 hr 10 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 79716056 cumulative IPC: 1.254 (Simulation time: 00 hr 11 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 79716056 cumulative IPC: 1.254 (Simulation time: 00 hr 11 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/445.gobmk-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.254 instructions: 100000001 cycles: 79716056
CPU 0 Branch Prediction Accuracy: 86.35% MPKI: 24.22 Average ROB Occupancy at Mispredict: 14.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02818
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 24.13
BRANCH_DIRECT_CALL: 0.06696
BRANCH_INDIRECT_CALL: 0.00014
BRANCH_RETURN: 0.00032


====Backend Stall Breakdown====
ROB_STALL: 614
LQ_STALL: 123
SQ_STALL: 312330


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 4.651515

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 614

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 132

cpu0->cpu0_STLB TOTAL        ACCESS:       7420 HIT:       7176 MISS:        244 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       7420 HIT:       7176 MISS:        244 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 446.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     387082 HIT:     381919 MISS:       5163 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     258703 HIT:     254724 MISS:       3979 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      57783 HIT:      57063 MISS:        720 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      70120 HIT:      70109 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        476 HIT:         23 MISS:        453 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 70.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13225686 HIT:   12935825 MISS:     289861 MSHR_MERGE:      61478
cpu0->cpu0_L1I LOAD         ACCESS:   13225686 HIT:   12935825 MISS:     289861 MSHR_MERGE:      61478
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   34869151 HIT:   34656822 MISS:     212329 MSHR_MERGE:     123748
cpu0->cpu0_L1D LOAD         ACCESS:   18572183 HIT:   18526889 MISS:      45294 MSHR_MERGE:      14973
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   16296480 HIT:   16129921 MISS:     166559 MSHR_MERGE:     108775
cpu0->cpu0_L1D TRANSLATION  ACCESS:        488 HIT:         12 MISS:        476 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10465388 HIT:   10465368 MISS:         20 MSHR_MERGE:         12
cpu0->cpu0_ITLB LOAD         ACCESS:   10465388 HIT:   10465368 MISS:         20 MSHR_MERGE:         12
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 454.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   33488413 HIT:   33476095 MISS:      12318 MSHR_MERGE:       4906
cpu0->cpu0_DTLB LOAD         ACCESS:   33488413 HIT:   33476095 MISS:      12318 MSHR_MERGE:       4906
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 19.24 cycles
cpu0->LLC TOTAL        ACCESS:       7016 HIT:       4251 MISS:       2765 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       3979 HIT:       1843 MISS:       2136 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        720 HIT:        451 MISS:        269 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1864 HIT:       1863 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        453 HIT:         94 MISS:        359 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 77.45 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:       2752
  AVG DBUS CONGESTED CYCLE: 2.868
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6643
[2025-09-15 18:05:20] END   suite=spec trace=445.gobmk-17B (rc=0)
