Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Wed May 28 18:52:47 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.842293 ohm/um, via_r = 1.815407 ohm/cut, c = 0.126927 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.857214 ohm/um, via_r = 1.815407 ohm/cut, c = 0.148808 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1316, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1316, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port D on cell counter_and_parity/busy_reg for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.751362 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/busy_reg for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 5.155010 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell counter_and_parity/busy_reg for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 3.529530 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell syndrome_inst/corrected_counter_reg[63] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 5.154724 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_neg_reg[62] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 5.152626 (POW-046)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[62]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[62] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 3.526440 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[62] for parameter Cout. Lowest table value = 0.000600, highest table value = 0.037700, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_neg_reg[61] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 5.155773 (POW-046)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[61]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[61] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 3.529320 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[61] for parameter Cout. Lowest table value = 0.000600, highest table value = 0.037700, value = 0.000000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[60]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[59]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[58]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[57]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[56]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[55]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[54]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[53]/QN are impossible given input states; converted to rise toggles. (POW-069)
Note - message 'POW-069' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 3.06e+05 nW ( 93.4%)
  Net Switching Power    = 2.17e+04 nW (  6.6%)
Total Dynamic Power      = 3.28e+05 nW (100.0%)

Cell Leakage Power       = 1.81e+05 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             2.87e+05               5.66e+03               1.06e+03               2.94e+05    ( 57.8%)        i
register                  1.15e+04               1.84e+03               8.77e+04               1.01e+05    ( 19.9%)         
sequential                4.18e+03               7.70e+01               8.87e+03               1.31e+04    (  2.6%)         
combinational             2.68e+03               1.41e+04               8.38e+04               1.01e+05    ( 19.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.06e+05 nW            2.17e+04 nW            1.81e+05 nW            5.09e+05 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.56e+05 nW ( 91.5%)
  Net Switching Power    = 1.45e+04 nW (  8.5%)
Total Dynamic Power      = 1.70e+05 nW (100.0%)

Cell Leakage Power       = 2.10e+03 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.47e+05               3.77e+03               1.35e+01               1.51e+05    ( 87.6%)        i
register                  5.74e+03               1.24e+03               1.01e+03               8.00e+03    (  4.6%)         
sequential                1.52e+03               4.96e+01               1.07e+02               1.67e+03    (  1.0%)         
combinational             1.31e+03               9.40e+03               9.64e+02               1.17e+04    (  6.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.56e+05 nW            1.45e+04 nW            2.10e+03 nW            1.72e+05 nW
1
