#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 21 01:24:50 2025
# Process ID: 43100
# Current directory: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41016 C:\Users\zhou\Desktop\FPGA激光雕刻机\jiguang1\jiguang1.xpr
# Log file: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/vivado.log
# Journal file: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 809.277 ; gain = 195.672
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.srcs/sources_1/new/uart.v] -no_script -reset -force -quiet
remove_files  C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.srcs/sources_1/new/uart.v
file delete -force C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.srcs/sources_1/new/uart.v
close [ open C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.srcs/sources_1/new/uart_rx_image.v w ]
add_files C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.srcs/sources_1/new/uart_rx_image.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 20
[Tue Oct 21 11:43:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Oct 21 11:44:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Oct 21 11:47:30 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
CRITICAL WARNING: [HDL 9-806] Syntax error near "logic". [C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.srcs/sources_1/new/move_fsm.v:59]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.srcs/sources_1/new/move_fsm.v:66]
[Tue Oct 21 14:30:00 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Oct 21 19:20:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Oct 21 19:29:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhou/Desktop/FPGA激光雕刻机/jiguang1/jiguang1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 19:58:33 2025...
