
BikeCiclo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002818  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000068  20000000  00002818  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000100  20000068  00002880  00020068  2**2
                  ALLOC
  3 .stack        00002000  20000168  00002980  00020068  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  6 .debug_info   000241f8  00000000  00000000  000200e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000343d  00000000  00000000  000442e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000041bc  00000000  00000000  0004771e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000450  00000000  00000000  0004b8da  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000498  00000000  00000000  0004bd2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018d36  00000000  00000000  0004c1c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000acf1  00000000  00000000  00064ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00083073  00000000  00000000  0006fbe9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000011b0  00000000  00000000  000f2c5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	68 21 00 20 79 12 00 00 75 12 00 00 75 12 00 00     h!. y...u...u...
	...
      2c:	75 12 00 00 00 00 00 00 00 00 00 00 75 12 00 00     u...........u...
      3c:	75 12 00 00 75 12 00 00 75 12 00 00 75 12 00 00     u...u...u...u...
      4c:	75 12 00 00 75 12 00 00 75 12 00 00 75 12 00 00     u...u...u...u...
      5c:	75 12 00 00 75 12 00 00 05 07 00 00 15 07 00 00     u...u...........
      6c:	25 07 00 00 35 07 00 00 45 07 00 00 55 07 00 00     %...5...E...U...
      7c:	75 12 00 00 75 12 00 00 75 12 00 00 75 12 00 00     u...u...u...u...
      8c:	75 12 00 00 75 12 00 00 00 00 00 00 00 00 00 00     u...u...........
      9c:	75 12 00 00 75 12 00 00 00 00 00 00 75 12 00 00     u...u.......u...
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000068 	.word	0x20000068
      d4:	00000000 	.word	0x00000000
      d8:	00002818 	.word	0x00002818

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000006c 	.word	0x2000006c
     108:	00002818 	.word	0x00002818
     10c:	00002818 	.word	0x00002818
     110:	00000000 	.word	0x00000000

00000114 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     114:	b500      	push	{lr}
     116:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     118:	ab01      	add	r3, sp, #4
     11a:	2280      	movs	r2, #128	; 0x80
     11c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     11e:	780a      	ldrb	r2, [r1, #0]
     120:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     122:	784a      	ldrb	r2, [r1, #1]
     124:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     126:	788a      	ldrb	r2, [r1, #2]
     128:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     12a:	0019      	movs	r1, r3
     12c:	4b01      	ldr	r3, [pc, #4]	; (134 <port_pin_set_config+0x20>)
     12e:	4798      	blx	r3
}
     130:	b003      	add	sp, #12
     132:	bd00      	pop	{pc}
     134:	00001215 	.word	0x00001215

00000138 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     138:	b570      	push	{r4, r5, r6, lr}
     13a:	b082      	sub	sp, #8
     13c:	0005      	movs	r5, r0
     13e:	000e      	movs	r6, r1
	uint16_t temp = 0;
     140:	2200      	movs	r2, #0
     142:	466b      	mov	r3, sp
     144:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     146:	4c06      	ldr	r4, [pc, #24]	; (160 <usart_serial_getchar+0x28>)
     148:	466b      	mov	r3, sp
     14a:	1d99      	adds	r1, r3, #6
     14c:	0028      	movs	r0, r5
     14e:	47a0      	blx	r4
     150:	2800      	cmp	r0, #0
     152:	d1f9      	bne.n	148 <usart_serial_getchar+0x10>

	*c = temp;
     154:	466b      	mov	r3, sp
     156:	3306      	adds	r3, #6
     158:	881b      	ldrh	r3, [r3, #0]
     15a:	7033      	strb	r3, [r6, #0]
}
     15c:	b002      	add	sp, #8
     15e:	bd70      	pop	{r4, r5, r6, pc}
     160:	00000ad5 	.word	0x00000ad5

00000164 <usart_serial_putchar>:
{
     164:	b570      	push	{r4, r5, r6, lr}
     166:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     168:	b28c      	uxth	r4, r1
     16a:	4e03      	ldr	r6, [pc, #12]	; (178 <usart_serial_putchar+0x14>)
     16c:	0021      	movs	r1, r4
     16e:	0028      	movs	r0, r5
     170:	47b0      	blx	r6
     172:	2800      	cmp	r0, #0
     174:	d1fa      	bne.n	16c <usart_serial_putchar+0x8>
}
     176:	bd70      	pop	{r4, r5, r6, pc}
     178:	00000aa9 	.word	0x00000aa9

0000017c <config_usarts>:
 *
 * \param none
 * \return none
 *
 */  
void config_usarts(){
     17c:	b510      	push	{r4, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     17e:	4b18      	ldr	r3, [pc, #96]	; (1e0 <config_usarts+0x64>)
     180:	2280      	movs	r2, #128	; 0x80
     182:	05d2      	lsls	r2, r2, #23
     184:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     186:	2200      	movs	r2, #0
     188:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
     18a:	21ff      	movs	r1, #255	; 0xff
     18c:	8119      	strh	r1, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
     18e:	2100      	movs	r1, #0
     190:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     192:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
     194:	2096      	movs	r0, #150	; 0x96
     196:	0180      	lsls	r0, r0, #6
     198:	6218      	str	r0, [r3, #32]
	config->receiver_enable  = true;
     19a:	2001      	movs	r0, #1
     19c:	2424      	movs	r4, #36	; 0x24
     19e:	5518      	strb	r0, [r3, r4]
	config->transmitter_enable = true;
     1a0:	3401      	adds	r4, #1
     1a2:	5518      	strb	r0, [r3, r4]
	config->clock_polarity_inverted = false;
     1a4:	3025      	adds	r0, #37	; 0x25
     1a6:	541a      	strb	r2, [r3, r0]
	config->use_external_clock = false;
     1a8:	3001      	adds	r0, #1
     1aa:	541a      	strb	r2, [r3, r0]
	config->ext_clock_freq   = 0;
     1ac:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     1ae:	3005      	adds	r0, #5
     1b0:	541a      	strb	r2, [r3, r0]
	config->generator_source = GCLK_GENERATOR_0;
     1b2:	3001      	adds	r0, #1
     1b4:	541a      	strb	r2, [r3, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     1b6:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     1b8:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     1ba:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     1bc:	7619      	strb	r1, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     1be:	7719      	strb	r1, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     1c0:	7659      	strb	r1, [r3, #25]
	config->receive_pulse_length                    = 19;
     1c2:	2213      	movs	r2, #19
     1c4:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     1c6:	7759      	strb	r1, [r3, #29]
	usart_get_config_defaults(&usart_conf);
	usart_conf.baudrate    = 9600;
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
     1c8:	2280      	movs	r2, #128	; 0x80
     1ca:	0352      	lsls	r2, r2, #13
     1cc:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
     1ce:	4a05      	ldr	r2, [pc, #20]	; (1e4 <config_usarts+0x68>)
     1d0:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
     1d2:	4a05      	ldr	r2, [pc, #20]	; (1e8 <config_usarts+0x6c>)
     1d4:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
     1d6:	2201      	movs	r2, #1
     1d8:	4252      	negs	r2, r2
     1da:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
     1dc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     1de:	bd10      	pop	{r4, pc}
     1e0:	20000100 	.word	0x20000100
     1e4:	00040003 	.word	0x00040003
     1e8:	00050003 	.word	0x00050003

000001ec <init_usart>:
 *
 * \param none
 * \return none
 *
 */ 
void init_usart(){
     1ec:	b570      	push	{r4, r5, r6, lr}
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     1ee:	4c15      	ldr	r4, [pc, #84]	; (244 <init_usart+0x58>)
     1f0:	4b15      	ldr	r3, [pc, #84]	; (248 <init_usart+0x5c>)
     1f2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     1f4:	4a15      	ldr	r2, [pc, #84]	; (24c <init_usart+0x60>)
     1f6:	4b16      	ldr	r3, [pc, #88]	; (250 <init_usart+0x64>)
     1f8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     1fa:	4a16      	ldr	r2, [pc, #88]	; (254 <init_usart+0x68>)
     1fc:	4b16      	ldr	r3, [pc, #88]	; (258 <init_usart+0x6c>)
     1fe:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
     200:	4a16      	ldr	r2, [pc, #88]	; (25c <init_usart+0x70>)
     202:	4917      	ldr	r1, [pc, #92]	; (260 <init_usart+0x74>)
     204:	0020      	movs	r0, r4
     206:	4b17      	ldr	r3, [pc, #92]	; (264 <init_usart+0x78>)
     208:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     20a:	4e17      	ldr	r6, [pc, #92]	; (268 <init_usart+0x7c>)
     20c:	6833      	ldr	r3, [r6, #0]
     20e:	6898      	ldr	r0, [r3, #8]
     210:	2100      	movs	r1, #0
     212:	4d16      	ldr	r5, [pc, #88]	; (26c <init_usart+0x80>)
     214:	47a8      	blx	r5
	setbuf(stdin, NULL);
     216:	6833      	ldr	r3, [r6, #0]
     218:	6858      	ldr	r0, [r3, #4]
     21a:	2100      	movs	r1, #0
     21c:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     21e:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     220:	0028      	movs	r0, r5
     222:	4b13      	ldr	r3, [pc, #76]	; (270 <init_usart+0x84>)
     224:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     226:	231f      	movs	r3, #31
     228:	4018      	ands	r0, r3
     22a:	3b1e      	subs	r3, #30
     22c:	4083      	lsls	r3, r0
     22e:	4a11      	ldr	r2, [pc, #68]	; (274 <init_usart+0x88>)
     230:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     232:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     234:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     236:	2b00      	cmp	r3, #0
     238:	d1fc      	bne.n	234 <init_usart+0x48>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     23a:	682b      	ldr	r3, [r5, #0]
     23c:	2202      	movs	r2, #2
     23e:	4313      	orrs	r3, r2
     240:	602b      	str	r3, [r5, #0]
	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &usart_conf);
	usart_enable(&usart_instance);
}
     242:	bd70      	pop	{r4, r5, r6, pc}
     244:	200000cc 	.word	0x200000cc
     248:	20000160 	.word	0x20000160
     24c:	00000165 	.word	0x00000165
     250:	2000015c 	.word	0x2000015c
     254:	00000139 	.word	0x00000139
     258:	20000158 	.word	0x20000158
     25c:	20000100 	.word	0x20000100
     260:	42000800 	.word	0x42000800
     264:	00000765 	.word	0x00000765
     268:	20000004 	.word	0x20000004
     26c:	0000174d 	.word	0x0000174d
     270:	000006d5 	.word	0x000006d5
     274:	e000e100 	.word	0xe000e100

00000278 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     278:	4b0c      	ldr	r3, [pc, #48]	; (2ac <cpu_irq_enter_critical+0x34>)
     27a:	681b      	ldr	r3, [r3, #0]
     27c:	2b00      	cmp	r3, #0
     27e:	d106      	bne.n	28e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     280:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     284:	2b00      	cmp	r3, #0
     286:	d007      	beq.n	298 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     288:	2200      	movs	r2, #0
     28a:	4b09      	ldr	r3, [pc, #36]	; (2b0 <cpu_irq_enter_critical+0x38>)
     28c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     28e:	4a07      	ldr	r2, [pc, #28]	; (2ac <cpu_irq_enter_critical+0x34>)
     290:	6813      	ldr	r3, [r2, #0]
     292:	3301      	adds	r3, #1
     294:	6013      	str	r3, [r2, #0]
}
     296:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     298:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     29a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     29e:	2200      	movs	r2, #0
     2a0:	4b04      	ldr	r3, [pc, #16]	; (2b4 <cpu_irq_enter_critical+0x3c>)
     2a2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     2a4:	3201      	adds	r2, #1
     2a6:	4b02      	ldr	r3, [pc, #8]	; (2b0 <cpu_irq_enter_critical+0x38>)
     2a8:	701a      	strb	r2, [r3, #0]
     2aa:	e7f0      	b.n	28e <cpu_irq_enter_critical+0x16>
     2ac:	20000084 	.word	0x20000084
     2b0:	20000088 	.word	0x20000088
     2b4:	20000000 	.word	0x20000000

000002b8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     2b8:	4b08      	ldr	r3, [pc, #32]	; (2dc <cpu_irq_leave_critical+0x24>)
     2ba:	681a      	ldr	r2, [r3, #0]
     2bc:	3a01      	subs	r2, #1
     2be:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     2c0:	681b      	ldr	r3, [r3, #0]
     2c2:	2b00      	cmp	r3, #0
     2c4:	d109      	bne.n	2da <cpu_irq_leave_critical+0x22>
     2c6:	4b06      	ldr	r3, [pc, #24]	; (2e0 <cpu_irq_leave_critical+0x28>)
     2c8:	781b      	ldrb	r3, [r3, #0]
     2ca:	2b00      	cmp	r3, #0
     2cc:	d005      	beq.n	2da <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     2ce:	2201      	movs	r2, #1
     2d0:	4b04      	ldr	r3, [pc, #16]	; (2e4 <cpu_irq_leave_critical+0x2c>)
     2d2:	701a      	strb	r2, [r3, #0]
     2d4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     2d8:	b662      	cpsie	i
	}
}
     2da:	4770      	bx	lr
     2dc:	20000084 	.word	0x20000084
     2e0:	20000088 	.word	0x20000088
     2e4:	20000000 	.word	0x20000000

000002e8 <system_board_init>:




void system_board_init(void)
{
     2e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     2ea:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     2ec:	ac01      	add	r4, sp, #4
     2ee:	2501      	movs	r5, #1
     2f0:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     2f2:	2700      	movs	r7, #0
     2f4:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     2f6:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     2f8:	0021      	movs	r1, r4
     2fa:	2013      	movs	r0, #19
     2fc:	4e06      	ldr	r6, [pc, #24]	; (318 <system_board_init+0x30>)
     2fe:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     300:	2280      	movs	r2, #128	; 0x80
     302:	0312      	lsls	r2, r2, #12
     304:	4b05      	ldr	r3, [pc, #20]	; (31c <system_board_init+0x34>)
     306:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     308:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     30a:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     30c:	0021      	movs	r1, r4
     30e:	201c      	movs	r0, #28
     310:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     312:	b003      	add	sp, #12
     314:	bdf0      	pop	{r4, r5, r6, r7, pc}
     316:	46c0      	nop			; (mov r8, r8)
     318:	00000115 	.word	0x00000115
     31c:	41004400 	.word	0x41004400

00000320 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     320:	b5f0      	push	{r4, r5, r6, r7, lr}
     322:	46de      	mov	lr, fp
     324:	4657      	mov	r7, sl
     326:	464e      	mov	r6, r9
     328:	4645      	mov	r5, r8
     32a:	b5e0      	push	{r5, r6, r7, lr}
     32c:	b087      	sub	sp, #28
     32e:	4680      	mov	r8, r0
     330:	9104      	str	r1, [sp, #16]
     332:	0016      	movs	r6, r2
     334:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     336:	2200      	movs	r2, #0
     338:	2300      	movs	r3, #0
     33a:	2100      	movs	r1, #0
     33c:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     33e:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     340:	2001      	movs	r0, #1
     342:	0021      	movs	r1, r4
     344:	9600      	str	r6, [sp, #0]
     346:	9701      	str	r7, [sp, #4]
     348:	465c      	mov	r4, fp
     34a:	9403      	str	r4, [sp, #12]
     34c:	4644      	mov	r4, r8
     34e:	9405      	str	r4, [sp, #20]
     350:	e013      	b.n	37a <long_division+0x5a>
     352:	2420      	movs	r4, #32
     354:	1a64      	subs	r4, r4, r1
     356:	0005      	movs	r5, r0
     358:	40e5      	lsrs	r5, r4
     35a:	46a8      	mov	r8, r5
     35c:	e014      	b.n	388 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     35e:	9c00      	ldr	r4, [sp, #0]
     360:	9d01      	ldr	r5, [sp, #4]
     362:	1b12      	subs	r2, r2, r4
     364:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     366:	465c      	mov	r4, fp
     368:	464d      	mov	r5, r9
     36a:	432c      	orrs	r4, r5
     36c:	46a3      	mov	fp, r4
     36e:	9c03      	ldr	r4, [sp, #12]
     370:	4645      	mov	r5, r8
     372:	432c      	orrs	r4, r5
     374:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     376:	3901      	subs	r1, #1
     378:	d325      	bcc.n	3c6 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     37a:	2420      	movs	r4, #32
     37c:	4264      	negs	r4, r4
     37e:	190c      	adds	r4, r1, r4
     380:	d4e7      	bmi.n	352 <long_division+0x32>
     382:	0005      	movs	r5, r0
     384:	40a5      	lsls	r5, r4
     386:	46a8      	mov	r8, r5
     388:	0004      	movs	r4, r0
     38a:	408c      	lsls	r4, r1
     38c:	46a1      	mov	r9, r4
		r = r << 1;
     38e:	1892      	adds	r2, r2, r2
     390:	415b      	adcs	r3, r3
     392:	0014      	movs	r4, r2
     394:	001d      	movs	r5, r3
		if (n & bit_shift) {
     396:	9e05      	ldr	r6, [sp, #20]
     398:	464f      	mov	r7, r9
     39a:	403e      	ands	r6, r7
     39c:	46b4      	mov	ip, r6
     39e:	9e04      	ldr	r6, [sp, #16]
     3a0:	4647      	mov	r7, r8
     3a2:	403e      	ands	r6, r7
     3a4:	46b2      	mov	sl, r6
     3a6:	4666      	mov	r6, ip
     3a8:	4657      	mov	r7, sl
     3aa:	433e      	orrs	r6, r7
     3ac:	d003      	beq.n	3b6 <long_division+0x96>
			r |= 0x01;
     3ae:	0006      	movs	r6, r0
     3b0:	4326      	orrs	r6, r4
     3b2:	0032      	movs	r2, r6
     3b4:	002b      	movs	r3, r5
		if (r >= d) {
     3b6:	9c00      	ldr	r4, [sp, #0]
     3b8:	9d01      	ldr	r5, [sp, #4]
     3ba:	429d      	cmp	r5, r3
     3bc:	d8db      	bhi.n	376 <long_division+0x56>
     3be:	d1ce      	bne.n	35e <long_division+0x3e>
     3c0:	4294      	cmp	r4, r2
     3c2:	d8d8      	bhi.n	376 <long_division+0x56>
     3c4:	e7cb      	b.n	35e <long_division+0x3e>
     3c6:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     3c8:	4658      	mov	r0, fp
     3ca:	0019      	movs	r1, r3
     3cc:	b007      	add	sp, #28
     3ce:	bc3c      	pop	{r2, r3, r4, r5}
     3d0:	4690      	mov	r8, r2
     3d2:	4699      	mov	r9, r3
     3d4:	46a2      	mov	sl, r4
     3d6:	46ab      	mov	fp, r5
     3d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

000003da <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     3da:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     3dc:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     3de:	2340      	movs	r3, #64	; 0x40
     3e0:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     3e2:	4281      	cmp	r1, r0
     3e4:	d202      	bcs.n	3ec <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     3e6:	0018      	movs	r0, r3
     3e8:	bd10      	pop	{r4, pc}
		baud_calculated++;
     3ea:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     3ec:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     3ee:	1c63      	adds	r3, r4, #1
     3f0:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     3f2:	4288      	cmp	r0, r1
     3f4:	d9f9      	bls.n	3ea <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     3f6:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     3f8:	2cff      	cmp	r4, #255	; 0xff
     3fa:	d8f4      	bhi.n	3e6 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     3fc:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     3fe:	2300      	movs	r3, #0
     400:	e7f1      	b.n	3e6 <_sercom_get_sync_baud_val+0xc>
	...

00000404 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     404:	b5f0      	push	{r4, r5, r6, r7, lr}
     406:	b083      	sub	sp, #12
     408:	000f      	movs	r7, r1
     40a:	0016      	movs	r6, r2
     40c:	aa08      	add	r2, sp, #32
     40e:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     410:	0004      	movs	r4, r0
     412:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     414:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     416:	42bc      	cmp	r4, r7
     418:	d902      	bls.n	420 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     41a:	0010      	movs	r0, r2
     41c:	b003      	add	sp, #12
     41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     420:	2b00      	cmp	r3, #0
     422:	d114      	bne.n	44e <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     424:	0002      	movs	r2, r0
     426:	0008      	movs	r0, r1
     428:	2100      	movs	r1, #0
     42a:	4c19      	ldr	r4, [pc, #100]	; (490 <_sercom_get_async_baud_val+0x8c>)
     42c:	47a0      	blx	r4
     42e:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     430:	003a      	movs	r2, r7
     432:	2300      	movs	r3, #0
     434:	2000      	movs	r0, #0
     436:	4c17      	ldr	r4, [pc, #92]	; (494 <_sercom_get_async_baud_val+0x90>)
     438:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     43a:	2200      	movs	r2, #0
     43c:	2301      	movs	r3, #1
     43e:	1a12      	subs	r2, r2, r0
     440:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     442:	0c12      	lsrs	r2, r2, #16
     444:	041b      	lsls	r3, r3, #16
     446:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     448:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     44a:	2200      	movs	r2, #0
     44c:	e7e5      	b.n	41a <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     44e:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     450:	2b01      	cmp	r3, #1
     452:	d1f9      	bne.n	448 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     454:	000a      	movs	r2, r1
     456:	2300      	movs	r3, #0
     458:	2100      	movs	r1, #0
     45a:	4c0d      	ldr	r4, [pc, #52]	; (490 <_sercom_get_async_baud_val+0x8c>)
     45c:	47a0      	blx	r4
     45e:	0002      	movs	r2, r0
     460:	000b      	movs	r3, r1
     462:	9200      	str	r2, [sp, #0]
     464:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     466:	0038      	movs	r0, r7
     468:	2100      	movs	r1, #0
     46a:	4c0a      	ldr	r4, [pc, #40]	; (494 <_sercom_get_async_baud_val+0x90>)
     46c:	47a0      	blx	r4
     46e:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     470:	2380      	movs	r3, #128	; 0x80
     472:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     474:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     476:	4298      	cmp	r0, r3
     478:	d8cf      	bhi.n	41a <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     47a:	0f79      	lsrs	r1, r7, #29
     47c:	00f8      	lsls	r0, r7, #3
     47e:	9a00      	ldr	r2, [sp, #0]
     480:	9b01      	ldr	r3, [sp, #4]
     482:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     484:	00ea      	lsls	r2, r5, #3
     486:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     488:	b2d2      	uxtb	r2, r2
     48a:	0352      	lsls	r2, r2, #13
     48c:	432a      	orrs	r2, r5
     48e:	e7db      	b.n	448 <_sercom_get_async_baud_val+0x44>
     490:	00001599 	.word	0x00001599
     494:	00000321 	.word	0x00000321

00000498 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     498:	b510      	push	{r4, lr}
     49a:	b082      	sub	sp, #8
     49c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     49e:	4b0e      	ldr	r3, [pc, #56]	; (4d8 <sercom_set_gclk_generator+0x40>)
     4a0:	781b      	ldrb	r3, [r3, #0]
     4a2:	2b00      	cmp	r3, #0
     4a4:	d007      	beq.n	4b6 <sercom_set_gclk_generator+0x1e>
     4a6:	2900      	cmp	r1, #0
     4a8:	d105      	bne.n	4b6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     4aa:	4b0b      	ldr	r3, [pc, #44]	; (4d8 <sercom_set_gclk_generator+0x40>)
     4ac:	785b      	ldrb	r3, [r3, #1]
     4ae:	4283      	cmp	r3, r0
     4b0:	d010      	beq.n	4d4 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     4b2:	201d      	movs	r0, #29
     4b4:	e00c      	b.n	4d0 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     4b6:	a901      	add	r1, sp, #4
     4b8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     4ba:	2013      	movs	r0, #19
     4bc:	4b07      	ldr	r3, [pc, #28]	; (4dc <sercom_set_gclk_generator+0x44>)
     4be:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     4c0:	2013      	movs	r0, #19
     4c2:	4b07      	ldr	r3, [pc, #28]	; (4e0 <sercom_set_gclk_generator+0x48>)
     4c4:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     4c6:	4b04      	ldr	r3, [pc, #16]	; (4d8 <sercom_set_gclk_generator+0x40>)
     4c8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     4ca:	2201      	movs	r2, #1
     4cc:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     4ce:	2000      	movs	r0, #0
}
     4d0:	b002      	add	sp, #8
     4d2:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     4d4:	2000      	movs	r0, #0
     4d6:	e7fb      	b.n	4d0 <sercom_set_gclk_generator+0x38>
     4d8:	2000008c 	.word	0x2000008c
     4dc:	0000111d 	.word	0x0000111d
     4e0:	00001091 	.word	0x00001091

000004e4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     4e4:	4b40      	ldr	r3, [pc, #256]	; (5e8 <_sercom_get_default_pad+0x104>)
     4e6:	4298      	cmp	r0, r3
     4e8:	d031      	beq.n	54e <_sercom_get_default_pad+0x6a>
     4ea:	d90a      	bls.n	502 <_sercom_get_default_pad+0x1e>
     4ec:	4b3f      	ldr	r3, [pc, #252]	; (5ec <_sercom_get_default_pad+0x108>)
     4ee:	4298      	cmp	r0, r3
     4f0:	d04d      	beq.n	58e <_sercom_get_default_pad+0xaa>
     4f2:	4b3f      	ldr	r3, [pc, #252]	; (5f0 <_sercom_get_default_pad+0x10c>)
     4f4:	4298      	cmp	r0, r3
     4f6:	d05a      	beq.n	5ae <_sercom_get_default_pad+0xca>
     4f8:	4b3e      	ldr	r3, [pc, #248]	; (5f4 <_sercom_get_default_pad+0x110>)
     4fa:	4298      	cmp	r0, r3
     4fc:	d037      	beq.n	56e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     4fe:	2000      	movs	r0, #0
}
     500:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     502:	4b3d      	ldr	r3, [pc, #244]	; (5f8 <_sercom_get_default_pad+0x114>)
     504:	4298      	cmp	r0, r3
     506:	d00c      	beq.n	522 <_sercom_get_default_pad+0x3e>
     508:	4b3c      	ldr	r3, [pc, #240]	; (5fc <_sercom_get_default_pad+0x118>)
     50a:	4298      	cmp	r0, r3
     50c:	d1f7      	bne.n	4fe <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     50e:	2901      	cmp	r1, #1
     510:	d017      	beq.n	542 <_sercom_get_default_pad+0x5e>
     512:	2900      	cmp	r1, #0
     514:	d05d      	beq.n	5d2 <_sercom_get_default_pad+0xee>
     516:	2902      	cmp	r1, #2
     518:	d015      	beq.n	546 <_sercom_get_default_pad+0x62>
     51a:	2903      	cmp	r1, #3
     51c:	d015      	beq.n	54a <_sercom_get_default_pad+0x66>
	return 0;
     51e:	2000      	movs	r0, #0
     520:	e7ee      	b.n	500 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     522:	2901      	cmp	r1, #1
     524:	d007      	beq.n	536 <_sercom_get_default_pad+0x52>
     526:	2900      	cmp	r1, #0
     528:	d051      	beq.n	5ce <_sercom_get_default_pad+0xea>
     52a:	2902      	cmp	r1, #2
     52c:	d005      	beq.n	53a <_sercom_get_default_pad+0x56>
     52e:	2903      	cmp	r1, #3
     530:	d005      	beq.n	53e <_sercom_get_default_pad+0x5a>
	return 0;
     532:	2000      	movs	r0, #0
     534:	e7e4      	b.n	500 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     536:	4832      	ldr	r0, [pc, #200]	; (600 <_sercom_get_default_pad+0x11c>)
     538:	e7e2      	b.n	500 <_sercom_get_default_pad+0x1c>
     53a:	4832      	ldr	r0, [pc, #200]	; (604 <_sercom_get_default_pad+0x120>)
     53c:	e7e0      	b.n	500 <_sercom_get_default_pad+0x1c>
     53e:	4832      	ldr	r0, [pc, #200]	; (608 <_sercom_get_default_pad+0x124>)
     540:	e7de      	b.n	500 <_sercom_get_default_pad+0x1c>
     542:	4832      	ldr	r0, [pc, #200]	; (60c <_sercom_get_default_pad+0x128>)
     544:	e7dc      	b.n	500 <_sercom_get_default_pad+0x1c>
     546:	4832      	ldr	r0, [pc, #200]	; (610 <_sercom_get_default_pad+0x12c>)
     548:	e7da      	b.n	500 <_sercom_get_default_pad+0x1c>
     54a:	4832      	ldr	r0, [pc, #200]	; (614 <_sercom_get_default_pad+0x130>)
     54c:	e7d8      	b.n	500 <_sercom_get_default_pad+0x1c>
     54e:	2901      	cmp	r1, #1
     550:	d007      	beq.n	562 <_sercom_get_default_pad+0x7e>
     552:	2900      	cmp	r1, #0
     554:	d03f      	beq.n	5d6 <_sercom_get_default_pad+0xf2>
     556:	2902      	cmp	r1, #2
     558:	d005      	beq.n	566 <_sercom_get_default_pad+0x82>
     55a:	2903      	cmp	r1, #3
     55c:	d005      	beq.n	56a <_sercom_get_default_pad+0x86>
	return 0;
     55e:	2000      	movs	r0, #0
     560:	e7ce      	b.n	500 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     562:	482d      	ldr	r0, [pc, #180]	; (618 <_sercom_get_default_pad+0x134>)
     564:	e7cc      	b.n	500 <_sercom_get_default_pad+0x1c>
     566:	482d      	ldr	r0, [pc, #180]	; (61c <_sercom_get_default_pad+0x138>)
     568:	e7ca      	b.n	500 <_sercom_get_default_pad+0x1c>
     56a:	482d      	ldr	r0, [pc, #180]	; (620 <_sercom_get_default_pad+0x13c>)
     56c:	e7c8      	b.n	500 <_sercom_get_default_pad+0x1c>
     56e:	2901      	cmp	r1, #1
     570:	d007      	beq.n	582 <_sercom_get_default_pad+0x9e>
     572:	2900      	cmp	r1, #0
     574:	d031      	beq.n	5da <_sercom_get_default_pad+0xf6>
     576:	2902      	cmp	r1, #2
     578:	d005      	beq.n	586 <_sercom_get_default_pad+0xa2>
     57a:	2903      	cmp	r1, #3
     57c:	d005      	beq.n	58a <_sercom_get_default_pad+0xa6>
	return 0;
     57e:	2000      	movs	r0, #0
     580:	e7be      	b.n	500 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     582:	4828      	ldr	r0, [pc, #160]	; (624 <_sercom_get_default_pad+0x140>)
     584:	e7bc      	b.n	500 <_sercom_get_default_pad+0x1c>
     586:	4828      	ldr	r0, [pc, #160]	; (628 <_sercom_get_default_pad+0x144>)
     588:	e7ba      	b.n	500 <_sercom_get_default_pad+0x1c>
     58a:	4828      	ldr	r0, [pc, #160]	; (62c <_sercom_get_default_pad+0x148>)
     58c:	e7b8      	b.n	500 <_sercom_get_default_pad+0x1c>
     58e:	2901      	cmp	r1, #1
     590:	d007      	beq.n	5a2 <_sercom_get_default_pad+0xbe>
     592:	2900      	cmp	r1, #0
     594:	d023      	beq.n	5de <_sercom_get_default_pad+0xfa>
     596:	2902      	cmp	r1, #2
     598:	d005      	beq.n	5a6 <_sercom_get_default_pad+0xc2>
     59a:	2903      	cmp	r1, #3
     59c:	d005      	beq.n	5aa <_sercom_get_default_pad+0xc6>
	return 0;
     59e:	2000      	movs	r0, #0
     5a0:	e7ae      	b.n	500 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5a2:	4823      	ldr	r0, [pc, #140]	; (630 <_sercom_get_default_pad+0x14c>)
     5a4:	e7ac      	b.n	500 <_sercom_get_default_pad+0x1c>
     5a6:	4823      	ldr	r0, [pc, #140]	; (634 <_sercom_get_default_pad+0x150>)
     5a8:	e7aa      	b.n	500 <_sercom_get_default_pad+0x1c>
     5aa:	4823      	ldr	r0, [pc, #140]	; (638 <_sercom_get_default_pad+0x154>)
     5ac:	e7a8      	b.n	500 <_sercom_get_default_pad+0x1c>
     5ae:	2901      	cmp	r1, #1
     5b0:	d007      	beq.n	5c2 <_sercom_get_default_pad+0xde>
     5b2:	2900      	cmp	r1, #0
     5b4:	d015      	beq.n	5e2 <_sercom_get_default_pad+0xfe>
     5b6:	2902      	cmp	r1, #2
     5b8:	d005      	beq.n	5c6 <_sercom_get_default_pad+0xe2>
     5ba:	2903      	cmp	r1, #3
     5bc:	d005      	beq.n	5ca <_sercom_get_default_pad+0xe6>
	return 0;
     5be:	2000      	movs	r0, #0
     5c0:	e79e      	b.n	500 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5c2:	481e      	ldr	r0, [pc, #120]	; (63c <_sercom_get_default_pad+0x158>)
     5c4:	e79c      	b.n	500 <_sercom_get_default_pad+0x1c>
     5c6:	481e      	ldr	r0, [pc, #120]	; (640 <_sercom_get_default_pad+0x15c>)
     5c8:	e79a      	b.n	500 <_sercom_get_default_pad+0x1c>
     5ca:	481e      	ldr	r0, [pc, #120]	; (644 <_sercom_get_default_pad+0x160>)
     5cc:	e798      	b.n	500 <_sercom_get_default_pad+0x1c>
     5ce:	481e      	ldr	r0, [pc, #120]	; (648 <_sercom_get_default_pad+0x164>)
     5d0:	e796      	b.n	500 <_sercom_get_default_pad+0x1c>
     5d2:	2003      	movs	r0, #3
     5d4:	e794      	b.n	500 <_sercom_get_default_pad+0x1c>
     5d6:	481d      	ldr	r0, [pc, #116]	; (64c <_sercom_get_default_pad+0x168>)
     5d8:	e792      	b.n	500 <_sercom_get_default_pad+0x1c>
     5da:	481d      	ldr	r0, [pc, #116]	; (650 <_sercom_get_default_pad+0x16c>)
     5dc:	e790      	b.n	500 <_sercom_get_default_pad+0x1c>
     5de:	481d      	ldr	r0, [pc, #116]	; (654 <_sercom_get_default_pad+0x170>)
     5e0:	e78e      	b.n	500 <_sercom_get_default_pad+0x1c>
     5e2:	481d      	ldr	r0, [pc, #116]	; (658 <_sercom_get_default_pad+0x174>)
     5e4:	e78c      	b.n	500 <_sercom_get_default_pad+0x1c>
     5e6:	46c0      	nop			; (mov r8, r8)
     5e8:	42001000 	.word	0x42001000
     5ec:	42001800 	.word	0x42001800
     5f0:	42001c00 	.word	0x42001c00
     5f4:	42001400 	.word	0x42001400
     5f8:	42000800 	.word	0x42000800
     5fc:	42000c00 	.word	0x42000c00
     600:	00050003 	.word	0x00050003
     604:	00060003 	.word	0x00060003
     608:	00070003 	.word	0x00070003
     60c:	00010003 	.word	0x00010003
     610:	001e0003 	.word	0x001e0003
     614:	001f0003 	.word	0x001f0003
     618:	000d0002 	.word	0x000d0002
     61c:	000e0002 	.word	0x000e0002
     620:	000f0002 	.word	0x000f0002
     624:	00110003 	.word	0x00110003
     628:	00120003 	.word	0x00120003
     62c:	00130003 	.word	0x00130003
     630:	003f0005 	.word	0x003f0005
     634:	003e0005 	.word	0x003e0005
     638:	00520005 	.word	0x00520005
     63c:	00170003 	.word	0x00170003
     640:	00180003 	.word	0x00180003
     644:	00190003 	.word	0x00190003
     648:	00040003 	.word	0x00040003
     64c:	000c0002 	.word	0x000c0002
     650:	00100003 	.word	0x00100003
     654:	00530005 	.word	0x00530005
     658:	00160003 	.word	0x00160003

0000065c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     65c:	b530      	push	{r4, r5, lr}
     65e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     660:	4b0b      	ldr	r3, [pc, #44]	; (690 <_sercom_get_sercom_inst_index+0x34>)
     662:	466a      	mov	r2, sp
     664:	cb32      	ldmia	r3!, {r1, r4, r5}
     666:	c232      	stmia	r2!, {r1, r4, r5}
     668:	cb32      	ldmia	r3!, {r1, r4, r5}
     66a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     66c:	9b00      	ldr	r3, [sp, #0]
     66e:	4283      	cmp	r3, r0
     670:	d00b      	beq.n	68a <_sercom_get_sercom_inst_index+0x2e>
     672:	2301      	movs	r3, #1
     674:	009a      	lsls	r2, r3, #2
     676:	4669      	mov	r1, sp
     678:	5852      	ldr	r2, [r2, r1]
     67a:	4282      	cmp	r2, r0
     67c:	d006      	beq.n	68c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     67e:	3301      	adds	r3, #1
     680:	2b06      	cmp	r3, #6
     682:	d1f7      	bne.n	674 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     684:	2000      	movs	r0, #0
}
     686:	b007      	add	sp, #28
     688:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     68a:	2300      	movs	r3, #0
			return i;
     68c:	b2d8      	uxtb	r0, r3
     68e:	e7fa      	b.n	686 <_sercom_get_sercom_inst_index+0x2a>
     690:	000026f0 	.word	0x000026f0

00000694 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     694:	4770      	bx	lr
	...

00000698 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     698:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     69a:	4b0a      	ldr	r3, [pc, #40]	; (6c4 <_sercom_set_handler+0x2c>)
     69c:	781b      	ldrb	r3, [r3, #0]
     69e:	2b00      	cmp	r3, #0
     6a0:	d10c      	bne.n	6bc <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     6a2:	4f09      	ldr	r7, [pc, #36]	; (6c8 <_sercom_set_handler+0x30>)
     6a4:	4e09      	ldr	r6, [pc, #36]	; (6cc <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     6a6:	4d0a      	ldr	r5, [pc, #40]	; (6d0 <_sercom_set_handler+0x38>)
     6a8:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     6aa:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     6ac:	195a      	adds	r2, r3, r5
     6ae:	6014      	str	r4, [r2, #0]
     6b0:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     6b2:	2b18      	cmp	r3, #24
     6b4:	d1f9      	bne.n	6aa <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     6b6:	2201      	movs	r2, #1
     6b8:	4b02      	ldr	r3, [pc, #8]	; (6c4 <_sercom_set_handler+0x2c>)
     6ba:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     6bc:	0080      	lsls	r0, r0, #2
     6be:	4b02      	ldr	r3, [pc, #8]	; (6c8 <_sercom_set_handler+0x30>)
     6c0:	50c1      	str	r1, [r0, r3]
}
     6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6c4:	2000008e 	.word	0x2000008e
     6c8:	20000090 	.word	0x20000090
     6cc:	00000695 	.word	0x00000695
     6d0:	20000140 	.word	0x20000140

000006d4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     6d4:	b500      	push	{lr}
     6d6:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     6d8:	2309      	movs	r3, #9
     6da:	466a      	mov	r2, sp
     6dc:	7013      	strb	r3, [r2, #0]
     6de:	3301      	adds	r3, #1
     6e0:	7053      	strb	r3, [r2, #1]
     6e2:	3301      	adds	r3, #1
     6e4:	7093      	strb	r3, [r2, #2]
     6e6:	3301      	adds	r3, #1
     6e8:	70d3      	strb	r3, [r2, #3]
     6ea:	3301      	adds	r3, #1
     6ec:	7113      	strb	r3, [r2, #4]
     6ee:	3301      	adds	r3, #1
     6f0:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     6f2:	4b03      	ldr	r3, [pc, #12]	; (700 <_sercom_get_interrupt_vector+0x2c>)
     6f4:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     6f6:	466b      	mov	r3, sp
     6f8:	5618      	ldrsb	r0, [r3, r0]
}
     6fa:	b003      	add	sp, #12
     6fc:	bd00      	pop	{pc}
     6fe:	46c0      	nop			; (mov r8, r8)
     700:	0000065d 	.word	0x0000065d

00000704 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     704:	b510      	push	{r4, lr}
     706:	4b02      	ldr	r3, [pc, #8]	; (710 <SERCOM0_Handler+0xc>)
     708:	681b      	ldr	r3, [r3, #0]
     70a:	2000      	movs	r0, #0
     70c:	4798      	blx	r3
     70e:	bd10      	pop	{r4, pc}
     710:	20000090 	.word	0x20000090

00000714 <SERCOM1_Handler>:
     714:	b510      	push	{r4, lr}
     716:	4b02      	ldr	r3, [pc, #8]	; (720 <SERCOM1_Handler+0xc>)
     718:	685b      	ldr	r3, [r3, #4]
     71a:	2001      	movs	r0, #1
     71c:	4798      	blx	r3
     71e:	bd10      	pop	{r4, pc}
     720:	20000090 	.word	0x20000090

00000724 <SERCOM2_Handler>:
     724:	b510      	push	{r4, lr}
     726:	4b02      	ldr	r3, [pc, #8]	; (730 <SERCOM2_Handler+0xc>)
     728:	689b      	ldr	r3, [r3, #8]
     72a:	2002      	movs	r0, #2
     72c:	4798      	blx	r3
     72e:	bd10      	pop	{r4, pc}
     730:	20000090 	.word	0x20000090

00000734 <SERCOM3_Handler>:
     734:	b510      	push	{r4, lr}
     736:	4b02      	ldr	r3, [pc, #8]	; (740 <SERCOM3_Handler+0xc>)
     738:	68db      	ldr	r3, [r3, #12]
     73a:	2003      	movs	r0, #3
     73c:	4798      	blx	r3
     73e:	bd10      	pop	{r4, pc}
     740:	20000090 	.word	0x20000090

00000744 <SERCOM4_Handler>:
     744:	b510      	push	{r4, lr}
     746:	4b02      	ldr	r3, [pc, #8]	; (750 <SERCOM4_Handler+0xc>)
     748:	691b      	ldr	r3, [r3, #16]
     74a:	2004      	movs	r0, #4
     74c:	4798      	blx	r3
     74e:	bd10      	pop	{r4, pc}
     750:	20000090 	.word	0x20000090

00000754 <SERCOM5_Handler>:
     754:	b510      	push	{r4, lr}
     756:	4b02      	ldr	r3, [pc, #8]	; (760 <SERCOM5_Handler+0xc>)
     758:	695b      	ldr	r3, [r3, #20]
     75a:	2005      	movs	r0, #5
     75c:	4798      	blx	r3
     75e:	bd10      	pop	{r4, pc}
     760:	20000090 	.word	0x20000090

00000764 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     764:	b5f0      	push	{r4, r5, r6, r7, lr}
     766:	46de      	mov	lr, fp
     768:	4657      	mov	r7, sl
     76a:	464e      	mov	r6, r9
     76c:	4645      	mov	r5, r8
     76e:	b5e0      	push	{r5, r6, r7, lr}
     770:	b091      	sub	sp, #68	; 0x44
     772:	0005      	movs	r5, r0
     774:	000c      	movs	r4, r1
     776:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     778:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     77a:	0008      	movs	r0, r1
     77c:	4bbc      	ldr	r3, [pc, #752]	; (a70 <usart_init+0x30c>)
     77e:	4798      	blx	r3
     780:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     782:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     784:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     786:	07db      	lsls	r3, r3, #31
     788:	d506      	bpl.n	798 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     78a:	b011      	add	sp, #68	; 0x44
     78c:	bc3c      	pop	{r2, r3, r4, r5}
     78e:	4690      	mov	r8, r2
     790:	4699      	mov	r9, r3
     792:	46a2      	mov	sl, r4
     794:	46ab      	mov	fp, r5
     796:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     798:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     79a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     79c:	079b      	lsls	r3, r3, #30
     79e:	d4f4      	bmi.n	78a <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     7a0:	49b4      	ldr	r1, [pc, #720]	; (a74 <usart_init+0x310>)
     7a2:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     7a4:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     7a6:	2301      	movs	r3, #1
     7a8:	40bb      	lsls	r3, r7
     7aa:	4303      	orrs	r3, r0
     7ac:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     7ae:	a90f      	add	r1, sp, #60	; 0x3c
     7b0:	272d      	movs	r7, #45	; 0x2d
     7b2:	5df3      	ldrb	r3, [r6, r7]
     7b4:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     7b6:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     7b8:	b2d3      	uxtb	r3, r2
     7ba:	9302      	str	r3, [sp, #8]
     7bc:	0018      	movs	r0, r3
     7be:	4bae      	ldr	r3, [pc, #696]	; (a78 <usart_init+0x314>)
     7c0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     7c2:	9802      	ldr	r0, [sp, #8]
     7c4:	4bad      	ldr	r3, [pc, #692]	; (a7c <usart_init+0x318>)
     7c6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     7c8:	5df0      	ldrb	r0, [r6, r7]
     7ca:	2100      	movs	r1, #0
     7cc:	4bac      	ldr	r3, [pc, #688]	; (a80 <usart_init+0x31c>)
     7ce:	4798      	blx	r3
	module->character_size = config->character_size;
     7d0:	7af3      	ldrb	r3, [r6, #11]
     7d2:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     7d4:	2324      	movs	r3, #36	; 0x24
     7d6:	5cf3      	ldrb	r3, [r6, r3]
     7d8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     7da:	2325      	movs	r3, #37	; 0x25
     7dc:	5cf3      	ldrb	r3, [r6, r3]
     7de:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     7e0:	7ef3      	ldrb	r3, [r6, #27]
     7e2:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     7e4:	7f33      	ldrb	r3, [r6, #28]
     7e6:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     7e8:	682b      	ldr	r3, [r5, #0]
     7ea:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7ec:	0018      	movs	r0, r3
     7ee:	4ba0      	ldr	r3, [pc, #640]	; (a70 <usart_init+0x30c>)
     7f0:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     7f2:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     7f4:	2200      	movs	r2, #0
     7f6:	230e      	movs	r3, #14
     7f8:	a906      	add	r1, sp, #24
     7fa:	468c      	mov	ip, r1
     7fc:	4463      	add	r3, ip
     7fe:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     800:	8a32      	ldrh	r2, [r6, #16]
     802:	9202      	str	r2, [sp, #8]
     804:	2380      	movs	r3, #128	; 0x80
     806:	01db      	lsls	r3, r3, #7
     808:	429a      	cmp	r2, r3
     80a:	d100      	bne.n	80e <usart_init+0xaa>
     80c:	e09e      	b.n	94c <usart_init+0x1e8>
     80e:	d90f      	bls.n	830 <usart_init+0xcc>
     810:	23c0      	movs	r3, #192	; 0xc0
     812:	01db      	lsls	r3, r3, #7
     814:	9a02      	ldr	r2, [sp, #8]
     816:	429a      	cmp	r2, r3
     818:	d100      	bne.n	81c <usart_init+0xb8>
     81a:	e092      	b.n	942 <usart_init+0x1de>
     81c:	2380      	movs	r3, #128	; 0x80
     81e:	021b      	lsls	r3, r3, #8
     820:	429a      	cmp	r2, r3
     822:	d000      	beq.n	826 <usart_init+0xc2>
     824:	e11f      	b.n	a66 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     826:	2303      	movs	r3, #3
     828:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     82a:	2300      	movs	r3, #0
     82c:	9307      	str	r3, [sp, #28]
     82e:	e008      	b.n	842 <usart_init+0xde>
	switch (config->sample_rate) {
     830:	2380      	movs	r3, #128	; 0x80
     832:	019b      	lsls	r3, r3, #6
     834:	429a      	cmp	r2, r3
     836:	d000      	beq.n	83a <usart_init+0xd6>
     838:	e115      	b.n	a66 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     83a:	2310      	movs	r3, #16
     83c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     83e:	3b0f      	subs	r3, #15
     840:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     842:	6833      	ldr	r3, [r6, #0]
     844:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     846:	68f3      	ldr	r3, [r6, #12]
     848:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
     84a:	6973      	ldr	r3, [r6, #20]
     84c:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     84e:	7e33      	ldrb	r3, [r6, #24]
     850:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     852:	2326      	movs	r3, #38	; 0x26
     854:	5cf3      	ldrb	r3, [r6, r3]
     856:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     858:	6873      	ldr	r3, [r6, #4]
     85a:	4699      	mov	r9, r3
	switch (transfer_mode)
     85c:	2b00      	cmp	r3, #0
     85e:	d100      	bne.n	862 <usart_init+0xfe>
     860:	e0a0      	b.n	9a4 <usart_init+0x240>
     862:	2380      	movs	r3, #128	; 0x80
     864:	055b      	lsls	r3, r3, #21
     866:	4599      	cmp	r9, r3
     868:	d100      	bne.n	86c <usart_init+0x108>
     86a:	e084      	b.n	976 <usart_init+0x212>
	if(config->encoding_format_enable) {
     86c:	7e73      	ldrb	r3, [r6, #25]
     86e:	2b00      	cmp	r3, #0
     870:	d002      	beq.n	878 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     872:	7eb3      	ldrb	r3, [r6, #26]
     874:	4642      	mov	r2, r8
     876:	7393      	strb	r3, [r2, #14]
	SercomUsart *const usart_hw = &(module->hw->USART);
     878:	682a      	ldr	r2, [r5, #0]
     87a:	9f02      	ldr	r7, [sp, #8]
	return (usart_hw->SYNCBUSY.reg);
     87c:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     87e:	2b00      	cmp	r3, #0
     880:	d1fc      	bne.n	87c <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
     882:	330e      	adds	r3, #14
     884:	aa06      	add	r2, sp, #24
     886:	4694      	mov	ip, r2
     888:	4463      	add	r3, ip
     88a:	881b      	ldrh	r3, [r3, #0]
     88c:	4642      	mov	r2, r8
     88e:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     890:	9b05      	ldr	r3, [sp, #20]
     892:	9a03      	ldr	r2, [sp, #12]
     894:	4313      	orrs	r3, r2
     896:	9a04      	ldr	r2, [sp, #16]
     898:	4313      	orrs	r3, r2
     89a:	464a      	mov	r2, r9
     89c:	4313      	orrs	r3, r2
     89e:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     8a0:	465b      	mov	r3, fp
     8a2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     8a4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     8a6:	4653      	mov	r3, sl
     8a8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     8aa:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     8ac:	2327      	movs	r3, #39	; 0x27
     8ae:	5cf3      	ldrb	r3, [r6, r3]
     8b0:	2b00      	cmp	r3, #0
     8b2:	d101      	bne.n	8b8 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     8b4:	3304      	adds	r3, #4
     8b6:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     8b8:	7e73      	ldrb	r3, [r6, #25]
     8ba:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     8bc:	7f32      	ldrb	r2, [r6, #28]
     8be:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     8c0:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     8c2:	7f72      	ldrb	r2, [r6, #29]
     8c4:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     8c6:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     8c8:	2224      	movs	r2, #36	; 0x24
     8ca:	5cb2      	ldrb	r2, [r6, r2]
     8cc:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     8ce:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     8d0:	2225      	movs	r2, #37	; 0x25
     8d2:	5cb2      	ldrb	r2, [r6, r2]
     8d4:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     8d6:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     8d8:	7ab1      	ldrb	r1, [r6, #10]
     8da:	7af2      	ldrb	r2, [r6, #11]
     8dc:	4311      	orrs	r1, r2
     8de:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     8e0:	8933      	ldrh	r3, [r6, #8]
     8e2:	2bff      	cmp	r3, #255	; 0xff
     8e4:	d100      	bne.n	8e8 <usart_init+0x184>
     8e6:	e081      	b.n	9ec <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     8e8:	2280      	movs	r2, #128	; 0x80
     8ea:	0452      	lsls	r2, r2, #17
     8ec:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     8ee:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     8f0:	232c      	movs	r3, #44	; 0x2c
     8f2:	5cf3      	ldrb	r3, [r6, r3]
     8f4:	2b00      	cmp	r3, #0
     8f6:	d103      	bne.n	900 <usart_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     8f8:	4b62      	ldr	r3, [pc, #392]	; (a84 <usart_init+0x320>)
     8fa:	789b      	ldrb	r3, [r3, #2]
     8fc:	079b      	lsls	r3, r3, #30
     8fe:	d501      	bpl.n	904 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     900:	2380      	movs	r3, #128	; 0x80
     902:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
     904:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     906:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     908:	2b00      	cmp	r3, #0
     90a:	d1fc      	bne.n	906 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
     90c:	4643      	mov	r3, r8
     90e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     910:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     912:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     914:	2b00      	cmp	r3, #0
     916:	d1fc      	bne.n	912 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
     918:	4643      	mov	r3, r8
     91a:	601f      	str	r7, [r3, #0]
     91c:	ab0e      	add	r3, sp, #56	; 0x38
     91e:	2280      	movs	r2, #128	; 0x80
     920:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     922:	2200      	movs	r2, #0
     924:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     926:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     928:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     92a:	6b33      	ldr	r3, [r6, #48]	; 0x30
     92c:	930a      	str	r3, [sp, #40]	; 0x28
     92e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     930:	930b      	str	r3, [sp, #44]	; 0x2c
     932:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     934:	930c      	str	r3, [sp, #48]	; 0x30
     936:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     938:	9302      	str	r3, [sp, #8]
     93a:	930d      	str	r3, [sp, #52]	; 0x34
     93c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     93e:	ae0a      	add	r6, sp, #40	; 0x28
     940:	e063      	b.n	a0a <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     942:	2308      	movs	r3, #8
     944:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     946:	3b07      	subs	r3, #7
     948:	9307      	str	r3, [sp, #28]
     94a:	e77a      	b.n	842 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     94c:	6833      	ldr	r3, [r6, #0]
     94e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     950:	68f3      	ldr	r3, [r6, #12]
     952:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
     954:	6973      	ldr	r3, [r6, #20]
     956:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     958:	7e33      	ldrb	r3, [r6, #24]
     95a:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     95c:	2326      	movs	r3, #38	; 0x26
     95e:	5cf3      	ldrb	r3, [r6, r3]
     960:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     962:	6873      	ldr	r3, [r6, #4]
     964:	4699      	mov	r9, r3
	switch (transfer_mode)
     966:	2b00      	cmp	r3, #0
     968:	d018      	beq.n	99c <usart_init+0x238>
     96a:	2380      	movs	r3, #128	; 0x80
     96c:	055b      	lsls	r3, r3, #21
     96e:	4599      	cmp	r9, r3
     970:	d001      	beq.n	976 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
     972:	2000      	movs	r0, #0
     974:	e025      	b.n	9c2 <usart_init+0x25e>
			if (!config->use_external_clock) {
     976:	2327      	movs	r3, #39	; 0x27
     978:	5cf3      	ldrb	r3, [r6, r3]
     97a:	2b00      	cmp	r3, #0
     97c:	d000      	beq.n	980 <usart_init+0x21c>
     97e:	e775      	b.n	86c <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     980:	6a33      	ldr	r3, [r6, #32]
     982:	001f      	movs	r7, r3
     984:	b2c0      	uxtb	r0, r0
     986:	4b40      	ldr	r3, [pc, #256]	; (a88 <usart_init+0x324>)
     988:	4798      	blx	r3
     98a:	0001      	movs	r1, r0
     98c:	220e      	movs	r2, #14
     98e:	ab06      	add	r3, sp, #24
     990:	469c      	mov	ip, r3
     992:	4462      	add	r2, ip
     994:	0038      	movs	r0, r7
     996:	4b3d      	ldr	r3, [pc, #244]	; (a8c <usart_init+0x328>)
     998:	4798      	blx	r3
     99a:	e012      	b.n	9c2 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     99c:	2308      	movs	r3, #8
     99e:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     9a0:	2300      	movs	r3, #0
     9a2:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     9a4:	2327      	movs	r3, #39	; 0x27
     9a6:	5cf3      	ldrb	r3, [r6, r3]
     9a8:	2b00      	cmp	r3, #0
     9aa:	d00e      	beq.n	9ca <usart_init+0x266>
				status_code =
     9ac:	9b06      	ldr	r3, [sp, #24]
     9ae:	9300      	str	r3, [sp, #0]
     9b0:	9b07      	ldr	r3, [sp, #28]
     9b2:	220e      	movs	r2, #14
     9b4:	a906      	add	r1, sp, #24
     9b6:	468c      	mov	ip, r1
     9b8:	4462      	add	r2, ip
     9ba:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     9bc:	6a30      	ldr	r0, [r6, #32]
     9be:	4f34      	ldr	r7, [pc, #208]	; (a90 <usart_init+0x32c>)
     9c0:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     9c2:	2800      	cmp	r0, #0
     9c4:	d000      	beq.n	9c8 <usart_init+0x264>
     9c6:	e6e0      	b.n	78a <usart_init+0x26>
     9c8:	e750      	b.n	86c <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     9ca:	6a33      	ldr	r3, [r6, #32]
     9cc:	001f      	movs	r7, r3
     9ce:	b2c0      	uxtb	r0, r0
     9d0:	4b2d      	ldr	r3, [pc, #180]	; (a88 <usart_init+0x324>)
     9d2:	4798      	blx	r3
     9d4:	0001      	movs	r1, r0
				status_code =
     9d6:	9b06      	ldr	r3, [sp, #24]
     9d8:	9300      	str	r3, [sp, #0]
     9da:	9b07      	ldr	r3, [sp, #28]
     9dc:	220e      	movs	r2, #14
     9de:	a806      	add	r0, sp, #24
     9e0:	4684      	mov	ip, r0
     9e2:	4462      	add	r2, ip
     9e4:	0038      	movs	r0, r7
     9e6:	4f2a      	ldr	r7, [pc, #168]	; (a90 <usart_init+0x32c>)
     9e8:	47b8      	blx	r7
     9ea:	e7ea      	b.n	9c2 <usart_init+0x25e>
		if(config->lin_slave_enable) {
     9ec:	7ef3      	ldrb	r3, [r6, #27]
     9ee:	2b00      	cmp	r3, #0
     9f0:	d100      	bne.n	9f4 <usart_init+0x290>
     9f2:	e77d      	b.n	8f0 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     9f4:	2380      	movs	r3, #128	; 0x80
     9f6:	04db      	lsls	r3, r3, #19
     9f8:	431f      	orrs	r7, r3
     9fa:	e779      	b.n	8f0 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     9fc:	0020      	movs	r0, r4
     9fe:	4b25      	ldr	r3, [pc, #148]	; (a94 <usart_init+0x330>)
     a00:	4798      	blx	r3
     a02:	e007      	b.n	a14 <usart_init+0x2b0>
     a04:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     a06:	2f04      	cmp	r7, #4
     a08:	d00d      	beq.n	a26 <usart_init+0x2c2>
     a0a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     a0c:	00bb      	lsls	r3, r7, #2
     a0e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     a10:	2800      	cmp	r0, #0
     a12:	d0f3      	beq.n	9fc <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
     a14:	1c43      	adds	r3, r0, #1
     a16:	d0f5      	beq.n	a04 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     a18:	a90e      	add	r1, sp, #56	; 0x38
     a1a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     a1c:	0c00      	lsrs	r0, r0, #16
     a1e:	b2c0      	uxtb	r0, r0
     a20:	4b1d      	ldr	r3, [pc, #116]	; (a98 <usart_init+0x334>)
     a22:	4798      	blx	r3
     a24:	e7ee      	b.n	a04 <usart_init+0x2a0>
		module->callback[i]            = NULL;
     a26:	2300      	movs	r3, #0
     a28:	60eb      	str	r3, [r5, #12]
     a2a:	612b      	str	r3, [r5, #16]
     a2c:	616b      	str	r3, [r5, #20]
     a2e:	61ab      	str	r3, [r5, #24]
     a30:	61eb      	str	r3, [r5, #28]
     a32:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     a34:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     a36:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     a38:	2200      	movs	r2, #0
     a3a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     a3c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     a3e:	3330      	adds	r3, #48	; 0x30
     a40:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     a42:	3301      	adds	r3, #1
     a44:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     a46:	3301      	adds	r3, #1
     a48:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     a4a:	3301      	adds	r3, #1
     a4c:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     a4e:	6828      	ldr	r0, [r5, #0]
     a50:	4b07      	ldr	r3, [pc, #28]	; (a70 <usart_init+0x30c>)
     a52:	4798      	blx	r3
     a54:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     a56:	4911      	ldr	r1, [pc, #68]	; (a9c <usart_init+0x338>)
     a58:	4b11      	ldr	r3, [pc, #68]	; (aa0 <usart_init+0x33c>)
     a5a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     a5c:	00a4      	lsls	r4, r4, #2
     a5e:	4b11      	ldr	r3, [pc, #68]	; (aa4 <usart_init+0x340>)
     a60:	50e5      	str	r5, [r4, r3]
	return status_code;
     a62:	2000      	movs	r0, #0
     a64:	e691      	b.n	78a <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     a66:	2310      	movs	r3, #16
     a68:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     a6a:	2300      	movs	r3, #0
     a6c:	9307      	str	r3, [sp, #28]
     a6e:	e6e8      	b.n	842 <usart_init+0xde>
     a70:	0000065d 	.word	0x0000065d
     a74:	40000400 	.word	0x40000400
     a78:	0000111d 	.word	0x0000111d
     a7c:	00001091 	.word	0x00001091
     a80:	00000499 	.word	0x00000499
     a84:	41002000 	.word	0x41002000
     a88:	00001139 	.word	0x00001139
     a8c:	000003db 	.word	0x000003db
     a90:	00000405 	.word	0x00000405
     a94:	000004e5 	.word	0x000004e5
     a98:	00001215 	.word	0x00001215
     a9c:	00000b45 	.word	0x00000b45
     aa0:	00000699 	.word	0x00000699
     aa4:	20000140 	.word	0x20000140

00000aa8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     aa8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
     aaa:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
     aac:	2a00      	cmp	r2, #0
     aae:	d101      	bne.n	ab4 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
     ab0:	0018      	movs	r0, r3
     ab2:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
     ab4:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
     ab6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     ab8:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
     aba:	2a00      	cmp	r2, #0
     abc:	d1f8      	bne.n	ab0 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     abe:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
     ac0:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
     ac2:	2a00      	cmp	r2, #0
     ac4:	d1fc      	bne.n	ac0 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
     ac6:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     ac8:	2102      	movs	r1, #2
     aca:	7e1a      	ldrb	r2, [r3, #24]
     acc:	420a      	tst	r2, r1
     ace:	d0fc      	beq.n	aca <usart_write_wait+0x22>
	return STATUS_OK;
     ad0:	2300      	movs	r3, #0
     ad2:	e7ed      	b.n	ab0 <usart_write_wait+0x8>

00000ad4 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     ad4:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     ad6:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
     ad8:	2a00      	cmp	r2, #0
     ada:	d101      	bne.n	ae0 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
     adc:	0018      	movs	r0, r3
     ade:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
     ae0:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
     ae2:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     ae4:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
     ae6:	2a00      	cmp	r2, #0
     ae8:	d1f8      	bne.n	adc <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     aea:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     aec:	7e10      	ldrb	r0, [r2, #24]
     aee:	0740      	lsls	r0, r0, #29
     af0:	d5f4      	bpl.n	adc <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
     af2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     af4:	2b00      	cmp	r3, #0
     af6:	d1fc      	bne.n	af2 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     af8:	8b53      	ldrh	r3, [r2, #26]
     afa:	b2db      	uxtb	r3, r3
	if (error_code) {
     afc:	0698      	lsls	r0, r3, #26
     afe:	d01d      	beq.n	b3c <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
     b00:	0798      	lsls	r0, r3, #30
     b02:	d503      	bpl.n	b0c <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     b04:	2302      	movs	r3, #2
     b06:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
     b08:	3318      	adds	r3, #24
     b0a:	e7e7      	b.n	adc <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     b0c:	0758      	lsls	r0, r3, #29
     b0e:	d503      	bpl.n	b18 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     b10:	2304      	movs	r3, #4
     b12:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
     b14:	331a      	adds	r3, #26
     b16:	e7e1      	b.n	adc <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     b18:	07d8      	lsls	r0, r3, #31
     b1a:	d503      	bpl.n	b24 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     b1c:	2301      	movs	r3, #1
     b1e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
     b20:	3312      	adds	r3, #18
     b22:	e7db      	b.n	adc <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     b24:	06d8      	lsls	r0, r3, #27
     b26:	d503      	bpl.n	b30 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     b28:	2310      	movs	r3, #16
     b2a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
     b2c:	3332      	adds	r3, #50	; 0x32
     b2e:	e7d5      	b.n	adc <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     b30:	069b      	lsls	r3, r3, #26
     b32:	d503      	bpl.n	b3c <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     b34:	2320      	movs	r3, #32
     b36:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
     b38:	3321      	adds	r3, #33	; 0x21
     b3a:	e7cf      	b.n	adc <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
     b3c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
     b3e:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
     b40:	2300      	movs	r3, #0
     b42:	e7cb      	b.n	adc <usart_read_wait+0x8>

00000b44 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     b46:	0080      	lsls	r0, r0, #2
     b48:	4b62      	ldr	r3, [pc, #392]	; (cd4 <_usart_interrupt_handler+0x190>)
     b4a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     b4c:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     b4e:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     b50:	2b00      	cmp	r3, #0
     b52:	d1fc      	bne.n	b4e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     b54:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     b56:	7da6      	ldrb	r6, [r4, #22]
     b58:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     b5a:	2330      	movs	r3, #48	; 0x30
     b5c:	5ceb      	ldrb	r3, [r5, r3]
     b5e:	2231      	movs	r2, #49	; 0x31
     b60:	5caf      	ldrb	r7, [r5, r2]
     b62:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     b64:	07f3      	lsls	r3, r6, #31
     b66:	d522      	bpl.n	bae <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     b68:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     b6a:	b29b      	uxth	r3, r3
     b6c:	2b00      	cmp	r3, #0
     b6e:	d01c      	beq.n	baa <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     b70:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     b72:	7813      	ldrb	r3, [r2, #0]
     b74:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     b76:	1c51      	adds	r1, r2, #1
     b78:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     b7a:	7969      	ldrb	r1, [r5, #5]
     b7c:	2901      	cmp	r1, #1
     b7e:	d00e      	beq.n	b9e <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     b80:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     b82:	05db      	lsls	r3, r3, #23
     b84:	0ddb      	lsrs	r3, r3, #23
     b86:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     b88:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     b8a:	3b01      	subs	r3, #1
     b8c:	b29b      	uxth	r3, r3
     b8e:	85eb      	strh	r3, [r5, #46]	; 0x2e
     b90:	2b00      	cmp	r3, #0
     b92:	d10c      	bne.n	bae <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     b94:	3301      	adds	r3, #1
     b96:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     b98:	3301      	adds	r3, #1
     b9a:	75a3      	strb	r3, [r4, #22]
     b9c:	e007      	b.n	bae <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     b9e:	7851      	ldrb	r1, [r2, #1]
     ba0:	0209      	lsls	r1, r1, #8
     ba2:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     ba4:	3202      	adds	r2, #2
     ba6:	62aa      	str	r2, [r5, #40]	; 0x28
     ba8:	e7eb      	b.n	b82 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     baa:	2301      	movs	r3, #1
     bac:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     bae:	07b3      	lsls	r3, r6, #30
     bb0:	d506      	bpl.n	bc0 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     bb2:	2302      	movs	r3, #2
     bb4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     bb6:	2200      	movs	r2, #0
     bb8:	3331      	adds	r3, #49	; 0x31
     bba:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     bbc:	07fb      	lsls	r3, r7, #31
     bbe:	d41a      	bmi.n	bf6 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     bc0:	0773      	lsls	r3, r6, #29
     bc2:	d565      	bpl.n	c90 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
     bc4:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     bc6:	b29b      	uxth	r3, r3
     bc8:	2b00      	cmp	r3, #0
     bca:	d05f      	beq.n	c8c <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     bcc:	8b63      	ldrh	r3, [r4, #26]
     bce:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     bd0:	071a      	lsls	r2, r3, #28
     bd2:	d414      	bmi.n	bfe <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     bd4:	223f      	movs	r2, #63	; 0x3f
     bd6:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     bd8:	2b00      	cmp	r3, #0
     bda:	d034      	beq.n	c46 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     bdc:	079a      	lsls	r2, r3, #30
     bde:	d511      	bpl.n	c04 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     be0:	221a      	movs	r2, #26
     be2:	2332      	movs	r3, #50	; 0x32
     be4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     be6:	3b30      	subs	r3, #48	; 0x30
     be8:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     bea:	077b      	lsls	r3, r7, #29
     bec:	d550      	bpl.n	c90 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     bee:	0028      	movs	r0, r5
     bf0:	696b      	ldr	r3, [r5, #20]
     bf2:	4798      	blx	r3
     bf4:	e04c      	b.n	c90 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     bf6:	0028      	movs	r0, r5
     bf8:	68eb      	ldr	r3, [r5, #12]
     bfa:	4798      	blx	r3
     bfc:	e7e0      	b.n	bc0 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     bfe:	2237      	movs	r2, #55	; 0x37
     c00:	4013      	ands	r3, r2
     c02:	e7e9      	b.n	bd8 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     c04:	075a      	lsls	r2, r3, #29
     c06:	d505      	bpl.n	c14 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
     c08:	221e      	movs	r2, #30
     c0a:	2332      	movs	r3, #50	; 0x32
     c0c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     c0e:	3b2e      	subs	r3, #46	; 0x2e
     c10:	8363      	strh	r3, [r4, #26]
     c12:	e7ea      	b.n	bea <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     c14:	07da      	lsls	r2, r3, #31
     c16:	d505      	bpl.n	c24 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     c18:	2213      	movs	r2, #19
     c1a:	2332      	movs	r3, #50	; 0x32
     c1c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     c1e:	3b31      	subs	r3, #49	; 0x31
     c20:	8363      	strh	r3, [r4, #26]
     c22:	e7e2      	b.n	bea <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     c24:	06da      	lsls	r2, r3, #27
     c26:	d505      	bpl.n	c34 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
     c28:	2242      	movs	r2, #66	; 0x42
     c2a:	2332      	movs	r3, #50	; 0x32
     c2c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     c2e:	3b22      	subs	r3, #34	; 0x22
     c30:	8363      	strh	r3, [r4, #26]
     c32:	e7da      	b.n	bea <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     c34:	2220      	movs	r2, #32
     c36:	421a      	tst	r2, r3
     c38:	d0d7      	beq.n	bea <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     c3a:	3221      	adds	r2, #33	; 0x21
     c3c:	2332      	movs	r3, #50	; 0x32
     c3e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     c40:	3b12      	subs	r3, #18
     c42:	8363      	strh	r3, [r4, #26]
     c44:	e7d1      	b.n	bea <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     c46:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     c48:	05db      	lsls	r3, r3, #23
     c4a:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     c4c:	b2da      	uxtb	r2, r3
     c4e:	6a69      	ldr	r1, [r5, #36]	; 0x24
     c50:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     c52:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     c54:	1c51      	adds	r1, r2, #1
     c56:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     c58:	7969      	ldrb	r1, [r5, #5]
     c5a:	2901      	cmp	r1, #1
     c5c:	d010      	beq.n	c80 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     c5e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     c60:	3b01      	subs	r3, #1
     c62:	b29b      	uxth	r3, r3
     c64:	85ab      	strh	r3, [r5, #44]	; 0x2c
     c66:	2b00      	cmp	r3, #0
     c68:	d112      	bne.n	c90 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     c6a:	3304      	adds	r3, #4
     c6c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     c6e:	2200      	movs	r2, #0
     c70:	332e      	adds	r3, #46	; 0x2e
     c72:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     c74:	07bb      	lsls	r3, r7, #30
     c76:	d50b      	bpl.n	c90 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     c78:	0028      	movs	r0, r5
     c7a:	692b      	ldr	r3, [r5, #16]
     c7c:	4798      	blx	r3
     c7e:	e007      	b.n	c90 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     c80:	0a1b      	lsrs	r3, r3, #8
     c82:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     c84:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     c86:	3301      	adds	r3, #1
     c88:	626b      	str	r3, [r5, #36]	; 0x24
     c8a:	e7e8      	b.n	c5e <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     c8c:	2304      	movs	r3, #4
     c8e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     c90:	06f3      	lsls	r3, r6, #27
     c92:	d504      	bpl.n	c9e <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     c94:	2310      	movs	r3, #16
     c96:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     c98:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     c9a:	06fb      	lsls	r3, r7, #27
     c9c:	d40e      	bmi.n	cbc <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     c9e:	06b3      	lsls	r3, r6, #26
     ca0:	d504      	bpl.n	cac <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     ca2:	2320      	movs	r3, #32
     ca4:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     ca6:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     ca8:	073b      	lsls	r3, r7, #28
     caa:	d40b      	bmi.n	cc4 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     cac:	0733      	lsls	r3, r6, #28
     cae:	d504      	bpl.n	cba <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     cb0:	2308      	movs	r3, #8
     cb2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     cb4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     cb6:	06bb      	lsls	r3, r7, #26
     cb8:	d408      	bmi.n	ccc <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     cbc:	0028      	movs	r0, r5
     cbe:	69eb      	ldr	r3, [r5, #28]
     cc0:	4798      	blx	r3
     cc2:	e7ec      	b.n	c9e <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     cc4:	0028      	movs	r0, r5
     cc6:	69ab      	ldr	r3, [r5, #24]
     cc8:	4798      	blx	r3
     cca:	e7ef      	b.n	cac <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     ccc:	6a2b      	ldr	r3, [r5, #32]
     cce:	0028      	movs	r0, r5
     cd0:	4798      	blx	r3
}
     cd2:	e7f2      	b.n	cba <_usart_interrupt_handler+0x176>
     cd4:	20000140 	.word	0x20000140

00000cd8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     cd8:	b510      	push	{r4, lr}
	switch (clock_source) {
     cda:	2808      	cmp	r0, #8
     cdc:	d803      	bhi.n	ce6 <system_clock_source_get_hz+0xe>
     cde:	0080      	lsls	r0, r0, #2
     ce0:	4b1b      	ldr	r3, [pc, #108]	; (d50 <system_clock_source_get_hz+0x78>)
     ce2:	581b      	ldr	r3, [r3, r0]
     ce4:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     ce6:	2000      	movs	r0, #0
     ce8:	e030      	b.n	d4c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
     cea:	4b1a      	ldr	r3, [pc, #104]	; (d54 <system_clock_source_get_hz+0x7c>)
     cec:	6918      	ldr	r0, [r3, #16]
     cee:	e02d      	b.n	d4c <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     cf0:	4b19      	ldr	r3, [pc, #100]	; (d58 <system_clock_source_get_hz+0x80>)
     cf2:	6a1b      	ldr	r3, [r3, #32]
     cf4:	059b      	lsls	r3, r3, #22
     cf6:	0f9b      	lsrs	r3, r3, #30
     cf8:	4818      	ldr	r0, [pc, #96]	; (d5c <system_clock_source_get_hz+0x84>)
     cfa:	40d8      	lsrs	r0, r3
     cfc:	e026      	b.n	d4c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
     cfe:	4b15      	ldr	r3, [pc, #84]	; (d54 <system_clock_source_get_hz+0x7c>)
     d00:	6958      	ldr	r0, [r3, #20]
     d02:	e023      	b.n	d4c <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     d04:	4b13      	ldr	r3, [pc, #76]	; (d54 <system_clock_source_get_hz+0x7c>)
     d06:	681b      	ldr	r3, [r3, #0]
			return 0;
     d08:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     d0a:	079b      	lsls	r3, r3, #30
     d0c:	d51e      	bpl.n	d4c <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     d0e:	4912      	ldr	r1, [pc, #72]	; (d58 <system_clock_source_get_hz+0x80>)
     d10:	2210      	movs	r2, #16
     d12:	68cb      	ldr	r3, [r1, #12]
     d14:	421a      	tst	r2, r3
     d16:	d0fc      	beq.n	d12 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
     d18:	4b0e      	ldr	r3, [pc, #56]	; (d54 <system_clock_source_get_hz+0x7c>)
     d1a:	681b      	ldr	r3, [r3, #0]
     d1c:	075b      	lsls	r3, r3, #29
     d1e:	d401      	bmi.n	d24 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
     d20:	480f      	ldr	r0, [pc, #60]	; (d60 <system_clock_source_get_hz+0x88>)
     d22:	e013      	b.n	d4c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     d24:	2000      	movs	r0, #0
     d26:	4b0f      	ldr	r3, [pc, #60]	; (d64 <system_clock_source_get_hz+0x8c>)
     d28:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     d2a:	4b0a      	ldr	r3, [pc, #40]	; (d54 <system_clock_source_get_hz+0x7c>)
     d2c:	689b      	ldr	r3, [r3, #8]
     d2e:	041b      	lsls	r3, r3, #16
     d30:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     d32:	4358      	muls	r0, r3
     d34:	e00a      	b.n	d4c <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     d36:	2350      	movs	r3, #80	; 0x50
     d38:	4a07      	ldr	r2, [pc, #28]	; (d58 <system_clock_source_get_hz+0x80>)
     d3a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     d3c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     d3e:	075b      	lsls	r3, r3, #29
     d40:	d504      	bpl.n	d4c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
     d42:	4b04      	ldr	r3, [pc, #16]	; (d54 <system_clock_source_get_hz+0x7c>)
     d44:	68d8      	ldr	r0, [r3, #12]
     d46:	e001      	b.n	d4c <system_clock_source_get_hz+0x74>
		return 32768UL;
     d48:	2080      	movs	r0, #128	; 0x80
     d4a:	0200      	lsls	r0, r0, #8
	}
}
     d4c:	bd10      	pop	{r4, pc}
     d4e:	46c0      	nop			; (mov r8, r8)
     d50:	00002708 	.word	0x00002708
     d54:	200000a8 	.word	0x200000a8
     d58:	40000800 	.word	0x40000800
     d5c:	007a1200 	.word	0x007a1200
     d60:	02dc6c00 	.word	0x02dc6c00
     d64:	00001139 	.word	0x00001139

00000d68 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     d68:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     d6a:	490c      	ldr	r1, [pc, #48]	; (d9c <system_clock_source_osc8m_set_config+0x34>)
     d6c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     d6e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     d70:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     d72:	7840      	ldrb	r0, [r0, #1]
     d74:	2201      	movs	r2, #1
     d76:	4010      	ands	r0, r2
     d78:	0180      	lsls	r0, r0, #6
     d7a:	2640      	movs	r6, #64	; 0x40
     d7c:	43b3      	bics	r3, r6
     d7e:	4303      	orrs	r3, r0
     d80:	402a      	ands	r2, r5
     d82:	01d2      	lsls	r2, r2, #7
     d84:	2080      	movs	r0, #128	; 0x80
     d86:	4383      	bics	r3, r0
     d88:	4313      	orrs	r3, r2
     d8a:	2203      	movs	r2, #3
     d8c:	4022      	ands	r2, r4
     d8e:	0212      	lsls	r2, r2, #8
     d90:	4803      	ldr	r0, [pc, #12]	; (da0 <system_clock_source_osc8m_set_config+0x38>)
     d92:	4003      	ands	r3, r0
     d94:	4313      	orrs	r3, r2
     d96:	620b      	str	r3, [r1, #32]
}
     d98:	bd70      	pop	{r4, r5, r6, pc}
     d9a:	46c0      	nop			; (mov r8, r8)
     d9c:	40000800 	.word	0x40000800
     da0:	fffffcff 	.word	0xfffffcff

00000da4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     da4:	2808      	cmp	r0, #8
     da6:	d803      	bhi.n	db0 <system_clock_source_enable+0xc>
     da8:	0080      	lsls	r0, r0, #2
     daa:	4b25      	ldr	r3, [pc, #148]	; (e40 <system_clock_source_enable+0x9c>)
     dac:	581b      	ldr	r3, [r3, r0]
     dae:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     db0:	2017      	movs	r0, #23
     db2:	e044      	b.n	e3e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     db4:	4a23      	ldr	r2, [pc, #140]	; (e44 <system_clock_source_enable+0xa0>)
     db6:	6a13      	ldr	r3, [r2, #32]
     db8:	2102      	movs	r1, #2
     dba:	430b      	orrs	r3, r1
     dbc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     dbe:	2000      	movs	r0, #0
     dc0:	e03d      	b.n	e3e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     dc2:	4a20      	ldr	r2, [pc, #128]	; (e44 <system_clock_source_enable+0xa0>)
     dc4:	6993      	ldr	r3, [r2, #24]
     dc6:	2102      	movs	r1, #2
     dc8:	430b      	orrs	r3, r1
     dca:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     dcc:	2000      	movs	r0, #0
		break;
     dce:	e036      	b.n	e3e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     dd0:	4a1c      	ldr	r2, [pc, #112]	; (e44 <system_clock_source_enable+0xa0>)
     dd2:	8a13      	ldrh	r3, [r2, #16]
     dd4:	2102      	movs	r1, #2
     dd6:	430b      	orrs	r3, r1
     dd8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     dda:	2000      	movs	r0, #0
		break;
     ddc:	e02f      	b.n	e3e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     dde:	4a19      	ldr	r2, [pc, #100]	; (e44 <system_clock_source_enable+0xa0>)
     de0:	8a93      	ldrh	r3, [r2, #20]
     de2:	2102      	movs	r1, #2
     de4:	430b      	orrs	r3, r1
     de6:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     de8:	2000      	movs	r0, #0
		break;
     dea:	e028      	b.n	e3e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     dec:	4916      	ldr	r1, [pc, #88]	; (e48 <system_clock_source_enable+0xa4>)
     dee:	680b      	ldr	r3, [r1, #0]
     df0:	2202      	movs	r2, #2
     df2:	4313      	orrs	r3, r2
     df4:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     df6:	4b13      	ldr	r3, [pc, #76]	; (e44 <system_clock_source_enable+0xa0>)
     df8:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     dfa:	0019      	movs	r1, r3
     dfc:	320e      	adds	r2, #14
     dfe:	68cb      	ldr	r3, [r1, #12]
     e00:	421a      	tst	r2, r3
     e02:	d0fc      	beq.n	dfe <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     e04:	4a10      	ldr	r2, [pc, #64]	; (e48 <system_clock_source_enable+0xa4>)
     e06:	6891      	ldr	r1, [r2, #8]
     e08:	4b0e      	ldr	r3, [pc, #56]	; (e44 <system_clock_source_enable+0xa0>)
     e0a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     e0c:	6852      	ldr	r2, [r2, #4]
     e0e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     e10:	2200      	movs	r2, #0
     e12:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     e14:	0019      	movs	r1, r3
     e16:	3210      	adds	r2, #16
     e18:	68cb      	ldr	r3, [r1, #12]
     e1a:	421a      	tst	r2, r3
     e1c:	d0fc      	beq.n	e18 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     e1e:	4b0a      	ldr	r3, [pc, #40]	; (e48 <system_clock_source_enable+0xa4>)
     e20:	681b      	ldr	r3, [r3, #0]
     e22:	b29b      	uxth	r3, r3
     e24:	4a07      	ldr	r2, [pc, #28]	; (e44 <system_clock_source_enable+0xa0>)
     e26:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     e28:	2000      	movs	r0, #0
     e2a:	e008      	b.n	e3e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     e2c:	4905      	ldr	r1, [pc, #20]	; (e44 <system_clock_source_enable+0xa0>)
     e2e:	2244      	movs	r2, #68	; 0x44
     e30:	5c8b      	ldrb	r3, [r1, r2]
     e32:	2002      	movs	r0, #2
     e34:	4303      	orrs	r3, r0
     e36:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     e38:	2000      	movs	r0, #0
		break;
     e3a:	e000      	b.n	e3e <system_clock_source_enable+0x9a>
		return STATUS_OK;
     e3c:	2000      	movs	r0, #0
}
     e3e:	4770      	bx	lr
     e40:	0000272c 	.word	0x0000272c
     e44:	40000800 	.word	0x40000800
     e48:	200000a8 	.word	0x200000a8

00000e4c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     e4c:	b530      	push	{r4, r5, lr}
     e4e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     e50:	22c2      	movs	r2, #194	; 0xc2
     e52:	00d2      	lsls	r2, r2, #3
     e54:	4b1a      	ldr	r3, [pc, #104]	; (ec0 <system_clock_init+0x74>)
     e56:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     e58:	4a1a      	ldr	r2, [pc, #104]	; (ec4 <system_clock_init+0x78>)
     e5a:	6853      	ldr	r3, [r2, #4]
     e5c:	211e      	movs	r1, #30
     e5e:	438b      	bics	r3, r1
     e60:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     e62:	2301      	movs	r3, #1
     e64:	466a      	mov	r2, sp
     e66:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     e68:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     e6a:	4d17      	ldr	r5, [pc, #92]	; (ec8 <system_clock_init+0x7c>)
     e6c:	b2e0      	uxtb	r0, r4
     e6e:	4669      	mov	r1, sp
     e70:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     e72:	3401      	adds	r4, #1
     e74:	2c25      	cmp	r4, #37	; 0x25
     e76:	d1f9      	bne.n	e6c <system_clock_init+0x20>
	config->run_in_standby  = false;
     e78:	a803      	add	r0, sp, #12
     e7a:	2400      	movs	r4, #0
     e7c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     e7e:	2501      	movs	r5, #1
     e80:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     e82:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     e84:	4b11      	ldr	r3, [pc, #68]	; (ecc <system_clock_init+0x80>)
     e86:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     e88:	2006      	movs	r0, #6
     e8a:	4b11      	ldr	r3, [pc, #68]	; (ed0 <system_clock_init+0x84>)
     e8c:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     e8e:	4b11      	ldr	r3, [pc, #68]	; (ed4 <system_clock_init+0x88>)
     e90:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     e92:	4b11      	ldr	r3, [pc, #68]	; (ed8 <system_clock_init+0x8c>)
     e94:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     e96:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     e98:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     e9a:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     e9c:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     e9e:	466b      	mov	r3, sp
     ea0:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
     ea2:	2306      	movs	r3, #6
     ea4:	466a      	mov	r2, sp
     ea6:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
     ea8:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     eaa:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     eac:	4669      	mov	r1, sp
     eae:	2000      	movs	r0, #0
     eb0:	4b0a      	ldr	r3, [pc, #40]	; (edc <system_clock_init+0x90>)
     eb2:	4798      	blx	r3
     eb4:	2000      	movs	r0, #0
     eb6:	4b0a      	ldr	r3, [pc, #40]	; (ee0 <system_clock_init+0x94>)
     eb8:	4798      	blx	r3
#endif
}
     eba:	b005      	add	sp, #20
     ebc:	bd30      	pop	{r4, r5, pc}
     ebe:	46c0      	nop			; (mov r8, r8)
     ec0:	40000800 	.word	0x40000800
     ec4:	41004000 	.word	0x41004000
     ec8:	0000111d 	.word	0x0000111d
     ecc:	00000d69 	.word	0x00000d69
     ed0:	00000da5 	.word	0x00000da5
     ed4:	00000ee5 	.word	0x00000ee5
     ed8:	40000400 	.word	0x40000400
     edc:	00000f09 	.word	0x00000f09
     ee0:	00000fc1 	.word	0x00000fc1

00000ee4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     ee4:	4a06      	ldr	r2, [pc, #24]	; (f00 <system_gclk_init+0x1c>)
     ee6:	6993      	ldr	r3, [r2, #24]
     ee8:	2108      	movs	r1, #8
     eea:	430b      	orrs	r3, r1
     eec:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     eee:	2201      	movs	r2, #1
     ef0:	4b04      	ldr	r3, [pc, #16]	; (f04 <system_gclk_init+0x20>)
     ef2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     ef4:	0019      	movs	r1, r3
     ef6:	780b      	ldrb	r3, [r1, #0]
     ef8:	4213      	tst	r3, r2
     efa:	d1fc      	bne.n	ef6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     efc:	4770      	bx	lr
     efe:	46c0      	nop			; (mov r8, r8)
     f00:	40000400 	.word	0x40000400
     f04:	40000c00 	.word	0x40000c00

00000f08 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     f08:	b570      	push	{r4, r5, r6, lr}
     f0a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     f0c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     f0e:	780d      	ldrb	r5, [r1, #0]
     f10:	022d      	lsls	r5, r5, #8
     f12:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     f14:	784b      	ldrb	r3, [r1, #1]
     f16:	2b00      	cmp	r3, #0
     f18:	d002      	beq.n	f20 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     f1a:	2380      	movs	r3, #128	; 0x80
     f1c:	02db      	lsls	r3, r3, #11
     f1e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     f20:	7a4b      	ldrb	r3, [r1, #9]
     f22:	2b00      	cmp	r3, #0
     f24:	d002      	beq.n	f2c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     f26:	2380      	movs	r3, #128	; 0x80
     f28:	031b      	lsls	r3, r3, #12
     f2a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     f2c:	6848      	ldr	r0, [r1, #4]
     f2e:	2801      	cmp	r0, #1
     f30:	d910      	bls.n	f54 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     f32:	1e43      	subs	r3, r0, #1
     f34:	4218      	tst	r0, r3
     f36:	d134      	bne.n	fa2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     f38:	2802      	cmp	r0, #2
     f3a:	d930      	bls.n	f9e <system_gclk_gen_set_config+0x96>
     f3c:	2302      	movs	r3, #2
     f3e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     f40:	3201      	adds	r2, #1
						mask <<= 1) {
     f42:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     f44:	4298      	cmp	r0, r3
     f46:	d8fb      	bhi.n	f40 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     f48:	0212      	lsls	r2, r2, #8
     f4a:	4332      	orrs	r2, r6
     f4c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     f4e:	2380      	movs	r3, #128	; 0x80
     f50:	035b      	lsls	r3, r3, #13
     f52:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     f54:	7a0b      	ldrb	r3, [r1, #8]
     f56:	2b00      	cmp	r3, #0
     f58:	d002      	beq.n	f60 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     f5a:	2380      	movs	r3, #128	; 0x80
     f5c:	039b      	lsls	r3, r3, #14
     f5e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f60:	4a13      	ldr	r2, [pc, #76]	; (fb0 <system_gclk_gen_set_config+0xa8>)
     f62:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     f64:	b25b      	sxtb	r3, r3
     f66:	2b00      	cmp	r3, #0
     f68:	dbfb      	blt.n	f62 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
     f6a:	4b12      	ldr	r3, [pc, #72]	; (fb4 <system_gclk_gen_set_config+0xac>)
     f6c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     f6e:	4b12      	ldr	r3, [pc, #72]	; (fb8 <system_gclk_gen_set_config+0xb0>)
     f70:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f72:	4a0f      	ldr	r2, [pc, #60]	; (fb0 <system_gclk_gen_set_config+0xa8>)
     f74:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     f76:	b25b      	sxtb	r3, r3
     f78:	2b00      	cmp	r3, #0
     f7a:	dbfb      	blt.n	f74 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     f7c:	4b0c      	ldr	r3, [pc, #48]	; (fb0 <system_gclk_gen_set_config+0xa8>)
     f7e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f80:	001a      	movs	r2, r3
     f82:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     f84:	b25b      	sxtb	r3, r3
     f86:	2b00      	cmp	r3, #0
     f88:	dbfb      	blt.n	f82 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     f8a:	4a09      	ldr	r2, [pc, #36]	; (fb0 <system_gclk_gen_set_config+0xa8>)
     f8c:	6853      	ldr	r3, [r2, #4]
     f8e:	2180      	movs	r1, #128	; 0x80
     f90:	0249      	lsls	r1, r1, #9
     f92:	400b      	ands	r3, r1
     f94:	431d      	orrs	r5, r3
     f96:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
     f98:	4b08      	ldr	r3, [pc, #32]	; (fbc <system_gclk_gen_set_config+0xb4>)
     f9a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     f9c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     f9e:	2200      	movs	r2, #0
     fa0:	e7d2      	b.n	f48 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     fa2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     fa4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     fa6:	2380      	movs	r3, #128	; 0x80
     fa8:	029b      	lsls	r3, r3, #10
     faa:	431d      	orrs	r5, r3
     fac:	e7d2      	b.n	f54 <system_gclk_gen_set_config+0x4c>
     fae:	46c0      	nop			; (mov r8, r8)
     fb0:	40000c00 	.word	0x40000c00
     fb4:	00000279 	.word	0x00000279
     fb8:	40000c08 	.word	0x40000c08
     fbc:	000002b9 	.word	0x000002b9

00000fc0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     fc0:	b510      	push	{r4, lr}
     fc2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     fc4:	4a0b      	ldr	r2, [pc, #44]	; (ff4 <system_gclk_gen_enable+0x34>)
     fc6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     fc8:	b25b      	sxtb	r3, r3
     fca:	2b00      	cmp	r3, #0
     fcc:	dbfb      	blt.n	fc6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     fce:	4b0a      	ldr	r3, [pc, #40]	; (ff8 <system_gclk_gen_enable+0x38>)
     fd0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     fd2:	4b0a      	ldr	r3, [pc, #40]	; (ffc <system_gclk_gen_enable+0x3c>)
     fd4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     fd6:	4a07      	ldr	r2, [pc, #28]	; (ff4 <system_gclk_gen_enable+0x34>)
     fd8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     fda:	b25b      	sxtb	r3, r3
     fdc:	2b00      	cmp	r3, #0
     fde:	dbfb      	blt.n	fd8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     fe0:	4a04      	ldr	r2, [pc, #16]	; (ff4 <system_gclk_gen_enable+0x34>)
     fe2:	6851      	ldr	r1, [r2, #4]
     fe4:	2380      	movs	r3, #128	; 0x80
     fe6:	025b      	lsls	r3, r3, #9
     fe8:	430b      	orrs	r3, r1
     fea:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
     fec:	4b04      	ldr	r3, [pc, #16]	; (1000 <system_gclk_gen_enable+0x40>)
     fee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     ff0:	bd10      	pop	{r4, pc}
     ff2:	46c0      	nop			; (mov r8, r8)
     ff4:	40000c00 	.word	0x40000c00
     ff8:	00000279 	.word	0x00000279
     ffc:	40000c04 	.word	0x40000c04
    1000:	000002b9 	.word	0x000002b9

00001004 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1004:	b570      	push	{r4, r5, r6, lr}
    1006:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1008:	4a1a      	ldr	r2, [pc, #104]	; (1074 <system_gclk_gen_get_hz+0x70>)
    100a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    100c:	b25b      	sxtb	r3, r3
    100e:	2b00      	cmp	r3, #0
    1010:	dbfb      	blt.n	100a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1012:	4b19      	ldr	r3, [pc, #100]	; (1078 <system_gclk_gen_get_hz+0x74>)
    1014:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1016:	4b19      	ldr	r3, [pc, #100]	; (107c <system_gclk_gen_get_hz+0x78>)
    1018:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    101a:	4a16      	ldr	r2, [pc, #88]	; (1074 <system_gclk_gen_get_hz+0x70>)
    101c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    101e:	b25b      	sxtb	r3, r3
    1020:	2b00      	cmp	r3, #0
    1022:	dbfb      	blt.n	101c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1024:	4e13      	ldr	r6, [pc, #76]	; (1074 <system_gclk_gen_get_hz+0x70>)
    1026:	6870      	ldr	r0, [r6, #4]
    1028:	04c0      	lsls	r0, r0, #19
    102a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    102c:	4b14      	ldr	r3, [pc, #80]	; (1080 <system_gclk_gen_get_hz+0x7c>)
    102e:	4798      	blx	r3
    1030:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1032:	4b12      	ldr	r3, [pc, #72]	; (107c <system_gclk_gen_get_hz+0x78>)
    1034:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1036:	6876      	ldr	r6, [r6, #4]
    1038:	02f6      	lsls	r6, r6, #11
    103a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    103c:	4b11      	ldr	r3, [pc, #68]	; (1084 <system_gclk_gen_get_hz+0x80>)
    103e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1040:	4a0c      	ldr	r2, [pc, #48]	; (1074 <system_gclk_gen_get_hz+0x70>)
    1042:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1044:	b25b      	sxtb	r3, r3
    1046:	2b00      	cmp	r3, #0
    1048:	dbfb      	blt.n	1042 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    104a:	4b0a      	ldr	r3, [pc, #40]	; (1074 <system_gclk_gen_get_hz+0x70>)
    104c:	689c      	ldr	r4, [r3, #8]
    104e:	0224      	lsls	r4, r4, #8
    1050:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1052:	4b0d      	ldr	r3, [pc, #52]	; (1088 <system_gclk_gen_get_hz+0x84>)
    1054:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1056:	2e00      	cmp	r6, #0
    1058:	d107      	bne.n	106a <system_gclk_gen_get_hz+0x66>
    105a:	2c01      	cmp	r4, #1
    105c:	d907      	bls.n	106e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    105e:	0021      	movs	r1, r4
    1060:	0028      	movs	r0, r5
    1062:	4b0a      	ldr	r3, [pc, #40]	; (108c <system_gclk_gen_get_hz+0x88>)
    1064:	4798      	blx	r3
    1066:	0005      	movs	r5, r0
    1068:	e001      	b.n	106e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    106a:	3401      	adds	r4, #1
    106c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    106e:	0028      	movs	r0, r5
    1070:	bd70      	pop	{r4, r5, r6, pc}
    1072:	46c0      	nop			; (mov r8, r8)
    1074:	40000c00 	.word	0x40000c00
    1078:	00000279 	.word	0x00000279
    107c:	40000c04 	.word	0x40000c04
    1080:	00000cd9 	.word	0x00000cd9
    1084:	40000c08 	.word	0x40000c08
    1088:	000002b9 	.word	0x000002b9
    108c:	00001481 	.word	0x00001481

00001090 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1090:	b510      	push	{r4, lr}
    1092:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1094:	4b06      	ldr	r3, [pc, #24]	; (10b0 <system_gclk_chan_enable+0x20>)
    1096:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1098:	4b06      	ldr	r3, [pc, #24]	; (10b4 <system_gclk_chan_enable+0x24>)
    109a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    109c:	4a06      	ldr	r2, [pc, #24]	; (10b8 <system_gclk_chan_enable+0x28>)
    109e:	8853      	ldrh	r3, [r2, #2]
    10a0:	2180      	movs	r1, #128	; 0x80
    10a2:	01c9      	lsls	r1, r1, #7
    10a4:	430b      	orrs	r3, r1
    10a6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    10a8:	4b04      	ldr	r3, [pc, #16]	; (10bc <system_gclk_chan_enable+0x2c>)
    10aa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10ac:	bd10      	pop	{r4, pc}
    10ae:	46c0      	nop			; (mov r8, r8)
    10b0:	00000279 	.word	0x00000279
    10b4:	40000c02 	.word	0x40000c02
    10b8:	40000c00 	.word	0x40000c00
    10bc:	000002b9 	.word	0x000002b9

000010c0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    10c0:	b510      	push	{r4, lr}
    10c2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    10c4:	4b0f      	ldr	r3, [pc, #60]	; (1104 <system_gclk_chan_disable+0x44>)
    10c6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    10c8:	4b0f      	ldr	r3, [pc, #60]	; (1108 <system_gclk_chan_disable+0x48>)
    10ca:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    10cc:	4a0f      	ldr	r2, [pc, #60]	; (110c <system_gclk_chan_disable+0x4c>)
    10ce:	8853      	ldrh	r3, [r2, #2]
    10d0:	051b      	lsls	r3, r3, #20
    10d2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    10d4:	8853      	ldrh	r3, [r2, #2]
    10d6:	490e      	ldr	r1, [pc, #56]	; (1110 <system_gclk_chan_disable+0x50>)
    10d8:	400b      	ands	r3, r1
    10da:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    10dc:	8853      	ldrh	r3, [r2, #2]
    10de:	490d      	ldr	r1, [pc, #52]	; (1114 <system_gclk_chan_disable+0x54>)
    10e0:	400b      	ands	r3, r1
    10e2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    10e4:	0011      	movs	r1, r2
    10e6:	2280      	movs	r2, #128	; 0x80
    10e8:	01d2      	lsls	r2, r2, #7
    10ea:	884b      	ldrh	r3, [r1, #2]
    10ec:	4213      	tst	r3, r2
    10ee:	d1fc      	bne.n	10ea <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    10f0:	4906      	ldr	r1, [pc, #24]	; (110c <system_gclk_chan_disable+0x4c>)
    10f2:	884a      	ldrh	r2, [r1, #2]
    10f4:	0203      	lsls	r3, r0, #8
    10f6:	4806      	ldr	r0, [pc, #24]	; (1110 <system_gclk_chan_disable+0x50>)
    10f8:	4002      	ands	r2, r0
    10fa:	4313      	orrs	r3, r2
    10fc:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    10fe:	4b06      	ldr	r3, [pc, #24]	; (1118 <system_gclk_chan_disable+0x58>)
    1100:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1102:	bd10      	pop	{r4, pc}
    1104:	00000279 	.word	0x00000279
    1108:	40000c02 	.word	0x40000c02
    110c:	40000c00 	.word	0x40000c00
    1110:	fffff0ff 	.word	0xfffff0ff
    1114:	ffffbfff 	.word	0xffffbfff
    1118:	000002b9 	.word	0x000002b9

0000111c <system_gclk_chan_set_config>:
{
    111c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    111e:	780c      	ldrb	r4, [r1, #0]
    1120:	0224      	lsls	r4, r4, #8
    1122:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1124:	4b02      	ldr	r3, [pc, #8]	; (1130 <system_gclk_chan_set_config+0x14>)
    1126:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1128:	b2a4      	uxth	r4, r4
    112a:	4b02      	ldr	r3, [pc, #8]	; (1134 <system_gclk_chan_set_config+0x18>)
    112c:	805c      	strh	r4, [r3, #2]
}
    112e:	bd10      	pop	{r4, pc}
    1130:	000010c1 	.word	0x000010c1
    1134:	40000c00 	.word	0x40000c00

00001138 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1138:	b510      	push	{r4, lr}
    113a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    113c:	4b06      	ldr	r3, [pc, #24]	; (1158 <system_gclk_chan_get_hz+0x20>)
    113e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1140:	4b06      	ldr	r3, [pc, #24]	; (115c <system_gclk_chan_get_hz+0x24>)
    1142:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1144:	4b06      	ldr	r3, [pc, #24]	; (1160 <system_gclk_chan_get_hz+0x28>)
    1146:	885c      	ldrh	r4, [r3, #2]
    1148:	0524      	lsls	r4, r4, #20
    114a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    114c:	4b05      	ldr	r3, [pc, #20]	; (1164 <system_gclk_chan_get_hz+0x2c>)
    114e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1150:	0020      	movs	r0, r4
    1152:	4b05      	ldr	r3, [pc, #20]	; (1168 <system_gclk_chan_get_hz+0x30>)
    1154:	4798      	blx	r3
}
    1156:	bd10      	pop	{r4, pc}
    1158:	00000279 	.word	0x00000279
    115c:	40000c02 	.word	0x40000c02
    1160:	40000c00 	.word	0x40000c00
    1164:	000002b9 	.word	0x000002b9
    1168:	00001005 	.word	0x00001005

0000116c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    116c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    116e:	78d3      	ldrb	r3, [r2, #3]
    1170:	2b00      	cmp	r3, #0
    1172:	d135      	bne.n	11e0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1174:	7813      	ldrb	r3, [r2, #0]
    1176:	2b80      	cmp	r3, #128	; 0x80
    1178:	d029      	beq.n	11ce <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    117a:	061b      	lsls	r3, r3, #24
    117c:	2480      	movs	r4, #128	; 0x80
    117e:	0264      	lsls	r4, r4, #9
    1180:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1182:	7854      	ldrb	r4, [r2, #1]
    1184:	2502      	movs	r5, #2
    1186:	43ac      	bics	r4, r5
    1188:	d106      	bne.n	1198 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    118a:	7894      	ldrb	r4, [r2, #2]
    118c:	2c00      	cmp	r4, #0
    118e:	d120      	bne.n	11d2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1190:	2480      	movs	r4, #128	; 0x80
    1192:	02a4      	lsls	r4, r4, #10
    1194:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1196:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1198:	7854      	ldrb	r4, [r2, #1]
    119a:	3c01      	subs	r4, #1
    119c:	2c01      	cmp	r4, #1
    119e:	d91c      	bls.n	11da <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    11a0:	040d      	lsls	r5, r1, #16
    11a2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    11a4:	24a0      	movs	r4, #160	; 0xa0
    11a6:	05e4      	lsls	r4, r4, #23
    11a8:	432c      	orrs	r4, r5
    11aa:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    11ac:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    11ae:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    11b0:	24d0      	movs	r4, #208	; 0xd0
    11b2:	0624      	lsls	r4, r4, #24
    11b4:	432c      	orrs	r4, r5
    11b6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    11b8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    11ba:	78d4      	ldrb	r4, [r2, #3]
    11bc:	2c00      	cmp	r4, #0
    11be:	d122      	bne.n	1206 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    11c0:	035b      	lsls	r3, r3, #13
    11c2:	d51c      	bpl.n	11fe <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    11c4:	7893      	ldrb	r3, [r2, #2]
    11c6:	2b01      	cmp	r3, #1
    11c8:	d01e      	beq.n	1208 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    11ca:	6141      	str	r1, [r0, #20]
    11cc:	e017      	b.n	11fe <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    11ce:	2300      	movs	r3, #0
    11d0:	e7d7      	b.n	1182 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    11d2:	24c0      	movs	r4, #192	; 0xc0
    11d4:	02e4      	lsls	r4, r4, #11
    11d6:	4323      	orrs	r3, r4
    11d8:	e7dd      	b.n	1196 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    11da:	4c0d      	ldr	r4, [pc, #52]	; (1210 <_system_pinmux_config+0xa4>)
    11dc:	4023      	ands	r3, r4
    11de:	e7df      	b.n	11a0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    11e0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    11e2:	040c      	lsls	r4, r1, #16
    11e4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    11e6:	23a0      	movs	r3, #160	; 0xa0
    11e8:	05db      	lsls	r3, r3, #23
    11ea:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    11ec:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    11ee:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    11f0:	23d0      	movs	r3, #208	; 0xd0
    11f2:	061b      	lsls	r3, r3, #24
    11f4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    11f6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    11f8:	78d3      	ldrb	r3, [r2, #3]
    11fa:	2b00      	cmp	r3, #0
    11fc:	d103      	bne.n	1206 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    11fe:	7853      	ldrb	r3, [r2, #1]
    1200:	3b01      	subs	r3, #1
    1202:	2b01      	cmp	r3, #1
    1204:	d902      	bls.n	120c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1206:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1208:	6181      	str	r1, [r0, #24]
    120a:	e7f8      	b.n	11fe <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    120c:	6081      	str	r1, [r0, #8]
}
    120e:	e7fa      	b.n	1206 <_system_pinmux_config+0x9a>
    1210:	fffbffff 	.word	0xfffbffff

00001214 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1214:	b510      	push	{r4, lr}
    1216:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1218:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    121a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    121c:	2900      	cmp	r1, #0
    121e:	d104      	bne.n	122a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1220:	0943      	lsrs	r3, r0, #5
    1222:	01db      	lsls	r3, r3, #7
    1224:	4905      	ldr	r1, [pc, #20]	; (123c <system_pinmux_pin_set_config+0x28>)
    1226:	468c      	mov	ip, r1
    1228:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    122a:	241f      	movs	r4, #31
    122c:	4020      	ands	r0, r4
    122e:	2101      	movs	r1, #1
    1230:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1232:	0018      	movs	r0, r3
    1234:	4b02      	ldr	r3, [pc, #8]	; (1240 <system_pinmux_pin_set_config+0x2c>)
    1236:	4798      	blx	r3
}
    1238:	bd10      	pop	{r4, pc}
    123a:	46c0      	nop			; (mov r8, r8)
    123c:	41004400 	.word	0x41004400
    1240:	0000116d 	.word	0x0000116d

00001244 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1244:	4770      	bx	lr
	...

00001248 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1248:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    124a:	4b05      	ldr	r3, [pc, #20]	; (1260 <system_init+0x18>)
    124c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    124e:	4b05      	ldr	r3, [pc, #20]	; (1264 <system_init+0x1c>)
    1250:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1252:	4b05      	ldr	r3, [pc, #20]	; (1268 <system_init+0x20>)
    1254:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1256:	4b05      	ldr	r3, [pc, #20]	; (126c <system_init+0x24>)
    1258:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    125a:	4b05      	ldr	r3, [pc, #20]	; (1270 <system_init+0x28>)
    125c:	4798      	blx	r3
}
    125e:	bd10      	pop	{r4, pc}
    1260:	00000e4d 	.word	0x00000e4d
    1264:	000002e9 	.word	0x000002e9
    1268:	00001245 	.word	0x00001245
    126c:	00001245 	.word	0x00001245
    1270:	00001245 	.word	0x00001245

00001274 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1274:	e7fe      	b.n	1274 <Dummy_Handler>
	...

00001278 <Reset_Handler>:
{
    1278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    127a:	4a2a      	ldr	r2, [pc, #168]	; (1324 <Reset_Handler+0xac>)
    127c:	4b2a      	ldr	r3, [pc, #168]	; (1328 <Reset_Handler+0xb0>)
    127e:	429a      	cmp	r2, r3
    1280:	d011      	beq.n	12a6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1282:	001a      	movs	r2, r3
    1284:	4b29      	ldr	r3, [pc, #164]	; (132c <Reset_Handler+0xb4>)
    1286:	429a      	cmp	r2, r3
    1288:	d20d      	bcs.n	12a6 <Reset_Handler+0x2e>
    128a:	4a29      	ldr	r2, [pc, #164]	; (1330 <Reset_Handler+0xb8>)
    128c:	3303      	adds	r3, #3
    128e:	1a9b      	subs	r3, r3, r2
    1290:	089b      	lsrs	r3, r3, #2
    1292:	3301      	adds	r3, #1
    1294:	009b      	lsls	r3, r3, #2
    1296:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1298:	4823      	ldr	r0, [pc, #140]	; (1328 <Reset_Handler+0xb0>)
    129a:	4922      	ldr	r1, [pc, #136]	; (1324 <Reset_Handler+0xac>)
    129c:	588c      	ldr	r4, [r1, r2]
    129e:	5084      	str	r4, [r0, r2]
    12a0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    12a2:	429a      	cmp	r2, r3
    12a4:	d1fa      	bne.n	129c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    12a6:	4a23      	ldr	r2, [pc, #140]	; (1334 <Reset_Handler+0xbc>)
    12a8:	4b23      	ldr	r3, [pc, #140]	; (1338 <Reset_Handler+0xc0>)
    12aa:	429a      	cmp	r2, r3
    12ac:	d20a      	bcs.n	12c4 <Reset_Handler+0x4c>
    12ae:	43d3      	mvns	r3, r2
    12b0:	4921      	ldr	r1, [pc, #132]	; (1338 <Reset_Handler+0xc0>)
    12b2:	185b      	adds	r3, r3, r1
    12b4:	2103      	movs	r1, #3
    12b6:	438b      	bics	r3, r1
    12b8:	3304      	adds	r3, #4
    12ba:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    12bc:	2100      	movs	r1, #0
    12be:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    12c0:	4293      	cmp	r3, r2
    12c2:	d1fc      	bne.n	12be <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    12c4:	4a1d      	ldr	r2, [pc, #116]	; (133c <Reset_Handler+0xc4>)
    12c6:	21ff      	movs	r1, #255	; 0xff
    12c8:	4b1d      	ldr	r3, [pc, #116]	; (1340 <Reset_Handler+0xc8>)
    12ca:	438b      	bics	r3, r1
    12cc:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    12ce:	39fd      	subs	r1, #253	; 0xfd
    12d0:	2390      	movs	r3, #144	; 0x90
    12d2:	005b      	lsls	r3, r3, #1
    12d4:	4a1b      	ldr	r2, [pc, #108]	; (1344 <Reset_Handler+0xcc>)
    12d6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    12d8:	4a1b      	ldr	r2, [pc, #108]	; (1348 <Reset_Handler+0xd0>)
    12da:	78d3      	ldrb	r3, [r2, #3]
    12dc:	2503      	movs	r5, #3
    12de:	43ab      	bics	r3, r5
    12e0:	2402      	movs	r4, #2
    12e2:	4323      	orrs	r3, r4
    12e4:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    12e6:	78d3      	ldrb	r3, [r2, #3]
    12e8:	270c      	movs	r7, #12
    12ea:	43bb      	bics	r3, r7
    12ec:	2608      	movs	r6, #8
    12ee:	4333      	orrs	r3, r6
    12f0:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    12f2:	4b16      	ldr	r3, [pc, #88]	; (134c <Reset_Handler+0xd4>)
    12f4:	7b98      	ldrb	r0, [r3, #14]
    12f6:	2230      	movs	r2, #48	; 0x30
    12f8:	4390      	bics	r0, r2
    12fa:	2220      	movs	r2, #32
    12fc:	4310      	orrs	r0, r2
    12fe:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1300:	7b99      	ldrb	r1, [r3, #14]
    1302:	43b9      	bics	r1, r7
    1304:	4331      	orrs	r1, r6
    1306:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1308:	7b9a      	ldrb	r2, [r3, #14]
    130a:	43aa      	bics	r2, r5
    130c:	4322      	orrs	r2, r4
    130e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1310:	4a0f      	ldr	r2, [pc, #60]	; (1350 <Reset_Handler+0xd8>)
    1312:	6853      	ldr	r3, [r2, #4]
    1314:	2180      	movs	r1, #128	; 0x80
    1316:	430b      	orrs	r3, r1
    1318:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    131a:	4b0e      	ldr	r3, [pc, #56]	; (1354 <Reset_Handler+0xdc>)
    131c:	4798      	blx	r3
        main();
    131e:	4b0e      	ldr	r3, [pc, #56]	; (1358 <Reset_Handler+0xe0>)
    1320:	4798      	blx	r3
    1322:	e7fe      	b.n	1322 <Reset_Handler+0xaa>
    1324:	00002818 	.word	0x00002818
    1328:	20000000 	.word	0x20000000
    132c:	20000068 	.word	0x20000068
    1330:	20000004 	.word	0x20000004
    1334:	20000068 	.word	0x20000068
    1338:	20000168 	.word	0x20000168
    133c:	e000ed00 	.word	0xe000ed00
    1340:	00000000 	.word	0x00000000
    1344:	41007000 	.word	0x41007000
    1348:	41005000 	.word	0x41005000
    134c:	41004800 	.word	0x41004800
    1350:	41004000 	.word	0x41004000
    1354:	000015ed 	.word	0x000015ed
    1358:	0000142d 	.word	0x0000142d

0000135c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    135c:	b5f0      	push	{r4, r5, r6, r7, lr}
    135e:	46c6      	mov	lr, r8
    1360:	b500      	push	{lr}
    1362:	000c      	movs	r4, r1
    1364:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    1366:	2800      	cmp	r0, #0
    1368:	d10f      	bne.n	138a <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    136a:	2a00      	cmp	r2, #0
    136c:	dd11      	ble.n	1392 <_read+0x36>
    136e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1370:	4e09      	ldr	r6, [pc, #36]	; (1398 <_read+0x3c>)
    1372:	4d0a      	ldr	r5, [pc, #40]	; (139c <_read+0x40>)
    1374:	6830      	ldr	r0, [r6, #0]
    1376:	0021      	movs	r1, r4
    1378:	682b      	ldr	r3, [r5, #0]
    137a:	4798      	blx	r3
		ptr++;
    137c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    137e:	42bc      	cmp	r4, r7
    1380:	d1f8      	bne.n	1374 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    1382:	4640      	mov	r0, r8
    1384:	bc04      	pop	{r2}
    1386:	4690      	mov	r8, r2
    1388:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    138a:	2301      	movs	r3, #1
    138c:	425b      	negs	r3, r3
    138e:	4698      	mov	r8, r3
    1390:	e7f7      	b.n	1382 <_read+0x26>
	for (; len > 0; --len) {
    1392:	4680      	mov	r8, r0
    1394:	e7f5      	b.n	1382 <_read+0x26>
    1396:	46c0      	nop			; (mov r8, r8)
    1398:	20000160 	.word	0x20000160
    139c:	20000158 	.word	0x20000158

000013a0 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    13a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    13a2:	46c6      	mov	lr, r8
    13a4:	b500      	push	{lr}
    13a6:	000e      	movs	r6, r1
    13a8:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    13aa:	3801      	subs	r0, #1
    13ac:	2802      	cmp	r0, #2
    13ae:	d810      	bhi.n	13d2 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    13b0:	2a00      	cmp	r2, #0
    13b2:	d011      	beq.n	13d8 <_write+0x38>
    13b4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    13b6:	4b0c      	ldr	r3, [pc, #48]	; (13e8 <_write+0x48>)
    13b8:	4698      	mov	r8, r3
    13ba:	4f0c      	ldr	r7, [pc, #48]	; (13ec <_write+0x4c>)
    13bc:	4643      	mov	r3, r8
    13be:	6818      	ldr	r0, [r3, #0]
    13c0:	5d31      	ldrb	r1, [r6, r4]
    13c2:	683b      	ldr	r3, [r7, #0]
    13c4:	4798      	blx	r3
    13c6:	2800      	cmp	r0, #0
    13c8:	db08      	blt.n	13dc <_write+0x3c>
			return -1;
		}
		++nChars;
    13ca:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    13cc:	42a5      	cmp	r5, r4
    13ce:	d1f5      	bne.n	13bc <_write+0x1c>
    13d0:	e006      	b.n	13e0 <_write+0x40>
		return -1;
    13d2:	2401      	movs	r4, #1
    13d4:	4264      	negs	r4, r4
    13d6:	e003      	b.n	13e0 <_write+0x40>
	for (; len != 0; --len) {
    13d8:	0014      	movs	r4, r2
    13da:	e001      	b.n	13e0 <_write+0x40>
			return -1;
    13dc:	2401      	movs	r4, #1
    13de:	4264      	negs	r4, r4
	}
	return nChars;
}
    13e0:	0020      	movs	r0, r4
    13e2:	bc04      	pop	{r2}
    13e4:	4690      	mov	r8, r2
    13e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13e8:	20000160 	.word	0x20000160
    13ec:	2000015c 	.word	0x2000015c

000013f0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    13f0:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    13f2:	4a06      	ldr	r2, [pc, #24]	; (140c <_sbrk+0x1c>)
    13f4:	6812      	ldr	r2, [r2, #0]
    13f6:	2a00      	cmp	r2, #0
    13f8:	d004      	beq.n	1404 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    13fa:	4a04      	ldr	r2, [pc, #16]	; (140c <_sbrk+0x1c>)
    13fc:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    13fe:	18c3      	adds	r3, r0, r3
    1400:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1402:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1404:	4902      	ldr	r1, [pc, #8]	; (1410 <_sbrk+0x20>)
    1406:	4a01      	ldr	r2, [pc, #4]	; (140c <_sbrk+0x1c>)
    1408:	6011      	str	r1, [r2, #0]
    140a:	e7f6      	b.n	13fa <_sbrk+0xa>
    140c:	200000c0 	.word	0x200000c0
    1410:	20002168 	.word	0x20002168

00001414 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    1414:	2001      	movs	r0, #1
    1416:	4240      	negs	r0, r0
    1418:	4770      	bx	lr

0000141a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    141a:	2380      	movs	r3, #128	; 0x80
    141c:	019b      	lsls	r3, r3, #6
    141e:	604b      	str	r3, [r1, #4]

	return 0;
}
    1420:	2000      	movs	r0, #0
    1422:	4770      	bx	lr

00001424 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1424:	2001      	movs	r0, #1
    1426:	4770      	bx	lr

00001428 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    1428:	2000      	movs	r0, #0
    142a:	4770      	bx	lr

0000142c <main>:

#include <my_drivers.h>

#define DIAMETRO_RODA 29 //tamanho da roda em polegadas
int main (void)
{
    142c:	b570      	push	{r4, r5, r6, lr}
	system_init();
    142e:	4b0c      	ldr	r3, [pc, #48]	; (1460 <main+0x34>)
    1430:	4798      	blx	r3
	/************************************************************************/
	/* Prepara a comunicao serial                                         */
	/************************************************************************/
	config_usarts();
    1432:	4b0c      	ldr	r3, [pc, #48]	; (1464 <main+0x38>)
    1434:	4798      	blx	r3
	init_usart();
    1436:	4b0c      	ldr	r3, [pc, #48]	; (1468 <main+0x3c>)
    1438:	4798      	blx	r3
	
	
	printf("hello");
    143a:	480c      	ldr	r0, [pc, #48]	; (146c <main+0x40>)
    143c:	4b0c      	ldr	r3, [pc, #48]	; (1470 <main+0x44>)
    143e:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    1440:	4c0c      	ldr	r4, [pc, #48]	; (1474 <main+0x48>)
	while (1) {
		/* Is button pressed? */
		if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
			/* Yes, so turn LED on. */
			port_pin_set_output_level(LED_0_PIN, LED_0_ACTIVE);
			printf("LED ON\r\n");
    1442:	4d0d      	ldr	r5, [pc, #52]	; (1478 <main+0x4c>)
    1444:	4e0d      	ldr	r6, [pc, #52]	; (147c <main+0x50>)
    1446:	e004      	b.n	1452 <main+0x26>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1448:	2380      	movs	r3, #128	; 0x80
    144a:	031b      	lsls	r3, r3, #12
    144c:	6163      	str	r3, [r4, #20]
    144e:	0028      	movs	r0, r5
    1450:	47b0      	blx	r6
	return (port_base->IN.reg & pin_mask);
    1452:	6a23      	ldr	r3, [r4, #32]
		if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
    1454:	00db      	lsls	r3, r3, #3
    1456:	d5f7      	bpl.n	1448 <main+0x1c>
		port_base->OUTSET.reg = pin_mask;
    1458:	2380      	movs	r3, #128	; 0x80
    145a:	031b      	lsls	r3, r3, #12
    145c:	61a3      	str	r3, [r4, #24]
    145e:	e7f8      	b.n	1452 <main+0x26>
    1460:	00001249 	.word	0x00001249
    1464:	0000017d 	.word	0x0000017d
    1468:	000001ed 	.word	0x000001ed
    146c:	00002750 	.word	0x00002750
    1470:	00001645 	.word	0x00001645
    1474:	41004400 	.word	0x41004400
    1478:	00002758 	.word	0x00002758
    147c:	00001739 	.word	0x00001739

00001480 <__udivsi3>:
    1480:	2200      	movs	r2, #0
    1482:	0843      	lsrs	r3, r0, #1
    1484:	428b      	cmp	r3, r1
    1486:	d374      	bcc.n	1572 <__udivsi3+0xf2>
    1488:	0903      	lsrs	r3, r0, #4
    148a:	428b      	cmp	r3, r1
    148c:	d35f      	bcc.n	154e <__udivsi3+0xce>
    148e:	0a03      	lsrs	r3, r0, #8
    1490:	428b      	cmp	r3, r1
    1492:	d344      	bcc.n	151e <__udivsi3+0x9e>
    1494:	0b03      	lsrs	r3, r0, #12
    1496:	428b      	cmp	r3, r1
    1498:	d328      	bcc.n	14ec <__udivsi3+0x6c>
    149a:	0c03      	lsrs	r3, r0, #16
    149c:	428b      	cmp	r3, r1
    149e:	d30d      	bcc.n	14bc <__udivsi3+0x3c>
    14a0:	22ff      	movs	r2, #255	; 0xff
    14a2:	0209      	lsls	r1, r1, #8
    14a4:	ba12      	rev	r2, r2
    14a6:	0c03      	lsrs	r3, r0, #16
    14a8:	428b      	cmp	r3, r1
    14aa:	d302      	bcc.n	14b2 <__udivsi3+0x32>
    14ac:	1212      	asrs	r2, r2, #8
    14ae:	0209      	lsls	r1, r1, #8
    14b0:	d065      	beq.n	157e <__udivsi3+0xfe>
    14b2:	0b03      	lsrs	r3, r0, #12
    14b4:	428b      	cmp	r3, r1
    14b6:	d319      	bcc.n	14ec <__udivsi3+0x6c>
    14b8:	e000      	b.n	14bc <__udivsi3+0x3c>
    14ba:	0a09      	lsrs	r1, r1, #8
    14bc:	0bc3      	lsrs	r3, r0, #15
    14be:	428b      	cmp	r3, r1
    14c0:	d301      	bcc.n	14c6 <__udivsi3+0x46>
    14c2:	03cb      	lsls	r3, r1, #15
    14c4:	1ac0      	subs	r0, r0, r3
    14c6:	4152      	adcs	r2, r2
    14c8:	0b83      	lsrs	r3, r0, #14
    14ca:	428b      	cmp	r3, r1
    14cc:	d301      	bcc.n	14d2 <__udivsi3+0x52>
    14ce:	038b      	lsls	r3, r1, #14
    14d0:	1ac0      	subs	r0, r0, r3
    14d2:	4152      	adcs	r2, r2
    14d4:	0b43      	lsrs	r3, r0, #13
    14d6:	428b      	cmp	r3, r1
    14d8:	d301      	bcc.n	14de <__udivsi3+0x5e>
    14da:	034b      	lsls	r3, r1, #13
    14dc:	1ac0      	subs	r0, r0, r3
    14de:	4152      	adcs	r2, r2
    14e0:	0b03      	lsrs	r3, r0, #12
    14e2:	428b      	cmp	r3, r1
    14e4:	d301      	bcc.n	14ea <__udivsi3+0x6a>
    14e6:	030b      	lsls	r3, r1, #12
    14e8:	1ac0      	subs	r0, r0, r3
    14ea:	4152      	adcs	r2, r2
    14ec:	0ac3      	lsrs	r3, r0, #11
    14ee:	428b      	cmp	r3, r1
    14f0:	d301      	bcc.n	14f6 <__udivsi3+0x76>
    14f2:	02cb      	lsls	r3, r1, #11
    14f4:	1ac0      	subs	r0, r0, r3
    14f6:	4152      	adcs	r2, r2
    14f8:	0a83      	lsrs	r3, r0, #10
    14fa:	428b      	cmp	r3, r1
    14fc:	d301      	bcc.n	1502 <__udivsi3+0x82>
    14fe:	028b      	lsls	r3, r1, #10
    1500:	1ac0      	subs	r0, r0, r3
    1502:	4152      	adcs	r2, r2
    1504:	0a43      	lsrs	r3, r0, #9
    1506:	428b      	cmp	r3, r1
    1508:	d301      	bcc.n	150e <__udivsi3+0x8e>
    150a:	024b      	lsls	r3, r1, #9
    150c:	1ac0      	subs	r0, r0, r3
    150e:	4152      	adcs	r2, r2
    1510:	0a03      	lsrs	r3, r0, #8
    1512:	428b      	cmp	r3, r1
    1514:	d301      	bcc.n	151a <__udivsi3+0x9a>
    1516:	020b      	lsls	r3, r1, #8
    1518:	1ac0      	subs	r0, r0, r3
    151a:	4152      	adcs	r2, r2
    151c:	d2cd      	bcs.n	14ba <__udivsi3+0x3a>
    151e:	09c3      	lsrs	r3, r0, #7
    1520:	428b      	cmp	r3, r1
    1522:	d301      	bcc.n	1528 <__udivsi3+0xa8>
    1524:	01cb      	lsls	r3, r1, #7
    1526:	1ac0      	subs	r0, r0, r3
    1528:	4152      	adcs	r2, r2
    152a:	0983      	lsrs	r3, r0, #6
    152c:	428b      	cmp	r3, r1
    152e:	d301      	bcc.n	1534 <__udivsi3+0xb4>
    1530:	018b      	lsls	r3, r1, #6
    1532:	1ac0      	subs	r0, r0, r3
    1534:	4152      	adcs	r2, r2
    1536:	0943      	lsrs	r3, r0, #5
    1538:	428b      	cmp	r3, r1
    153a:	d301      	bcc.n	1540 <__udivsi3+0xc0>
    153c:	014b      	lsls	r3, r1, #5
    153e:	1ac0      	subs	r0, r0, r3
    1540:	4152      	adcs	r2, r2
    1542:	0903      	lsrs	r3, r0, #4
    1544:	428b      	cmp	r3, r1
    1546:	d301      	bcc.n	154c <__udivsi3+0xcc>
    1548:	010b      	lsls	r3, r1, #4
    154a:	1ac0      	subs	r0, r0, r3
    154c:	4152      	adcs	r2, r2
    154e:	08c3      	lsrs	r3, r0, #3
    1550:	428b      	cmp	r3, r1
    1552:	d301      	bcc.n	1558 <__udivsi3+0xd8>
    1554:	00cb      	lsls	r3, r1, #3
    1556:	1ac0      	subs	r0, r0, r3
    1558:	4152      	adcs	r2, r2
    155a:	0883      	lsrs	r3, r0, #2
    155c:	428b      	cmp	r3, r1
    155e:	d301      	bcc.n	1564 <__udivsi3+0xe4>
    1560:	008b      	lsls	r3, r1, #2
    1562:	1ac0      	subs	r0, r0, r3
    1564:	4152      	adcs	r2, r2
    1566:	0843      	lsrs	r3, r0, #1
    1568:	428b      	cmp	r3, r1
    156a:	d301      	bcc.n	1570 <__udivsi3+0xf0>
    156c:	004b      	lsls	r3, r1, #1
    156e:	1ac0      	subs	r0, r0, r3
    1570:	4152      	adcs	r2, r2
    1572:	1a41      	subs	r1, r0, r1
    1574:	d200      	bcs.n	1578 <__udivsi3+0xf8>
    1576:	4601      	mov	r1, r0
    1578:	4152      	adcs	r2, r2
    157a:	4610      	mov	r0, r2
    157c:	4770      	bx	lr
    157e:	e7ff      	b.n	1580 <__udivsi3+0x100>
    1580:	b501      	push	{r0, lr}
    1582:	2000      	movs	r0, #0
    1584:	f000 f806 	bl	1594 <__aeabi_idiv0>
    1588:	bd02      	pop	{r1, pc}
    158a:	46c0      	nop			; (mov r8, r8)

0000158c <__aeabi_uidivmod>:
    158c:	2900      	cmp	r1, #0
    158e:	d0f7      	beq.n	1580 <__udivsi3+0x100>
    1590:	e776      	b.n	1480 <__udivsi3>
    1592:	4770      	bx	lr

00001594 <__aeabi_idiv0>:
    1594:	4770      	bx	lr
    1596:	46c0      	nop			; (mov r8, r8)

00001598 <__aeabi_lmul>:
    1598:	b5f0      	push	{r4, r5, r6, r7, lr}
    159a:	46ce      	mov	lr, r9
    159c:	4647      	mov	r7, r8
    159e:	0415      	lsls	r5, r2, #16
    15a0:	0c2d      	lsrs	r5, r5, #16
    15a2:	002e      	movs	r6, r5
    15a4:	b580      	push	{r7, lr}
    15a6:	0407      	lsls	r7, r0, #16
    15a8:	0c14      	lsrs	r4, r2, #16
    15aa:	0c3f      	lsrs	r7, r7, #16
    15ac:	4699      	mov	r9, r3
    15ae:	0c03      	lsrs	r3, r0, #16
    15b0:	437e      	muls	r6, r7
    15b2:	435d      	muls	r5, r3
    15b4:	4367      	muls	r7, r4
    15b6:	4363      	muls	r3, r4
    15b8:	197f      	adds	r7, r7, r5
    15ba:	0c34      	lsrs	r4, r6, #16
    15bc:	19e4      	adds	r4, r4, r7
    15be:	469c      	mov	ip, r3
    15c0:	42a5      	cmp	r5, r4
    15c2:	d903      	bls.n	15cc <__aeabi_lmul+0x34>
    15c4:	2380      	movs	r3, #128	; 0x80
    15c6:	025b      	lsls	r3, r3, #9
    15c8:	4698      	mov	r8, r3
    15ca:	44c4      	add	ip, r8
    15cc:	464b      	mov	r3, r9
    15ce:	4351      	muls	r1, r2
    15d0:	4343      	muls	r3, r0
    15d2:	0436      	lsls	r6, r6, #16
    15d4:	0c36      	lsrs	r6, r6, #16
    15d6:	0c25      	lsrs	r5, r4, #16
    15d8:	0424      	lsls	r4, r4, #16
    15da:	4465      	add	r5, ip
    15dc:	19a4      	adds	r4, r4, r6
    15de:	1859      	adds	r1, r3, r1
    15e0:	1949      	adds	r1, r1, r5
    15e2:	0020      	movs	r0, r4
    15e4:	bc0c      	pop	{r2, r3}
    15e6:	4690      	mov	r8, r2
    15e8:	4699      	mov	r9, r3
    15ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

000015ec <__libc_init_array>:
    15ec:	b570      	push	{r4, r5, r6, lr}
    15ee:	2600      	movs	r6, #0
    15f0:	4d0c      	ldr	r5, [pc, #48]	; (1624 <__libc_init_array+0x38>)
    15f2:	4c0d      	ldr	r4, [pc, #52]	; (1628 <__libc_init_array+0x3c>)
    15f4:	1b64      	subs	r4, r4, r5
    15f6:	10a4      	asrs	r4, r4, #2
    15f8:	42a6      	cmp	r6, r4
    15fa:	d109      	bne.n	1610 <__libc_init_array+0x24>
    15fc:	2600      	movs	r6, #0
    15fe:	f001 f8fb 	bl	27f8 <_init>
    1602:	4d0a      	ldr	r5, [pc, #40]	; (162c <__libc_init_array+0x40>)
    1604:	4c0a      	ldr	r4, [pc, #40]	; (1630 <__libc_init_array+0x44>)
    1606:	1b64      	subs	r4, r4, r5
    1608:	10a4      	asrs	r4, r4, #2
    160a:	42a6      	cmp	r6, r4
    160c:	d105      	bne.n	161a <__libc_init_array+0x2e>
    160e:	bd70      	pop	{r4, r5, r6, pc}
    1610:	00b3      	lsls	r3, r6, #2
    1612:	58eb      	ldr	r3, [r5, r3]
    1614:	4798      	blx	r3
    1616:	3601      	adds	r6, #1
    1618:	e7ee      	b.n	15f8 <__libc_init_array+0xc>
    161a:	00b3      	lsls	r3, r6, #2
    161c:	58eb      	ldr	r3, [r5, r3]
    161e:	4798      	blx	r3
    1620:	3601      	adds	r6, #1
    1622:	e7f2      	b.n	160a <__libc_init_array+0x1e>
    1624:	00002804 	.word	0x00002804
    1628:	00002804 	.word	0x00002804
    162c:	00002804 	.word	0x00002804
    1630:	00002808 	.word	0x00002808

00001634 <memset>:
    1634:	0003      	movs	r3, r0
    1636:	1882      	adds	r2, r0, r2
    1638:	4293      	cmp	r3, r2
    163a:	d100      	bne.n	163e <memset+0xa>
    163c:	4770      	bx	lr
    163e:	7019      	strb	r1, [r3, #0]
    1640:	3301      	adds	r3, #1
    1642:	e7f9      	b.n	1638 <memset+0x4>

00001644 <iprintf>:
    1644:	b40f      	push	{r0, r1, r2, r3}
    1646:	4b0b      	ldr	r3, [pc, #44]	; (1674 <iprintf+0x30>)
    1648:	b513      	push	{r0, r1, r4, lr}
    164a:	681c      	ldr	r4, [r3, #0]
    164c:	2c00      	cmp	r4, #0
    164e:	d005      	beq.n	165c <iprintf+0x18>
    1650:	69a3      	ldr	r3, [r4, #24]
    1652:	2b00      	cmp	r3, #0
    1654:	d102      	bne.n	165c <iprintf+0x18>
    1656:	0020      	movs	r0, r4
    1658:	f000 faf2 	bl	1c40 <__sinit>
    165c:	ab05      	add	r3, sp, #20
    165e:	9a04      	ldr	r2, [sp, #16]
    1660:	68a1      	ldr	r1, [r4, #8]
    1662:	0020      	movs	r0, r4
    1664:	9301      	str	r3, [sp, #4]
    1666:	f000 fcc1 	bl	1fec <_vfiprintf_r>
    166a:	bc16      	pop	{r1, r2, r4}
    166c:	bc08      	pop	{r3}
    166e:	b004      	add	sp, #16
    1670:	4718      	bx	r3
    1672:	46c0      	nop			; (mov r8, r8)
    1674:	20000004 	.word	0x20000004

00001678 <_puts_r>:
    1678:	b570      	push	{r4, r5, r6, lr}
    167a:	0005      	movs	r5, r0
    167c:	000e      	movs	r6, r1
    167e:	2800      	cmp	r0, #0
    1680:	d004      	beq.n	168c <_puts_r+0x14>
    1682:	6983      	ldr	r3, [r0, #24]
    1684:	2b00      	cmp	r3, #0
    1686:	d101      	bne.n	168c <_puts_r+0x14>
    1688:	f000 fada 	bl	1c40 <__sinit>
    168c:	69ab      	ldr	r3, [r5, #24]
    168e:	68ac      	ldr	r4, [r5, #8]
    1690:	2b00      	cmp	r3, #0
    1692:	d102      	bne.n	169a <_puts_r+0x22>
    1694:	0028      	movs	r0, r5
    1696:	f000 fad3 	bl	1c40 <__sinit>
    169a:	4b24      	ldr	r3, [pc, #144]	; (172c <_puts_r+0xb4>)
    169c:	429c      	cmp	r4, r3
    169e:	d10f      	bne.n	16c0 <_puts_r+0x48>
    16a0:	686c      	ldr	r4, [r5, #4]
    16a2:	89a3      	ldrh	r3, [r4, #12]
    16a4:	071b      	lsls	r3, r3, #28
    16a6:	d502      	bpl.n	16ae <_puts_r+0x36>
    16a8:	6923      	ldr	r3, [r4, #16]
    16aa:	2b00      	cmp	r3, #0
    16ac:	d120      	bne.n	16f0 <_puts_r+0x78>
    16ae:	0021      	movs	r1, r4
    16b0:	0028      	movs	r0, r5
    16b2:	f000 f957 	bl	1964 <__swsetup_r>
    16b6:	2800      	cmp	r0, #0
    16b8:	d01a      	beq.n	16f0 <_puts_r+0x78>
    16ba:	2001      	movs	r0, #1
    16bc:	4240      	negs	r0, r0
    16be:	bd70      	pop	{r4, r5, r6, pc}
    16c0:	4b1b      	ldr	r3, [pc, #108]	; (1730 <_puts_r+0xb8>)
    16c2:	429c      	cmp	r4, r3
    16c4:	d101      	bne.n	16ca <_puts_r+0x52>
    16c6:	68ac      	ldr	r4, [r5, #8]
    16c8:	e7eb      	b.n	16a2 <_puts_r+0x2a>
    16ca:	4b1a      	ldr	r3, [pc, #104]	; (1734 <_puts_r+0xbc>)
    16cc:	429c      	cmp	r4, r3
    16ce:	d1e8      	bne.n	16a2 <_puts_r+0x2a>
    16d0:	68ec      	ldr	r4, [r5, #12]
    16d2:	e7e6      	b.n	16a2 <_puts_r+0x2a>
    16d4:	3b01      	subs	r3, #1
    16d6:	3601      	adds	r6, #1
    16d8:	60a3      	str	r3, [r4, #8]
    16da:	2b00      	cmp	r3, #0
    16dc:	da04      	bge.n	16e8 <_puts_r+0x70>
    16de:	69a2      	ldr	r2, [r4, #24]
    16e0:	4293      	cmp	r3, r2
    16e2:	db16      	blt.n	1712 <_puts_r+0x9a>
    16e4:	290a      	cmp	r1, #10
    16e6:	d014      	beq.n	1712 <_puts_r+0x9a>
    16e8:	6823      	ldr	r3, [r4, #0]
    16ea:	1c5a      	adds	r2, r3, #1
    16ec:	6022      	str	r2, [r4, #0]
    16ee:	7019      	strb	r1, [r3, #0]
    16f0:	7831      	ldrb	r1, [r6, #0]
    16f2:	68a3      	ldr	r3, [r4, #8]
    16f4:	2900      	cmp	r1, #0
    16f6:	d1ed      	bne.n	16d4 <_puts_r+0x5c>
    16f8:	3b01      	subs	r3, #1
    16fa:	60a3      	str	r3, [r4, #8]
    16fc:	2b00      	cmp	r3, #0
    16fe:	da0f      	bge.n	1720 <_puts_r+0xa8>
    1700:	0022      	movs	r2, r4
    1702:	310a      	adds	r1, #10
    1704:	0028      	movs	r0, r5
    1706:	f000 f8d7 	bl	18b8 <__swbuf_r>
    170a:	1c43      	adds	r3, r0, #1
    170c:	d0d5      	beq.n	16ba <_puts_r+0x42>
    170e:	200a      	movs	r0, #10
    1710:	e7d5      	b.n	16be <_puts_r+0x46>
    1712:	0022      	movs	r2, r4
    1714:	0028      	movs	r0, r5
    1716:	f000 f8cf 	bl	18b8 <__swbuf_r>
    171a:	1c43      	adds	r3, r0, #1
    171c:	d1e8      	bne.n	16f0 <_puts_r+0x78>
    171e:	e7cc      	b.n	16ba <_puts_r+0x42>
    1720:	200a      	movs	r0, #10
    1722:	6823      	ldr	r3, [r4, #0]
    1724:	1c5a      	adds	r2, r3, #1
    1726:	6022      	str	r2, [r4, #0]
    1728:	7018      	strb	r0, [r3, #0]
    172a:	e7c8      	b.n	16be <_puts_r+0x46>
    172c:	00002784 	.word	0x00002784
    1730:	000027a4 	.word	0x000027a4
    1734:	00002764 	.word	0x00002764

00001738 <puts>:
    1738:	b510      	push	{r4, lr}
    173a:	4b03      	ldr	r3, [pc, #12]	; (1748 <puts+0x10>)
    173c:	0001      	movs	r1, r0
    173e:	6818      	ldr	r0, [r3, #0]
    1740:	f7ff ff9a 	bl	1678 <_puts_r>
    1744:	bd10      	pop	{r4, pc}
    1746:	46c0      	nop			; (mov r8, r8)
    1748:	20000004 	.word	0x20000004

0000174c <setbuf>:
    174c:	424a      	negs	r2, r1
    174e:	414a      	adcs	r2, r1
    1750:	2380      	movs	r3, #128	; 0x80
    1752:	b510      	push	{r4, lr}
    1754:	0052      	lsls	r2, r2, #1
    1756:	00db      	lsls	r3, r3, #3
    1758:	f000 f802 	bl	1760 <setvbuf>
    175c:	bd10      	pop	{r4, pc}
	...

00001760 <setvbuf>:
    1760:	b5f0      	push	{r4, r5, r6, r7, lr}
    1762:	001d      	movs	r5, r3
    1764:	4b4f      	ldr	r3, [pc, #316]	; (18a4 <setvbuf+0x144>)
    1766:	b085      	sub	sp, #20
    1768:	681e      	ldr	r6, [r3, #0]
    176a:	0004      	movs	r4, r0
    176c:	000f      	movs	r7, r1
    176e:	9200      	str	r2, [sp, #0]
    1770:	2e00      	cmp	r6, #0
    1772:	d005      	beq.n	1780 <setvbuf+0x20>
    1774:	69b3      	ldr	r3, [r6, #24]
    1776:	2b00      	cmp	r3, #0
    1778:	d102      	bne.n	1780 <setvbuf+0x20>
    177a:	0030      	movs	r0, r6
    177c:	f000 fa60 	bl	1c40 <__sinit>
    1780:	4b49      	ldr	r3, [pc, #292]	; (18a8 <setvbuf+0x148>)
    1782:	429c      	cmp	r4, r3
    1784:	d150      	bne.n	1828 <setvbuf+0xc8>
    1786:	6874      	ldr	r4, [r6, #4]
    1788:	9b00      	ldr	r3, [sp, #0]
    178a:	2b02      	cmp	r3, #2
    178c:	d005      	beq.n	179a <setvbuf+0x3a>
    178e:	2b01      	cmp	r3, #1
    1790:	d900      	bls.n	1794 <setvbuf+0x34>
    1792:	e084      	b.n	189e <setvbuf+0x13e>
    1794:	2d00      	cmp	r5, #0
    1796:	da00      	bge.n	179a <setvbuf+0x3a>
    1798:	e081      	b.n	189e <setvbuf+0x13e>
    179a:	0021      	movs	r1, r4
    179c:	0030      	movs	r0, r6
    179e:	f000 f9e1 	bl	1b64 <_fflush_r>
    17a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    17a4:	2900      	cmp	r1, #0
    17a6:	d008      	beq.n	17ba <setvbuf+0x5a>
    17a8:	0023      	movs	r3, r4
    17aa:	3344      	adds	r3, #68	; 0x44
    17ac:	4299      	cmp	r1, r3
    17ae:	d002      	beq.n	17b6 <setvbuf+0x56>
    17b0:	0030      	movs	r0, r6
    17b2:	f000 fb4b 	bl	1e4c <_free_r>
    17b6:	2300      	movs	r3, #0
    17b8:	6363      	str	r3, [r4, #52]	; 0x34
    17ba:	2300      	movs	r3, #0
    17bc:	61a3      	str	r3, [r4, #24]
    17be:	6063      	str	r3, [r4, #4]
    17c0:	89a3      	ldrh	r3, [r4, #12]
    17c2:	061b      	lsls	r3, r3, #24
    17c4:	d503      	bpl.n	17ce <setvbuf+0x6e>
    17c6:	6921      	ldr	r1, [r4, #16]
    17c8:	0030      	movs	r0, r6
    17ca:	f000 fb3f 	bl	1e4c <_free_r>
    17ce:	89a3      	ldrh	r3, [r4, #12]
    17d0:	4a36      	ldr	r2, [pc, #216]	; (18ac <setvbuf+0x14c>)
    17d2:	4013      	ands	r3, r2
    17d4:	81a3      	strh	r3, [r4, #12]
    17d6:	9b00      	ldr	r3, [sp, #0]
    17d8:	2b02      	cmp	r3, #2
    17da:	d05a      	beq.n	1892 <setvbuf+0x132>
    17dc:	ab03      	add	r3, sp, #12
    17de:	aa02      	add	r2, sp, #8
    17e0:	0021      	movs	r1, r4
    17e2:	0030      	movs	r0, r6
    17e4:	f000 fac2 	bl	1d6c <__swhatbuf_r>
    17e8:	89a3      	ldrh	r3, [r4, #12]
    17ea:	4318      	orrs	r0, r3
    17ec:	81a0      	strh	r0, [r4, #12]
    17ee:	2d00      	cmp	r5, #0
    17f0:	d124      	bne.n	183c <setvbuf+0xdc>
    17f2:	9d02      	ldr	r5, [sp, #8]
    17f4:	0028      	movs	r0, r5
    17f6:	f000 fb1f 	bl	1e38 <malloc>
    17fa:	9501      	str	r5, [sp, #4]
    17fc:	1e07      	subs	r7, r0, #0
    17fe:	d142      	bne.n	1886 <setvbuf+0x126>
    1800:	9b02      	ldr	r3, [sp, #8]
    1802:	9301      	str	r3, [sp, #4]
    1804:	42ab      	cmp	r3, r5
    1806:	d139      	bne.n	187c <setvbuf+0x11c>
    1808:	2001      	movs	r0, #1
    180a:	4240      	negs	r0, r0
    180c:	2302      	movs	r3, #2
    180e:	89a2      	ldrh	r2, [r4, #12]
    1810:	4313      	orrs	r3, r2
    1812:	81a3      	strh	r3, [r4, #12]
    1814:	2300      	movs	r3, #0
    1816:	60a3      	str	r3, [r4, #8]
    1818:	0023      	movs	r3, r4
    181a:	3347      	adds	r3, #71	; 0x47
    181c:	6023      	str	r3, [r4, #0]
    181e:	6123      	str	r3, [r4, #16]
    1820:	2301      	movs	r3, #1
    1822:	6163      	str	r3, [r4, #20]
    1824:	b005      	add	sp, #20
    1826:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1828:	4b21      	ldr	r3, [pc, #132]	; (18b0 <setvbuf+0x150>)
    182a:	429c      	cmp	r4, r3
    182c:	d101      	bne.n	1832 <setvbuf+0xd2>
    182e:	68b4      	ldr	r4, [r6, #8]
    1830:	e7aa      	b.n	1788 <setvbuf+0x28>
    1832:	4b20      	ldr	r3, [pc, #128]	; (18b4 <setvbuf+0x154>)
    1834:	429c      	cmp	r4, r3
    1836:	d1a7      	bne.n	1788 <setvbuf+0x28>
    1838:	68f4      	ldr	r4, [r6, #12]
    183a:	e7a5      	b.n	1788 <setvbuf+0x28>
    183c:	2f00      	cmp	r7, #0
    183e:	d0d9      	beq.n	17f4 <setvbuf+0x94>
    1840:	69b3      	ldr	r3, [r6, #24]
    1842:	2b00      	cmp	r3, #0
    1844:	d102      	bne.n	184c <setvbuf+0xec>
    1846:	0030      	movs	r0, r6
    1848:	f000 f9fa 	bl	1c40 <__sinit>
    184c:	9b00      	ldr	r3, [sp, #0]
    184e:	2b01      	cmp	r3, #1
    1850:	d103      	bne.n	185a <setvbuf+0xfa>
    1852:	89a3      	ldrh	r3, [r4, #12]
    1854:	9a00      	ldr	r2, [sp, #0]
    1856:	431a      	orrs	r2, r3
    1858:	81a2      	strh	r2, [r4, #12]
    185a:	2008      	movs	r0, #8
    185c:	89a3      	ldrh	r3, [r4, #12]
    185e:	6027      	str	r7, [r4, #0]
    1860:	6127      	str	r7, [r4, #16]
    1862:	6165      	str	r5, [r4, #20]
    1864:	4018      	ands	r0, r3
    1866:	d018      	beq.n	189a <setvbuf+0x13a>
    1868:	2001      	movs	r0, #1
    186a:	4018      	ands	r0, r3
    186c:	2300      	movs	r3, #0
    186e:	4298      	cmp	r0, r3
    1870:	d011      	beq.n	1896 <setvbuf+0x136>
    1872:	426d      	negs	r5, r5
    1874:	60a3      	str	r3, [r4, #8]
    1876:	61a5      	str	r5, [r4, #24]
    1878:	0018      	movs	r0, r3
    187a:	e7d3      	b.n	1824 <setvbuf+0xc4>
    187c:	9801      	ldr	r0, [sp, #4]
    187e:	f000 fadb 	bl	1e38 <malloc>
    1882:	1e07      	subs	r7, r0, #0
    1884:	d0c0      	beq.n	1808 <setvbuf+0xa8>
    1886:	2380      	movs	r3, #128	; 0x80
    1888:	89a2      	ldrh	r2, [r4, #12]
    188a:	9d01      	ldr	r5, [sp, #4]
    188c:	4313      	orrs	r3, r2
    188e:	81a3      	strh	r3, [r4, #12]
    1890:	e7d6      	b.n	1840 <setvbuf+0xe0>
    1892:	2000      	movs	r0, #0
    1894:	e7ba      	b.n	180c <setvbuf+0xac>
    1896:	60a5      	str	r5, [r4, #8]
    1898:	e7c4      	b.n	1824 <setvbuf+0xc4>
    189a:	60a0      	str	r0, [r4, #8]
    189c:	e7c2      	b.n	1824 <setvbuf+0xc4>
    189e:	2001      	movs	r0, #1
    18a0:	4240      	negs	r0, r0
    18a2:	e7bf      	b.n	1824 <setvbuf+0xc4>
    18a4:	20000004 	.word	0x20000004
    18a8:	00002784 	.word	0x00002784
    18ac:	fffff35c 	.word	0xfffff35c
    18b0:	000027a4 	.word	0x000027a4
    18b4:	00002764 	.word	0x00002764

000018b8 <__swbuf_r>:
    18b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    18ba:	0005      	movs	r5, r0
    18bc:	000e      	movs	r6, r1
    18be:	0014      	movs	r4, r2
    18c0:	2800      	cmp	r0, #0
    18c2:	d004      	beq.n	18ce <__swbuf_r+0x16>
    18c4:	6983      	ldr	r3, [r0, #24]
    18c6:	2b00      	cmp	r3, #0
    18c8:	d101      	bne.n	18ce <__swbuf_r+0x16>
    18ca:	f000 f9b9 	bl	1c40 <__sinit>
    18ce:	4b22      	ldr	r3, [pc, #136]	; (1958 <__swbuf_r+0xa0>)
    18d0:	429c      	cmp	r4, r3
    18d2:	d12d      	bne.n	1930 <__swbuf_r+0x78>
    18d4:	686c      	ldr	r4, [r5, #4]
    18d6:	69a3      	ldr	r3, [r4, #24]
    18d8:	60a3      	str	r3, [r4, #8]
    18da:	89a3      	ldrh	r3, [r4, #12]
    18dc:	071b      	lsls	r3, r3, #28
    18de:	d531      	bpl.n	1944 <__swbuf_r+0x8c>
    18e0:	6923      	ldr	r3, [r4, #16]
    18e2:	2b00      	cmp	r3, #0
    18e4:	d02e      	beq.n	1944 <__swbuf_r+0x8c>
    18e6:	6823      	ldr	r3, [r4, #0]
    18e8:	6922      	ldr	r2, [r4, #16]
    18ea:	b2f7      	uxtb	r7, r6
    18ec:	1a98      	subs	r0, r3, r2
    18ee:	6963      	ldr	r3, [r4, #20]
    18f0:	b2f6      	uxtb	r6, r6
    18f2:	4298      	cmp	r0, r3
    18f4:	db05      	blt.n	1902 <__swbuf_r+0x4a>
    18f6:	0021      	movs	r1, r4
    18f8:	0028      	movs	r0, r5
    18fa:	f000 f933 	bl	1b64 <_fflush_r>
    18fe:	2800      	cmp	r0, #0
    1900:	d126      	bne.n	1950 <__swbuf_r+0x98>
    1902:	68a3      	ldr	r3, [r4, #8]
    1904:	3001      	adds	r0, #1
    1906:	3b01      	subs	r3, #1
    1908:	60a3      	str	r3, [r4, #8]
    190a:	6823      	ldr	r3, [r4, #0]
    190c:	1c5a      	adds	r2, r3, #1
    190e:	6022      	str	r2, [r4, #0]
    1910:	701f      	strb	r7, [r3, #0]
    1912:	6963      	ldr	r3, [r4, #20]
    1914:	4298      	cmp	r0, r3
    1916:	d004      	beq.n	1922 <__swbuf_r+0x6a>
    1918:	89a3      	ldrh	r3, [r4, #12]
    191a:	07db      	lsls	r3, r3, #31
    191c:	d51a      	bpl.n	1954 <__swbuf_r+0x9c>
    191e:	2e0a      	cmp	r6, #10
    1920:	d118      	bne.n	1954 <__swbuf_r+0x9c>
    1922:	0021      	movs	r1, r4
    1924:	0028      	movs	r0, r5
    1926:	f000 f91d 	bl	1b64 <_fflush_r>
    192a:	2800      	cmp	r0, #0
    192c:	d012      	beq.n	1954 <__swbuf_r+0x9c>
    192e:	e00f      	b.n	1950 <__swbuf_r+0x98>
    1930:	4b0a      	ldr	r3, [pc, #40]	; (195c <__swbuf_r+0xa4>)
    1932:	429c      	cmp	r4, r3
    1934:	d101      	bne.n	193a <__swbuf_r+0x82>
    1936:	68ac      	ldr	r4, [r5, #8]
    1938:	e7cd      	b.n	18d6 <__swbuf_r+0x1e>
    193a:	4b09      	ldr	r3, [pc, #36]	; (1960 <__swbuf_r+0xa8>)
    193c:	429c      	cmp	r4, r3
    193e:	d1ca      	bne.n	18d6 <__swbuf_r+0x1e>
    1940:	68ec      	ldr	r4, [r5, #12]
    1942:	e7c8      	b.n	18d6 <__swbuf_r+0x1e>
    1944:	0021      	movs	r1, r4
    1946:	0028      	movs	r0, r5
    1948:	f000 f80c 	bl	1964 <__swsetup_r>
    194c:	2800      	cmp	r0, #0
    194e:	d0ca      	beq.n	18e6 <__swbuf_r+0x2e>
    1950:	2601      	movs	r6, #1
    1952:	4276      	negs	r6, r6
    1954:	0030      	movs	r0, r6
    1956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1958:	00002784 	.word	0x00002784
    195c:	000027a4 	.word	0x000027a4
    1960:	00002764 	.word	0x00002764

00001964 <__swsetup_r>:
    1964:	4b36      	ldr	r3, [pc, #216]	; (1a40 <__swsetup_r+0xdc>)
    1966:	b570      	push	{r4, r5, r6, lr}
    1968:	681d      	ldr	r5, [r3, #0]
    196a:	0006      	movs	r6, r0
    196c:	000c      	movs	r4, r1
    196e:	2d00      	cmp	r5, #0
    1970:	d005      	beq.n	197e <__swsetup_r+0x1a>
    1972:	69ab      	ldr	r3, [r5, #24]
    1974:	2b00      	cmp	r3, #0
    1976:	d102      	bne.n	197e <__swsetup_r+0x1a>
    1978:	0028      	movs	r0, r5
    197a:	f000 f961 	bl	1c40 <__sinit>
    197e:	4b31      	ldr	r3, [pc, #196]	; (1a44 <__swsetup_r+0xe0>)
    1980:	429c      	cmp	r4, r3
    1982:	d10f      	bne.n	19a4 <__swsetup_r+0x40>
    1984:	686c      	ldr	r4, [r5, #4]
    1986:	230c      	movs	r3, #12
    1988:	5ee2      	ldrsh	r2, [r4, r3]
    198a:	b293      	uxth	r3, r2
    198c:	0719      	lsls	r1, r3, #28
    198e:	d42d      	bmi.n	19ec <__swsetup_r+0x88>
    1990:	06d9      	lsls	r1, r3, #27
    1992:	d411      	bmi.n	19b8 <__swsetup_r+0x54>
    1994:	2309      	movs	r3, #9
    1996:	2001      	movs	r0, #1
    1998:	6033      	str	r3, [r6, #0]
    199a:	3337      	adds	r3, #55	; 0x37
    199c:	4313      	orrs	r3, r2
    199e:	81a3      	strh	r3, [r4, #12]
    19a0:	4240      	negs	r0, r0
    19a2:	bd70      	pop	{r4, r5, r6, pc}
    19a4:	4b28      	ldr	r3, [pc, #160]	; (1a48 <__swsetup_r+0xe4>)
    19a6:	429c      	cmp	r4, r3
    19a8:	d101      	bne.n	19ae <__swsetup_r+0x4a>
    19aa:	68ac      	ldr	r4, [r5, #8]
    19ac:	e7eb      	b.n	1986 <__swsetup_r+0x22>
    19ae:	4b27      	ldr	r3, [pc, #156]	; (1a4c <__swsetup_r+0xe8>)
    19b0:	429c      	cmp	r4, r3
    19b2:	d1e8      	bne.n	1986 <__swsetup_r+0x22>
    19b4:	68ec      	ldr	r4, [r5, #12]
    19b6:	e7e6      	b.n	1986 <__swsetup_r+0x22>
    19b8:	075b      	lsls	r3, r3, #29
    19ba:	d513      	bpl.n	19e4 <__swsetup_r+0x80>
    19bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    19be:	2900      	cmp	r1, #0
    19c0:	d008      	beq.n	19d4 <__swsetup_r+0x70>
    19c2:	0023      	movs	r3, r4
    19c4:	3344      	adds	r3, #68	; 0x44
    19c6:	4299      	cmp	r1, r3
    19c8:	d002      	beq.n	19d0 <__swsetup_r+0x6c>
    19ca:	0030      	movs	r0, r6
    19cc:	f000 fa3e 	bl	1e4c <_free_r>
    19d0:	2300      	movs	r3, #0
    19d2:	6363      	str	r3, [r4, #52]	; 0x34
    19d4:	2224      	movs	r2, #36	; 0x24
    19d6:	89a3      	ldrh	r3, [r4, #12]
    19d8:	4393      	bics	r3, r2
    19da:	81a3      	strh	r3, [r4, #12]
    19dc:	2300      	movs	r3, #0
    19de:	6063      	str	r3, [r4, #4]
    19e0:	6923      	ldr	r3, [r4, #16]
    19e2:	6023      	str	r3, [r4, #0]
    19e4:	2308      	movs	r3, #8
    19e6:	89a2      	ldrh	r2, [r4, #12]
    19e8:	4313      	orrs	r3, r2
    19ea:	81a3      	strh	r3, [r4, #12]
    19ec:	6923      	ldr	r3, [r4, #16]
    19ee:	2b00      	cmp	r3, #0
    19f0:	d10b      	bne.n	1a0a <__swsetup_r+0xa6>
    19f2:	21a0      	movs	r1, #160	; 0xa0
    19f4:	2280      	movs	r2, #128	; 0x80
    19f6:	89a3      	ldrh	r3, [r4, #12]
    19f8:	0089      	lsls	r1, r1, #2
    19fa:	0092      	lsls	r2, r2, #2
    19fc:	400b      	ands	r3, r1
    19fe:	4293      	cmp	r3, r2
    1a00:	d003      	beq.n	1a0a <__swsetup_r+0xa6>
    1a02:	0021      	movs	r1, r4
    1a04:	0030      	movs	r0, r6
    1a06:	f000 f9d9 	bl	1dbc <__smakebuf_r>
    1a0a:	2301      	movs	r3, #1
    1a0c:	89a2      	ldrh	r2, [r4, #12]
    1a0e:	4013      	ands	r3, r2
    1a10:	d011      	beq.n	1a36 <__swsetup_r+0xd2>
    1a12:	2300      	movs	r3, #0
    1a14:	60a3      	str	r3, [r4, #8]
    1a16:	6963      	ldr	r3, [r4, #20]
    1a18:	425b      	negs	r3, r3
    1a1a:	61a3      	str	r3, [r4, #24]
    1a1c:	2000      	movs	r0, #0
    1a1e:	6923      	ldr	r3, [r4, #16]
    1a20:	4283      	cmp	r3, r0
    1a22:	d1be      	bne.n	19a2 <__swsetup_r+0x3e>
    1a24:	230c      	movs	r3, #12
    1a26:	5ee2      	ldrsh	r2, [r4, r3]
    1a28:	0613      	lsls	r3, r2, #24
    1a2a:	d5ba      	bpl.n	19a2 <__swsetup_r+0x3e>
    1a2c:	2340      	movs	r3, #64	; 0x40
    1a2e:	4313      	orrs	r3, r2
    1a30:	81a3      	strh	r3, [r4, #12]
    1a32:	3801      	subs	r0, #1
    1a34:	e7b5      	b.n	19a2 <__swsetup_r+0x3e>
    1a36:	0792      	lsls	r2, r2, #30
    1a38:	d400      	bmi.n	1a3c <__swsetup_r+0xd8>
    1a3a:	6963      	ldr	r3, [r4, #20]
    1a3c:	60a3      	str	r3, [r4, #8]
    1a3e:	e7ed      	b.n	1a1c <__swsetup_r+0xb8>
    1a40:	20000004 	.word	0x20000004
    1a44:	00002784 	.word	0x00002784
    1a48:	000027a4 	.word	0x000027a4
    1a4c:	00002764 	.word	0x00002764

00001a50 <__sflush_r>:
    1a50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1a52:	898a      	ldrh	r2, [r1, #12]
    1a54:	0005      	movs	r5, r0
    1a56:	000c      	movs	r4, r1
    1a58:	0713      	lsls	r3, r2, #28
    1a5a:	d460      	bmi.n	1b1e <__sflush_r+0xce>
    1a5c:	684b      	ldr	r3, [r1, #4]
    1a5e:	2b00      	cmp	r3, #0
    1a60:	dc04      	bgt.n	1a6c <__sflush_r+0x1c>
    1a62:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    1a64:	2b00      	cmp	r3, #0
    1a66:	dc01      	bgt.n	1a6c <__sflush_r+0x1c>
    1a68:	2000      	movs	r0, #0
    1a6a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    1a6c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    1a6e:	2f00      	cmp	r7, #0
    1a70:	d0fa      	beq.n	1a68 <__sflush_r+0x18>
    1a72:	2300      	movs	r3, #0
    1a74:	682e      	ldr	r6, [r5, #0]
    1a76:	602b      	str	r3, [r5, #0]
    1a78:	2380      	movs	r3, #128	; 0x80
    1a7a:	015b      	lsls	r3, r3, #5
    1a7c:	401a      	ands	r2, r3
    1a7e:	d034      	beq.n	1aea <__sflush_r+0x9a>
    1a80:	6d60      	ldr	r0, [r4, #84]	; 0x54
    1a82:	89a3      	ldrh	r3, [r4, #12]
    1a84:	075b      	lsls	r3, r3, #29
    1a86:	d506      	bpl.n	1a96 <__sflush_r+0x46>
    1a88:	6863      	ldr	r3, [r4, #4]
    1a8a:	1ac0      	subs	r0, r0, r3
    1a8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1a8e:	2b00      	cmp	r3, #0
    1a90:	d001      	beq.n	1a96 <__sflush_r+0x46>
    1a92:	6c23      	ldr	r3, [r4, #64]	; 0x40
    1a94:	1ac0      	subs	r0, r0, r3
    1a96:	0002      	movs	r2, r0
    1a98:	6a21      	ldr	r1, [r4, #32]
    1a9a:	2300      	movs	r3, #0
    1a9c:	0028      	movs	r0, r5
    1a9e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    1aa0:	47b8      	blx	r7
    1aa2:	89a1      	ldrh	r1, [r4, #12]
    1aa4:	1c43      	adds	r3, r0, #1
    1aa6:	d106      	bne.n	1ab6 <__sflush_r+0x66>
    1aa8:	682b      	ldr	r3, [r5, #0]
    1aaa:	2b1d      	cmp	r3, #29
    1aac:	d831      	bhi.n	1b12 <__sflush_r+0xc2>
    1aae:	4a2c      	ldr	r2, [pc, #176]	; (1b60 <__sflush_r+0x110>)
    1ab0:	40da      	lsrs	r2, r3
    1ab2:	07d3      	lsls	r3, r2, #31
    1ab4:	d52d      	bpl.n	1b12 <__sflush_r+0xc2>
    1ab6:	2300      	movs	r3, #0
    1ab8:	6063      	str	r3, [r4, #4]
    1aba:	6923      	ldr	r3, [r4, #16]
    1abc:	6023      	str	r3, [r4, #0]
    1abe:	04cb      	lsls	r3, r1, #19
    1ac0:	d505      	bpl.n	1ace <__sflush_r+0x7e>
    1ac2:	1c43      	adds	r3, r0, #1
    1ac4:	d102      	bne.n	1acc <__sflush_r+0x7c>
    1ac6:	682b      	ldr	r3, [r5, #0]
    1ac8:	2b00      	cmp	r3, #0
    1aca:	d100      	bne.n	1ace <__sflush_r+0x7e>
    1acc:	6560      	str	r0, [r4, #84]	; 0x54
    1ace:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1ad0:	602e      	str	r6, [r5, #0]
    1ad2:	2900      	cmp	r1, #0
    1ad4:	d0c8      	beq.n	1a68 <__sflush_r+0x18>
    1ad6:	0023      	movs	r3, r4
    1ad8:	3344      	adds	r3, #68	; 0x44
    1ada:	4299      	cmp	r1, r3
    1adc:	d002      	beq.n	1ae4 <__sflush_r+0x94>
    1ade:	0028      	movs	r0, r5
    1ae0:	f000 f9b4 	bl	1e4c <_free_r>
    1ae4:	2000      	movs	r0, #0
    1ae6:	6360      	str	r0, [r4, #52]	; 0x34
    1ae8:	e7bf      	b.n	1a6a <__sflush_r+0x1a>
    1aea:	2301      	movs	r3, #1
    1aec:	6a21      	ldr	r1, [r4, #32]
    1aee:	0028      	movs	r0, r5
    1af0:	47b8      	blx	r7
    1af2:	1c43      	adds	r3, r0, #1
    1af4:	d1c5      	bne.n	1a82 <__sflush_r+0x32>
    1af6:	682b      	ldr	r3, [r5, #0]
    1af8:	2b00      	cmp	r3, #0
    1afa:	d0c2      	beq.n	1a82 <__sflush_r+0x32>
    1afc:	2b1d      	cmp	r3, #29
    1afe:	d001      	beq.n	1b04 <__sflush_r+0xb4>
    1b00:	2b16      	cmp	r3, #22
    1b02:	d101      	bne.n	1b08 <__sflush_r+0xb8>
    1b04:	602e      	str	r6, [r5, #0]
    1b06:	e7af      	b.n	1a68 <__sflush_r+0x18>
    1b08:	2340      	movs	r3, #64	; 0x40
    1b0a:	89a2      	ldrh	r2, [r4, #12]
    1b0c:	4313      	orrs	r3, r2
    1b0e:	81a3      	strh	r3, [r4, #12]
    1b10:	e7ab      	b.n	1a6a <__sflush_r+0x1a>
    1b12:	2340      	movs	r3, #64	; 0x40
    1b14:	430b      	orrs	r3, r1
    1b16:	2001      	movs	r0, #1
    1b18:	81a3      	strh	r3, [r4, #12]
    1b1a:	4240      	negs	r0, r0
    1b1c:	e7a5      	b.n	1a6a <__sflush_r+0x1a>
    1b1e:	690f      	ldr	r7, [r1, #16]
    1b20:	2f00      	cmp	r7, #0
    1b22:	d0a1      	beq.n	1a68 <__sflush_r+0x18>
    1b24:	680b      	ldr	r3, [r1, #0]
    1b26:	600f      	str	r7, [r1, #0]
    1b28:	1bdb      	subs	r3, r3, r7
    1b2a:	9301      	str	r3, [sp, #4]
    1b2c:	2300      	movs	r3, #0
    1b2e:	0792      	lsls	r2, r2, #30
    1b30:	d100      	bne.n	1b34 <__sflush_r+0xe4>
    1b32:	694b      	ldr	r3, [r1, #20]
    1b34:	60a3      	str	r3, [r4, #8]
    1b36:	9b01      	ldr	r3, [sp, #4]
    1b38:	2b00      	cmp	r3, #0
    1b3a:	dc00      	bgt.n	1b3e <__sflush_r+0xee>
    1b3c:	e794      	b.n	1a68 <__sflush_r+0x18>
    1b3e:	9b01      	ldr	r3, [sp, #4]
    1b40:	003a      	movs	r2, r7
    1b42:	6a21      	ldr	r1, [r4, #32]
    1b44:	0028      	movs	r0, r5
    1b46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    1b48:	47b0      	blx	r6
    1b4a:	2800      	cmp	r0, #0
    1b4c:	dc03      	bgt.n	1b56 <__sflush_r+0x106>
    1b4e:	2340      	movs	r3, #64	; 0x40
    1b50:	89a2      	ldrh	r2, [r4, #12]
    1b52:	4313      	orrs	r3, r2
    1b54:	e7df      	b.n	1b16 <__sflush_r+0xc6>
    1b56:	9b01      	ldr	r3, [sp, #4]
    1b58:	183f      	adds	r7, r7, r0
    1b5a:	1a1b      	subs	r3, r3, r0
    1b5c:	9301      	str	r3, [sp, #4]
    1b5e:	e7ea      	b.n	1b36 <__sflush_r+0xe6>
    1b60:	20400001 	.word	0x20400001

00001b64 <_fflush_r>:
    1b64:	690b      	ldr	r3, [r1, #16]
    1b66:	b570      	push	{r4, r5, r6, lr}
    1b68:	0005      	movs	r5, r0
    1b6a:	000c      	movs	r4, r1
    1b6c:	2b00      	cmp	r3, #0
    1b6e:	d101      	bne.n	1b74 <_fflush_r+0x10>
    1b70:	2000      	movs	r0, #0
    1b72:	bd70      	pop	{r4, r5, r6, pc}
    1b74:	2800      	cmp	r0, #0
    1b76:	d004      	beq.n	1b82 <_fflush_r+0x1e>
    1b78:	6983      	ldr	r3, [r0, #24]
    1b7a:	2b00      	cmp	r3, #0
    1b7c:	d101      	bne.n	1b82 <_fflush_r+0x1e>
    1b7e:	f000 f85f 	bl	1c40 <__sinit>
    1b82:	4b0b      	ldr	r3, [pc, #44]	; (1bb0 <_fflush_r+0x4c>)
    1b84:	429c      	cmp	r4, r3
    1b86:	d109      	bne.n	1b9c <_fflush_r+0x38>
    1b88:	686c      	ldr	r4, [r5, #4]
    1b8a:	220c      	movs	r2, #12
    1b8c:	5ea3      	ldrsh	r3, [r4, r2]
    1b8e:	2b00      	cmp	r3, #0
    1b90:	d0ee      	beq.n	1b70 <_fflush_r+0xc>
    1b92:	0021      	movs	r1, r4
    1b94:	0028      	movs	r0, r5
    1b96:	f7ff ff5b 	bl	1a50 <__sflush_r>
    1b9a:	e7ea      	b.n	1b72 <_fflush_r+0xe>
    1b9c:	4b05      	ldr	r3, [pc, #20]	; (1bb4 <_fflush_r+0x50>)
    1b9e:	429c      	cmp	r4, r3
    1ba0:	d101      	bne.n	1ba6 <_fflush_r+0x42>
    1ba2:	68ac      	ldr	r4, [r5, #8]
    1ba4:	e7f1      	b.n	1b8a <_fflush_r+0x26>
    1ba6:	4b04      	ldr	r3, [pc, #16]	; (1bb8 <_fflush_r+0x54>)
    1ba8:	429c      	cmp	r4, r3
    1baa:	d1ee      	bne.n	1b8a <_fflush_r+0x26>
    1bac:	68ec      	ldr	r4, [r5, #12]
    1bae:	e7ec      	b.n	1b8a <_fflush_r+0x26>
    1bb0:	00002784 	.word	0x00002784
    1bb4:	000027a4 	.word	0x000027a4
    1bb8:	00002764 	.word	0x00002764

00001bbc <_cleanup_r>:
    1bbc:	b510      	push	{r4, lr}
    1bbe:	4902      	ldr	r1, [pc, #8]	; (1bc8 <_cleanup_r+0xc>)
    1bc0:	f000 f8b2 	bl	1d28 <_fwalk_reent>
    1bc4:	bd10      	pop	{r4, pc}
    1bc6:	46c0      	nop			; (mov r8, r8)
    1bc8:	00001b65 	.word	0x00001b65

00001bcc <std.isra.0>:
    1bcc:	2300      	movs	r3, #0
    1bce:	b510      	push	{r4, lr}
    1bd0:	0004      	movs	r4, r0
    1bd2:	6003      	str	r3, [r0, #0]
    1bd4:	6043      	str	r3, [r0, #4]
    1bd6:	6083      	str	r3, [r0, #8]
    1bd8:	8181      	strh	r1, [r0, #12]
    1bda:	6643      	str	r3, [r0, #100]	; 0x64
    1bdc:	81c2      	strh	r2, [r0, #14]
    1bde:	6103      	str	r3, [r0, #16]
    1be0:	6143      	str	r3, [r0, #20]
    1be2:	6183      	str	r3, [r0, #24]
    1be4:	0019      	movs	r1, r3
    1be6:	2208      	movs	r2, #8
    1be8:	305c      	adds	r0, #92	; 0x5c
    1bea:	f7ff fd23 	bl	1634 <memset>
    1bee:	4b05      	ldr	r3, [pc, #20]	; (1c04 <std.isra.0+0x38>)
    1bf0:	6224      	str	r4, [r4, #32]
    1bf2:	6263      	str	r3, [r4, #36]	; 0x24
    1bf4:	4b04      	ldr	r3, [pc, #16]	; (1c08 <std.isra.0+0x3c>)
    1bf6:	62a3      	str	r3, [r4, #40]	; 0x28
    1bf8:	4b04      	ldr	r3, [pc, #16]	; (1c0c <std.isra.0+0x40>)
    1bfa:	62e3      	str	r3, [r4, #44]	; 0x2c
    1bfc:	4b04      	ldr	r3, [pc, #16]	; (1c10 <std.isra.0+0x44>)
    1bfe:	6323      	str	r3, [r4, #48]	; 0x30
    1c00:	bd10      	pop	{r4, pc}
    1c02:	46c0      	nop			; (mov r8, r8)
    1c04:	00002559 	.word	0x00002559
    1c08:	00002581 	.word	0x00002581
    1c0c:	000025b9 	.word	0x000025b9
    1c10:	000025e5 	.word	0x000025e5

00001c14 <__sfmoreglue>:
    1c14:	b570      	push	{r4, r5, r6, lr}
    1c16:	2568      	movs	r5, #104	; 0x68
    1c18:	1e4a      	subs	r2, r1, #1
    1c1a:	4355      	muls	r5, r2
    1c1c:	000e      	movs	r6, r1
    1c1e:	0029      	movs	r1, r5
    1c20:	3174      	adds	r1, #116	; 0x74
    1c22:	f000 f95d 	bl	1ee0 <_malloc_r>
    1c26:	1e04      	subs	r4, r0, #0
    1c28:	d008      	beq.n	1c3c <__sfmoreglue+0x28>
    1c2a:	2100      	movs	r1, #0
    1c2c:	002a      	movs	r2, r5
    1c2e:	6001      	str	r1, [r0, #0]
    1c30:	6046      	str	r6, [r0, #4]
    1c32:	300c      	adds	r0, #12
    1c34:	60a0      	str	r0, [r4, #8]
    1c36:	3268      	adds	r2, #104	; 0x68
    1c38:	f7ff fcfc 	bl	1634 <memset>
    1c3c:	0020      	movs	r0, r4
    1c3e:	bd70      	pop	{r4, r5, r6, pc}

00001c40 <__sinit>:
    1c40:	6983      	ldr	r3, [r0, #24]
    1c42:	b513      	push	{r0, r1, r4, lr}
    1c44:	0004      	movs	r4, r0
    1c46:	2b00      	cmp	r3, #0
    1c48:	d128      	bne.n	1c9c <__sinit+0x5c>
    1c4a:	6483      	str	r3, [r0, #72]	; 0x48
    1c4c:	64c3      	str	r3, [r0, #76]	; 0x4c
    1c4e:	6503      	str	r3, [r0, #80]	; 0x50
    1c50:	4b13      	ldr	r3, [pc, #76]	; (1ca0 <__sinit+0x60>)
    1c52:	4a14      	ldr	r2, [pc, #80]	; (1ca4 <__sinit+0x64>)
    1c54:	681b      	ldr	r3, [r3, #0]
    1c56:	6282      	str	r2, [r0, #40]	; 0x28
    1c58:	9301      	str	r3, [sp, #4]
    1c5a:	4298      	cmp	r0, r3
    1c5c:	d101      	bne.n	1c62 <__sinit+0x22>
    1c5e:	2301      	movs	r3, #1
    1c60:	6183      	str	r3, [r0, #24]
    1c62:	0020      	movs	r0, r4
    1c64:	f000 f820 	bl	1ca8 <__sfp>
    1c68:	6060      	str	r0, [r4, #4]
    1c6a:	0020      	movs	r0, r4
    1c6c:	f000 f81c 	bl	1ca8 <__sfp>
    1c70:	60a0      	str	r0, [r4, #8]
    1c72:	0020      	movs	r0, r4
    1c74:	f000 f818 	bl	1ca8 <__sfp>
    1c78:	2200      	movs	r2, #0
    1c7a:	60e0      	str	r0, [r4, #12]
    1c7c:	2104      	movs	r1, #4
    1c7e:	6860      	ldr	r0, [r4, #4]
    1c80:	f7ff ffa4 	bl	1bcc <std.isra.0>
    1c84:	2201      	movs	r2, #1
    1c86:	2109      	movs	r1, #9
    1c88:	68a0      	ldr	r0, [r4, #8]
    1c8a:	f7ff ff9f 	bl	1bcc <std.isra.0>
    1c8e:	2202      	movs	r2, #2
    1c90:	2112      	movs	r1, #18
    1c92:	68e0      	ldr	r0, [r4, #12]
    1c94:	f7ff ff9a 	bl	1bcc <std.isra.0>
    1c98:	2301      	movs	r3, #1
    1c9a:	61a3      	str	r3, [r4, #24]
    1c9c:	bd13      	pop	{r0, r1, r4, pc}
    1c9e:	46c0      	nop			; (mov r8, r8)
    1ca0:	00002760 	.word	0x00002760
    1ca4:	00001bbd 	.word	0x00001bbd

00001ca8 <__sfp>:
    1ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1caa:	4b1e      	ldr	r3, [pc, #120]	; (1d24 <__sfp+0x7c>)
    1cac:	0007      	movs	r7, r0
    1cae:	681e      	ldr	r6, [r3, #0]
    1cb0:	69b3      	ldr	r3, [r6, #24]
    1cb2:	2b00      	cmp	r3, #0
    1cb4:	d102      	bne.n	1cbc <__sfp+0x14>
    1cb6:	0030      	movs	r0, r6
    1cb8:	f7ff ffc2 	bl	1c40 <__sinit>
    1cbc:	3648      	adds	r6, #72	; 0x48
    1cbe:	68b4      	ldr	r4, [r6, #8]
    1cc0:	6873      	ldr	r3, [r6, #4]
    1cc2:	3b01      	subs	r3, #1
    1cc4:	d504      	bpl.n	1cd0 <__sfp+0x28>
    1cc6:	6833      	ldr	r3, [r6, #0]
    1cc8:	2b00      	cmp	r3, #0
    1cca:	d007      	beq.n	1cdc <__sfp+0x34>
    1ccc:	6836      	ldr	r6, [r6, #0]
    1cce:	e7f6      	b.n	1cbe <__sfp+0x16>
    1cd0:	220c      	movs	r2, #12
    1cd2:	5ea5      	ldrsh	r5, [r4, r2]
    1cd4:	2d00      	cmp	r5, #0
    1cd6:	d00d      	beq.n	1cf4 <__sfp+0x4c>
    1cd8:	3468      	adds	r4, #104	; 0x68
    1cda:	e7f2      	b.n	1cc2 <__sfp+0x1a>
    1cdc:	2104      	movs	r1, #4
    1cde:	0038      	movs	r0, r7
    1ce0:	f7ff ff98 	bl	1c14 <__sfmoreglue>
    1ce4:	6030      	str	r0, [r6, #0]
    1ce6:	2800      	cmp	r0, #0
    1ce8:	d1f0      	bne.n	1ccc <__sfp+0x24>
    1cea:	230c      	movs	r3, #12
    1cec:	0004      	movs	r4, r0
    1cee:	603b      	str	r3, [r7, #0]
    1cf0:	0020      	movs	r0, r4
    1cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1cf4:	2301      	movs	r3, #1
    1cf6:	0020      	movs	r0, r4
    1cf8:	425b      	negs	r3, r3
    1cfa:	81e3      	strh	r3, [r4, #14]
    1cfc:	3302      	adds	r3, #2
    1cfe:	81a3      	strh	r3, [r4, #12]
    1d00:	6665      	str	r5, [r4, #100]	; 0x64
    1d02:	6025      	str	r5, [r4, #0]
    1d04:	60a5      	str	r5, [r4, #8]
    1d06:	6065      	str	r5, [r4, #4]
    1d08:	6125      	str	r5, [r4, #16]
    1d0a:	6165      	str	r5, [r4, #20]
    1d0c:	61a5      	str	r5, [r4, #24]
    1d0e:	2208      	movs	r2, #8
    1d10:	0029      	movs	r1, r5
    1d12:	305c      	adds	r0, #92	; 0x5c
    1d14:	f7ff fc8e 	bl	1634 <memset>
    1d18:	6365      	str	r5, [r4, #52]	; 0x34
    1d1a:	63a5      	str	r5, [r4, #56]	; 0x38
    1d1c:	64a5      	str	r5, [r4, #72]	; 0x48
    1d1e:	64e5      	str	r5, [r4, #76]	; 0x4c
    1d20:	e7e6      	b.n	1cf0 <__sfp+0x48>
    1d22:	46c0      	nop			; (mov r8, r8)
    1d24:	00002760 	.word	0x00002760

00001d28 <_fwalk_reent>:
    1d28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1d2a:	0004      	movs	r4, r0
    1d2c:	0007      	movs	r7, r0
    1d2e:	2600      	movs	r6, #0
    1d30:	9101      	str	r1, [sp, #4]
    1d32:	3448      	adds	r4, #72	; 0x48
    1d34:	2c00      	cmp	r4, #0
    1d36:	d101      	bne.n	1d3c <_fwalk_reent+0x14>
    1d38:	0030      	movs	r0, r6
    1d3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    1d3c:	6863      	ldr	r3, [r4, #4]
    1d3e:	68a5      	ldr	r5, [r4, #8]
    1d40:	9300      	str	r3, [sp, #0]
    1d42:	9b00      	ldr	r3, [sp, #0]
    1d44:	3b01      	subs	r3, #1
    1d46:	9300      	str	r3, [sp, #0]
    1d48:	d501      	bpl.n	1d4e <_fwalk_reent+0x26>
    1d4a:	6824      	ldr	r4, [r4, #0]
    1d4c:	e7f2      	b.n	1d34 <_fwalk_reent+0xc>
    1d4e:	89ab      	ldrh	r3, [r5, #12]
    1d50:	2b01      	cmp	r3, #1
    1d52:	d908      	bls.n	1d66 <_fwalk_reent+0x3e>
    1d54:	220e      	movs	r2, #14
    1d56:	5eab      	ldrsh	r3, [r5, r2]
    1d58:	3301      	adds	r3, #1
    1d5a:	d004      	beq.n	1d66 <_fwalk_reent+0x3e>
    1d5c:	0029      	movs	r1, r5
    1d5e:	0038      	movs	r0, r7
    1d60:	9b01      	ldr	r3, [sp, #4]
    1d62:	4798      	blx	r3
    1d64:	4306      	orrs	r6, r0
    1d66:	3568      	adds	r5, #104	; 0x68
    1d68:	e7eb      	b.n	1d42 <_fwalk_reent+0x1a>
	...

00001d6c <__swhatbuf_r>:
    1d6c:	b570      	push	{r4, r5, r6, lr}
    1d6e:	000e      	movs	r6, r1
    1d70:	001d      	movs	r5, r3
    1d72:	230e      	movs	r3, #14
    1d74:	5ec9      	ldrsh	r1, [r1, r3]
    1d76:	b090      	sub	sp, #64	; 0x40
    1d78:	0014      	movs	r4, r2
    1d7a:	2900      	cmp	r1, #0
    1d7c:	da07      	bge.n	1d8e <__swhatbuf_r+0x22>
    1d7e:	2300      	movs	r3, #0
    1d80:	602b      	str	r3, [r5, #0]
    1d82:	89b3      	ldrh	r3, [r6, #12]
    1d84:	061b      	lsls	r3, r3, #24
    1d86:	d411      	bmi.n	1dac <__swhatbuf_r+0x40>
    1d88:	2380      	movs	r3, #128	; 0x80
    1d8a:	00db      	lsls	r3, r3, #3
    1d8c:	e00f      	b.n	1dae <__swhatbuf_r+0x42>
    1d8e:	aa01      	add	r2, sp, #4
    1d90:	f000 fc54 	bl	263c <_fstat_r>
    1d94:	2800      	cmp	r0, #0
    1d96:	dbf2      	blt.n	1d7e <__swhatbuf_r+0x12>
    1d98:	22f0      	movs	r2, #240	; 0xf0
    1d9a:	9b02      	ldr	r3, [sp, #8]
    1d9c:	0212      	lsls	r2, r2, #8
    1d9e:	4013      	ands	r3, r2
    1da0:	4a05      	ldr	r2, [pc, #20]	; (1db8 <__swhatbuf_r+0x4c>)
    1da2:	189b      	adds	r3, r3, r2
    1da4:	425a      	negs	r2, r3
    1da6:	4153      	adcs	r3, r2
    1da8:	602b      	str	r3, [r5, #0]
    1daa:	e7ed      	b.n	1d88 <__swhatbuf_r+0x1c>
    1dac:	2340      	movs	r3, #64	; 0x40
    1dae:	2000      	movs	r0, #0
    1db0:	6023      	str	r3, [r4, #0]
    1db2:	b010      	add	sp, #64	; 0x40
    1db4:	bd70      	pop	{r4, r5, r6, pc}
    1db6:	46c0      	nop			; (mov r8, r8)
    1db8:	ffffe000 	.word	0xffffe000

00001dbc <__smakebuf_r>:
    1dbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1dbe:	2602      	movs	r6, #2
    1dc0:	898b      	ldrh	r3, [r1, #12]
    1dc2:	0005      	movs	r5, r0
    1dc4:	000c      	movs	r4, r1
    1dc6:	4233      	tst	r3, r6
    1dc8:	d006      	beq.n	1dd8 <__smakebuf_r+0x1c>
    1dca:	0023      	movs	r3, r4
    1dcc:	3347      	adds	r3, #71	; 0x47
    1dce:	6023      	str	r3, [r4, #0]
    1dd0:	6123      	str	r3, [r4, #16]
    1dd2:	2301      	movs	r3, #1
    1dd4:	6163      	str	r3, [r4, #20]
    1dd6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    1dd8:	ab01      	add	r3, sp, #4
    1dda:	466a      	mov	r2, sp
    1ddc:	f7ff ffc6 	bl	1d6c <__swhatbuf_r>
    1de0:	9900      	ldr	r1, [sp, #0]
    1de2:	0007      	movs	r7, r0
    1de4:	0028      	movs	r0, r5
    1de6:	f000 f87b 	bl	1ee0 <_malloc_r>
    1dea:	2800      	cmp	r0, #0
    1dec:	d106      	bne.n	1dfc <__smakebuf_r+0x40>
    1dee:	220c      	movs	r2, #12
    1df0:	5ea3      	ldrsh	r3, [r4, r2]
    1df2:	059a      	lsls	r2, r3, #22
    1df4:	d4ef      	bmi.n	1dd6 <__smakebuf_r+0x1a>
    1df6:	431e      	orrs	r6, r3
    1df8:	81a6      	strh	r6, [r4, #12]
    1dfa:	e7e6      	b.n	1dca <__smakebuf_r+0xe>
    1dfc:	4b0d      	ldr	r3, [pc, #52]	; (1e34 <__smakebuf_r+0x78>)
    1dfe:	62ab      	str	r3, [r5, #40]	; 0x28
    1e00:	2380      	movs	r3, #128	; 0x80
    1e02:	89a2      	ldrh	r2, [r4, #12]
    1e04:	6020      	str	r0, [r4, #0]
    1e06:	4313      	orrs	r3, r2
    1e08:	81a3      	strh	r3, [r4, #12]
    1e0a:	9b00      	ldr	r3, [sp, #0]
    1e0c:	6120      	str	r0, [r4, #16]
    1e0e:	6163      	str	r3, [r4, #20]
    1e10:	9b01      	ldr	r3, [sp, #4]
    1e12:	2b00      	cmp	r3, #0
    1e14:	d00a      	beq.n	1e2c <__smakebuf_r+0x70>
    1e16:	230e      	movs	r3, #14
    1e18:	5ee1      	ldrsh	r1, [r4, r3]
    1e1a:	0028      	movs	r0, r5
    1e1c:	f000 fc20 	bl	2660 <_isatty_r>
    1e20:	2800      	cmp	r0, #0
    1e22:	d003      	beq.n	1e2c <__smakebuf_r+0x70>
    1e24:	2301      	movs	r3, #1
    1e26:	89a2      	ldrh	r2, [r4, #12]
    1e28:	4313      	orrs	r3, r2
    1e2a:	81a3      	strh	r3, [r4, #12]
    1e2c:	89a0      	ldrh	r0, [r4, #12]
    1e2e:	4338      	orrs	r0, r7
    1e30:	81a0      	strh	r0, [r4, #12]
    1e32:	e7d0      	b.n	1dd6 <__smakebuf_r+0x1a>
    1e34:	00001bbd 	.word	0x00001bbd

00001e38 <malloc>:
    1e38:	b510      	push	{r4, lr}
    1e3a:	4b03      	ldr	r3, [pc, #12]	; (1e48 <malloc+0x10>)
    1e3c:	0001      	movs	r1, r0
    1e3e:	6818      	ldr	r0, [r3, #0]
    1e40:	f000 f84e 	bl	1ee0 <_malloc_r>
    1e44:	bd10      	pop	{r4, pc}
    1e46:	46c0      	nop			; (mov r8, r8)
    1e48:	20000004 	.word	0x20000004

00001e4c <_free_r>:
    1e4c:	b570      	push	{r4, r5, r6, lr}
    1e4e:	0005      	movs	r5, r0
    1e50:	2900      	cmp	r1, #0
    1e52:	d010      	beq.n	1e76 <_free_r+0x2a>
    1e54:	1f0c      	subs	r4, r1, #4
    1e56:	6823      	ldr	r3, [r4, #0]
    1e58:	2b00      	cmp	r3, #0
    1e5a:	da00      	bge.n	1e5e <_free_r+0x12>
    1e5c:	18e4      	adds	r4, r4, r3
    1e5e:	0028      	movs	r0, r5
    1e60:	f000 fc2f 	bl	26c2 <__malloc_lock>
    1e64:	4a1d      	ldr	r2, [pc, #116]	; (1edc <_free_r+0x90>)
    1e66:	6813      	ldr	r3, [r2, #0]
    1e68:	2b00      	cmp	r3, #0
    1e6a:	d105      	bne.n	1e78 <_free_r+0x2c>
    1e6c:	6063      	str	r3, [r4, #4]
    1e6e:	6014      	str	r4, [r2, #0]
    1e70:	0028      	movs	r0, r5
    1e72:	f000 fc27 	bl	26c4 <__malloc_unlock>
    1e76:	bd70      	pop	{r4, r5, r6, pc}
    1e78:	42a3      	cmp	r3, r4
    1e7a:	d909      	bls.n	1e90 <_free_r+0x44>
    1e7c:	6821      	ldr	r1, [r4, #0]
    1e7e:	1860      	adds	r0, r4, r1
    1e80:	4283      	cmp	r3, r0
    1e82:	d1f3      	bne.n	1e6c <_free_r+0x20>
    1e84:	6818      	ldr	r0, [r3, #0]
    1e86:	685b      	ldr	r3, [r3, #4]
    1e88:	1841      	adds	r1, r0, r1
    1e8a:	6021      	str	r1, [r4, #0]
    1e8c:	e7ee      	b.n	1e6c <_free_r+0x20>
    1e8e:	0013      	movs	r3, r2
    1e90:	685a      	ldr	r2, [r3, #4]
    1e92:	2a00      	cmp	r2, #0
    1e94:	d001      	beq.n	1e9a <_free_r+0x4e>
    1e96:	42a2      	cmp	r2, r4
    1e98:	d9f9      	bls.n	1e8e <_free_r+0x42>
    1e9a:	6819      	ldr	r1, [r3, #0]
    1e9c:	1858      	adds	r0, r3, r1
    1e9e:	42a0      	cmp	r0, r4
    1ea0:	d10b      	bne.n	1eba <_free_r+0x6e>
    1ea2:	6820      	ldr	r0, [r4, #0]
    1ea4:	1809      	adds	r1, r1, r0
    1ea6:	1858      	adds	r0, r3, r1
    1ea8:	6019      	str	r1, [r3, #0]
    1eaa:	4282      	cmp	r2, r0
    1eac:	d1e0      	bne.n	1e70 <_free_r+0x24>
    1eae:	6810      	ldr	r0, [r2, #0]
    1eb0:	6852      	ldr	r2, [r2, #4]
    1eb2:	1841      	adds	r1, r0, r1
    1eb4:	6019      	str	r1, [r3, #0]
    1eb6:	605a      	str	r2, [r3, #4]
    1eb8:	e7da      	b.n	1e70 <_free_r+0x24>
    1eba:	42a0      	cmp	r0, r4
    1ebc:	d902      	bls.n	1ec4 <_free_r+0x78>
    1ebe:	230c      	movs	r3, #12
    1ec0:	602b      	str	r3, [r5, #0]
    1ec2:	e7d5      	b.n	1e70 <_free_r+0x24>
    1ec4:	6821      	ldr	r1, [r4, #0]
    1ec6:	1860      	adds	r0, r4, r1
    1ec8:	4282      	cmp	r2, r0
    1eca:	d103      	bne.n	1ed4 <_free_r+0x88>
    1ecc:	6810      	ldr	r0, [r2, #0]
    1ece:	6852      	ldr	r2, [r2, #4]
    1ed0:	1841      	adds	r1, r0, r1
    1ed2:	6021      	str	r1, [r4, #0]
    1ed4:	6062      	str	r2, [r4, #4]
    1ed6:	605c      	str	r4, [r3, #4]
    1ed8:	e7ca      	b.n	1e70 <_free_r+0x24>
    1eda:	46c0      	nop			; (mov r8, r8)
    1edc:	200000c4 	.word	0x200000c4

00001ee0 <_malloc_r>:
    1ee0:	2303      	movs	r3, #3
    1ee2:	b570      	push	{r4, r5, r6, lr}
    1ee4:	1ccd      	adds	r5, r1, #3
    1ee6:	439d      	bics	r5, r3
    1ee8:	3508      	adds	r5, #8
    1eea:	0006      	movs	r6, r0
    1eec:	2d0c      	cmp	r5, #12
    1eee:	d21e      	bcs.n	1f2e <_malloc_r+0x4e>
    1ef0:	250c      	movs	r5, #12
    1ef2:	42a9      	cmp	r1, r5
    1ef4:	d81d      	bhi.n	1f32 <_malloc_r+0x52>
    1ef6:	0030      	movs	r0, r6
    1ef8:	f000 fbe3 	bl	26c2 <__malloc_lock>
    1efc:	4a25      	ldr	r2, [pc, #148]	; (1f94 <_malloc_r+0xb4>)
    1efe:	6814      	ldr	r4, [r2, #0]
    1f00:	0021      	movs	r1, r4
    1f02:	2900      	cmp	r1, #0
    1f04:	d119      	bne.n	1f3a <_malloc_r+0x5a>
    1f06:	4c24      	ldr	r4, [pc, #144]	; (1f98 <_malloc_r+0xb8>)
    1f08:	6823      	ldr	r3, [r4, #0]
    1f0a:	2b00      	cmp	r3, #0
    1f0c:	d103      	bne.n	1f16 <_malloc_r+0x36>
    1f0e:	0030      	movs	r0, r6
    1f10:	f000 fb10 	bl	2534 <_sbrk_r>
    1f14:	6020      	str	r0, [r4, #0]
    1f16:	0029      	movs	r1, r5
    1f18:	0030      	movs	r0, r6
    1f1a:	f000 fb0b 	bl	2534 <_sbrk_r>
    1f1e:	1c43      	adds	r3, r0, #1
    1f20:	d12c      	bne.n	1f7c <_malloc_r+0x9c>
    1f22:	230c      	movs	r3, #12
    1f24:	0030      	movs	r0, r6
    1f26:	6033      	str	r3, [r6, #0]
    1f28:	f000 fbcc 	bl	26c4 <__malloc_unlock>
    1f2c:	e003      	b.n	1f36 <_malloc_r+0x56>
    1f2e:	2d00      	cmp	r5, #0
    1f30:	dadf      	bge.n	1ef2 <_malloc_r+0x12>
    1f32:	230c      	movs	r3, #12
    1f34:	6033      	str	r3, [r6, #0]
    1f36:	2000      	movs	r0, #0
    1f38:	bd70      	pop	{r4, r5, r6, pc}
    1f3a:	680b      	ldr	r3, [r1, #0]
    1f3c:	1b5b      	subs	r3, r3, r5
    1f3e:	d41a      	bmi.n	1f76 <_malloc_r+0x96>
    1f40:	2b0b      	cmp	r3, #11
    1f42:	d903      	bls.n	1f4c <_malloc_r+0x6c>
    1f44:	600b      	str	r3, [r1, #0]
    1f46:	18cc      	adds	r4, r1, r3
    1f48:	6025      	str	r5, [r4, #0]
    1f4a:	e003      	b.n	1f54 <_malloc_r+0x74>
    1f4c:	428c      	cmp	r4, r1
    1f4e:	d10e      	bne.n	1f6e <_malloc_r+0x8e>
    1f50:	6863      	ldr	r3, [r4, #4]
    1f52:	6013      	str	r3, [r2, #0]
    1f54:	0030      	movs	r0, r6
    1f56:	f000 fbb5 	bl	26c4 <__malloc_unlock>
    1f5a:	0020      	movs	r0, r4
    1f5c:	2207      	movs	r2, #7
    1f5e:	300b      	adds	r0, #11
    1f60:	1d23      	adds	r3, r4, #4
    1f62:	4390      	bics	r0, r2
    1f64:	1ac3      	subs	r3, r0, r3
    1f66:	d0e7      	beq.n	1f38 <_malloc_r+0x58>
    1f68:	425a      	negs	r2, r3
    1f6a:	50e2      	str	r2, [r4, r3]
    1f6c:	e7e4      	b.n	1f38 <_malloc_r+0x58>
    1f6e:	684b      	ldr	r3, [r1, #4]
    1f70:	6063      	str	r3, [r4, #4]
    1f72:	000c      	movs	r4, r1
    1f74:	e7ee      	b.n	1f54 <_malloc_r+0x74>
    1f76:	000c      	movs	r4, r1
    1f78:	6849      	ldr	r1, [r1, #4]
    1f7a:	e7c2      	b.n	1f02 <_malloc_r+0x22>
    1f7c:	2303      	movs	r3, #3
    1f7e:	1cc4      	adds	r4, r0, #3
    1f80:	439c      	bics	r4, r3
    1f82:	42a0      	cmp	r0, r4
    1f84:	d0e0      	beq.n	1f48 <_malloc_r+0x68>
    1f86:	1a21      	subs	r1, r4, r0
    1f88:	0030      	movs	r0, r6
    1f8a:	f000 fad3 	bl	2534 <_sbrk_r>
    1f8e:	1c43      	adds	r3, r0, #1
    1f90:	d1da      	bne.n	1f48 <_malloc_r+0x68>
    1f92:	e7c6      	b.n	1f22 <_malloc_r+0x42>
    1f94:	200000c4 	.word	0x200000c4
    1f98:	200000c8 	.word	0x200000c8

00001f9c <__sfputc_r>:
    1f9c:	6893      	ldr	r3, [r2, #8]
    1f9e:	b510      	push	{r4, lr}
    1fa0:	3b01      	subs	r3, #1
    1fa2:	6093      	str	r3, [r2, #8]
    1fa4:	2b00      	cmp	r3, #0
    1fa6:	da05      	bge.n	1fb4 <__sfputc_r+0x18>
    1fa8:	6994      	ldr	r4, [r2, #24]
    1faa:	42a3      	cmp	r3, r4
    1fac:	db08      	blt.n	1fc0 <__sfputc_r+0x24>
    1fae:	b2cb      	uxtb	r3, r1
    1fb0:	2b0a      	cmp	r3, #10
    1fb2:	d005      	beq.n	1fc0 <__sfputc_r+0x24>
    1fb4:	6813      	ldr	r3, [r2, #0]
    1fb6:	1c58      	adds	r0, r3, #1
    1fb8:	6010      	str	r0, [r2, #0]
    1fba:	7019      	strb	r1, [r3, #0]
    1fbc:	b2c8      	uxtb	r0, r1
    1fbe:	bd10      	pop	{r4, pc}
    1fc0:	f7ff fc7a 	bl	18b8 <__swbuf_r>
    1fc4:	e7fb      	b.n	1fbe <__sfputc_r+0x22>

00001fc6 <__sfputs_r>:
    1fc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1fc8:	0006      	movs	r6, r0
    1fca:	000f      	movs	r7, r1
    1fcc:	0014      	movs	r4, r2
    1fce:	18d5      	adds	r5, r2, r3
    1fd0:	42ac      	cmp	r4, r5
    1fd2:	d101      	bne.n	1fd8 <__sfputs_r+0x12>
    1fd4:	2000      	movs	r0, #0
    1fd6:	e007      	b.n	1fe8 <__sfputs_r+0x22>
    1fd8:	7821      	ldrb	r1, [r4, #0]
    1fda:	003a      	movs	r2, r7
    1fdc:	0030      	movs	r0, r6
    1fde:	f7ff ffdd 	bl	1f9c <__sfputc_r>
    1fe2:	3401      	adds	r4, #1
    1fe4:	1c43      	adds	r3, r0, #1
    1fe6:	d1f3      	bne.n	1fd0 <__sfputs_r+0xa>
    1fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00001fec <_vfiprintf_r>:
    1fec:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fee:	b09f      	sub	sp, #124	; 0x7c
    1ff0:	0006      	movs	r6, r0
    1ff2:	000f      	movs	r7, r1
    1ff4:	0014      	movs	r4, r2
    1ff6:	9305      	str	r3, [sp, #20]
    1ff8:	2800      	cmp	r0, #0
    1ffa:	d004      	beq.n	2006 <STACK_SIZE+0x6>
    1ffc:	6983      	ldr	r3, [r0, #24]
    1ffe:	2b00      	cmp	r3, #0
    2000:	d101      	bne.n	2006 <STACK_SIZE+0x6>
    2002:	f7ff fe1d 	bl	1c40 <__sinit>
    2006:	4b7f      	ldr	r3, [pc, #508]	; (2204 <STACK_SIZE+0x204>)
    2008:	429f      	cmp	r7, r3
    200a:	d15c      	bne.n	20c6 <STACK_SIZE+0xc6>
    200c:	6877      	ldr	r7, [r6, #4]
    200e:	89bb      	ldrh	r3, [r7, #12]
    2010:	071b      	lsls	r3, r3, #28
    2012:	d562      	bpl.n	20da <STACK_SIZE+0xda>
    2014:	693b      	ldr	r3, [r7, #16]
    2016:	2b00      	cmp	r3, #0
    2018:	d05f      	beq.n	20da <STACK_SIZE+0xda>
    201a:	2300      	movs	r3, #0
    201c:	ad06      	add	r5, sp, #24
    201e:	616b      	str	r3, [r5, #20]
    2020:	3320      	adds	r3, #32
    2022:	766b      	strb	r3, [r5, #25]
    2024:	3310      	adds	r3, #16
    2026:	76ab      	strb	r3, [r5, #26]
    2028:	9402      	str	r4, [sp, #8]
    202a:	9c02      	ldr	r4, [sp, #8]
    202c:	7823      	ldrb	r3, [r4, #0]
    202e:	2b00      	cmp	r3, #0
    2030:	d15d      	bne.n	20ee <STACK_SIZE+0xee>
    2032:	9b02      	ldr	r3, [sp, #8]
    2034:	1ae3      	subs	r3, r4, r3
    2036:	9304      	str	r3, [sp, #16]
    2038:	d00d      	beq.n	2056 <STACK_SIZE+0x56>
    203a:	9b04      	ldr	r3, [sp, #16]
    203c:	9a02      	ldr	r2, [sp, #8]
    203e:	0039      	movs	r1, r7
    2040:	0030      	movs	r0, r6
    2042:	f7ff ffc0 	bl	1fc6 <__sfputs_r>
    2046:	1c43      	adds	r3, r0, #1
    2048:	d100      	bne.n	204c <STACK_SIZE+0x4c>
    204a:	e0cc      	b.n	21e6 <STACK_SIZE+0x1e6>
    204c:	696a      	ldr	r2, [r5, #20]
    204e:	9b04      	ldr	r3, [sp, #16]
    2050:	4694      	mov	ip, r2
    2052:	4463      	add	r3, ip
    2054:	616b      	str	r3, [r5, #20]
    2056:	7823      	ldrb	r3, [r4, #0]
    2058:	2b00      	cmp	r3, #0
    205a:	d100      	bne.n	205e <STACK_SIZE+0x5e>
    205c:	e0c3      	b.n	21e6 <STACK_SIZE+0x1e6>
    205e:	2201      	movs	r2, #1
    2060:	2300      	movs	r3, #0
    2062:	4252      	negs	r2, r2
    2064:	606a      	str	r2, [r5, #4]
    2066:	a902      	add	r1, sp, #8
    2068:	3254      	adds	r2, #84	; 0x54
    206a:	1852      	adds	r2, r2, r1
    206c:	3401      	adds	r4, #1
    206e:	602b      	str	r3, [r5, #0]
    2070:	60eb      	str	r3, [r5, #12]
    2072:	60ab      	str	r3, [r5, #8]
    2074:	7013      	strb	r3, [r2, #0]
    2076:	65ab      	str	r3, [r5, #88]	; 0x58
    2078:	7821      	ldrb	r1, [r4, #0]
    207a:	2205      	movs	r2, #5
    207c:	4862      	ldr	r0, [pc, #392]	; (2208 <STACK_SIZE+0x208>)
    207e:	f000 fb15 	bl	26ac <memchr>
    2082:	1c63      	adds	r3, r4, #1
    2084:	469c      	mov	ip, r3
    2086:	2800      	cmp	r0, #0
    2088:	d135      	bne.n	20f6 <STACK_SIZE+0xf6>
    208a:	6829      	ldr	r1, [r5, #0]
    208c:	06cb      	lsls	r3, r1, #27
    208e:	d504      	bpl.n	209a <STACK_SIZE+0x9a>
    2090:	2353      	movs	r3, #83	; 0x53
    2092:	aa02      	add	r2, sp, #8
    2094:	3020      	adds	r0, #32
    2096:	189b      	adds	r3, r3, r2
    2098:	7018      	strb	r0, [r3, #0]
    209a:	070b      	lsls	r3, r1, #28
    209c:	d504      	bpl.n	20a8 <STACK_SIZE+0xa8>
    209e:	2353      	movs	r3, #83	; 0x53
    20a0:	202b      	movs	r0, #43	; 0x2b
    20a2:	aa02      	add	r2, sp, #8
    20a4:	189b      	adds	r3, r3, r2
    20a6:	7018      	strb	r0, [r3, #0]
    20a8:	7823      	ldrb	r3, [r4, #0]
    20aa:	2b2a      	cmp	r3, #42	; 0x2a
    20ac:	d02c      	beq.n	2108 <STACK_SIZE+0x108>
    20ae:	2000      	movs	r0, #0
    20b0:	210a      	movs	r1, #10
    20b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    20b4:	7822      	ldrb	r2, [r4, #0]
    20b6:	3a30      	subs	r2, #48	; 0x30
    20b8:	2a09      	cmp	r2, #9
    20ba:	d800      	bhi.n	20be <STACK_SIZE+0xbe>
    20bc:	e06b      	b.n	2196 <STACK_SIZE+0x196>
    20be:	2800      	cmp	r0, #0
    20c0:	d02a      	beq.n	2118 <STACK_SIZE+0x118>
    20c2:	9309      	str	r3, [sp, #36]	; 0x24
    20c4:	e028      	b.n	2118 <STACK_SIZE+0x118>
    20c6:	4b51      	ldr	r3, [pc, #324]	; (220c <STACK_SIZE+0x20c>)
    20c8:	429f      	cmp	r7, r3
    20ca:	d101      	bne.n	20d0 <STACK_SIZE+0xd0>
    20cc:	68b7      	ldr	r7, [r6, #8]
    20ce:	e79e      	b.n	200e <STACK_SIZE+0xe>
    20d0:	4b4f      	ldr	r3, [pc, #316]	; (2210 <STACK_SIZE+0x210>)
    20d2:	429f      	cmp	r7, r3
    20d4:	d19b      	bne.n	200e <STACK_SIZE+0xe>
    20d6:	68f7      	ldr	r7, [r6, #12]
    20d8:	e799      	b.n	200e <STACK_SIZE+0xe>
    20da:	0039      	movs	r1, r7
    20dc:	0030      	movs	r0, r6
    20de:	f7ff fc41 	bl	1964 <__swsetup_r>
    20e2:	2800      	cmp	r0, #0
    20e4:	d099      	beq.n	201a <STACK_SIZE+0x1a>
    20e6:	2001      	movs	r0, #1
    20e8:	4240      	negs	r0, r0
    20ea:	b01f      	add	sp, #124	; 0x7c
    20ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20ee:	2b25      	cmp	r3, #37	; 0x25
    20f0:	d09f      	beq.n	2032 <STACK_SIZE+0x32>
    20f2:	3401      	adds	r4, #1
    20f4:	e79a      	b.n	202c <STACK_SIZE+0x2c>
    20f6:	4b44      	ldr	r3, [pc, #272]	; (2208 <STACK_SIZE+0x208>)
    20f8:	6829      	ldr	r1, [r5, #0]
    20fa:	1ac0      	subs	r0, r0, r3
    20fc:	2301      	movs	r3, #1
    20fe:	4083      	lsls	r3, r0
    2100:	430b      	orrs	r3, r1
    2102:	602b      	str	r3, [r5, #0]
    2104:	4664      	mov	r4, ip
    2106:	e7b7      	b.n	2078 <STACK_SIZE+0x78>
    2108:	9b05      	ldr	r3, [sp, #20]
    210a:	1d18      	adds	r0, r3, #4
    210c:	681b      	ldr	r3, [r3, #0]
    210e:	9005      	str	r0, [sp, #20]
    2110:	2b00      	cmp	r3, #0
    2112:	db3a      	blt.n	218a <STACK_SIZE+0x18a>
    2114:	9309      	str	r3, [sp, #36]	; 0x24
    2116:	4664      	mov	r4, ip
    2118:	7823      	ldrb	r3, [r4, #0]
    211a:	2b2e      	cmp	r3, #46	; 0x2e
    211c:	d10b      	bne.n	2136 <STACK_SIZE+0x136>
    211e:	7863      	ldrb	r3, [r4, #1]
    2120:	1c62      	adds	r2, r4, #1
    2122:	2b2a      	cmp	r3, #42	; 0x2a
    2124:	d13f      	bne.n	21a6 <STACK_SIZE+0x1a6>
    2126:	9b05      	ldr	r3, [sp, #20]
    2128:	3402      	adds	r4, #2
    212a:	1d1a      	adds	r2, r3, #4
    212c:	681b      	ldr	r3, [r3, #0]
    212e:	9205      	str	r2, [sp, #20]
    2130:	2b00      	cmp	r3, #0
    2132:	db35      	blt.n	21a0 <STACK_SIZE+0x1a0>
    2134:	9307      	str	r3, [sp, #28]
    2136:	7821      	ldrb	r1, [r4, #0]
    2138:	2203      	movs	r2, #3
    213a:	4836      	ldr	r0, [pc, #216]	; (2214 <STACK_SIZE+0x214>)
    213c:	f000 fab6 	bl	26ac <memchr>
    2140:	2800      	cmp	r0, #0
    2142:	d007      	beq.n	2154 <STACK_SIZE+0x154>
    2144:	4b33      	ldr	r3, [pc, #204]	; (2214 <STACK_SIZE+0x214>)
    2146:	682a      	ldr	r2, [r5, #0]
    2148:	1ac0      	subs	r0, r0, r3
    214a:	2340      	movs	r3, #64	; 0x40
    214c:	4083      	lsls	r3, r0
    214e:	4313      	orrs	r3, r2
    2150:	602b      	str	r3, [r5, #0]
    2152:	3401      	adds	r4, #1
    2154:	7821      	ldrb	r1, [r4, #0]
    2156:	1c63      	adds	r3, r4, #1
    2158:	2206      	movs	r2, #6
    215a:	482f      	ldr	r0, [pc, #188]	; (2218 <STACK_SIZE+0x218>)
    215c:	9302      	str	r3, [sp, #8]
    215e:	7629      	strb	r1, [r5, #24]
    2160:	f000 faa4 	bl	26ac <memchr>
    2164:	2800      	cmp	r0, #0
    2166:	d044      	beq.n	21f2 <STACK_SIZE+0x1f2>
    2168:	4b2c      	ldr	r3, [pc, #176]	; (221c <STACK_SIZE+0x21c>)
    216a:	2b00      	cmp	r3, #0
    216c:	d12f      	bne.n	21ce <STACK_SIZE+0x1ce>
    216e:	6829      	ldr	r1, [r5, #0]
    2170:	9b05      	ldr	r3, [sp, #20]
    2172:	2207      	movs	r2, #7
    2174:	05c9      	lsls	r1, r1, #23
    2176:	d528      	bpl.n	21ca <STACK_SIZE+0x1ca>
    2178:	189b      	adds	r3, r3, r2
    217a:	4393      	bics	r3, r2
    217c:	3308      	adds	r3, #8
    217e:	9305      	str	r3, [sp, #20]
    2180:	696b      	ldr	r3, [r5, #20]
    2182:	9a03      	ldr	r2, [sp, #12]
    2184:	189b      	adds	r3, r3, r2
    2186:	616b      	str	r3, [r5, #20]
    2188:	e74f      	b.n	202a <STACK_SIZE+0x2a>
    218a:	425b      	negs	r3, r3
    218c:	60eb      	str	r3, [r5, #12]
    218e:	2302      	movs	r3, #2
    2190:	430b      	orrs	r3, r1
    2192:	602b      	str	r3, [r5, #0]
    2194:	e7bf      	b.n	2116 <STACK_SIZE+0x116>
    2196:	434b      	muls	r3, r1
    2198:	3401      	adds	r4, #1
    219a:	189b      	adds	r3, r3, r2
    219c:	2001      	movs	r0, #1
    219e:	e789      	b.n	20b4 <STACK_SIZE+0xb4>
    21a0:	2301      	movs	r3, #1
    21a2:	425b      	negs	r3, r3
    21a4:	e7c6      	b.n	2134 <STACK_SIZE+0x134>
    21a6:	2300      	movs	r3, #0
    21a8:	0014      	movs	r4, r2
    21aa:	200a      	movs	r0, #10
    21ac:	001a      	movs	r2, r3
    21ae:	606b      	str	r3, [r5, #4]
    21b0:	7821      	ldrb	r1, [r4, #0]
    21b2:	3930      	subs	r1, #48	; 0x30
    21b4:	2909      	cmp	r1, #9
    21b6:	d903      	bls.n	21c0 <STACK_SIZE+0x1c0>
    21b8:	2b00      	cmp	r3, #0
    21ba:	d0bc      	beq.n	2136 <STACK_SIZE+0x136>
    21bc:	9207      	str	r2, [sp, #28]
    21be:	e7ba      	b.n	2136 <STACK_SIZE+0x136>
    21c0:	4342      	muls	r2, r0
    21c2:	3401      	adds	r4, #1
    21c4:	1852      	adds	r2, r2, r1
    21c6:	2301      	movs	r3, #1
    21c8:	e7f2      	b.n	21b0 <STACK_SIZE+0x1b0>
    21ca:	3307      	adds	r3, #7
    21cc:	e7d5      	b.n	217a <STACK_SIZE+0x17a>
    21ce:	ab05      	add	r3, sp, #20
    21d0:	9300      	str	r3, [sp, #0]
    21d2:	003a      	movs	r2, r7
    21d4:	4b12      	ldr	r3, [pc, #72]	; (2220 <STACK_SIZE+0x220>)
    21d6:	0029      	movs	r1, r5
    21d8:	0030      	movs	r0, r6
    21da:	e000      	b.n	21de <STACK_SIZE+0x1de>
    21dc:	bf00      	nop
    21de:	9003      	str	r0, [sp, #12]
    21e0:	9b03      	ldr	r3, [sp, #12]
    21e2:	3301      	adds	r3, #1
    21e4:	d1cc      	bne.n	2180 <STACK_SIZE+0x180>
    21e6:	89bb      	ldrh	r3, [r7, #12]
    21e8:	065b      	lsls	r3, r3, #25
    21ea:	d500      	bpl.n	21ee <STACK_SIZE+0x1ee>
    21ec:	e77b      	b.n	20e6 <STACK_SIZE+0xe6>
    21ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    21f0:	e77b      	b.n	20ea <STACK_SIZE+0xea>
    21f2:	ab05      	add	r3, sp, #20
    21f4:	9300      	str	r3, [sp, #0]
    21f6:	003a      	movs	r2, r7
    21f8:	4b09      	ldr	r3, [pc, #36]	; (2220 <STACK_SIZE+0x220>)
    21fa:	0029      	movs	r1, r5
    21fc:	0030      	movs	r0, r6
    21fe:	f000 f87f 	bl	2300 <_printf_i>
    2202:	e7ec      	b.n	21de <STACK_SIZE+0x1de>
    2204:	00002784 	.word	0x00002784
    2208:	000027c4 	.word	0x000027c4
    220c:	000027a4 	.word	0x000027a4
    2210:	00002764 	.word	0x00002764
    2214:	000027ca 	.word	0x000027ca
    2218:	000027ce 	.word	0x000027ce
    221c:	00000000 	.word	0x00000000
    2220:	00001fc7 	.word	0x00001fc7

00002224 <_printf_common>:
    2224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2226:	0015      	movs	r5, r2
    2228:	9301      	str	r3, [sp, #4]
    222a:	688a      	ldr	r2, [r1, #8]
    222c:	690b      	ldr	r3, [r1, #16]
    222e:	9000      	str	r0, [sp, #0]
    2230:	000c      	movs	r4, r1
    2232:	4293      	cmp	r3, r2
    2234:	da00      	bge.n	2238 <_printf_common+0x14>
    2236:	0013      	movs	r3, r2
    2238:	0022      	movs	r2, r4
    223a:	602b      	str	r3, [r5, #0]
    223c:	3243      	adds	r2, #67	; 0x43
    223e:	7812      	ldrb	r2, [r2, #0]
    2240:	2a00      	cmp	r2, #0
    2242:	d001      	beq.n	2248 <_printf_common+0x24>
    2244:	3301      	adds	r3, #1
    2246:	602b      	str	r3, [r5, #0]
    2248:	6823      	ldr	r3, [r4, #0]
    224a:	069b      	lsls	r3, r3, #26
    224c:	d502      	bpl.n	2254 <_printf_common+0x30>
    224e:	682b      	ldr	r3, [r5, #0]
    2250:	3302      	adds	r3, #2
    2252:	602b      	str	r3, [r5, #0]
    2254:	2706      	movs	r7, #6
    2256:	6823      	ldr	r3, [r4, #0]
    2258:	401f      	ands	r7, r3
    225a:	d027      	beq.n	22ac <_printf_common+0x88>
    225c:	0023      	movs	r3, r4
    225e:	3343      	adds	r3, #67	; 0x43
    2260:	781b      	ldrb	r3, [r3, #0]
    2262:	1e5a      	subs	r2, r3, #1
    2264:	4193      	sbcs	r3, r2
    2266:	6822      	ldr	r2, [r4, #0]
    2268:	0692      	lsls	r2, r2, #26
    226a:	d430      	bmi.n	22ce <_printf_common+0xaa>
    226c:	0022      	movs	r2, r4
    226e:	9901      	ldr	r1, [sp, #4]
    2270:	3243      	adds	r2, #67	; 0x43
    2272:	9800      	ldr	r0, [sp, #0]
    2274:	9e08      	ldr	r6, [sp, #32]
    2276:	47b0      	blx	r6
    2278:	1c43      	adds	r3, r0, #1
    227a:	d025      	beq.n	22c8 <_printf_common+0xa4>
    227c:	2306      	movs	r3, #6
    227e:	6820      	ldr	r0, [r4, #0]
    2280:	682a      	ldr	r2, [r5, #0]
    2282:	68e1      	ldr	r1, [r4, #12]
    2284:	4003      	ands	r3, r0
    2286:	2500      	movs	r5, #0
    2288:	2b04      	cmp	r3, #4
    228a:	d103      	bne.n	2294 <_printf_common+0x70>
    228c:	1a8d      	subs	r5, r1, r2
    228e:	43eb      	mvns	r3, r5
    2290:	17db      	asrs	r3, r3, #31
    2292:	401d      	ands	r5, r3
    2294:	68a3      	ldr	r3, [r4, #8]
    2296:	6922      	ldr	r2, [r4, #16]
    2298:	4293      	cmp	r3, r2
    229a:	dd01      	ble.n	22a0 <_printf_common+0x7c>
    229c:	1a9b      	subs	r3, r3, r2
    229e:	18ed      	adds	r5, r5, r3
    22a0:	2700      	movs	r7, #0
    22a2:	42bd      	cmp	r5, r7
    22a4:	d120      	bne.n	22e8 <_printf_common+0xc4>
    22a6:	2000      	movs	r0, #0
    22a8:	e010      	b.n	22cc <_printf_common+0xa8>
    22aa:	3701      	adds	r7, #1
    22ac:	68e3      	ldr	r3, [r4, #12]
    22ae:	682a      	ldr	r2, [r5, #0]
    22b0:	1a9b      	subs	r3, r3, r2
    22b2:	429f      	cmp	r7, r3
    22b4:	dad2      	bge.n	225c <_printf_common+0x38>
    22b6:	0022      	movs	r2, r4
    22b8:	2301      	movs	r3, #1
    22ba:	3219      	adds	r2, #25
    22bc:	9901      	ldr	r1, [sp, #4]
    22be:	9800      	ldr	r0, [sp, #0]
    22c0:	9e08      	ldr	r6, [sp, #32]
    22c2:	47b0      	blx	r6
    22c4:	1c43      	adds	r3, r0, #1
    22c6:	d1f0      	bne.n	22aa <_printf_common+0x86>
    22c8:	2001      	movs	r0, #1
    22ca:	4240      	negs	r0, r0
    22cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    22ce:	2030      	movs	r0, #48	; 0x30
    22d0:	18e1      	adds	r1, r4, r3
    22d2:	3143      	adds	r1, #67	; 0x43
    22d4:	7008      	strb	r0, [r1, #0]
    22d6:	0021      	movs	r1, r4
    22d8:	1c5a      	adds	r2, r3, #1
    22da:	3145      	adds	r1, #69	; 0x45
    22dc:	7809      	ldrb	r1, [r1, #0]
    22de:	18a2      	adds	r2, r4, r2
    22e0:	3243      	adds	r2, #67	; 0x43
    22e2:	3302      	adds	r3, #2
    22e4:	7011      	strb	r1, [r2, #0]
    22e6:	e7c1      	b.n	226c <_printf_common+0x48>
    22e8:	0022      	movs	r2, r4
    22ea:	2301      	movs	r3, #1
    22ec:	321a      	adds	r2, #26
    22ee:	9901      	ldr	r1, [sp, #4]
    22f0:	9800      	ldr	r0, [sp, #0]
    22f2:	9e08      	ldr	r6, [sp, #32]
    22f4:	47b0      	blx	r6
    22f6:	1c43      	adds	r3, r0, #1
    22f8:	d0e6      	beq.n	22c8 <_printf_common+0xa4>
    22fa:	3701      	adds	r7, #1
    22fc:	e7d1      	b.n	22a2 <_printf_common+0x7e>
	...

00002300 <_printf_i>:
    2300:	b5f0      	push	{r4, r5, r6, r7, lr}
    2302:	b08b      	sub	sp, #44	; 0x2c
    2304:	9206      	str	r2, [sp, #24]
    2306:	000a      	movs	r2, r1
    2308:	3243      	adds	r2, #67	; 0x43
    230a:	9307      	str	r3, [sp, #28]
    230c:	9005      	str	r0, [sp, #20]
    230e:	9204      	str	r2, [sp, #16]
    2310:	7e0a      	ldrb	r2, [r1, #24]
    2312:	000c      	movs	r4, r1
    2314:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2316:	2a6e      	cmp	r2, #110	; 0x6e
    2318:	d100      	bne.n	231c <_printf_i+0x1c>
    231a:	e08f      	b.n	243c <_printf_i+0x13c>
    231c:	d817      	bhi.n	234e <_printf_i+0x4e>
    231e:	2a63      	cmp	r2, #99	; 0x63
    2320:	d02c      	beq.n	237c <_printf_i+0x7c>
    2322:	d808      	bhi.n	2336 <_printf_i+0x36>
    2324:	2a00      	cmp	r2, #0
    2326:	d100      	bne.n	232a <_printf_i+0x2a>
    2328:	e099      	b.n	245e <_printf_i+0x15e>
    232a:	2a58      	cmp	r2, #88	; 0x58
    232c:	d054      	beq.n	23d8 <_printf_i+0xd8>
    232e:	0026      	movs	r6, r4
    2330:	3642      	adds	r6, #66	; 0x42
    2332:	7032      	strb	r2, [r6, #0]
    2334:	e029      	b.n	238a <_printf_i+0x8a>
    2336:	2a64      	cmp	r2, #100	; 0x64
    2338:	d001      	beq.n	233e <_printf_i+0x3e>
    233a:	2a69      	cmp	r2, #105	; 0x69
    233c:	d1f7      	bne.n	232e <_printf_i+0x2e>
    233e:	6821      	ldr	r1, [r4, #0]
    2340:	681a      	ldr	r2, [r3, #0]
    2342:	0608      	lsls	r0, r1, #24
    2344:	d523      	bpl.n	238e <_printf_i+0x8e>
    2346:	1d11      	adds	r1, r2, #4
    2348:	6019      	str	r1, [r3, #0]
    234a:	6815      	ldr	r5, [r2, #0]
    234c:	e025      	b.n	239a <_printf_i+0x9a>
    234e:	2a73      	cmp	r2, #115	; 0x73
    2350:	d100      	bne.n	2354 <_printf_i+0x54>
    2352:	e088      	b.n	2466 <_printf_i+0x166>
    2354:	d808      	bhi.n	2368 <_printf_i+0x68>
    2356:	2a6f      	cmp	r2, #111	; 0x6f
    2358:	d029      	beq.n	23ae <_printf_i+0xae>
    235a:	2a70      	cmp	r2, #112	; 0x70
    235c:	d1e7      	bne.n	232e <_printf_i+0x2e>
    235e:	2220      	movs	r2, #32
    2360:	6809      	ldr	r1, [r1, #0]
    2362:	430a      	orrs	r2, r1
    2364:	6022      	str	r2, [r4, #0]
    2366:	e003      	b.n	2370 <_printf_i+0x70>
    2368:	2a75      	cmp	r2, #117	; 0x75
    236a:	d020      	beq.n	23ae <_printf_i+0xae>
    236c:	2a78      	cmp	r2, #120	; 0x78
    236e:	d1de      	bne.n	232e <_printf_i+0x2e>
    2370:	0022      	movs	r2, r4
    2372:	2178      	movs	r1, #120	; 0x78
    2374:	3245      	adds	r2, #69	; 0x45
    2376:	7011      	strb	r1, [r2, #0]
    2378:	4a6c      	ldr	r2, [pc, #432]	; (252c <_printf_i+0x22c>)
    237a:	e030      	b.n	23de <_printf_i+0xde>
    237c:	000e      	movs	r6, r1
    237e:	681a      	ldr	r2, [r3, #0]
    2380:	3642      	adds	r6, #66	; 0x42
    2382:	1d11      	adds	r1, r2, #4
    2384:	6019      	str	r1, [r3, #0]
    2386:	6813      	ldr	r3, [r2, #0]
    2388:	7033      	strb	r3, [r6, #0]
    238a:	2301      	movs	r3, #1
    238c:	e079      	b.n	2482 <_printf_i+0x182>
    238e:	0649      	lsls	r1, r1, #25
    2390:	d5d9      	bpl.n	2346 <_printf_i+0x46>
    2392:	1d11      	adds	r1, r2, #4
    2394:	6019      	str	r1, [r3, #0]
    2396:	2300      	movs	r3, #0
    2398:	5ed5      	ldrsh	r5, [r2, r3]
    239a:	2d00      	cmp	r5, #0
    239c:	da03      	bge.n	23a6 <_printf_i+0xa6>
    239e:	232d      	movs	r3, #45	; 0x2d
    23a0:	9a04      	ldr	r2, [sp, #16]
    23a2:	426d      	negs	r5, r5
    23a4:	7013      	strb	r3, [r2, #0]
    23a6:	4b62      	ldr	r3, [pc, #392]	; (2530 <_printf_i+0x230>)
    23a8:	270a      	movs	r7, #10
    23aa:	9303      	str	r3, [sp, #12]
    23ac:	e02f      	b.n	240e <_printf_i+0x10e>
    23ae:	6820      	ldr	r0, [r4, #0]
    23b0:	6819      	ldr	r1, [r3, #0]
    23b2:	0605      	lsls	r5, r0, #24
    23b4:	d503      	bpl.n	23be <_printf_i+0xbe>
    23b6:	1d08      	adds	r0, r1, #4
    23b8:	6018      	str	r0, [r3, #0]
    23ba:	680d      	ldr	r5, [r1, #0]
    23bc:	e005      	b.n	23ca <_printf_i+0xca>
    23be:	0640      	lsls	r0, r0, #25
    23c0:	d5f9      	bpl.n	23b6 <_printf_i+0xb6>
    23c2:	680d      	ldr	r5, [r1, #0]
    23c4:	1d08      	adds	r0, r1, #4
    23c6:	6018      	str	r0, [r3, #0]
    23c8:	b2ad      	uxth	r5, r5
    23ca:	4b59      	ldr	r3, [pc, #356]	; (2530 <_printf_i+0x230>)
    23cc:	2708      	movs	r7, #8
    23ce:	9303      	str	r3, [sp, #12]
    23d0:	2a6f      	cmp	r2, #111	; 0x6f
    23d2:	d018      	beq.n	2406 <_printf_i+0x106>
    23d4:	270a      	movs	r7, #10
    23d6:	e016      	b.n	2406 <_printf_i+0x106>
    23d8:	3145      	adds	r1, #69	; 0x45
    23da:	700a      	strb	r2, [r1, #0]
    23dc:	4a54      	ldr	r2, [pc, #336]	; (2530 <_printf_i+0x230>)
    23de:	9203      	str	r2, [sp, #12]
    23e0:	681a      	ldr	r2, [r3, #0]
    23e2:	6821      	ldr	r1, [r4, #0]
    23e4:	1d10      	adds	r0, r2, #4
    23e6:	6018      	str	r0, [r3, #0]
    23e8:	6815      	ldr	r5, [r2, #0]
    23ea:	0608      	lsls	r0, r1, #24
    23ec:	d522      	bpl.n	2434 <_printf_i+0x134>
    23ee:	07cb      	lsls	r3, r1, #31
    23f0:	d502      	bpl.n	23f8 <_printf_i+0xf8>
    23f2:	2320      	movs	r3, #32
    23f4:	4319      	orrs	r1, r3
    23f6:	6021      	str	r1, [r4, #0]
    23f8:	2710      	movs	r7, #16
    23fa:	2d00      	cmp	r5, #0
    23fc:	d103      	bne.n	2406 <_printf_i+0x106>
    23fe:	2320      	movs	r3, #32
    2400:	6822      	ldr	r2, [r4, #0]
    2402:	439a      	bics	r2, r3
    2404:	6022      	str	r2, [r4, #0]
    2406:	0023      	movs	r3, r4
    2408:	2200      	movs	r2, #0
    240a:	3343      	adds	r3, #67	; 0x43
    240c:	701a      	strb	r2, [r3, #0]
    240e:	6863      	ldr	r3, [r4, #4]
    2410:	60a3      	str	r3, [r4, #8]
    2412:	2b00      	cmp	r3, #0
    2414:	db5c      	blt.n	24d0 <_printf_i+0x1d0>
    2416:	2204      	movs	r2, #4
    2418:	6821      	ldr	r1, [r4, #0]
    241a:	4391      	bics	r1, r2
    241c:	6021      	str	r1, [r4, #0]
    241e:	2d00      	cmp	r5, #0
    2420:	d158      	bne.n	24d4 <_printf_i+0x1d4>
    2422:	9e04      	ldr	r6, [sp, #16]
    2424:	2b00      	cmp	r3, #0
    2426:	d064      	beq.n	24f2 <_printf_i+0x1f2>
    2428:	0026      	movs	r6, r4
    242a:	9b03      	ldr	r3, [sp, #12]
    242c:	3642      	adds	r6, #66	; 0x42
    242e:	781b      	ldrb	r3, [r3, #0]
    2430:	7033      	strb	r3, [r6, #0]
    2432:	e05e      	b.n	24f2 <_printf_i+0x1f2>
    2434:	0648      	lsls	r0, r1, #25
    2436:	d5da      	bpl.n	23ee <_printf_i+0xee>
    2438:	b2ad      	uxth	r5, r5
    243a:	e7d8      	b.n	23ee <_printf_i+0xee>
    243c:	6809      	ldr	r1, [r1, #0]
    243e:	681a      	ldr	r2, [r3, #0]
    2440:	0608      	lsls	r0, r1, #24
    2442:	d505      	bpl.n	2450 <_printf_i+0x150>
    2444:	1d11      	adds	r1, r2, #4
    2446:	6019      	str	r1, [r3, #0]
    2448:	6813      	ldr	r3, [r2, #0]
    244a:	6962      	ldr	r2, [r4, #20]
    244c:	601a      	str	r2, [r3, #0]
    244e:	e006      	b.n	245e <_printf_i+0x15e>
    2450:	0649      	lsls	r1, r1, #25
    2452:	d5f7      	bpl.n	2444 <_printf_i+0x144>
    2454:	1d11      	adds	r1, r2, #4
    2456:	6019      	str	r1, [r3, #0]
    2458:	6813      	ldr	r3, [r2, #0]
    245a:	8aa2      	ldrh	r2, [r4, #20]
    245c:	801a      	strh	r2, [r3, #0]
    245e:	2300      	movs	r3, #0
    2460:	9e04      	ldr	r6, [sp, #16]
    2462:	6123      	str	r3, [r4, #16]
    2464:	e054      	b.n	2510 <_printf_i+0x210>
    2466:	681a      	ldr	r2, [r3, #0]
    2468:	1d11      	adds	r1, r2, #4
    246a:	6019      	str	r1, [r3, #0]
    246c:	6816      	ldr	r6, [r2, #0]
    246e:	2100      	movs	r1, #0
    2470:	6862      	ldr	r2, [r4, #4]
    2472:	0030      	movs	r0, r6
    2474:	f000 f91a 	bl	26ac <memchr>
    2478:	2800      	cmp	r0, #0
    247a:	d001      	beq.n	2480 <_printf_i+0x180>
    247c:	1b80      	subs	r0, r0, r6
    247e:	6060      	str	r0, [r4, #4]
    2480:	6863      	ldr	r3, [r4, #4]
    2482:	6123      	str	r3, [r4, #16]
    2484:	2300      	movs	r3, #0
    2486:	9a04      	ldr	r2, [sp, #16]
    2488:	7013      	strb	r3, [r2, #0]
    248a:	e041      	b.n	2510 <_printf_i+0x210>
    248c:	6923      	ldr	r3, [r4, #16]
    248e:	0032      	movs	r2, r6
    2490:	9906      	ldr	r1, [sp, #24]
    2492:	9805      	ldr	r0, [sp, #20]
    2494:	9d07      	ldr	r5, [sp, #28]
    2496:	47a8      	blx	r5
    2498:	1c43      	adds	r3, r0, #1
    249a:	d043      	beq.n	2524 <_printf_i+0x224>
    249c:	6823      	ldr	r3, [r4, #0]
    249e:	2500      	movs	r5, #0
    24a0:	079b      	lsls	r3, r3, #30
    24a2:	d40f      	bmi.n	24c4 <_printf_i+0x1c4>
    24a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    24a6:	68e0      	ldr	r0, [r4, #12]
    24a8:	4298      	cmp	r0, r3
    24aa:	da3d      	bge.n	2528 <_printf_i+0x228>
    24ac:	0018      	movs	r0, r3
    24ae:	e03b      	b.n	2528 <_printf_i+0x228>
    24b0:	0022      	movs	r2, r4
    24b2:	2301      	movs	r3, #1
    24b4:	3219      	adds	r2, #25
    24b6:	9906      	ldr	r1, [sp, #24]
    24b8:	9805      	ldr	r0, [sp, #20]
    24ba:	9e07      	ldr	r6, [sp, #28]
    24bc:	47b0      	blx	r6
    24be:	1c43      	adds	r3, r0, #1
    24c0:	d030      	beq.n	2524 <_printf_i+0x224>
    24c2:	3501      	adds	r5, #1
    24c4:	68e3      	ldr	r3, [r4, #12]
    24c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    24c8:	1a9b      	subs	r3, r3, r2
    24ca:	429d      	cmp	r5, r3
    24cc:	dbf0      	blt.n	24b0 <_printf_i+0x1b0>
    24ce:	e7e9      	b.n	24a4 <_printf_i+0x1a4>
    24d0:	2d00      	cmp	r5, #0
    24d2:	d0a9      	beq.n	2428 <_printf_i+0x128>
    24d4:	9e04      	ldr	r6, [sp, #16]
    24d6:	0028      	movs	r0, r5
    24d8:	0039      	movs	r1, r7
    24da:	f7ff f857 	bl	158c <__aeabi_uidivmod>
    24de:	9b03      	ldr	r3, [sp, #12]
    24e0:	3e01      	subs	r6, #1
    24e2:	5c5b      	ldrb	r3, [r3, r1]
    24e4:	0028      	movs	r0, r5
    24e6:	7033      	strb	r3, [r6, #0]
    24e8:	0039      	movs	r1, r7
    24ea:	f7fe ffc9 	bl	1480 <__udivsi3>
    24ee:	1e05      	subs	r5, r0, #0
    24f0:	d1f1      	bne.n	24d6 <_printf_i+0x1d6>
    24f2:	2f08      	cmp	r7, #8
    24f4:	d109      	bne.n	250a <_printf_i+0x20a>
    24f6:	6823      	ldr	r3, [r4, #0]
    24f8:	07db      	lsls	r3, r3, #31
    24fa:	d506      	bpl.n	250a <_printf_i+0x20a>
    24fc:	6863      	ldr	r3, [r4, #4]
    24fe:	6922      	ldr	r2, [r4, #16]
    2500:	4293      	cmp	r3, r2
    2502:	dc02      	bgt.n	250a <_printf_i+0x20a>
    2504:	2330      	movs	r3, #48	; 0x30
    2506:	3e01      	subs	r6, #1
    2508:	7033      	strb	r3, [r6, #0]
    250a:	9b04      	ldr	r3, [sp, #16]
    250c:	1b9b      	subs	r3, r3, r6
    250e:	6123      	str	r3, [r4, #16]
    2510:	9b07      	ldr	r3, [sp, #28]
    2512:	aa09      	add	r2, sp, #36	; 0x24
    2514:	9300      	str	r3, [sp, #0]
    2516:	0021      	movs	r1, r4
    2518:	9b06      	ldr	r3, [sp, #24]
    251a:	9805      	ldr	r0, [sp, #20]
    251c:	f7ff fe82 	bl	2224 <_printf_common>
    2520:	1c43      	adds	r3, r0, #1
    2522:	d1b3      	bne.n	248c <_printf_i+0x18c>
    2524:	2001      	movs	r0, #1
    2526:	4240      	negs	r0, r0
    2528:	b00b      	add	sp, #44	; 0x2c
    252a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    252c:	000027e6 	.word	0x000027e6
    2530:	000027d5 	.word	0x000027d5

00002534 <_sbrk_r>:
    2534:	2300      	movs	r3, #0
    2536:	b570      	push	{r4, r5, r6, lr}
    2538:	4c06      	ldr	r4, [pc, #24]	; (2554 <_sbrk_r+0x20>)
    253a:	0005      	movs	r5, r0
    253c:	0008      	movs	r0, r1
    253e:	6023      	str	r3, [r4, #0]
    2540:	f7fe ff56 	bl	13f0 <_sbrk>
    2544:	1c43      	adds	r3, r0, #1
    2546:	d103      	bne.n	2550 <_sbrk_r+0x1c>
    2548:	6823      	ldr	r3, [r4, #0]
    254a:	2b00      	cmp	r3, #0
    254c:	d000      	beq.n	2550 <_sbrk_r+0x1c>
    254e:	602b      	str	r3, [r5, #0]
    2550:	bd70      	pop	{r4, r5, r6, pc}
    2552:	46c0      	nop			; (mov r8, r8)
    2554:	20000164 	.word	0x20000164

00002558 <__sread>:
    2558:	b570      	push	{r4, r5, r6, lr}
    255a:	000c      	movs	r4, r1
    255c:	250e      	movs	r5, #14
    255e:	5f49      	ldrsh	r1, [r1, r5]
    2560:	f000 f8b2 	bl	26c8 <_read_r>
    2564:	2800      	cmp	r0, #0
    2566:	db03      	blt.n	2570 <__sread+0x18>
    2568:	6d63      	ldr	r3, [r4, #84]	; 0x54
    256a:	181b      	adds	r3, r3, r0
    256c:	6563      	str	r3, [r4, #84]	; 0x54
    256e:	bd70      	pop	{r4, r5, r6, pc}
    2570:	89a3      	ldrh	r3, [r4, #12]
    2572:	4a02      	ldr	r2, [pc, #8]	; (257c <__sread+0x24>)
    2574:	4013      	ands	r3, r2
    2576:	81a3      	strh	r3, [r4, #12]
    2578:	e7f9      	b.n	256e <__sread+0x16>
    257a:	46c0      	nop			; (mov r8, r8)
    257c:	ffffefff 	.word	0xffffefff

00002580 <__swrite>:
    2580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2582:	001f      	movs	r7, r3
    2584:	898b      	ldrh	r3, [r1, #12]
    2586:	0005      	movs	r5, r0
    2588:	000c      	movs	r4, r1
    258a:	0016      	movs	r6, r2
    258c:	05db      	lsls	r3, r3, #23
    258e:	d505      	bpl.n	259c <__swrite+0x1c>
    2590:	230e      	movs	r3, #14
    2592:	5ec9      	ldrsh	r1, [r1, r3]
    2594:	2200      	movs	r2, #0
    2596:	2302      	movs	r3, #2
    2598:	f000 f874 	bl	2684 <_lseek_r>
    259c:	89a3      	ldrh	r3, [r4, #12]
    259e:	4a05      	ldr	r2, [pc, #20]	; (25b4 <__swrite+0x34>)
    25a0:	0028      	movs	r0, r5
    25a2:	4013      	ands	r3, r2
    25a4:	81a3      	strh	r3, [r4, #12]
    25a6:	0032      	movs	r2, r6
    25a8:	230e      	movs	r3, #14
    25aa:	5ee1      	ldrsh	r1, [r4, r3]
    25ac:	003b      	movs	r3, r7
    25ae:	f000 f81f 	bl	25f0 <_write_r>
    25b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    25b4:	ffffefff 	.word	0xffffefff

000025b8 <__sseek>:
    25b8:	b570      	push	{r4, r5, r6, lr}
    25ba:	000c      	movs	r4, r1
    25bc:	250e      	movs	r5, #14
    25be:	5f49      	ldrsh	r1, [r1, r5]
    25c0:	f000 f860 	bl	2684 <_lseek_r>
    25c4:	89a3      	ldrh	r3, [r4, #12]
    25c6:	1c42      	adds	r2, r0, #1
    25c8:	d103      	bne.n	25d2 <__sseek+0x1a>
    25ca:	4a05      	ldr	r2, [pc, #20]	; (25e0 <__sseek+0x28>)
    25cc:	4013      	ands	r3, r2
    25ce:	81a3      	strh	r3, [r4, #12]
    25d0:	bd70      	pop	{r4, r5, r6, pc}
    25d2:	2280      	movs	r2, #128	; 0x80
    25d4:	0152      	lsls	r2, r2, #5
    25d6:	4313      	orrs	r3, r2
    25d8:	81a3      	strh	r3, [r4, #12]
    25da:	6560      	str	r0, [r4, #84]	; 0x54
    25dc:	e7f8      	b.n	25d0 <__sseek+0x18>
    25de:	46c0      	nop			; (mov r8, r8)
    25e0:	ffffefff 	.word	0xffffefff

000025e4 <__sclose>:
    25e4:	b510      	push	{r4, lr}
    25e6:	230e      	movs	r3, #14
    25e8:	5ec9      	ldrsh	r1, [r1, r3]
    25ea:	f000 f815 	bl	2618 <_close_r>
    25ee:	bd10      	pop	{r4, pc}

000025f0 <_write_r>:
    25f0:	b570      	push	{r4, r5, r6, lr}
    25f2:	0005      	movs	r5, r0
    25f4:	0008      	movs	r0, r1
    25f6:	0011      	movs	r1, r2
    25f8:	2200      	movs	r2, #0
    25fa:	4c06      	ldr	r4, [pc, #24]	; (2614 <_write_r+0x24>)
    25fc:	6022      	str	r2, [r4, #0]
    25fe:	001a      	movs	r2, r3
    2600:	f7fe fece 	bl	13a0 <_write>
    2604:	1c43      	adds	r3, r0, #1
    2606:	d103      	bne.n	2610 <_write_r+0x20>
    2608:	6823      	ldr	r3, [r4, #0]
    260a:	2b00      	cmp	r3, #0
    260c:	d000      	beq.n	2610 <_write_r+0x20>
    260e:	602b      	str	r3, [r5, #0]
    2610:	bd70      	pop	{r4, r5, r6, pc}
    2612:	46c0      	nop			; (mov r8, r8)
    2614:	20000164 	.word	0x20000164

00002618 <_close_r>:
    2618:	2300      	movs	r3, #0
    261a:	b570      	push	{r4, r5, r6, lr}
    261c:	4c06      	ldr	r4, [pc, #24]	; (2638 <_close_r+0x20>)
    261e:	0005      	movs	r5, r0
    2620:	0008      	movs	r0, r1
    2622:	6023      	str	r3, [r4, #0]
    2624:	f7fe fef6 	bl	1414 <_close>
    2628:	1c43      	adds	r3, r0, #1
    262a:	d103      	bne.n	2634 <_close_r+0x1c>
    262c:	6823      	ldr	r3, [r4, #0]
    262e:	2b00      	cmp	r3, #0
    2630:	d000      	beq.n	2634 <_close_r+0x1c>
    2632:	602b      	str	r3, [r5, #0]
    2634:	bd70      	pop	{r4, r5, r6, pc}
    2636:	46c0      	nop			; (mov r8, r8)
    2638:	20000164 	.word	0x20000164

0000263c <_fstat_r>:
    263c:	2300      	movs	r3, #0
    263e:	b570      	push	{r4, r5, r6, lr}
    2640:	4c06      	ldr	r4, [pc, #24]	; (265c <_fstat_r+0x20>)
    2642:	0005      	movs	r5, r0
    2644:	0008      	movs	r0, r1
    2646:	0011      	movs	r1, r2
    2648:	6023      	str	r3, [r4, #0]
    264a:	f7fe fee6 	bl	141a <_fstat>
    264e:	1c43      	adds	r3, r0, #1
    2650:	d103      	bne.n	265a <_fstat_r+0x1e>
    2652:	6823      	ldr	r3, [r4, #0]
    2654:	2b00      	cmp	r3, #0
    2656:	d000      	beq.n	265a <_fstat_r+0x1e>
    2658:	602b      	str	r3, [r5, #0]
    265a:	bd70      	pop	{r4, r5, r6, pc}
    265c:	20000164 	.word	0x20000164

00002660 <_isatty_r>:
    2660:	2300      	movs	r3, #0
    2662:	b570      	push	{r4, r5, r6, lr}
    2664:	4c06      	ldr	r4, [pc, #24]	; (2680 <_isatty_r+0x20>)
    2666:	0005      	movs	r5, r0
    2668:	0008      	movs	r0, r1
    266a:	6023      	str	r3, [r4, #0]
    266c:	f7fe feda 	bl	1424 <_isatty>
    2670:	1c43      	adds	r3, r0, #1
    2672:	d103      	bne.n	267c <_isatty_r+0x1c>
    2674:	6823      	ldr	r3, [r4, #0]
    2676:	2b00      	cmp	r3, #0
    2678:	d000      	beq.n	267c <_isatty_r+0x1c>
    267a:	602b      	str	r3, [r5, #0]
    267c:	bd70      	pop	{r4, r5, r6, pc}
    267e:	46c0      	nop			; (mov r8, r8)
    2680:	20000164 	.word	0x20000164

00002684 <_lseek_r>:
    2684:	b570      	push	{r4, r5, r6, lr}
    2686:	0005      	movs	r5, r0
    2688:	0008      	movs	r0, r1
    268a:	0011      	movs	r1, r2
    268c:	2200      	movs	r2, #0
    268e:	4c06      	ldr	r4, [pc, #24]	; (26a8 <_lseek_r+0x24>)
    2690:	6022      	str	r2, [r4, #0]
    2692:	001a      	movs	r2, r3
    2694:	f7fe fec8 	bl	1428 <_lseek>
    2698:	1c43      	adds	r3, r0, #1
    269a:	d103      	bne.n	26a4 <_lseek_r+0x20>
    269c:	6823      	ldr	r3, [r4, #0]
    269e:	2b00      	cmp	r3, #0
    26a0:	d000      	beq.n	26a4 <_lseek_r+0x20>
    26a2:	602b      	str	r3, [r5, #0]
    26a4:	bd70      	pop	{r4, r5, r6, pc}
    26a6:	46c0      	nop			; (mov r8, r8)
    26a8:	20000164 	.word	0x20000164

000026ac <memchr>:
    26ac:	b2c9      	uxtb	r1, r1
    26ae:	1882      	adds	r2, r0, r2
    26b0:	4290      	cmp	r0, r2
    26b2:	d101      	bne.n	26b8 <memchr+0xc>
    26b4:	2000      	movs	r0, #0
    26b6:	4770      	bx	lr
    26b8:	7803      	ldrb	r3, [r0, #0]
    26ba:	428b      	cmp	r3, r1
    26bc:	d0fb      	beq.n	26b6 <memchr+0xa>
    26be:	3001      	adds	r0, #1
    26c0:	e7f6      	b.n	26b0 <memchr+0x4>

000026c2 <__malloc_lock>:
    26c2:	4770      	bx	lr

000026c4 <__malloc_unlock>:
    26c4:	4770      	bx	lr
	...

000026c8 <_read_r>:
    26c8:	b570      	push	{r4, r5, r6, lr}
    26ca:	0005      	movs	r5, r0
    26cc:	0008      	movs	r0, r1
    26ce:	0011      	movs	r1, r2
    26d0:	2200      	movs	r2, #0
    26d2:	4c06      	ldr	r4, [pc, #24]	; (26ec <_read_r+0x24>)
    26d4:	6022      	str	r2, [r4, #0]
    26d6:	001a      	movs	r2, r3
    26d8:	f7fe fe40 	bl	135c <_read>
    26dc:	1c43      	adds	r3, r0, #1
    26de:	d103      	bne.n	26e8 <_read_r+0x20>
    26e0:	6823      	ldr	r3, [r4, #0]
    26e2:	2b00      	cmp	r3, #0
    26e4:	d000      	beq.n	26e8 <_read_r+0x20>
    26e6:	602b      	str	r3, [r5, #0]
    26e8:	bd70      	pop	{r4, r5, r6, pc}
    26ea:	46c0      	nop			; (mov r8, r8)
    26ec:	20000164 	.word	0x20000164
    26f0:	42000800 	.word	0x42000800
    26f4:	42000c00 	.word	0x42000c00
    26f8:	42001000 	.word	0x42001000
    26fc:	42001400 	.word	0x42001400
    2700:	42001800 	.word	0x42001800
    2704:	42001c00 	.word	0x42001c00
    2708:	00000cea 	.word	0x00000cea
    270c:	00000ce6 	.word	0x00000ce6
    2710:	00000ce6 	.word	0x00000ce6
    2714:	00000d48 	.word	0x00000d48
    2718:	00000d48 	.word	0x00000d48
    271c:	00000cfe 	.word	0x00000cfe
    2720:	00000cf0 	.word	0x00000cf0
    2724:	00000d04 	.word	0x00000d04
    2728:	00000d36 	.word	0x00000d36
    272c:	00000dd0 	.word	0x00000dd0
    2730:	00000db0 	.word	0x00000db0
    2734:	00000db0 	.word	0x00000db0
    2738:	00000e3c 	.word	0x00000e3c
    273c:	00000dc2 	.word	0x00000dc2
    2740:	00000dde 	.word	0x00000dde
    2744:	00000db4 	.word	0x00000db4
    2748:	00000dec 	.word	0x00000dec
    274c:	00000e2c 	.word	0x00000e2c
    2750:	6c6c6568 	.word	0x6c6c6568
    2754:	0000006f 	.word	0x0000006f
    2758:	2044454c 	.word	0x2044454c
    275c:	000d4e4f 	.word	0x000d4e4f

00002760 <_global_impure_ptr>:
    2760:	20000008                                ... 

00002764 <__sf_fake_stderr>:
	...

00002784 <__sf_fake_stdin>:
	...

000027a4 <__sf_fake_stdout>:
	...
    27c4:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    27d4:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    27e4:	31300046 35343332 39383736 64636261     F.0123456789abcd
    27f4:	00006665                                ef..

000027f8 <_init>:
    27f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    27fa:	46c0      	nop			; (mov r8, r8)
    27fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    27fe:	bc08      	pop	{r3}
    2800:	469e      	mov	lr, r3
    2802:	4770      	bx	lr

00002804 <__init_array_start>:
    2804:	000000dd 	.word	0x000000dd

00002808 <_fini>:
    2808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    280a:	46c0      	nop			; (mov r8, r8)
    280c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    280e:	bc08      	pop	{r3}
    2810:	469e      	mov	lr, r3
    2812:	4770      	bx	lr

00002814 <__fini_array_start>:
    2814:	000000b5 	.word	0x000000b5
