@P:  Worst Slack : -2.389
@P:  CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock - Estimated Frequency : NA
@P:  CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock - Requested Frequency : 100.0 MHz
@P:  CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock - Estimated Period : NA
@P:  CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock - Requested Period : 10.000
@P:  CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock - Slack : NA
@P:  COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0] - Estimated Frequency : NA
@P:  COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0] - Requested Frequency : 100.0 MHz
@P:  COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0] - Estimated Period : NA
@P:  COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0] - Requested Period : 10.000
@P:  COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0] - Slack : NA
@P:  COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0] - Estimated Frequency : NA
@P:  COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0] - Requested Frequency : 100.0 MHz
@P:  COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0] - Estimated Period : NA
@P:  COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0] - Requested Period : 10.000
@P:  COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0] - Slack : NA
@P:  PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV - Estimated Frequency : NA
@P:  PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV - Requested Frequency : 80.0 MHz
@P:  PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV - Estimated Period : NA
@P:  PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV - Requested Period : 12.500
@P:  PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV - Slack : NA
@P:  PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK - Estimated Frequency : NA
@P:  PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK - Requested Frequency : 160.0 MHz
@P:  PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK - Estimated Period : NA
@P:  PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK - Requested Period : 6.250
@P:  PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK - Slack : NA
@P:  PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK - Estimated Frequency : NA
@P:  PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK - Requested Frequency : 125.0 MHz
@P:  PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK - Estimated Period : NA
@P:  PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK - Requested Period : 8.000
@P:  PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK - Slack : NA
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 - Estimated Frequency : NA
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 - Requested Frequency : 600.0 MHz
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 - Estimated Period : NA
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 - Requested Period : 1.667
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 - Slack : NA
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2 - Estimated Frequency : 274.8 MHz
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2 - Requested Frequency : 600.0 MHz
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2 - Estimated Period : 3.639
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2 - Requested Period : 1.667
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2 - Slack : -1.972
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 - Estimated Frequency : NA
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 - Requested Frequency : 600.0 MHz
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 - Estimated Period : NA
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 - Requested Period : 1.667
@P:  PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 - Slack : NA
@P:  PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock - Estimated Frequency : 133.7 MHz
@P:  PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock - Estimated Period : 7.480
@P:  PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock - Requested Period : 10.000
@P:  PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock - Slack : 2.520
@P:  PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Estimated Frequency : 291.6 MHz
@P:  PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Estimated Period : 3.429
@P:  PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Requested Period : 10.000
@P:  PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Slack : 6.571
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Estimated Frequency : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Estimated Period : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Requested Period : 10.000
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Slack : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Estimated Frequency : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Estimated Period : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Requested Period : 10.000
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Slack : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Estimated Frequency : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Estimated Period : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Requested Period : 10.000
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Slack : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Estimated Frequency : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Estimated Period : NA
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Requested Period : 10.000
@P:  PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Slack : NA
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 - Estimated Frequency : NA
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 - Requested Frequency : 800.0 MHz
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 - Estimated Period : NA
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 - Requested Period : 1.250
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 - Slack : NA
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 - Estimated Frequency : 133.6 MHz
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 - Requested Frequency : 200.0 MHz
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 - Estimated Period : 7.483
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 - Requested Period : 5.000
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 - Slack : -1.879
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 - Estimated Frequency : 274.8 MHz
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 - Requested Frequency : 800.0 MHz
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 - Estimated Period : 3.639
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 - Requested Period : 1.250
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 - Slack : -2.389
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 - Estimated Frequency : NA
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 - Requested Frequency : 800.0 MHz
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 - Estimated Period : NA
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 - Requested Period : 1.250
@P:  PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 - Slack : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Estimated Frequency : 291.6 MHz
@P:  PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Estimated Period : 3.429
@P:  PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Requested Period : 10.000
@P:  PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock - Slack : 6.571
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Estimated Frequency : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Estimated Period : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Requested Period : 10.000
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock - Slack : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Estimated Frequency : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Estimated Period : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Requested Period : 10.000
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Slack : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Estimated Frequency : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Estimated Period : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Requested Period : 10.000
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock - Slack : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Estimated Frequency : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Requested Frequency : 100.0 MHz
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Estimated Period : NA
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Requested Period : 10.000
@P:  PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock - Slack : NA
@P:  REF_CLK_0 - Estimated Frequency : 123.0 MHz
@P:  REF_CLK_0 - Requested Frequency : 50.0 MHz
@P:  REF_CLK_0 - Estimated Period : 8.133
@P:  REF_CLK_0 - Requested Period : 20.000
@P:  REF_CLK_0 - Slack : 11.867
@P:  REF_CLK_PAD_P - Estimated Frequency : NA
@P:  REF_CLK_PAD_P - Requested Frequency : 100.0 MHz
@P:  REF_CLK_PAD_P - Estimated Period : NA
@P:  REF_CLK_PAD_P - Requested Period : 10.000
@P:  REF_CLK_PAD_P - Slack : NA
@P:  System - Estimated Frequency : 113.3 MHz
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : 8.825
@P:  System - Requested Period : 10.000
@P:  System - Slack : 1.175
@P: PCIe_EP_Demo Part : mpf300tfcg1152-1
@P: PCIe_EP_Demo Register bits  : 29769 
@P: PCIe_EP_Demo DSP Blocks  : 0
@P: PCIe_EP_Demo I/O primitives : 112
@P: PCIe_EP_Demo RAM1K20 :  45
@P: PCIe_EP_Demo RAM64x12 :  215
@P:  CPU Time : 0h:04m:30s
