# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../vga_test.srcs/sources_1/ip/vga_clock_generator" \
"../../../../vga_test.srcs/sources_1/ip/vga_clock_generator/vga_clock_generator_clk_wiz.v" \
"../../../../vga_test.srcs/sources_1/ip/vga_clock_generator/vga_clock_generator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
