GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v'
Analyzing included file 'define.vh'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v":206)
Back to file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v":206)
Analyzing included file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\static_macro_define.v'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v":206)
Back to file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v":206)
Undeclared symbol 'no_req_masked', assumed default net type 'wire'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v":206)
Analyzing Verilog file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v'
Analyzing included file 'define.vh'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v":1)
Back to file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v":1)
Analyzing included file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\static_macro_define.v'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v":2)
Back to file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v":2)
Analyzing included file 'parameter.vh'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v":33)
Back to file 'D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v":33)
Compiling module '~upar_arbiter_wrap.SerDes_Top'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter_wrap.v":4)
Compiling module '**'("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v":206)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Applications\Gowin\Gowin_V1.9.11.01_x64\IDE\ipcore\SERDES_IP\data\Upar_Arbiter\upar_arbiter.v":206)
NOTE  (EX0101) : Current top module is "~upar_arbiter_wrap.SerDes_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Think\Downloads\pcie_gen2(5G)\src\serdes\upar_arbiter\temp\Upar_Arbiter\upar_arbiter.vg" completed
Generate template file "C:\Users\Think\Downloads\pcie_gen2(5G)\src\serdes\upar_arbiter\temp\Upar_Arbiter\upar_arbiter_tmp.v" completed
[100%] Generate report file "C:\Users\Think\Downloads\pcie_gen2(5G)\src\serdes\upar_arbiter\temp\Upar_Arbiter\upar_arbiter_syn.rpt.html" completed
GowinSynthesis finish
