# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 3.2e-05 512 0.21 300 757760 28.4008 16.6827 211.396 524.014 780.664 780.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 3.2e-05 512 0.21 300 758016 28.4826 16.7192 246.298 523.771 815.433 815.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 3.2e-05 512 0.21 300 757760 28.3645 16.6994 256.465 524.127 825.828 825.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 3.2e-05 512 0.21 300 757248 28.3535 16.6791 238.835 523.406 807.437 807.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 3.2e-05 512 0.21 300 758400 28.3868 16.7245 241.442 523.746 810.472 810.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 3.2e-05 512 0.21 300 756224 28.2999 16.6892 248.558 522.794 816.506 816.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 3.2e-05 512 0.21 300 756480 28.3549 16.7035 249.811 523.357 818.389 818.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 3.2e-05 512 0.21 300 757760 28.3253 16.6707 242.041 523.421 810.63 810.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 3.2e-05 512 0.21 300 755712 28.4344 16.6803 243.412 523.957 812.649 812.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 3.2e-05 512 0.21 300 758400 28.3698 16.718 262.773 523.898 831.926 832.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 3.2e-05 512 0.21 300 753664 28.302 16.6498 306.399 522.568 874.098 874.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1100 3.2e-05 512 0.21 300 757248 28.5607 16.6756 307.454 524.083 876.944 877.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 3.2e-05 512 0.21 300 757120 28.511 16.7164 212.632 523.678 781.704 781.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 3.2e-05 512 0.21 300 757248 28.4979 16.7016 211.695 523.964 781.02 781.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 3.2e-05 512 0.21 300 757120 28.4867 16.7137 217.59 523.98 786.935 787.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 3.2e-05 512 0.21 300 756736 28.4048 16.6788 216.735 523.351 785.339 785.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 3.2e-05 512 0.21 300 756864 28.4779 16.7194 251.291 524.337 820.996 821.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 3.2e-05 512 0.21 300 756480 28.4222 16.7055 245.05 524.229 814.573 814.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 3.2e-05 512 0.21 300 755712 28.3972 16.6804 263.259 523.411 831.911 832.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 3.2e-05 512 0.21 300 756800 28.5025 16.724 261.379 523.744 830.515 830.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 3.2e-05 512 0.21 300 756224 28.2895 16.6885 262.579 523.4 831.124 831.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 3.2e-05 512 0.21 300 754560 28.4263 16.7052 256.679 522.985 824.96 825.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 3.2e-05 512 0.21 300 755712 28.4209 16.678 246.238 523.424 814.931 815.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 3.2e-05 512 0.21 300 755712 28.4235 16.6668 289.093 523.953 858.307 858.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 3.2e-05 512 0.21 300 755200 28.5236 16.7196 292.09 523.821 861.321 861.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 3.2e-05 512 0.21 300 753664 28.287 16.6484 262.937 522.143 830.187 830.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1100 3.2e-05 512 0.21 300 757760 28.382 16.6896 200.377 524.088 769.705 769.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 3.2e-05 512 0.21 300 757760 28.4683 16.7181 224.662 523.783 793.808 793.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 3.2e-05 512 0.21 300 758016 28.4188 16.7078 209.537 524.384 779.217 779.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 3.2e-05 512 0.21 300 757120 28.4532 16.7055 214.191 523.841 783.358 783.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 3.2e-05 512 0.21 300 756736 28.3875 16.6679 211.267 523.322 779.811 779.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 3.2e-05 512 0.21 300 758016 28.4229 16.7232 266.854 523.979 836.146 836.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 3.2e-05 512 0.21 300 758016 28.3343 16.7118 186.659 523.894 755.761 755.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 3.2e-05 512 0.21 300 757760 28.3444 16.7002 256.021 523.815 825.042 825.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 3.2e-05 512 0.21 300 757760 28.2943 16.6838 180.603 524.354 750.102 750.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 3.2e-05 512 0.21 300 757248 28.3044 16.6728 239.558 523.487 808.187 808.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 3.2e-05 512 0.21 300 755712 28.4068 16.6744 172.208 523.48 740.933 741.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 3.2e-05 512 0.21 300 756800 28.5076 16.7326 250.376 523.827 819.609 819.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 3.2e-05 512 0.21 300 755200 28.4974 16.7119 177.306 523.816 746.501 746.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 3.2e-05 512 0.21 300 756224 28.275 16.6912 319.924 523.39 888.445 888.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 3.2e-05 512 0.21 300 752640 28.2464 16.6517 209.474 522.155 776.693 776.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 3.2e-05 512 0.21 300 756480 28.3302 16.706 307.41 522.805 875.416 875.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 3.2e-05 512 0.21 300 756480 28.2753 16.6824 207.642 523.488 776.255 776.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 3.2e-05 512 0.21 300 755712 28.4052 16.6779 297.588 523.292 866.128 866.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 3.2e-05 512 0.21 300 753664 28.2761 16.6577 199.722 522.162 766.981 767.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 3.2e-05 512 0.21 300 755712 28.4325 16.6715 258.439 523.841 827.546 827.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 3.2e-05 512 0.21 300 755712 28.4102 16.6789 182.82 523.604 751.68 751.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 3.2e-05 512 0.21 300 755200 28.5246 16.7218 270.204 523.813 839.433 839.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 3.2e-05 512 0.21 300 755200 28.4666 16.7137 193.288 523.951 762.585 762.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 3.2e-05 512 0.21 312 757248 28.4085 16.6836 202.483 524.19 771.931 772.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 3.2e-05 512 0.21 312 757120 28.4931 16.7219 213.989 523.694 783.066 783.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 3.2e-05 512 0.21 312 757248 28.4467 16.7055 212.496 523.956 781.769 781.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 3.2e-05 512 0.21 312 755712 28.391 16.676 136.554 523.902 705.691 705.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 3.2e-05 512 0.21 312 757120 28.4252 16.7141 246.569 523.535 815.404 815.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 3.2e-05 512 0.21 312 756224 28.2748 16.6905 156.849 523.556 725.536 725.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 3.2e-05 512 0.21 312 756736 28.362 16.6788 231.205 523.822 800.229 800.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 3.2e-05 512 0.21 312 755712 28.4053 16.6715 154.684 523.856 723.786 723.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 3.2e-05 512 0.21 312 756864 28.4638 16.7174 260.623 523.974 829.949 830.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 3.2e-05 512 0.21 312 755712 28.4404 16.7079 182.659 524.332 752.309 752.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 3.2e-05 512 0.21 312 756480 28.4271 16.7068 246.914 523.609 815.822 815.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 3.2e-05 512 0.21 312 755200 28.4028 16.693 177.592 524.287 747.14 747.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 3.2e-05 512 0.21 312 755712 28.3755 16.6745 317.278 523.479 885.972 886.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 3.2e-05 512 0.21 312 755712 28.3997 16.6687 206.344 523.952 775.526 775.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 3.2e-05 512 0.21 312 756800 28.5012 16.7204 313.718 523.642 882.755 882.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 3.2e-05 512 0.21 312 755200 28.5077 16.7186 211.775 524.267 781.431 781.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 3.2e-05 512 0.21 312 756224 28.28 16.6892 305.796 523.281 874.216 874.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 3.2e-05 512 0.21 312 752640 28.234 16.6497 201.903 521.772 768.718 768.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 3.2e-05 512 0.21 312 754560 28.4136 17.1049 296.508 523.335 865.53 865.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 3.2e-05 512 0.21 312 752640 28.4455 16.6871 193.327 523.058 761.682 761.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 3.2e-05 512 0.21 312 755712 28.4095 16.6728 284.615 523.324 853.188 853.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 3.2e-05 512 0.21 312 753664 28.268 16.6441 192.132 522.586 759.79 759.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 3.2e-05 512 0.21 300 756736 28.4011 16.683 225.356 524.14 794.748 794.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 3.2e-05 512 0.21 300 756480 28.5337 16.7142 202.268 523.712 771.397 771.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 3.2e-05 512 0.21 300 756480 28.4575 16.697 131.372 524.177 700.872 701.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 3.2e-05 512 0.21 300 756480 28.4798 16.7076 215.72 523.88 784.957 785.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 3.2e-05 512 0.21 300 755712 28.4068 16.6688 139.164 523.402 707.81 707.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 3.2e-05 512 0.21 300 756224 28.4689 16.7158 232.461 523.833 801.646 801.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 3.2e-05 512 0.21 300 754432 28.371 16.6899 148.069 523.285 716.581 716.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 3.2e-05 512 0.21 300 755712 28.4011 16.681 236.453 523.456 805.164 805.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 3.2e-05 512 0.21 300 755712 28.416 16.6708 156.623 523.861 725.734 725.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 3.2e-05 512 0.21 300 756864 28.4852 16.7319 256.056 524.398 825.841 825.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 3.2e-05 512 0.21 300 755712 28.4336 16.7113 184.007 523.937 753.26 753.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 3.2e-05 512 0.21 300 756480 28.438 16.7012 248.451 524.171 817.933 818.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 3.2e-05 512 0.21 300 755200 28.4183 17.0494 175.424 523.87 744.925 745.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 3.2e-05 512 0.21 300 755712 28.3731 16.6784 304.953 523.778 873.949 874.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 3.2e-05 512 0.21 300 755712 28.4124 16.6728 204.016 523.47 772.736 772.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 3.2e-05 512 0.21 300 756800 28.4813 16.7261 304.807 524.185 874.363 874.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 3.2e-05 512 0.21 300 755200 28.5255 16.7169 204.237 524.058 773.705 773.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 3.2e-05 512 0.21 300 754432 28.3805 16.6913 292.683 523.533 861.457 861.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 3.2e-05 512 0.21 300 752640 28.2402 16.6497 194.007 522.205 761.265 761.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 3.2e-05 512 0.21 300 754560 28.4153 16.7076 286.951 522.899 855.137 855.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 3.2e-05 512 0.21 300 752640 28.4655 16.6892 190.002 522.984 758.308 758.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 3.2e-05 512 0.21 300 755712 28.4124 16.6731 274.488 523.506 843.243 843.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 3.2e-05 512 0.21 300 753664 28.2619 16.6543 192.58 522.571 760.231 760.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 3.2e-05 512 0.21 320 755712 28.4589 16.6855 207.407 523.578 776.293 776.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1100 3.2e-05 512 0.21 320 754688 28.6863 16.6828 254.564 523.832 823.938 824.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 3.2e-05 512 0.21 320 755840 28.5426 16.7136 211.805 524.146 781.37 781.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 3.2e-05 512 0.21 320 755200 28.4823 16.7014 136.448 523.741 705.544 705.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 3.2e-05 512 0.21 320 755712 28.4581 16.7035 230.104 523.972 799.412 799.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 3.2e-05 512 0.21 320 754176 28.4372 16.6819 148.873 523.32 717.475 717.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 3.2e-05 512 0.21 320 755328 28.538 16.7127 225.567 523.834 794.813 794.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 3.2e-05 512 0.21 320 754432 28.3748 16.6932 145.775 523.29 714.304 714.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 3.2e-05 512 0.21 320 752640 28.503 16.7023 120.38 522.913 688.662 688.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 3.2e-05 512 0.21 320 754688 28.4307 16.6789 225.116 523.908 794.296 794.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 3.2e-05 512 0.21 320 753664 28.5064 16.6769 150.173 523.865 719.394 719.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 3.2e-05 512 0.21 320 752640 28.5494 16.6713 125.364 523.907 694.658 694.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 3.2e-05 512 0.21 320 755712 28.5027 16.7267 326.222 524.618 896.237 896.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 3.2e-05 512 0.21 320 755712 28.4463 16.7006 211.059 524.028 780.397 780.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 3.2e-05 512 0.21 320 749952 28.4538 16.681 172.699 521.76 739.761 739.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 3.2e-05 512 0.21 320 755200 28.4603 16.6988 307.089 524.119 876.531 876.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 3.2e-05 512 0.21 320 755200 28.4034 16.6835 205.935 523.784 774.971 775.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 3.2e-05 512 0.21 320 752640 28.4461 16.6891 173.034 522.991 741.323 741.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 3.2e-05 512 0.21 320 754176 28.4572 16.6756 290.052 523.404 858.752 858.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 3.2e-05 512 0.21 320 752640 28.5423 16.6751 189.874 523.964 759.227 759.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 3.2e-05 512 0.21 320 751104 28.4038 16.6604 164.111 522.575 731.913 732.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 3.2e-05 512 0.21 320 755200 28.5284 16.7294 287.344 524.247 857.014 857.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 3.2e-05 512 0.21 320 755200 28.5252 16.7158 200.117 524.191 769.708 769.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 3.2e-05 512 0.21 320 748800 28.5801 16.6932 165.19 521.926 732.556 732.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 3.2e-05 512 0.21 320 754432 28.3817 16.6884 276.716 523.499 845.448 845.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 3.2e-05 512 0.21 320 752640 28.2416 16.6486 193.067 521.85 759.974 760.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 3.2e-05 512 0.21 320 752640 28.4732 16.6851 160.413 522.913 728.645 728.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 3.2e-05 512 0.21 320 754560 28.4232 16.7075 268.96 523.403 837.662 837.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 3.2e-05 512 0.21 320 752640 28.4628 16.6932 194.609 523.375 763.301 763.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 3.2e-05 512 0.21 320 748800 28.5454 16.6928 160.648 522.163 728.215 728.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 3.2e-05 512 0.21 320 753664 28.5154 16.6789 272.71 523.504 841.575 841.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 3.2e-05 512 0.21 320 749568 28.4489 16.6564 185.586 522.581 753.439 753.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 3.2e-05 512 0.21 320 749568 28.6404 16.683 165.38 523.6 734.469 734.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 3.2e-05 512 0.21 320 755200 28.4532 16.6796 207.809 523.708 776.82 776.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1100 3.2e-05 512 0.21 320 754688 28.4312 16.6666 133.327 523.363 701.958 702.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 3.2e-05 512 0.21 320 755200 28.5338 16.7119 232.413 523.785 801.61 801.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 3.2e-05 512 0.21 320 755200 28.451 16.7021 151.37 523.809 720.498 720.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 3.2e-05 512 0.21 320 752640 28.5027 16.71 124.494 523.399 693.284 693.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 3.2e-05 512 0.21 320 755712 28.4721 16.7051 216.476 523.799 785.615 785.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 3.2e-05 512 0.21 320 754176 28.4536 16.671 141.903 523.404 710.597 710.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 3.2e-05 512 0.21 320 755712 28.4487 16.7035 118.337 523.861 687.514 687.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 3.2e-05 512 0.21 320 754432 28.5295 17.0998 308.108 523.48 877.379 877.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 3.2e-05 512 0.21 320 752640 28.4348 16.6855 198.318 522.888 766.497 766.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 3.2e-05 512 0.21 320 752640 28.4942 16.7041 162.414 523.48 731.26 731.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 3.2e-05 512 0.21 320 754688 28.4478 16.6768 289.351 523.716 858.357 858.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 3.2e-05 512 0.21 320 753664 28.4904 16.6829 184.555 523.431 753.324 753.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 3.2e-05 512 0.21 320 752640 28.5382 16.6753 149.617 523.906 718.902 719.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 3.2e-05 512 0.21 320 755712 28.5134 16.7193 300.845 523.775 870.02 870.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 3.2e-05 512 0.21 320 755712 28.4483 16.7006 195.429 523.953 764.693 764.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 3.2e-05 512 0.21 320 749952 28.4666 19.5645 169.535 522.175 739.904 740.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 3.2e-05 512 0.21 320 751104 28.42 16.6646 151.87 522.512 719.64 719.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 3.2e-05 512 0.21 320 755200 28.4643 16.6998 280.655 524.137 850.126 850.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 3.2e-05 512 0.21 320 755200 28.3974 16.679 192.146 524.283 761.674 761.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 3.2e-05 512 0.21 320 752640 28.4487 16.6912 160.703 523.37 729.379 729.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 3.2e-05 512 0.21 320 752640 28.3047 16.6552 153.777 522.256 721.16 721.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 3.2e-05 512 0.21 320 754176 28.4647 16.6808 262.303 523.893 831.514 831.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 3.2e-05 512 0.21 320 752640 28.5355 16.6768 186.651 523.962 755.989 756.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 3.2e-05 512 0.21 320 751104 28.4171 16.6646 155.123 522.996 723.374 723.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 3.2e-05 512 0.21 320 749568 28.6534 16.6791 145.498 523.507 714.503 714.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 3.2e-05 512 0.21 320 755200 28.5387 16.7303 272.574 523.744 841.758 841.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 3.2e-05 512 0.21 320 755200 28.52 16.7096 187.247 524.319 756.962 757.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 3.2e-05 512 0.21 320 748800 28.57 16.7014 160.338 521.744 727.519 727.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 3.2e-05 512 0.21 320 755200 28.4674 16.6971 148.538 524.652 718.517 718.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 3.2e-05 512 0.21 336 756224 28.3924 16.683 231.679 524.198 801.118 801.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1100 3.2e-05 512 0.21 336 755712 28.4083 16.6626 151.192 523.822 720.252 720.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1100 3.2e-05 512 0.21 336 755712 28.502 16.8321 274.523 523.351 843.381 843.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 3.2e-05 512 0.21 336 755840 28.5139 16.7155 224.022 524.199 793.621 793.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 3.2e-05 512 0.21 336 755200 28.4701 16.7054 147.348 523.738 716.429 716.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 3.2e-05 512 0.21 336 754560 28.4278 16.7069 122.276 523.337 690.908 691.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 3.2e-05 512 0.21 336 756480 28.4216 16.7085 309.812 524.26 879.368 879.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 3.2e-05 512 0.21 336 755712 28.3644 16.6718 200.724 523.359 769.285 769.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 3.2e-05 512 0.21 336 755712 28.4243 16.6982 163.307 524.037 732.634 732.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 3.2e-05 512 0.21 336 755712 28.3928 16.6738 138.056 523.902 707.183 707.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 3.2e-05 512 0.21 336 755328 28.5182 16.7072 289.355 523.833 858.574 858.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 3.2e-05 512 0.21 336 754432 28.3699 16.692 189.989 523.278 758.491 758.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 3.2e-05 512 0.21 336 752640 28.4883 16.7136 154.262 522.937 722.564 722.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 3.2e-05 512 0.21 336 752640 28.2445 16.6482 139.144 521.774 705.975 706.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 3.2e-05 512 0.21 336 755712 28.4181 16.6741 284.275 523.471 853.011 853.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 3.2e-05 512 0.21 336 755712 28.3971 16.6769 182.223 523.866 751.332 751.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 3.2e-05 512 0.21 336 755712 28.4129 16.6762 151.179 523.961 720.389 720.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 3.2e-05 512 0.21 336 753664 28.2687 16.6463 133.081 522.635 700.789 700.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 3.2e-05 512 0.21 336 755712 28.5327 16.7226 276.575 523.909 845.906 846.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 3.2e-05 512 0.21 336 755712 28.4367 16.7107 193.924 524.45 763.689 763.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 3.2e-05 512 0.21 336 749952 28.48 16.681 162.723 521.583 729.63 729.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 3.2e-05 512 0.21 336 751104 28.4104 16.6625 161.219 523.004 729.458 729.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 3.2e-05 512 0.21 336 755200 28.4599 16.7055 272.608 524.168 842.11 842.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 3.2e-05 512 0.21 336 755200 28.4365 16.6851 195.51 523.867 764.665 764.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 3.2e-05 512 0.21 336 752640 28.4624 16.6912 162.622 523.469 731.408 731.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 3.2e-05 512 0.21 336 752640 28.3288 16.651 151.796 522.173 719.114 719.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 3.2e-05 512 0.21 300 755200 28.412 16.681 232.888 524.146 802.288 802.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1100 3.2e-05 512 0.21 300 754688 28.4425 16.6777 151.623 523.399 720.308 720.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1100 3.2e-05 512 0.21 300 754176 28.5739 16.6708 258.184 523.857 827.455 827.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 3.2e-05 512 0.21 300 755200 28.5445 16.7173 219.116 523.785 788.327 788.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 3.2e-05 512 0.21 300 755200 28.4554 16.7032 141.286 524.231 710.843 710.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 3.2e-05 512 0.21 300 752640 28.5195 16.7075 118.46 523.402 687.254 687.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1100 3.2e-05 512 0.21 300 755200 28.4179 16.6851 102.116 524.223 671.606 671.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 3.2e-05 512 0.21 300 755712 28.4445 16.7137 294.525 523.969 863.818 863.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 3.2e-05 512 0.21 300 754176 28.4511 16.6764 188.673 523.906 757.879 758.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 3.2e-05 512 0.21 300 755712 28.4302 16.7035 154.464 523.952 723.72 723.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 3.2e-05 512 0.21 300 752640 28.5419 16.682 131.303 523.911 700.602 700.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 3.2e-05 512 0.21 300 754432 28.5562 16.7117 271.082 523.906 840.421 840.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 3.2e-05 512 0.21 300 752640 28.4358 16.6894 180.05 522.983 748.322 748.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 3.2e-05 512 0.21 300 752640 28.4967 16.7077 146.058 523.381 714.816 714.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 3.2e-05 512 0.21 300 749056 28.4298 16.6444 130.619 521.735 697.592 697.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 3.2e-05 512 0.21 300 754688 28.4483 16.6748 273.972 523.815 843.08 843.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 3.2e-05 512 0.21 300 753664 28.4906 16.6791 176.749 523.799 745.878 746.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 3.2e-05 512 0.21 300 752640 28.5605 16.6789 148.207 523.909 717.518 717.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 3.2e-05 512 0.21 300 749568 28.4608 16.6558 129.855 522.512 697.646 697.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 3.2e-05 512 0.21 300 755712 28.5309 16.7206 279.919 523.858 849.199 849.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 3.2e-05 512 0.21 300 755712 28.448 16.705 198.732 524.324 768.375 768.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 3.2e-05 512 0.21 300 749952 28.4928 16.6844 163.716 521.551 730.615 730.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 3.2e-05 512 0.21 300 751104 28.4212 16.6646 155.76 522.5 723.506 723.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 3.2e-05 512 0.21 300 748800 28.5715 16.6912 142.204 522.217 709.848 709.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 3.2e-05 512 0.21 300 755200 28.4604 16.8296 270.164 523.74 839.357 839.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 3.2e-05 512 0.21 300 755200 28.3966 16.6764 187.731 523.866 756.825 756.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 3.2e-05 512 0.21 300 752640 28.4505 16.6909 158.466 522.985 726.757 726.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 3.2e-05 512 0.21 300 752640 28.3201 16.6543 146.243 522.259 713.637 713.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 3.2e-05 512 0.21 300 755200 28.4623 16.6976 140.541 524.391 710.271 710.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 3.2e-05 512 0.21 300 753664 28.4911 16.6848 210.983 523.568 779.896 780.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 3.2e-05 512 0.21 300 752640 28.5534 16.6749 139.57 523.382 708.357 708.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1100 3.2e-05 512 0.21 300 752640 28.5231 16.6756 115.436 523.912 684.718 684.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1100 3.2e-05 512 0.21 300 751616 28.7597 16.6818 225.663 523.499 794.773 794.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 3.2e-05 512 0.21 300 753920 28.5806 16.7201 286.81 523.658 855.937 856.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 3.2e-05 512 0.21 300 753920 28.5231 16.7034 184.981 524.225 754.6 754.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 3.2e-05 512 0.21 300 752640 28.4849 16.7117 151.795 522.907 720.067 720.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 3.2e-05 512 0.21 300 752640 28.5247 16.6687 128.732 523.837 697.926 698.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 3.2e-05 512 0.21 300 754176 28.4999 16.7078 262.639 523.879 831.894 832.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 3.2e-05 512 0.21 300 752640 28.4899 16.6764 175.235 523.836 744.4 744.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 3.2e-05 512 0.21 300 753408 28.5434 16.7023 141.763 524.389 711.561 711.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 3.2e-05 512 0.21 300 752640 28.5502 16.6707 126.587 523.335 695.305 695.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 3.2e-05 512 0.21 300 752640 28.4577 16.6909 110.743 523.058 679.119 679.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 3.2e-05 512 0.21 300 753536 28.6101 16.7055 260.072 523.461 829.014 829.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 3.2e-05 512 0.21 300 752640 28.4257 16.6871 166.169 522.978 734.419 734.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 3.2e-05 512 0.21 300 752640 28.4828 16.7078 140.63 522.837 708.819 708.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 3.2e-05 512 0.21 300 749056 28.4513 16.6461 122.27 522.208 689.731 689.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 3.2e-05 512 0.21 300 752640 28.5213 16.7096 109.31 523.084 677.789 677.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 3.2e-05 512 0.21 300 752640 28.5434 16.6797 246.634 523.879 815.903 816.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 3.2e-05 512 0.21 300 751616 28.5727 16.6833 164.701 523.427 733.553 733.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 3.2e-05 512 0.21 300 752640 28.5527 16.6711 136.15 523.958 715.888 716.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 3.2e-05 512 0.21 300 749568 28.4573 16.652 124.104 522.523 691.898 692.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 3.2e-05 512 0.21 300 747520 28.5616 16.6582 113.509 522.084 680.976 681.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 3.2e-05 512 0.21 320 752128 28.524 16.6789 222.389 523.98 791.737 791.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 3.2e-05 512 0.21 320 751616 28.5815 16.6692 144.334 523.812 713.562 713.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1100 3.2e-05 512 0.21 320 751104 28.5596 16.6644 120.325 523.788 689.498 689.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1100 3.2e-05 512 0.21 320 751616 28.7811 16.6748 234.179 523.422 803.224 803.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 3.2e-05 512 0.21 320 752000 28.6418 16.7223 293.479 523.715 862.728 862.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 3.2e-05 512 0.21 320 751360 28.5916 16.6965 188.445 523.65 757.553 757.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 3.2e-05 512 0.21 320 750720 28.5933 16.7044 153.214 523.281 721.954 722.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 3.2e-05 512 0.21 320 750080 28.614 16.6795 132.949 523.709 702.121 702.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 3.2e-05 512 0.21 320 752000 28.6342 16.7198 120.975 524.206 690.706 690.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 3.2e-05 512 0.21 320 751872 28.58 16.7035 269.811 523.886 839.146 839.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 3.2e-05 512 0.21 320 751104 28.5461 16.6707 180.378 523.718 749.477 749.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 3.2e-05 512 0.21 320 751104 28.6091 16.6994 145.081 524.022 714.579 714.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 3.2e-05 512 0.21 320 749568 28.6531 16.6772 127.647 528.603 701.751 701.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 3.2e-05 512 0.21 320 748800 28.6389 16.6924 112.839 522.983 681.319 681.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 3.2e-05 512 0.21 320 751744 28.6581 16.7132 263.421 523.36 832.317 832.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 3.2e-05 512 0.21 320 750848 28.5175 16.6891 169.403 522.905 737.676 737.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 3.2e-05 512 0.21 320 749952 28.622 16.7009 142.712 522.972 711.163 711.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 3.2e-05 512 0.21 320 749056 28.4374 16.6523 125.298 522.159 692.711 692.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 3.2e-05 512 0.21 320 748160 28.7143 16.7014 111.485 523.358 680.424 680.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 3.2e-05 512 0.21 320 751616 28.5918 16.6768 259.581 523.822 828.833 828.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 3.2e-05 512 0.21 320 751616 28.5597 16.6749 171.822 523.422 740.643 740.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 3.2e-05 512 0.21 320 749568 28.664 16.6811 140.863 523.475 709.844 709.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 3.2e-05 512 0.21 320 749568 28.4453 16.6519 128.237 522.211 695.705 695.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 3.2e-05 512 0.21 320 747520 28.5499 16.6509 118.288 522.077 685.728 685.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 3.2e-05 512 0.21 320 749568 28.6388 16.6748 111.332 523.594 680.4 680.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1100 3.2e-05 512 0.21 384 746752 29.0394 16.7004 361.705 523.871 931.489 931.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 3.2e-05 512 0.21 384 746496 28.807 16.681 273.87 523.7 843.218 843.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 3.2e-05 512 0.21 384 745472 28.8268 16.6748 187.134 523.749 756.551 756.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 3.2e-05 512 0.21 384 744960 28.8503 16.6691 152.8 523.782 722.265 722.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 3.2e-05 512 0.21 384 745472 28.8597 16.6764 136.598 523.426 705.736 705.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1100 3.2e-05 512 0.21 384 744960 28.8732 16.6748 126.201 524.348 696.259 696.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1100 3.2e-05 512 0.21 384 743424 28.9225 16.678 115.692 523.37 684.829 684.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1100 3.2e-05 512 0.21 384 741888 28.9212 16.6451 273.902 521.896 841.531 841.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1100 3.2e-05 512 0.21 384 741376 29.0178 16.6516 270.938 522.631 839.412 839.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1100 3.2e-05 512 0.21 300 749056 28.692 16.6561 232.82 521.859 800.193 800.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1100 3.2e-05 512 0.21 320 749056 28.6692 16.6578 242.326 521.855 809.672 809.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1100 3.2e-05 512 0.21 300 752640 28.7223 16.7158 243.731 522.99 812.329 812.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1100 3.2e-05 512 0.21 336 752640 28.6972 16.6994 262.516 523.094 831.173 831.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1100 3.2e-05 512 0.21 320 753664 28.7124 16.6789 252.088 523.341 820.988 821.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1100 3.2e-05 512 0.21 320 744960 28.4788 16.6349 338.144 520.542 903.968 904.114
