--------------------------------------------------------------------------------
Release 14.5 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Din<0>      |    0.205(R)|    1.063(R)|Clk_BUFGP         |   0.000|
Din<1>      |    0.473(R)|    0.844(R)|Clk_BUFGP         |   0.000|
Din<2>      |    0.435(R)|    0.874(R)|Clk_BUFGP         |   0.000|
Din<3>      |    0.108(R)|    1.140(R)|Clk_BUFGP         |   0.000|
Din<4>      |    0.300(R)|    0.985(R)|Clk_BUFGP         |   0.000|
Din<5>      |    0.761(R)|    0.614(R)|Clk_BUFGP         |   0.000|
Din<6>      |    0.410(R)|    0.897(R)|Clk_BUFGP         |   0.000|
Din<7>      |    0.810(R)|    0.577(R)|Clk_BUFGP         |   0.000|
Eviction    |    3.678(R)|    0.929(R)|Clk_BUFGP         |   0.000|
ND          |    3.843(R)|    1.119(R)|Clk_BUFGP         |   0.000|
Reset       |    4.211(R)|    0.519(R)|Clk_BUFGP         |   0.000|
Rx          |    2.282(R)|   -0.622(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
BusyFlag    |    6.167(R)|Clk_BUFGP         |   0.000|
DoutTx      |    6.150(R)|Clk_BUFGP         |   0.000|
conf_LCD<0> |    6.163(R)|Clk_BUFGP         |   0.000|
conf_LCD<1> |    6.163(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.177|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 28 11:12:37 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 106 MB



