{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606784882804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606784882805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 19:08:02 2020 " "Processing started: Mon Nov 30 19:08:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606784882805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784882805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784882805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606784883529 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1606784883529 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "3 2 " "Parallel compilation is enabled for 3 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1606784883529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-behavior " "Found design unit 1: freqDivider-behavior" {  } { { "freqDivider.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/freqDivider.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899177 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/freqDivider.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hcounter-behavior " "Found design unit 1: hcounter-behavior" {  } { { "hcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/hcounter.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899180 ""} { "Info" "ISGN_ENTITY_NAME" "1 hcounter " "Found entity 1: hcounter" {  } { { "hcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/hcounter.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vcounter-behavior " "Found design unit 1: vcounter-behavior" {  } { { "vcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vcounter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899184 ""} { "Info" "ISGN_ENTITY_NAME" "1 vcounter " "Found entity 1: vcounter" {  } { { "vcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vcounter.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavior " "Found design unit 1: vga-behavior" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899185 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_generator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file image_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-behavior " "Found design unit 1: image_generator-behavior" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899187 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider2-behavior " "Found design unit 1: freqDivider2-behavior" {  } { { "freqDivider2.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/freqDivider2.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899189 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider2 " "Found entity 1: freqDivider2" {  } { { "freqDivider2.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/freqDivider2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprt_x_capture.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sprt_x_capture.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprt_x_capture-behavior " "Found design unit 1: sprt_x_capture-behavior" {  } { { "sprt_x_capture.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/sprt_x_capture.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899192 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprt_x_capture " "Found entity 1: sprt_x_capture" {  } { { "sprt_x_capture.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/sprt_x_capture.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784899192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606784899239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:u1 A:behavior " "Elaborating entity \"freqDivider\" using architecture \"A:behavior\" for hierarchy \"freqDivider:u1\"" {  } { { "vga.vhdl" "u1" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784899241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider2 freqDivider2:v1 A:behavior " "Elaborating entity \"freqDivider2\" using architecture \"A:behavior\" for hierarchy \"freqDivider2:v1\"" {  } { { "vga.vhdl" "v1" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784899243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hcounter hcounter:u2 A:behavior " "Elaborating entity \"hcounter\" using architecture \"A:behavior\" for hierarchy \"hcounter:u2\"" {  } { { "vga.vhdl" "u2" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784899244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vcounter vcounter:u3 A:behavior " "Elaborating entity \"vcounter\" using architecture \"A:behavior\" for hierarchy \"vcounter:u3\"" {  } { { "vga.vhdl" "u3" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784899246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sprt_x_capture sprt_x_capture:v2 A:behavior " "Elaborating entity \"sprt_x_capture\" using architecture \"A:behavior\" for hierarchy \"sprt_x_capture:v2\"" {  } { { "vga.vhdl" "v2" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784899249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "image_generator image_generator:u4 A:behavior " "Elaborating entity \"image_generator\" using architecture \"A:behavior\" for hierarchy \"image_generator:u4\"" {  } { { "vga.vhdl" "u4" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784899251 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sprite image_generator.vhdl(23) " "VHDL Signal Declaration warning at image_generator.vhdl(23): used implicit default value for signal \"sprite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606784899253 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_pos image_generator.vhdl(35) " "VHDL Process Statement warning at image_generator.vhdl(35): signal \"x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606784899254 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_pos image_generator.vhdl(38) " "VHDL Process Statement warning at image_generator.vhdl(38): signal \"x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606784899254 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite image_generator.vhdl(41) " "VHDL Process Statement warning at image_generator.vhdl(41): signal \"sprite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606784899254 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr image_generator.vhdl(41) " "VHDL Process Statement warning at image_generator.vhdl(41): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606784899255 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data image_generator.vhdl(44) " "VHDL Process Statement warning at image_generator.vhdl(44): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606784899255 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data image_generator.vhdl(45) " "VHDL Process Statement warning at image_generator.vhdl(45): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606784899255 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data image_generator.vhdl(46) " "VHDL Process Statement warning at image_generator.vhdl(46): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606784899255 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr image_generator.vhdl(32) " "VHDL Process Statement warning at image_generator.vhdl(32): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606784899256 "|vga|image_generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data image_generator.vhdl(32) " "VHDL Process Statement warning at image_generator.vhdl(32): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606784899257 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] image_generator.vhdl(32) " "Inferred latch for \"data\[0\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899258 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] image_generator.vhdl(32) " "Inferred latch for \"data\[1\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899258 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] image_generator.vhdl(32) " "Inferred latch for \"data\[2\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899258 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] image_generator.vhdl(32) " "Inferred latch for \"data\[3\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899258 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] image_generator.vhdl(32) " "Inferred latch for \"addr\[0\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899258 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] image_generator.vhdl(32) " "Inferred latch for \"addr\[1\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899258 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] image_generator.vhdl(32) " "Inferred latch for \"addr\[2\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899259 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] image_generator.vhdl(32) " "Inferred latch for \"addr\[3\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899259 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] image_generator.vhdl(32) " "Inferred latch for \"addr\[4\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899259 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] image_generator.vhdl(32) " "Inferred latch for \"addr\[5\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899259 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] image_generator.vhdl(32) " "Inferred latch for \"addr\[6\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899259 "|vga|image_generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] image_generator.vhdl(32) " "Inferred latch for \"addr\[7\]\" at image_generator.vhdl(32)" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784899259 "|vga|image_generator:u4"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "image_generator:u4\|sprite " "RAM logic \"image_generator:u4\|sprite\" is uninferred because MIF is not supported for the selected family" {  } { { "image_generator.vhdl" "sprite" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 23 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1606784899702 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606784899702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606784900495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606784902310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606784902310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "411 " "Implemented 411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606784902427 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606784902427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Implemented 394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606784902427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606784902427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606784902510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 19:08:22 2020 " "Processing ended: Mon Nov 30 19:08:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606784902510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606784902510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606784902510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784902510 ""}
