
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'dang004' on host 'wolverine.cs.ucr.edu' (Linux_x86_64 version 3.10.0-1160.119.1.el7.x86_64) on Tue Jan 14 16:32:01 PST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/dang004/R-Tree-Testbed/build/src'
Sourcing Tcl script 'make.tcl'
INFO: [HLS 200-1510] Running: open_project krnl_prj 
INFO: [HLS 200-10] Opening project '/home/dang004/R-Tree-Testbed/build/src/krnl_prj'.
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/dang004/R-Tree-Testbed/build/src/krnl_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: set_top krnl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/dang004/R-Tree-Testbed/src/test_krnl.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding test bench file '/home/dang004/R-Tree-Testbed/src/test_krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlSearch.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlSearch.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/mem_mngr.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/mem_mngr.cpp' to the project
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/node.cpp' to the project
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/nodeArray.cpp' to the project
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/overlapEnlargementPair.cpp' to the project
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/areaEnlargementPair.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/dang004/R-Tree-Testbed/src/krnlInsert.cpp -cflags -I/home/dang004/R-Tree-Testbed/build/src/../../include 
INFO: [HLS 200-10] Adding design file '/home/dang004/R-Tree-Testbed/src/krnlInsert.cpp' to the project
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 39435
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../src/krnl.cpp in debug mode
   Generating csim.exe
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
100 pushed into stack
0 pushed into stack
1 pushed into stack
2 pushed into stack
3 pushed into stack
4 pushed into stack
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
WARNING [HLS SIM]: hls::stream 'hls::stream<Node, 0>4' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<Node, 0>2' contains leftover data, which may result in RTL simulation hanging.
WARNING [HLS SIM]: hls::stream 'hls::stream<boundingBox, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.2 seconds. CPU system time: 1.76 seconds. Elapsed time: 11.69 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 14.28 seconds. Total CPU system time: 7.52 seconds. Total elapsed time: 32.48 seconds; peak allocated memory: 838.562 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jan 14 16:32:32 2025...
