
"C:/lscc/radiant/2024.1/tcltk/windows/bin/tclsh" "lab7_lab7_synthesize.tcl"

synpwrap -prj lab7_lab7_synplify.tcl -log lab7_lab7.srf
Copyright (C) 1992-2024 Lattice Semiconductor Corporation. All rights reserved.
Lattice Radiant Software Version 2024.1.0.34.2
INFO <2011000> - Synplify synthesis engine is launched.
...

==contents of lab7_lab7.srf
#Build: Synplify Pro (R) V-2023.09LR-1, Build 251R, May 14 2024
#install: C:\lscc\radiant\2024.1\synpbase
#OS: Windows 10 or later
#Hostname: 4FMZ0R3

# Sun Nov  3 20:17:04 2024

#Implementation: lab7


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: 4FMZ0R3

Implementation : lab7
Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: 4FMZ0R3

Implementation : lab7
Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Sun Nov  3 20:17:04 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: 4FMZ0R3

Implementation : lab7
Synopsys Verilog Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2024.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3259:17:3259:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3266:17:3266:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3309:17:3309:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3316:17:3316:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3359:17:3359:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3366:17:3366:28|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5110:25:5110:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5114:25:5114:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5145:29:5145:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5149:29:5149:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sub_words.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sub_bytes.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\shift_rows.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\expand_key.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\rot_and_sub_bytes.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_controller.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_controller_nextstate.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\round_constant_decoder.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Sun Nov  3 20:17:04 2024

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2024.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3259:17:3259:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3266:17:3266:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3309:17:3309:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3316:17:3316:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3359:17:3359:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3366:17:3366:28|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5110:25:5110:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5114:25:5114:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5145:29:5145:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5149:29:5149:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sub_words.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sub_bytes.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\shift_rows.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\expand_key.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\rot_and_sub_bytes.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_controller.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_controller_nextstate.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\round_constant_decoder.sv" (library work)
@I::"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":26:7:26:13|Synthesizing module aes_spi in library work.
Running optimization stage 1 on aes_spi .......
@W: CL265 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":42:4:42:12|Removing unused bit 127 of cyphertextcaptured[127:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on aes_spi (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\round_constant_decoder.sv":6:7:6:28|Synthesizing module round_constant_decoder in library work.
Running optimization stage 1 on round_constant_decoder .......
Finished optimization stage 1 on round_constant_decoder (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv":8:7:8:15|Synthesizing module sbox_sync in library work.
@W: CG371 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv":17:12:17:20|Cannot find data file sbox.txt for task $readmemh
@W: CG532 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv":17:2:17:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on sbox_sync .......
Finished optimization stage 1 on sbox_sync (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\rot_and_sub_bytes.sv":6:7:6:23|Synthesizing module rot_and_sub_bytes in library work.
Running optimization stage 1 on rot_and_sub_bytes .......
Finished optimization stage 1 on rot_and_sub_bytes (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\expand_key.sv":9:7:9:16|Synthesizing module expand_key in library work.
Running optimization stage 1 on expand_key .......
Finished optimization stage 1 on expand_key (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 114MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_controller_nextstate.sv":6:7:6:30|Synthesizing module aes_controller_nextstate in library work.
Running optimization stage 1 on aes_controller_nextstate .......
Finished optimization stage 1 on aes_controller_nextstate (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_controller.sv":7:7:7:20|Synthesizing module aes_controller in library work.
Running optimization stage 1 on aes_controller .......
Finished optimization stage 1 on aes_controller (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sub_bytes.sv":6:7:6:15|Synthesizing module sub_bytes in library work.
Running optimization stage 1 on sub_bytes .......
Finished optimization stage 1 on sub_bytes (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sub_words.sv":6:7:6:15|Synthesizing module sub_words in library work.
Running optimization stage 1 on sub_words .......
Finished optimization stage 1 on sub_words (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\shift_rows.sv":14:7:14:16|Synthesizing module shift_rows in library work.
Running optimization stage 1 on shift_rows .......
Finished optimization stage 1 on shift_rows (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":183:7:183:16|Synthesizing module galoismult in library work.
Running optimization stage 1 on galoismult .......
Finished optimization stage 1 on galoismult (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":156:7:156:15|Synthesizing module mixcolumn in library work.
Running optimization stage 1 on mixcolumn .......
Finished optimization stage 1 on mixcolumn (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":126:7:126:17|Synthesizing module mix_columns in library work.
Running optimization stage 1 on mix_columns .......
Finished optimization stage 1 on mix_columns (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":75:7:75:14|Synthesizing module aes_core in library work.
@E: CG410 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":86:43:86:46|Only one assignment is legal on sben
@E: CG410 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":86:49:86:52|Only one assignment is legal on sren
@E: CG410 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":86:55:86:58|Only one assignment is legal on mcen
@E: CG410 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":86:61:86:65|Only one assignment is legal on outen
Running optimization stage 1 on aes_core .......
@W: CL169 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":100:1:100:9|Pruning unused register sben. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":100:1:100:9|Pruning unused register sren. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":100:1:100:9|Pruning unused register mcen. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":100:1:100:9|Pruning unused register outen. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on aes_core (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
@N: CG364 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\aes_starter.sv":6:7:6:9|Synthesizing module aes in library work.
Running optimization stage 1 on aes .......
Finished optimization stage 1 on aes (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on aes .......
Finished optimization stage 2 on aes (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on aes_core .......
Finished optimization stage 2 on aes_core (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on mix_columns .......
Finished optimization stage 2 on mix_columns (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on mixcolumn .......
Finished optimization stage 2 on mixcolumn (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on galoismult .......
Finished optimization stage 2 on galoismult (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on shift_rows .......
Finished optimization stage 2 on shift_rows (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on sub_words .......
Finished optimization stage 2 on sub_words (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on sub_bytes .......
Finished optimization stage 2 on sub_bytes (CPU Time 0h:00m:00s, Memory Used current: 118MB peak: 119MB)
Running optimization stage 2 on aes_controller .......
Finished optimization stage 2 on aes_controller (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 159MB)
Running optimization stage 2 on aes_controller_nextstate .......
Finished optimization stage 2 on aes_controller_nextstate (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 159MB)
Running optimization stage 2 on expand_key .......
Finished optimization stage 2 on expand_key (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 159MB)
Running optimization stage 2 on rot_and_sub_bytes .......
Finished optimization stage 2 on rot_and_sub_bytes (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 159MB)
Running optimization stage 2 on sbox_sync .......
@W: CL279 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv":20:1:20:9|Pruning register bits 7 to 1 of y[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv":20:1:20:9|Register bit y[0] is always 0.
@N: CL159 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv":9:20:9:20|Input a is unused.
@N: CL159 :"C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\src\sbox_sync.sv":10:18:10:20|Input clk is unused.
Finished optimization stage 2 on sbox_sync (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 159MB)
Running optimization stage 2 on round_constant_decoder .......
Finished optimization stage 2 on round_constant_decoder (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 159MB)
Running optimization stage 2 on aes_spi .......
Finished optimization stage 2 on aes_spi (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 159MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\radiant project\lab7\synwork\layer0.duruntime


# Sun Nov  3 20:17:07 2024

###########################################################]
@E::Errors while synthesizing top module aes.
@END
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Nov  3 20:17:07 2024

###########################################################]
Running in Lattice mode

                               Synplify Pro (R) 

                Version V-2023.09LR-1 for win64 - May 14, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\lscc\radiant\2024.1\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\radiant\2024.1\synpbase
Hostname:    4FMZ0R3
Date:        Sun Nov  3 20:17:03 2024
Version:     V-2023.09LR-1

Arguments:   -product synplify_base -batch lab7_lab7_synplify.tcl
ProductType: synplify_pro





log file: "C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\radiant project\lab7\lab7_lab7.srr"
Running: lab7 in foreground

Running proj_1|lab7

Running Flow: compile (Compile) on proj_1|lab7
# Sun Nov  3 20:17:04 2024

Running Flow: compile_flow (Compile Process) on proj_1|lab7
# Sun Nov  3 20:17:04 2024

Running: compiler (Compile Input) on proj_1|lab7
# Sun Nov  3 20:17:04 2024
compiler exited with errors
Job failed on: proj_1|lab7

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\radiant project\lab7\synlog\lab7_lab7_compiler.srr"
# Sun Nov  3 20:17:07 2024

Return Code: 2
Run Time:00h:00m:03s
Complete: Compile Process on proj_1|lab7
Complete: Compile on proj_1|lab7
Complete: Logic Synthesis on proj_1|lab7
Copied C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\radiant project\lab7\lab7_lab7.srr to C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\radiant project\lab7\lab7_lab7.srf
Error: At line 71 while processing "lab7_lab7_synplify.tcl"
2
TCL script complete: "lab7_lab7_synplify.tcl"
TCL script had errors: "lab7_lab7_synplify.tcl"
exit status=9
exit status=9
Save changes for project:
C:\Users\mring\Documents\MicroPs\E155-lab7\fpga\radiant project\lab7\proj_1.prj
batch mode default:no


Synthesis exit by 9.

child process exited abnormally
