16:11:12 INFO  : Registering command handlers for Vitis TCF services
16:11:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
16:11:15 INFO  : Platform repository initialization has completed.
16:11:16 INFO  : XSCT server has started successfully.
16:11:17 INFO  : Successfully done setting XSCT server connection channel  
16:11:17 INFO  : plnx-install-location is set to ''
16:11:17 INFO  : Successfully done query RDI_DATADIR 
16:11:17 INFO  : Successfully done setting workspace for the tool. 
16:14:35 INFO  : Result from executing command 'getProjects': platform_proj
16:14:35 INFO  : Result from executing command 'getPlatforms': 
16:17:22 INFO  : Result from executing command 'getProjects': platform_proj
16:17:22 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
16:19:38 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:50 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:21:50 INFO  : 'jtag frequency' command is executed.
16:21:50 INFO  : Context for 'APU' is selected.
16:21:50 INFO  : System reset is completed.
16:21:53 INFO  : 'after 3000' command is executed.
16:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:21:56 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:21:56 INFO  : Context for 'APU' is selected.
16:21:56 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:21:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:56 INFO  : Context for 'APU' is selected.
16:21:56 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:21:56 INFO  : 'ps7_init' command is executed.
16:21:56 INFO  : 'ps7_post_config' command is executed.
16:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:56 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:57 INFO  : 'con' command is executed.
16:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:57 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:23:04 INFO  : Disconnected from the channel tcfchan#3.
16:23:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:04 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:23:04 INFO  : 'jtag frequency' command is executed.
16:23:04 INFO  : Context for 'APU' is selected.
16:23:04 INFO  : System reset is completed.
16:23:07 INFO  : 'after 3000' command is executed.
16:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:23:10 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:23:10 INFO  : Context for 'APU' is selected.
16:23:10 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:10 INFO  : Context for 'APU' is selected.
16:23:10 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:23:10 INFO  : 'ps7_init' command is executed.
16:23:10 INFO  : 'ps7_post_config' command is executed.
16:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:10 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:11 INFO  : 'con' command is executed.
16:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:11 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:24:24 INFO  : Disconnected from the channel tcfchan#4.
16:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:39 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:24:40 INFO  : 'jtag frequency' command is executed.
16:24:40 INFO  : Context for 'APU' is selected.
16:24:42 INFO  : System reset is completed.
16:24:45 INFO  : 'after 3000' command is executed.
16:24:54 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:24:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:25:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:25:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:26:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:26:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:45 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:29:20 INFO  : Hardware specification for platform project 'platform_proj' is updated.
16:29:49 INFO  : Result from executing command 'getProjects': platform_proj
16:29:49 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
16:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:33 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:30:33 INFO  : 'jtag frequency' command is executed.
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : System reset is completed.
16:30:36 INFO  : 'after 3000' command is executed.
16:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:30:39 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:30:39 INFO  : Context for 'APU' is selected.
16:30:39 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:39 INFO  : Context for 'APU' is selected.
16:30:39 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:30:39 INFO  : 'ps7_init' command is executed.
16:30:39 INFO  : 'ps7_post_config' command is executed.
16:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:39 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:40 INFO  : 'con' command is executed.
16:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:40 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\debugger_sd_iic_config-default.tcl'
16:31:47 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:32:43 INFO  : Disconnected from the channel tcfchan#5.
16:32:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:44 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:32:44 INFO  : 'jtag frequency' command is executed.
16:32:44 INFO  : Context for 'APU' is selected.
16:32:44 INFO  : System reset is completed.
16:32:47 INFO  : 'after 3000' command is executed.
16:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:32:50 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:32:50 INFO  : Context for 'APU' is selected.
16:32:50 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:32:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:50 INFO  : Context for 'APU' is selected.
16:32:50 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:32:50 INFO  : 'ps7_init' command is executed.
16:32:50 INFO  : 'ps7_post_config' command is executed.
16:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:50 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:51 INFO  : 'con' command is executed.
16:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:51 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:34:25 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:37:08 INFO  : Result from executing command 'getProjects': platform_proj
16:37:08 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
16:37:10 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:38:09 INFO  : Disconnected from the channel tcfchan#9.
16:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:09 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:38:09 INFO  : 'jtag frequency' command is executed.
16:38:09 INFO  : Context for 'APU' is selected.
16:38:10 INFO  : System reset is completed.
16:38:13 INFO  : 'after 3000' command is executed.
16:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:38:15 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:38:15 INFO  : Context for 'APU' is selected.
16:38:15 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:15 INFO  : Context for 'APU' is selected.
16:38:16 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:38:16 INFO  : 'ps7_init' command is executed.
16:38:16 INFO  : 'ps7_post_config' command is executed.
16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : 'con' command is executed.
16:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:16 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:39:23 INFO  : Disconnected from the channel tcfchan#14.
16:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:38 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:39:38 INFO  : 'jtag frequency' command is executed.
16:39:38 INFO  : Context for 'APU' is selected.
16:39:38 INFO  : System reset is completed.
16:39:41 INFO  : 'after 3000' command is executed.
16:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:39:44 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:39:44 INFO  : Context for 'APU' is selected.
16:39:44 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:44 INFO  : Context for 'APU' is selected.
16:39:44 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:39:44 INFO  : 'ps7_init' command is executed.
16:39:44 INFO  : 'ps7_post_config' command is executed.
16:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:45 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:45 INFO  : 'con' command is executed.
16:39:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:45 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:40:27 INFO  : Disconnected from the channel tcfchan#15.
16:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:49 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:40:49 INFO  : 'jtag frequency' command is executed.
16:40:49 INFO  : Context for 'APU' is selected.
16:40:49 INFO  : System reset is completed.
16:40:52 INFO  : 'after 3000' command is executed.
16:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:40:54 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:40:54 INFO  : Context for 'APU' is selected.
16:40:54 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:54 INFO  : Context for 'APU' is selected.
16:40:55 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:40:55 INFO  : 'ps7_init' command is executed.
16:40:55 INFO  : 'ps7_post_config' command is executed.
16:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:55 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:55 INFO  : 'con' command is executed.
16:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:55 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:42:56 INFO  : Disconnected from the channel tcfchan#16.
16:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:00 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:43:00 INFO  : 'jtag frequency' command is executed.
16:43:00 INFO  : Context for 'APU' is selected.
16:43:00 INFO  : System reset is completed.
16:43:03 INFO  : 'after 3000' command is executed.
16:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:43:05 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:43:06 INFO  : Context for 'APU' is selected.
16:43:06 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:06 INFO  : Context for 'APU' is selected.
16:43:06 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:43:06 INFO  : 'ps7_init' command is executed.
16:43:06 INFO  : 'ps7_post_config' command is executed.
16:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:06 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:06 INFO  : 'con' command is executed.
16:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:06 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:46:07 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:48:33 INFO  : Result from executing command 'getProjects': platform_proj
16:48:33 INFO  : Result from executing command 'getPlatforms': 
16:48:35 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:54:03 INFO  : No changes in MSS file content so sources will not be generated.
16:56:49 INFO  : Result from executing command 'getProjects': platform_proj
16:56:49 INFO  : Result from executing command 'getPlatforms': 
16:57:42 INFO  : Disconnected from the channel tcfchan#17.
16:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:58 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:57:58 INFO  : 'jtag frequency' command is executed.
16:57:58 INFO  : Context for 'APU' is selected.
16:57:58 INFO  : System reset is completed.
16:58:02 INFO  : 'after 3000' command is executed.
16:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:58:04 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:58:04 INFO  : Context for 'APU' is selected.
16:58:04 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:58:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:04 INFO  : Context for 'APU' is selected.
16:58:04 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:58:05 INFO  : 'ps7_init' command is executed.
16:58:05 INFO  : 'ps7_post_config' command is executed.
16:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:05 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:05 INFO  : 'con' command is executed.
16:58:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:05 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:58:30 INFO  : Disconnected from the channel tcfchan#23.
16:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:34 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:58:34 INFO  : 'jtag frequency' command is executed.
16:58:34 INFO  : Context for 'APU' is selected.
16:58:34 INFO  : System reset is completed.
16:58:37 INFO  : 'after 3000' command is executed.
16:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:58:39 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:58:40 INFO  : Context for 'APU' is selected.
16:58:40 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:40 INFO  : Context for 'APU' is selected.
16:58:40 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:58:40 INFO  : 'ps7_init' command is executed.
16:58:40 INFO  : 'ps7_post_config' command is executed.
16:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:41 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:41 INFO  : 'con' command is executed.
16:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:41 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:59:08 INFO  : Disconnected from the channel tcfchan#24.
16:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:18 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:59:18 INFO  : 'jtag frequency' command is executed.
16:59:18 INFO  : Context for 'APU' is selected.
16:59:18 INFO  : System reset is completed.
16:59:21 INFO  : 'after 3000' command is executed.
16:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:59:23 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:59:24 INFO  : Context for 'APU' is selected.
16:59:24 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:59:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:24 INFO  : Context for 'APU' is selected.
16:59:24 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:59:24 INFO  : 'ps7_init' command is executed.
16:59:24 INFO  : 'ps7_post_config' command is executed.
16:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:24 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:25 INFO  : 'con' command is executed.
16:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:25 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
17:02:21 INFO  : Disconnected from the channel tcfchan#25.
17:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:39 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:02:39 INFO  : 'jtag frequency' command is executed.
17:02:39 INFO  : Context for 'APU' is selected.
17:02:39 INFO  : System reset is completed.
17:02:42 INFO  : 'after 3000' command is executed.
17:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:02:45 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:02:45 INFO  : Context for 'APU' is selected.
17:02:45 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:45 INFO  : Context for 'APU' is selected.
17:02:45 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:02:45 INFO  : 'ps7_init' command is executed.
17:02:45 INFO  : 'ps7_post_config' command is executed.
17:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:46 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:46 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:02:46 INFO  : 'jtag frequency' command is executed.
17:02:46 INFO  : Context for 'APU' is selected.
17:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:46 INFO  : System reset is completed.
17:02:46 ERROR : Already running
17:02:49 INFO  : 'after 3000' command is executed.
17:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:02:52 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:02:52 INFO  : Context for 'APU' is selected.
17:02:52 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:02:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:52 INFO  : Context for 'APU' is selected.
17:02:52 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:02:52 INFO  : 'ps7_init' command is executed.
17:02:53 INFO  : 'ps7_post_config' command is executed.
17:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:53 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:53 INFO  : 'con' command is executed.
17:02:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:53 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
17:03:23 INFO  : Disconnected from the channel tcfchan#26.
17:11:21 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:11:22 INFO  : Updating application flags with new BSP settings...
17:11:22 INFO  : Successfully updated application flags for project sd_iic_config.
17:13:04 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:13:46 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:15:51 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:17:10 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:18:30 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:18:41 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:18:54 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:19:06 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:19:26 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:19:50 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:20:20 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:23:03 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:23:49 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:24:05 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:24:49 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:26:28 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:34:12 INFO  : Result from executing command 'getProjects': platform_proj
17:34:12 INFO  : Result from executing command 'getPlatforms': 
17:34:13 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:39:15 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:39:59 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:41:58 ERROR : (XSDB Server)In file included from usleep.c:34:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

17:42:00 ERROR : (XSDB Server)In file included from xtime_l.c:27:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

17:42:04 ERROR : (XSDB Server)In file included from sleep.c:31:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

17:42:04 ERROR : (XSDB Server)In file included from xil_sleeptimer.c:32:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

17:42:35 INFO  : Result from executing command 'getProjects': platform_proj
17:43:01 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
17:43:01 ERROR : Error from executing command 'addPlatformRepo': ERROR: No valid directory exists at given path.
17:44:49 INFO  : Result from executing command 'getProjects': platform_proj
17:44:49 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
17:44:51 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:51:00 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:05:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:06:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:07:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:17 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:08:17 INFO  : 'jtag frequency' command is executed.
18:08:17 INFO  : Context for 'APU' is selected.
18:08:17 INFO  : System reset is completed.
18:08:20 INFO  : 'after 3000' command is executed.
18:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:08:23 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:08:23 INFO  : Context for 'APU' is selected.
18:08:23 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:23 INFO  : Context for 'APU' is selected.
18:08:23 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:08:23 INFO  : 'ps7_init' command is executed.
18:08:23 INFO  : 'ps7_post_config' command is executed.
18:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:24 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:24 INFO  : 'con' command is executed.
18:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:25 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:09:16 INFO  : Disconnected from the channel tcfchan#37.
18:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:09:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:10:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:10:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:39 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:11:39 INFO  : 'jtag frequency' command is executed.
18:11:39 INFO  : Context for 'APU' is selected.
18:11:39 INFO  : System reset is completed.
18:11:42 INFO  : 'after 3000' command is executed.
18:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:11:45 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:11:45 INFO  : Context for 'APU' is selected.
18:11:45 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:45 INFO  : Context for 'APU' is selected.
18:11:45 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:11:46 INFO  : 'ps7_init' command is executed.
18:11:46 INFO  : 'ps7_post_config' command is executed.
18:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:46 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:46 INFO  : 'con' command is executed.
18:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:46 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:12:23 INFO  : Disconnected from the channel tcfchan#38.
18:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:32 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:12:32 INFO  : 'jtag frequency' command is executed.
18:12:32 INFO  : Context for 'APU' is selected.
18:12:32 INFO  : System reset is completed.
18:12:35 INFO  : 'after 3000' command is executed.
18:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:12:38 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:12:38 INFO  : Context for 'APU' is selected.
18:12:38 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:12:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:38 INFO  : Context for 'APU' is selected.
18:12:38 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:12:39 INFO  : 'ps7_init' command is executed.
18:12:39 INFO  : 'ps7_post_config' command is executed.
18:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:39 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:39 INFO  : 'con' command is executed.
18:12:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:40 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:12:54 INFO  : Disconnected from the channel tcfchan#39.
18:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:04 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:13:04 INFO  : 'jtag frequency' command is executed.
18:13:04 INFO  : Context for 'APU' is selected.
18:13:04 INFO  : System reset is completed.
18:13:07 INFO  : 'after 3000' command is executed.
18:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:13:10 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:13:10 INFO  : Context for 'APU' is selected.
18:13:10 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:13:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:10 INFO  : Context for 'APU' is selected.
18:13:10 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:13:10 INFO  : 'ps7_init' command is executed.
18:13:10 INFO  : 'ps7_post_config' command is executed.
18:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:10 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:11 INFO  : 'con' command is executed.
18:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:11 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:13:20 INFO  : Disconnected from the channel tcfchan#40.
18:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:15:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:15:21 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:15:30 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:16:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:17:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:17:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:17:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:18:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:18:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:19:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:02 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:20:02 INFO  : 'jtag frequency' command is executed.
18:20:02 INFO  : Context for 'APU' is selected.
18:20:02 INFO  : System reset is completed.
18:20:05 INFO  : 'after 3000' command is executed.
18:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:20:08 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:20:08 INFO  : Context for 'APU' is selected.
18:20:08 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:20:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:08 INFO  : Context for 'APU' is selected.
18:20:08 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:20:08 INFO  : 'ps7_init' command is executed.
18:20:08 INFO  : 'ps7_post_config' command is executed.
18:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:09 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:09 INFO  : 'con' command is executed.
18:20:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:09 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:20:39 INFO  : Disconnected from the channel tcfchan#41.
18:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:39 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:20:40 INFO  : 'jtag frequency' command is executed.
18:20:40 INFO  : Context for 'APU' is selected.
18:20:40 INFO  : System reset is completed.
18:20:43 INFO  : 'after 3000' command is executed.
18:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:20:45 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:20:45 INFO  : Context for 'APU' is selected.
18:20:45 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:46 INFO  : Context for 'APU' is selected.
18:20:46 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:20:46 INFO  : 'ps7_init' command is executed.
18:20:46 INFO  : 'ps7_post_config' command is executed.
18:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:46 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:47 INFO  : 'con' command is executed.
18:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:47 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:20:59 INFO  : Disconnected from the channel tcfchan#43.
18:22:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
18:22:34 INFO  : XSCT server has started successfully.
18:22:34 INFO  : Successfully done setting XSCT server connection channel  
18:22:34 INFO  : plnx-install-location is set to ''
18:22:34 INFO  : Successfully done setting workspace for the tool. 
18:22:38 INFO  : Registering command handlers for Vitis TCF services
18:22:39 INFO  : Platform repository initialization has completed.
18:22:40 INFO  : Successfully done query RDI_DATADIR 
18:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:23:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:24:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:24:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:55 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:24:55 INFO  : 'jtag frequency' command is executed.
18:24:55 INFO  : Context for 'APU' is selected.
18:24:55 INFO  : System reset is completed.
18:24:58 INFO  : 'after 3000' command is executed.
18:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:25:01 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:25:01 INFO  : Context for 'APU' is selected.
18:25:01 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:01 INFO  : Context for 'APU' is selected.
18:25:01 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:25:01 INFO  : 'ps7_init' command is executed.
18:25:01 INFO  : 'ps7_post_config' command is executed.
18:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:02 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:02 INFO  : 'con' command is executed.
18:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:02 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:25:35 INFO  : Disconnected from the channel tcfchan#1.
18:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:35 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:25:35 INFO  : 'jtag frequency' command is executed.
18:25:35 INFO  : Context for 'APU' is selected.
18:25:36 INFO  : System reset is completed.
18:25:39 INFO  : 'after 3000' command is executed.
18:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:25:41 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:25:41 INFO  : Context for 'APU' is selected.
18:25:45 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:45 INFO  : Context for 'APU' is selected.
18:25:45 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:25:45 INFO  : 'ps7_init' command is executed.
18:25:45 INFO  : 'ps7_post_config' command is executed.
18:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:46 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:46 INFO  : 'con' command is executed.
18:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:46 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:25:57 INFO  : Disconnected from the channel tcfchan#2.
18:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:57 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:25:57 INFO  : 'jtag frequency' command is executed.
18:25:57 INFO  : Context for 'APU' is selected.
18:25:57 INFO  : System reset is completed.
18:26:00 INFO  : 'after 3000' command is executed.
18:26:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:26:03 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:26:03 INFO  : Context for 'APU' is selected.
18:26:07 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:26:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:07 INFO  : Context for 'APU' is selected.
18:26:07 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:26:07 INFO  : 'ps7_init' command is executed.
18:26:07 INFO  : 'ps7_post_config' command is executed.
18:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:08 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:08 INFO  : 'con' command is executed.
18:26:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:08 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:26:49 INFO  : Disconnected from the channel tcfchan#3.
18:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:50 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:26:50 INFO  : 'jtag frequency' command is executed.
18:26:50 INFO  : Context for 'APU' is selected.
18:26:50 INFO  : System reset is completed.
18:26:53 INFO  : 'after 3000' command is executed.
18:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:26:55 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:26:55 INFO  : Context for 'APU' is selected.
18:27:00 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:00 INFO  : Context for 'APU' is selected.
18:27:00 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:27:00 INFO  : 'ps7_init' command is executed.
18:27:00 INFO  : 'ps7_post_config' command is executed.
18:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:01 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:01 INFO  : 'con' command is executed.
18:27:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:01 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:27:28 INFO  : Disconnected from the channel tcfchan#4.
18:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:30 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:27:30 INFO  : 'jtag frequency' command is executed.
18:27:30 INFO  : Context for 'APU' is selected.
18:27:30 INFO  : System reset is completed.
18:27:33 INFO  : 'after 3000' command is executed.
18:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:27:35 ERROR : 'fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:27:35 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:27:35 ERROR : 'fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit' is cancelled.
18:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:40 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:27:40 INFO  : 'jtag frequency' command is executed.
18:27:40 INFO  : Context for 'APU' is selected.
18:27:40 INFO  : System reset is completed.
18:27:43 INFO  : 'after 3000' command is executed.
18:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:27:46 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:27:46 INFO  : Context for 'APU' is selected.
18:27:50 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:50 INFO  : Context for 'APU' is selected.
18:27:50 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:27:51 INFO  : 'ps7_init' command is executed.
18:27:51 INFO  : 'ps7_post_config' command is executed.
18:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:51 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:51 INFO  : 'con' command is executed.
18:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:51 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:28:41 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:28:49 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:29:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

18:29:16 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:29:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

18:29:52 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:30:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

18:30:50 INFO  : Disconnected from the channel tcfchan#5.
18:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:51 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:30:51 INFO  : 'jtag frequency' command is executed.
18:30:51 INFO  : Context for 'APU' is selected.
18:30:51 INFO  : System reset is completed.
18:30:54 INFO  : 'after 3000' command is executed.
18:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:30:58 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:30:58 INFO  : Context for 'APU' is selected.
18:31:02 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:02 INFO  : Context for 'APU' is selected.
18:31:02 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:31:02 INFO  : 'ps7_init' command is executed.
18:31:02 INFO  : 'ps7_post_config' command is executed.
18:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:03 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:03 INFO  : 'con' command is executed.
18:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:03 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:33:56 INFO  : Disconnected from the channel tcfchan#9.
18:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:56 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:33:56 INFO  : 'jtag frequency' command is executed.
18:33:56 INFO  : Context for 'APU' is selected.
18:33:56 INFO  : System reset is completed.
18:33:59 INFO  : 'after 3000' command is executed.
18:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:34:02 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:34:02 INFO  : Context for 'APU' is selected.
18:34:07 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:34:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:07 INFO  : Context for 'APU' is selected.
18:34:07 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:34:07 INFO  : 'ps7_init' command is executed.
18:34:07 INFO  : 'ps7_post_config' command is executed.
18:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:07 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:07 INFO  : 'con' command is executed.
18:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:08 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:34:55 INFO  : Disconnected from the channel tcfchan#10.
18:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:04 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:35:04 INFO  : 'jtag frequency' command is executed.
18:35:04 INFO  : Context for 'APU' is selected.
18:35:04 INFO  : System reset is completed.
18:35:07 INFO  : 'after 3000' command is executed.
18:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:35:09 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:35:09 INFO  : Context for 'APU' is selected.
18:35:14 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:14 INFO  : Context for 'APU' is selected.
18:35:14 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:35:14 INFO  : 'ps7_init' command is executed.
18:35:14 INFO  : 'ps7_post_config' command is executed.
18:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:15 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:15 INFO  : 'con' command is executed.
18:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:15 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:38:19 INFO  : Disconnected from the channel tcfchan#11.
18:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:24 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:38:24 INFO  : 'jtag frequency' command is executed.
18:38:24 INFO  : Context for 'APU' is selected.
18:38:24 INFO  : System reset is completed.
18:38:27 INFO  : 'after 3000' command is executed.
18:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:38:30 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:38:30 INFO  : Context for 'APU' is selected.
18:38:35 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:35 INFO  : Context for 'APU' is selected.
18:38:35 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:38:35 INFO  : 'ps7_init' command is executed.
18:38:35 INFO  : 'ps7_post_config' command is executed.
18:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:35 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:36 INFO  : 'con' command is executed.
18:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:36 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:40:58 INFO  : Disconnected from the channel tcfchan#12.
18:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:19 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:41:19 INFO  : 'jtag frequency' command is executed.
18:41:19 INFO  : Context for 'APU' is selected.
18:41:19 INFO  : System reset is completed.
18:41:22 INFO  : 'after 3000' command is executed.
18:41:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:41:24 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:41:24 INFO  : Context for 'APU' is selected.
18:41:29 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:41:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:29 INFO  : Context for 'APU' is selected.
18:41:29 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:41:30 INFO  : 'ps7_init' command is executed.
18:41:30 INFO  : 'ps7_post_config' command is executed.
18:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:30 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:30 INFO  : 'con' command is executed.
18:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:30 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:42:15 INFO  : Disconnected from the channel tcfchan#13.
18:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:17 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:42:17 INFO  : 'jtag frequency' command is executed.
18:42:17 INFO  : Context for 'APU' is selected.
18:42:17 INFO  : System reset is completed.
18:42:20 INFO  : 'after 3000' command is executed.
18:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:42:23 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:42:23 INFO  : Context for 'APU' is selected.
18:42:23 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:23 INFO  : Context for 'APU' is selected.
18:42:23 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:42:23 INFO  : 'ps7_init' command is executed.
18:42:23 INFO  : 'ps7_post_config' command is executed.
18:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:24 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:24 INFO  : 'con' command is executed.
18:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:24 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:43:02 INFO  : Disconnected from the channel tcfchan#14.
16:48:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
16:48:40 INFO  : XSCT server has started successfully.
16:48:40 INFO  : Successfully done setting XSCT server connection channel  
16:48:40 INFO  : plnx-install-location is set to ''
16:48:40 INFO  : Successfully done setting workspace for the tool. 
16:48:44 INFO  : Registering command handlers for Vitis TCF services
16:48:44 INFO  : Platform repository initialization has completed.
16:48:45 INFO  : Successfully done query RDI_DATADIR 
16:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:52:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:53:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:53:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:54:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:54:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:55:02 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:55:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:55:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:56:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:56:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:57:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:58:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:59:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:59:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:59:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:00:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
17:00:34 INFO  : XSCT server has started successfully.
17:00:34 INFO  : Successfully done setting XSCT server connection channel  
17:00:34 INFO  : plnx-install-location is set to ''
17:00:34 INFO  : Successfully done setting workspace for the tool. 
17:00:37 INFO  : Registering command handlers for Vitis TCF services
17:00:38 INFO  : Successfully done query RDI_DATADIR 
17:00:38 INFO  : Platform repository initialization has completed.
17:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:01:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:01:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:02:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:02:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:03:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:03:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:04:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
17:04:56 INFO  : XSCT server has started successfully.
17:04:56 INFO  : Successfully done setting XSCT server connection channel  
17:04:56 INFO  : plnx-install-location is set to ''
17:04:56 INFO  : Successfully done setting workspace for the tool. 
17:04:59 INFO  : Registering command handlers for Vitis TCF services
17:04:59 INFO  : Successfully done query RDI_DATADIR 
17:05:00 INFO  : Platform repository initialization has completed.
17:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:09:35 INFO  : Result from executing command 'getProjects': platform_proj
17:09:35 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
17:09:38 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:12:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:12:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:12:47 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
17:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:13:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:13:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:14:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:15:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:15:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:15:55 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:16:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:17:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:17:57 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:19:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:19:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:19:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:21:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:22:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:22:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:24:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:24:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:26:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
17:26:30 INFO  : XSCT server has started successfully.
17:26:30 INFO  : Successfully done setting XSCT server connection channel  
17:26:30 INFO  : plnx-install-location is set to ''
17:26:30 INFO  : Successfully done setting workspace for the tool. 
17:26:33 INFO  : Registering command handlers for Vitis TCF services
17:26:33 INFO  : Platform repository initialization has completed.
17:26:34 INFO  : Successfully done query RDI_DATADIR 
17:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:27:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:27:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:28:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:29:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:29:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:29:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:30:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:49:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
17:49:46 INFO  : XSCT server has started successfully.
17:49:46 INFO  : Successfully done setting XSCT server connection channel  
17:49:46 INFO  : plnx-install-location is set to ''
17:49:47 INFO  : Successfully done setting workspace for the tool. 
17:49:50 INFO  : Registering command handlers for Vitis TCF services
17:49:51 INFO  : Platform repository initialization has completed.
17:49:52 INFO  : Successfully done query RDI_DATADIR 
17:50:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:20 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:50:20 INFO  : 'jtag frequency' command is executed.
17:50:20 INFO  : Context for 'APU' is selected.
17:50:20 INFO  : System reset is completed.
17:50:23 INFO  : 'after 3000' command is executed.
17:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:50:26 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:50:26 INFO  : Context for 'APU' is selected.
17:50:26 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:50:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:26 INFO  : Context for 'APU' is selected.
17:50:26 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:50:27 INFO  : 'ps7_init' command is executed.
17:50:27 INFO  : 'ps7_post_config' command is executed.
17:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:27 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:28 INFO  : 'con' command is executed.
17:50:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:28 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
17:50:54 INFO  : Disconnected from the channel tcfchan#1.
17:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:07 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:51:07 INFO  : 'jtag frequency' command is executed.
17:51:07 INFO  : Context for 'APU' is selected.
17:51:07 INFO  : System reset is completed.
17:51:10 INFO  : 'after 3000' command is executed.
17:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:51:13 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:51:13 INFO  : Context for 'APU' is selected.
17:51:16 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:17 INFO  : Context for 'APU' is selected.
17:51:17 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:51:17 INFO  : 'ps7_init' command is executed.
17:51:17 INFO  : 'ps7_post_config' command is executed.
17:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:17 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:18 INFO  : 'con' command is executed.
17:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:18 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
17:52:06 INFO  : Disconnected from the channel tcfchan#2.
17:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:52:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:49 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:52:49 INFO  : 'jtag frequency' command is executed.
17:52:49 INFO  : Context for 'APU' is selected.
17:52:49 INFO  : System reset is completed.
17:52:52 INFO  : 'after 3000' command is executed.
17:52:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:52:55 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:52:55 INFO  : Context for 'APU' is selected.
17:52:59 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:59 INFO  : Context for 'APU' is selected.
17:52:59 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:52:59 INFO  : 'ps7_init' command is executed.
17:52:59 INFO  : 'ps7_post_config' command is executed.
17:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:00 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:00 INFO  : 'con' command is executed.
17:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:00 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
17:53:09 INFO  : Disconnected from the channel tcfchan#3.
17:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:55:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:19 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:55:19 INFO  : 'jtag frequency' command is executed.
17:55:19 INFO  : Context for 'APU' is selected.
17:55:19 INFO  : System reset is completed.
17:55:22 INFO  : 'after 3000' command is executed.
17:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:55:25 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:55:25 INFO  : Context for 'APU' is selected.
17:55:28 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:55:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:28 INFO  : Context for 'APU' is selected.
17:55:28 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:55:28 INFO  : 'ps7_init' command is executed.
17:55:29 INFO  : 'ps7_post_config' command is executed.
17:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:29 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:29 INFO  : 'con' command is executed.
17:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:29 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
17:56:24 INFO  : Disconnected from the channel tcfchan#4.
17:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:25 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:56:25 INFO  : 'jtag frequency' command is executed.
17:56:25 INFO  : Context for 'APU' is selected.
17:56:25 INFO  : System reset is completed.
17:56:28 INFO  : 'after 3000' command is executed.
17:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:56:31 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:56:31 INFO  : Context for 'APU' is selected.
17:56:40 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:43 ERROR : no targets found with "name =~"APU*"". available targets: none
17:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

17:56:43 ERROR : no targets found with "name =~"APU*"". available targets: none
17:57:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:57:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:57:51 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:58:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:26 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:58:26 INFO  : 'jtag frequency' command is executed.
17:58:27 INFO  : Context for 'APU' is selected.
17:58:27 INFO  : System reset is completed.
17:58:30 INFO  : 'after 3000' command is executed.
17:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:58:32 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:58:32 INFO  : Context for 'APU' is selected.
17:58:32 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:58:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:32 INFO  : Context for 'APU' is selected.
17:58:33 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:58:33 INFO  : 'ps7_init' command is executed.
17:58:33 INFO  : 'ps7_post_config' command is executed.
17:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:33 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:34 INFO  : 'con' command is executed.
17:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:34 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:29:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace - Copy\temp_xsdb_launch_script.tcl
18:29:21 ERROR : (XSDB Server)couldn't read file "U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace": permission denied

18:29:24 ERROR : Workspace location U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace - Copy contains spaces. Please switch to a workspace without spaces in its path.
18:29:26 INFO  : Registering command handlers for Vitis TCF services
18:29:26 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


18:29:26 INFO  : Platform repository initialization has completed.
18:31:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace - Copy\temp_xsdb_launch_script.tcl
18:31:09 ERROR : (XSDB Server)couldn't read file "U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace": permission denied

18:31:11 ERROR : Workspace location U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace - Copy contains spaces. Please switch to a workspace without spaces in its path.
18:31:12 INFO  : Registering command handlers for Vitis TCF services
18:31:12 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


18:31:12 INFO  : Platform repository initialization has completed.
18:34:08 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
18:34:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace - Copy\temp_xsdb_launch_script.tcl
18:34:11 ERROR : (XSDB Server)couldn't read file "U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace": permission denied

18:37:01 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:37:01 ERROR : Failed to get platform details for the project 'sd_iic_config'. Cannot sync application flags.
18:37:10 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
18:37:10 ERROR : Failed to call init_repo
Reason: xsct server communication channel is not established.
18:37:10 ERROR : Exception raised in executing the command =Failed to call init_repo
Reason: xsct server communication channel is not established. 
18:37:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace - Copy\temp_xsdb_launch_script.tcl
18:37:13 ERROR : (XSDB Server)couldn't read file "U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace": no such file or directory

18:37:25 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:37:25 ERROR : Failed to get platform details for the project 'sd_iic_config'. Cannot sync application flags.
18:38:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
18:38:30 INFO  : XSCT server has started successfully.
18:38:30 INFO  : Successfully done setting XSCT server connection channel  
18:38:30 INFO  : plnx-install-location is set to ''
18:38:30 INFO  : Successfully done setting workspace for the tool. 
18:38:33 INFO  : Registering command handlers for Vitis TCF services
18:38:33 INFO  : Platform repository initialization has completed.
18:38:34 INFO  : Successfully done query RDI_DATADIR 
18:41:18 INFO  : Result from executing command 'getProjects': platform_proj
18:41:18 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
18:41:21 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:53 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:42:53 INFO  : 'jtag frequency' command is executed.
18:42:53 INFO  : Context for 'APU' is selected.
18:42:53 INFO  : System reset is completed.
18:42:56 INFO  : 'after 3000' command is executed.
18:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:42:59 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:42:59 INFO  : Context for 'APU' is selected.
18:42:59 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:42:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:59 INFO  : Context for 'APU' is selected.
18:42:59 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:42:59 INFO  : 'ps7_init' command is executed.
18:42:59 INFO  : 'ps7_post_config' command is executed.
18:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:00 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:00 INFO  : 'con' command is executed.
18:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:00 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:44:46 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:45:36 INFO  : Disconnected from the channel tcfchan#3.
18:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:36 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:45:36 INFO  : 'jtag frequency' command is executed.
18:45:36 INFO  : Context for 'APU' is selected.
18:45:36 INFO  : System reset is completed.
18:45:39 INFO  : 'after 3000' command is executed.
18:45:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:45:42 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:45:42 INFO  : Context for 'APU' is selected.
18:45:42 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:42 INFO  : Context for 'APU' is selected.
18:45:42 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:45:42 INFO  : 'ps7_init' command is executed.
18:45:42 INFO  : 'ps7_post_config' command is executed.
18:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:43 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:43 INFO  : 'con' command is executed.
18:45:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:43 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:49:35 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:51:30 INFO  : Disconnected from the channel tcfchan#5.
18:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:31 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:51:31 INFO  : 'jtag frequency' command is executed.
18:51:31 INFO  : Context for 'APU' is selected.
18:51:31 INFO  : System reset is completed.
18:51:34 INFO  : 'after 3000' command is executed.
18:51:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:51:36 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:51:37 INFO  : Context for 'APU' is selected.
18:51:37 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:51:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:37 INFO  : Context for 'APU' is selected.
18:51:37 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:51:37 INFO  : 'ps7_init' command is executed.
18:51:37 INFO  : 'ps7_post_config' command is executed.
18:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:37 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:38 INFO  : 'con' command is executed.
18:51:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:38 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:51:58 INFO  : Disconnected from the channel tcfchan#7.
14:54:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
14:54:10 INFO  : XSCT server has started successfully.
14:54:10 INFO  : Successfully done setting XSCT server connection channel  
14:54:10 INFO  : plnx-install-location is set to ''
14:54:10 INFO  : Successfully done setting workspace for the tool. 
14:54:13 INFO  : Registering command handlers for Vitis TCF services
14:54:14 INFO  : Platform repository initialization has completed.
14:54:15 INFO  : Successfully done query RDI_DATADIR 
14:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:04 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
14:55:04 INFO  : 'jtag frequency' command is executed.
14:55:04 INFO  : Context for 'APU' is selected.
14:55:04 INFO  : System reset is completed.
14:55:07 INFO  : 'after 3000' command is executed.
14:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
14:55:09 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
14:55:09 INFO  : Context for 'APU' is selected.
14:55:09 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
14:55:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:09 INFO  : Context for 'APU' is selected.
14:55:09 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
14:55:10 INFO  : 'ps7_init' command is executed.
14:55:10 INFO  : 'ps7_post_config' command is executed.
14:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:10 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:11 INFO  : 'con' command is executed.
14:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:11 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
14:56:57 INFO  : Disconnected from the channel tcfchan#1.
14:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:58 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
14:56:58 INFO  : 'jtag frequency' command is executed.
14:56:58 INFO  : Context for 'APU' is selected.
14:56:58 INFO  : System reset is completed.
14:57:01 INFO  : 'after 3000' command is executed.
14:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
14:57:03 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
14:57:03 INFO  : Context for 'APU' is selected.
14:57:07 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
14:57:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:07 INFO  : Context for 'APU' is selected.
14:57:07 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
14:57:07 INFO  : 'ps7_init' command is executed.
14:57:08 INFO  : 'ps7_post_config' command is executed.
14:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:08 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:08 INFO  : 'con' command is executed.
14:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:08 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:00:19 INFO  : Disconnected from the channel tcfchan#2.
15:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:20 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:00:20 INFO  : 'jtag frequency' command is executed.
15:00:20 INFO  : Context for 'APU' is selected.
15:00:20 INFO  : System reset is completed.
15:00:23 INFO  : 'after 3000' command is executed.
15:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:00:26 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:00:26 INFO  : Context for 'APU' is selected.
15:00:30 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:30 INFO  : Context for 'APU' is selected.
15:00:30 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:00:30 INFO  : 'ps7_init' command is executed.
15:00:30 INFO  : 'ps7_post_config' command is executed.
15:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:30 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:31 INFO  : 'con' command is executed.
15:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:31 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:09:29 INFO  : Disconnected from the channel tcfchan#3.
15:09:33 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:09:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:11:28 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:11:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:29 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:12:29 INFO  : 'jtag frequency' command is executed.
15:12:29 INFO  : Context for 'APU' is selected.
15:12:29 INFO  : System reset is completed.
15:12:32 INFO  : 'after 3000' command is executed.
15:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:12:35 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:12:35 INFO  : Context for 'APU' is selected.
15:12:35 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:35 INFO  : Context for 'APU' is selected.
15:12:35 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:12:35 INFO  : 'ps7_init' command is executed.
15:12:35 INFO  : 'ps7_post_config' command is executed.
15:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:36 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:36 INFO  : 'con' command is executed.
15:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:36 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:13:01 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:13:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:13:44 INFO  : Disconnected from the channel tcfchan#6.
15:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:45 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:13:45 INFO  : 'jtag frequency' command is executed.
15:13:45 INFO  : Context for 'APU' is selected.
15:13:45 INFO  : System reset is completed.
15:13:48 INFO  : 'after 3000' command is executed.
15:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:13:50 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:13:50 INFO  : Context for 'APU' is selected.
15:13:55 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:55 INFO  : Context for 'APU' is selected.
15:13:55 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:13:55 INFO  : 'ps7_init' command is executed.
15:13:55 INFO  : 'ps7_post_config' command is executed.
15:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:56 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:56 INFO  : 'con' command is executed.
15:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:56 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:14:25 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:14:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:15:14 INFO  : Disconnected from the channel tcfchan#8.
15:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:15 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:15:15 INFO  : 'jtag frequency' command is executed.
15:15:15 INFO  : Context for 'APU' is selected.
15:15:15 INFO  : System reset is completed.
15:15:18 INFO  : 'after 3000' command is executed.
15:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:15:21 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:15:21 INFO  : Context for 'APU' is selected.
15:15:26 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:26 INFO  : Context for 'APU' is selected.
15:15:26 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:15:26 INFO  : 'ps7_init' command is executed.
15:15:26 INFO  : 'ps7_post_config' command is executed.
15:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:27 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:27 INFO  : 'con' command is executed.
15:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:27 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:18:33 INFO  : Disconnected from the channel tcfchan#10.
15:18:34 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:18:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:19:10 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:19:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:53 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:20:53 INFO  : 'jtag frequency' command is executed.
15:20:53 INFO  : Context for 'APU' is selected.
15:20:54 INFO  : System reset is completed.
15:20:57 INFO  : 'after 3000' command is executed.
15:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:20:59 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:20:59 INFO  : Context for 'APU' is selected.
15:20:59 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:59 INFO  : Context for 'APU' is selected.
15:20:59 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:21:00 INFO  : 'ps7_init' command is executed.
15:21:00 INFO  : 'ps7_post_config' command is executed.
15:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:00 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:00 INFO  : 'con' command is executed.
15:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:00 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:22:46 INFO  : Disconnected from the channel tcfchan#13.
15:22:47 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:23:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:23:12 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:23:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:24:47 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:25:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:39 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:25:39 INFO  : 'jtag frequency' command is executed.
15:25:39 INFO  : Context for 'APU' is selected.
15:25:39 INFO  : System reset is completed.
15:25:42 INFO  : 'after 3000' command is executed.
15:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:25:45 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:25:45 INFO  : Context for 'APU' is selected.
15:25:45 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:45 INFO  : Context for 'APU' is selected.
15:25:45 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:25:45 INFO  : 'ps7_init' command is executed.
15:25:46 INFO  : 'ps7_post_config' command is executed.
15:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:46 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:47 INFO  : 'con' command is executed.
15:25:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:47 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:34:42 INFO  : Disconnected from the channel tcfchan#17.
15:34:43 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:34:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:32 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:35:32 INFO  : 'jtag frequency' command is executed.
15:35:32 INFO  : Context for 'APU' is selected.
15:35:32 INFO  : System reset is completed.
15:35:35 INFO  : 'after 3000' command is executed.
15:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:35:38 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:35:38 INFO  : Context for 'APU' is selected.
15:35:38 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:35:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:38 INFO  : Context for 'APU' is selected.
15:35:38 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:35:38 INFO  : 'ps7_init' command is executed.
15:35:38 INFO  : 'ps7_post_config' command is executed.
15:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:39 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:39 INFO  : 'con' command is executed.
15:35:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:39 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:36:22 INFO  : Disconnected from the channel tcfchan#19.
15:36:23 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:36:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:38:00 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:38:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:39:12 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:39:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:16 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:41:16 INFO  : 'jtag frequency' command is executed.
15:41:16 INFO  : Context for 'APU' is selected.
15:41:16 INFO  : System reset is completed.
15:41:19 INFO  : 'after 3000' command is executed.
15:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:41:22 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:41:22 INFO  : Context for 'APU' is selected.
15:41:22 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:41:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:22 INFO  : Context for 'APU' is selected.
15:41:22 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:41:22 INFO  : 'ps7_init' command is executed.
15:41:22 INFO  : 'ps7_post_config' command is executed.
15:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:23 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:23 INFO  : 'con' command is executed.
15:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:23 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:51:38 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:51:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:53:11 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:53:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:53:35 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:53:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

15:55:03 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
15:55:05 INFO  : Disconnected from the channel tcfchan#23.
15:55:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:56 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:55:56 INFO  : 'jtag frequency' command is executed.
15:55:56 INFO  : Context for 'APU' is selected.
15:55:57 INFO  : System reset is completed.
15:56:00 INFO  : 'after 3000' command is executed.
15:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:56:02 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:56:02 INFO  : Context for 'APU' is selected.
15:56:02 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:56:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:03 INFO  : Context for 'APU' is selected.
15:56:03 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:56:03 INFO  : 'ps7_init' command is executed.
15:56:03 INFO  : 'ps7_post_config' command is executed.
15:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:04 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:04 INFO  : 'con' command is executed.
15:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:04 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:57:48 INFO  : Disconnected from the channel tcfchan#28.
15:57:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:49 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:57:49 INFO  : 'jtag frequency' command is executed.
15:57:49 INFO  : Context for 'APU' is selected.
15:57:49 INFO  : System reset is completed.
15:57:52 INFO  : 'after 3000' command is executed.
15:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:57:55 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
15:57:55 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
15:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:59 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
15:57:59 INFO  : 'ps7_init' command is executed.
15:57:59 INFO  : 'ps7_post_config' command is executed.
15:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : 'con' command is executed.
15:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:00 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
15:59:01 INFO  : Disconnected from the channel tcfchan#29.
15:59:52 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:00:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

16:01:09 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:01:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

16:02:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:03 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:02:03 INFO  : 'jtag frequency' command is executed.
16:02:03 INFO  : Context for 'APU' is selected.
16:02:03 INFO  : System reset is completed.
16:02:06 INFO  : 'after 3000' command is executed.
16:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:02:09 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:02:09 INFO  : Context for 'APU' is selected.
16:02:09 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:09 INFO  : Context for 'APU' is selected.
16:02:10 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:02:10 INFO  : 'ps7_init' command is executed.
16:02:10 INFO  : 'ps7_post_config' command is executed.
16:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:11 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:11 INFO  : 'con' command is executed.
16:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:11 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:27:59 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:28:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

16:28:54 INFO  : Disconnected from the channel tcfchan#32.
16:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:55 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:28:55 INFO  : 'jtag frequency' command is executed.
16:28:55 INFO  : Context for 'APU' is selected.
16:28:55 INFO  : System reset is completed.
16:28:58 INFO  : 'after 3000' command is executed.
16:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:29:02 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:29:02 INFO  : Context for 'APU' is selected.
16:29:06 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:06 INFO  : Context for 'APU' is selected.
16:29:06 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:29:07 INFO  : 'ps7_init' command is executed.
16:29:07 INFO  : 'ps7_post_config' command is executed.
16:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:07 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:08 INFO  : 'con' command is executed.
16:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:29:08 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:46:43 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:47:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

16:47:35 INFO  : Disconnected from the channel tcfchan#34.
16:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:36 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:47:36 INFO  : 'jtag frequency' command is executed.
16:47:36 INFO  : Context for 'APU' is selected.
16:47:36 INFO  : System reset is completed.
16:47:39 INFO  : 'after 3000' command is executed.
16:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:47:42 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:47:42 INFO  : Context for 'APU' is selected.
16:47:47 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:47:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:47 INFO  : Context for 'APU' is selected.
16:47:47 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:47:48 INFO  : 'ps7_init' command is executed.
16:47:48 INFO  : 'ps7_post_config' command is executed.
16:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:48 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:49 INFO  : 'con' command is executed.
16:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:49 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
16:50:43 INFO  : Disconnected from the channel tcfchan#36.
16:50:46 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
16:51:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa is already opened

16:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:46 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
16:51:46 INFO  : 'jtag frequency' command is executed.
16:51:46 INFO  : Context for 'APU' is selected.
16:51:46 INFO  : System reset is completed.
16:51:49 INFO  : 'after 3000' command is executed.
16:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
16:51:52 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
16:51:52 INFO  : Context for 'APU' is selected.
16:51:52 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
16:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:52 INFO  : Context for 'APU' is selected.
16:51:52 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
16:51:52 INFO  : 'ps7_init' command is executed.
16:51:52 INFO  : 'ps7_post_config' command is executed.
16:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:53 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:53 INFO  : 'con' command is executed.
16:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:53 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
17:19:19 INFO  : Disconnected from the channel tcfchan#38.
14:59:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
14:59:20 INFO  : XSCT server has started successfully.
14:59:20 INFO  : plnx-install-location is set to ''
14:59:20 INFO  : Successfully done setting XSCT server connection channel  
14:59:20 INFO  : Successfully done setting workspace for the tool. 
14:59:23 INFO  : Registering command handlers for Vitis TCF services
14:59:24 INFO  : Platform repository initialization has completed.
14:59:25 INFO  : Successfully done query RDI_DATADIR 
16:53:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
16:53:05 INFO  : XSCT server has started successfully.
16:53:05 INFO  : Successfully done setting XSCT server connection channel  
16:53:05 INFO  : plnx-install-location is set to ''
16:53:05 INFO  : Successfully done setting workspace for the tool. 
16:53:07 INFO  : Registering command handlers for Vitis TCF services
16:53:08 INFO  : Successfully done query RDI_DATADIR 
16:53:08 INFO  : Platform repository initialization has completed.
17:16:34 ERROR : Hardaware specification file used in the launch configuration 'SystemDebugger_sd_iic_config_system_Standalone' doesn't exist at the location 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:17:39 INFO  : Result from executing command 'getProjects': platform_proj
17:17:39 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
17:29:16 INFO  : Result from executing command 'getProjects': platform_proj
17:29:16 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
17:29:19 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:34:55 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:36:14 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:36:48 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:37:53 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:39:39 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:41:52 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:48:52 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:50:03 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:49 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:54:49 INFO  : 'jtag frequency' command is executed.
17:54:49 INFO  : Context for 'APU' is selected.
17:54:49 INFO  : System reset is completed.
17:54:52 INFO  : 'after 3000' command is executed.
17:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:54:55 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:54:55 INFO  : Context for 'APU' is selected.
17:54:55 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:55 INFO  : Context for 'APU' is selected.
17:54:55 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:54:55 INFO  : 'ps7_init' command is executed.
17:54:55 INFO  : 'ps7_post_config' command is executed.
17:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:56 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:56 INFO  : 'con' command is executed.
17:54:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:56 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
17:55:34 INFO  : Disconnected from the channel tcfchan#12.
17:55:59 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:57:08 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:57:17 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:57:56 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
17:58:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:48 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
17:58:48 INFO  : 'jtag frequency' command is executed.
17:58:48 INFO  : Context for 'APU' is selected.
17:58:48 INFO  : System reset is completed.
17:58:51 INFO  : 'after 3000' command is executed.
17:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
17:58:54 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
17:58:54 INFO  : Context for 'APU' is selected.
17:58:54 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
17:58:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:54 INFO  : Context for 'APU' is selected.
17:58:54 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
17:58:54 INFO  : 'ps7_init' command is executed.
17:58:54 INFO  : 'ps7_post_config' command is executed.
17:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:55 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:55 INFO  : 'con' command is executed.
17:58:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:55 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:01:21 INFO  : Disconnected from the channel tcfchan#15.
18:01:24 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:11 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:02:11 INFO  : 'jtag frequency' command is executed.
18:02:11 INFO  : Context for 'APU' is selected.
18:02:11 INFO  : System reset is completed.
18:02:14 INFO  : 'after 3000' command is executed.
18:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:02:17 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:02:17 INFO  : Context for 'APU' is selected.
18:02:17 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:02:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:17 INFO  : Context for 'APU' is selected.
18:02:17 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:02:17 INFO  : 'ps7_init' command is executed.
18:02:17 INFO  : 'ps7_post_config' command is executed.
18:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:18 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:18 INFO  : 'con' command is executed.
18:02:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:19 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:03:49 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:04:58 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:06:16 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:07:19 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:08:21 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:09:15 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:10:17 INFO  : Disconnected from the channel tcfchan#17.
18:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:19 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:10:19 INFO  : 'jtag frequency' command is executed.
18:10:19 INFO  : Context for 'APU' is selected.
18:10:19 INFO  : System reset is completed.
18:10:22 INFO  : 'after 3000' command is executed.
18:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:10:25 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:10:25 INFO  : Context for 'APU' is selected.
18:10:25 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:10:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:25 INFO  : Context for 'APU' is selected.
18:10:25 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:10:25 INFO  : 'ps7_init' command is executed.
18:10:25 INFO  : 'ps7_post_config' command is executed.
18:10:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:26 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:26 INFO  : 'con' command is executed.
18:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:26 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:10:44 INFO  : Disconnected from the channel tcfchan#24.
18:20:26 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:20:43 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:21:44 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:23:52 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:54 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:24:54 INFO  : 'jtag frequency' command is executed.
18:24:55 INFO  : Context for 'APU' is selected.
18:24:55 INFO  : System reset is completed.
18:24:58 INFO  : 'after 3000' command is executed.
18:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:25:00 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:25:00 INFO  : Context for 'APU' is selected.
18:25:00 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:00 INFO  : Context for 'APU' is selected.
18:25:00 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:25:01 INFO  : 'ps7_init' command is executed.
18:25:01 INFO  : 'ps7_post_config' command is executed.
18:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:01 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:02 INFO  : 'con' command is executed.
18:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:02 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:25:17 INFO  : Disconnected from the channel tcfchan#29.
18:26:40 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:27:08 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:21 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:28:21 INFO  : 'jtag frequency' command is executed.
18:28:21 INFO  : Context for 'APU' is selected.
18:28:21 INFO  : System reset is completed.
18:28:24 INFO  : 'after 3000' command is executed.
18:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:28:27 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:28:27 INFO  : Context for 'APU' is selected.
18:28:27 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:28:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:27 INFO  : Context for 'APU' is selected.
18:28:27 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:28:27 INFO  : 'ps7_init' command is executed.
18:28:27 INFO  : 'ps7_post_config' command is executed.
18:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:28 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:28 INFO  : 'con' command is executed.
18:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:28 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:30:46 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:31:14 INFO  : Disconnected from the channel tcfchan#31.
18:31:18 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:32:02 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:33:10 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:34:52 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:35:49 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:36:45 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:39:24 INFO  : Result from executing command 'getProjects': platform_proj
18:39:24 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
18:39:26 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:40:41 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:44:25 INFO  : Result from executing command 'getProjects': platform_proj
18:44:25 INFO  : Result from executing command 'getPlatforms': platform_proj|U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
18:44:26 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:12 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:46:12 INFO  : 'jtag frequency' command is executed.
18:46:12 INFO  : Context for 'APU' is selected.
18:46:12 INFO  : System reset is completed.
18:46:16 INFO  : 'after 3000' command is executed.
18:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:46:18 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:46:18 INFO  : Context for 'APU' is selected.
18:46:18 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:18 INFO  : Context for 'APU' is selected.
18:46:18 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:46:19 INFO  : 'ps7_init' command is executed.
18:46:19 INFO  : 'ps7_post_config' command is executed.
18:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:19 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:19 INFO  : 'con' command is executed.
18:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:19 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:48:35 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:50:24 INFO  : Disconnected from the channel tcfchan#45.
18:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:25 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:50:25 INFO  : 'jtag frequency' command is executed.
18:50:25 INFO  : Context for 'APU' is selected.
18:50:25 INFO  : System reset is completed.
18:50:28 INFO  : 'after 3000' command is executed.
18:50:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:50:31 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:50:31 INFO  : Context for 'APU' is selected.
18:50:31 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:50:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:31 INFO  : Context for 'APU' is selected.
18:50:31 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:50:31 INFO  : 'ps7_init' command is executed.
18:50:31 INFO  : 'ps7_post_config' command is executed.
18:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:32 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:32 INFO  : 'con' command is executed.
18:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:32 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:50:49 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:51:38 INFO  : Disconnected from the channel tcfchan#47.
18:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:38 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:51:38 INFO  : 'jtag frequency' command is executed.
18:51:38 INFO  : Context for 'APU' is selected.
18:51:39 INFO  : System reset is completed.
18:51:42 INFO  : 'after 3000' command is executed.
18:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:51:44 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:51:44 INFO  : Context for 'APU' is selected.
18:51:44 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:51:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:44 INFO  : Context for 'APU' is selected.
18:51:44 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:51:45 INFO  : 'ps7_init' command is executed.
18:51:45 INFO  : 'ps7_post_config' command is executed.
18:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:45 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:46 INFO  : 'con' command is executed.
18:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:46 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:52:15 INFO  : Disconnected from the channel tcfchan#49.
18:52:19 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:31 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:53:31 INFO  : 'jtag frequency' command is executed.
18:53:31 INFO  : Context for 'APU' is selected.
18:53:32 INFO  : System reset is completed.
18:53:35 INFO  : 'after 3000' command is executed.
18:53:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:53:37 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:53:37 INFO  : Context for 'APU' is selected.
18:53:37 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:53:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:37 INFO  : Context for 'APU' is selected.
18:53:37 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:53:38 INFO  : 'ps7_init' command is executed.
18:53:38 INFO  : 'ps7_post_config' command is executed.
18:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:38 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:39 INFO  : 'con' command is executed.
18:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:39 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:54:38 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:55:26 INFO  : Disconnected from the channel tcfchan#51.
18:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:26 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:55:26 INFO  : 'jtag frequency' command is executed.
18:55:26 INFO  : Context for 'APU' is selected.
18:55:27 INFO  : System reset is completed.
18:55:30 INFO  : 'after 3000' command is executed.
18:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:55:32 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:55:32 INFO  : Context for 'APU' is selected.
18:55:32 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:32 INFO  : Context for 'APU' is selected.
18:55:32 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:55:33 INFO  : 'ps7_init' command is executed.
18:55:33 INFO  : 'ps7_post_config' command is executed.
18:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:33 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:34 INFO  : 'con' command is executed.
18:55:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:34 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
18:57:44 INFO  : Disconnected from the channel tcfchan#53.
18:57:47 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
18:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:44 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:58:44 INFO  : 'jtag frequency' command is executed.
18:58:44 INFO  : Context for 'APU' is selected.
18:58:44 INFO  : System reset is completed.
18:58:47 INFO  : 'after 3000' command is executed.
18:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:58:50 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
18:58:50 INFO  : Context for 'APU' is selected.
18:58:50 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
18:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:50 INFO  : Context for 'APU' is selected.
18:58:50 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
18:58:50 INFO  : 'ps7_init' command is executed.
18:58:50 INFO  : 'ps7_post_config' command is executed.
18:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:51 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:51 INFO  : 'con' command is executed.
18:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:51 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:02:11 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:03:01 INFO  : Disconnected from the channel tcfchan#55.
19:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:02 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:03:02 INFO  : 'jtag frequency' command is executed.
19:03:02 INFO  : Context for 'APU' is selected.
19:03:02 INFO  : System reset is completed.
19:03:05 INFO  : 'after 3000' command is executed.
19:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:03:08 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:03:08 INFO  : Context for 'APU' is selected.
19:03:08 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:08 INFO  : Context for 'APU' is selected.
19:03:08 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:03:08 INFO  : 'ps7_init' command is executed.
19:03:08 INFO  : 'ps7_post_config' command is executed.
19:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:09 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:09 INFO  : 'con' command is executed.
19:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:09 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:05:42 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:05:43 INFO  : Disconnected from the channel tcfchan#57.
19:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:40 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:06:40 INFO  : 'jtag frequency' command is executed.
19:06:41 INFO  : Context for 'APU' is selected.
19:06:41 INFO  : System reset is completed.
19:06:44 INFO  : 'after 3000' command is executed.
19:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:06:47 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:06:47 INFO  : Context for 'APU' is selected.
19:06:47 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:47 INFO  : Context for 'APU' is selected.
19:06:47 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:06:47 INFO  : 'ps7_init' command is executed.
19:06:47 INFO  : 'ps7_post_config' command is executed.
19:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:48 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:48 INFO  : 'con' command is executed.
19:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:48 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:09:50 INFO  : Disconnected from the channel tcfchan#59.
19:09:54 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:12:13 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:12:47 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:14 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:13:14 INFO  : 'jtag frequency' command is executed.
19:13:14 INFO  : Context for 'APU' is selected.
19:13:14 INFO  : System reset is completed.
19:13:17 INFO  : 'after 3000' command is executed.
19:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:13:20 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:13:20 INFO  : Context for 'APU' is selected.
19:13:20 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:20 INFO  : Context for 'APU' is selected.
19:13:20 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:13:20 INFO  : 'ps7_init' command is executed.
19:13:20 INFO  : 'ps7_post_config' command is executed.
19:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:21 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:21 INFO  : 'con' command is executed.
19:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:21 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:16:28 INFO  : Disconnected from the channel tcfchan#62.
19:16:32 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:32 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:17:32 INFO  : 'jtag frequency' command is executed.
19:17:32 INFO  : Context for 'APU' is selected.
19:17:32 INFO  : System reset is completed.
19:17:35 INFO  : 'after 3000' command is executed.
19:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:17:38 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:17:38 INFO  : Context for 'APU' is selected.
19:17:38 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:38 INFO  : Context for 'APU' is selected.
19:17:38 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:17:38 INFO  : 'ps7_init' command is executed.
19:17:38 INFO  : 'ps7_post_config' command is executed.
19:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:39 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:39 INFO  : 'con' command is executed.
19:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:39 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:19:17 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:19:30 INFO  : Disconnected from the channel tcfchan#64.
19:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:31 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:19:31 INFO  : 'jtag frequency' command is executed.
19:19:31 INFO  : Context for 'APU' is selected.
19:19:31 INFO  : System reset is completed.
19:19:34 INFO  : 'after 3000' command is executed.
19:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:19:37 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:19:37 INFO  : Context for 'APU' is selected.
19:19:37 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:19:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:37 INFO  : Context for 'APU' is selected.
19:19:37 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:19:38 INFO  : 'ps7_init' command is executed.
19:19:38 INFO  : 'ps7_post_config' command is executed.
19:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:38 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:39 INFO  : 'con' command is executed.
19:19:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:19:39 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:19:57 INFO  : Disconnected from the channel tcfchan#65.
19:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:01 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:20:01 INFO  : 'jtag frequency' command is executed.
19:20:01 INFO  : Context for 'APU' is selected.
19:20:02 INFO  : System reset is completed.
19:20:05 INFO  : 'after 3000' command is executed.
19:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:20:07 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:20:07 INFO  : Context for 'APU' is selected.
19:20:07 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:08 INFO  : Context for 'APU' is selected.
19:20:08 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:20:08 INFO  : 'ps7_init' command is executed.
19:20:08 INFO  : 'ps7_post_config' command is executed.
19:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:09 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:09 INFO  : 'con' command is executed.
19:20:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:09 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:26:58 INFO  : Disconnected from the channel tcfchan#66.
19:27:00 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:54 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:27:54 INFO  : 'jtag frequency' command is executed.
19:27:54 INFO  : Context for 'APU' is selected.
19:27:55 INFO  : System reset is completed.
19:27:58 INFO  : 'after 3000' command is executed.
19:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:28:00 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:28:00 INFO  : Context for 'APU' is selected.
19:28:00 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:28:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:00 INFO  : Context for 'APU' is selected.
19:28:01 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:28:01 INFO  : 'ps7_init' command is executed.
19:28:01 INFO  : 'ps7_post_config' command is executed.
19:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:01 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:02 INFO  : 'con' command is executed.
19:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:02 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:29:11 INFO  : Disconnected from the channel tcfchan#68.
19:29:14 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:30:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:42 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:30:43 INFO  : 'jtag frequency' command is executed.
19:30:43 INFO  : Context for 'APU' is selected.
19:30:43 INFO  : System reset is completed.
19:30:46 INFO  : 'after 3000' command is executed.
19:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:30:48 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:30:48 INFO  : Context for 'APU' is selected.
19:30:48 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:30:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:49 INFO  : Context for 'APU' is selected.
19:30:49 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:30:49 INFO  : 'ps7_init' command is executed.
19:30:49 INFO  : 'ps7_post_config' command is executed.
19:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:50 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:50 INFO  : 'con' command is executed.
19:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:50 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:31:45 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:32:34 INFO  : Disconnected from the channel tcfchan#70.
19:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:35 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:32:35 INFO  : 'jtag frequency' command is executed.
19:32:35 INFO  : Context for 'APU' is selected.
19:32:35 INFO  : System reset is completed.
19:32:38 INFO  : 'after 3000' command is executed.
19:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:32:41 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:32:41 INFO  : Context for 'APU' is selected.
19:32:41 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:32:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:41 INFO  : Context for 'APU' is selected.
19:32:41 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:32:42 INFO  : 'ps7_init' command is executed.
19:32:42 INFO  : 'ps7_post_config' command is executed.
19:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:42 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:43 INFO  : 'con' command is executed.
19:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:43 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:33:42 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:34:31 INFO  : Disconnected from the channel tcfchan#72.
19:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:31 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:34:31 INFO  : 'jtag frequency' command is executed.
19:34:31 INFO  : Context for 'APU' is selected.
19:34:32 INFO  : System reset is completed.
19:34:35 INFO  : 'after 3000' command is executed.
19:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:34:37 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:34:37 INFO  : Context for 'APU' is selected.
19:34:37 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:37 INFO  : Context for 'APU' is selected.
19:34:37 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:34:38 INFO  : 'ps7_init' command is executed.
19:34:38 INFO  : 'ps7_post_config' command is executed.
19:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:38 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:39 INFO  : 'con' command is executed.
19:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:34:39 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:36:48 INFO  : Disconnected from the channel tcfchan#74.
19:36:50 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:07 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:37:07 INFO  : 'jtag frequency' command is executed.
19:37:07 INFO  : Context for 'APU' is selected.
19:37:07 INFO  : System reset is completed.
19:37:10 INFO  : 'after 3000' command is executed.
19:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:37:13 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:37:14 INFO  : Context for 'APU' is selected.
19:37:14 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:37:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:14 INFO  : Context for 'APU' is selected.
19:37:14 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:37:14 INFO  : 'ps7_init' command is executed.
19:37:14 INFO  : 'ps7_post_config' command is executed.
19:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:15 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:15 INFO  : 'con' command is executed.
19:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:15 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:37:28 INFO  : Disconnected from the channel tcfchan#75.
19:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:46 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:37:46 INFO  : 'jtag frequency' command is executed.
19:37:46 INFO  : Context for 'APU' is selected.
19:37:46 INFO  : System reset is completed.
19:37:49 INFO  : 'after 3000' command is executed.
19:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:37:52 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:37:52 INFO  : Context for 'APU' is selected.
19:37:52 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:37:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:52 INFO  : Context for 'APU' is selected.
19:37:52 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:37:52 INFO  : 'ps7_init' command is executed.
19:37:52 INFO  : 'ps7_post_config' command is executed.
19:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:53 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:53 INFO  : 'con' command is executed.
19:37:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:53 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:38:18 INFO  : Disconnected from the channel tcfchan#76.
19:38:23 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:18 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:39:18 INFO  : 'jtag frequency' command is executed.
19:39:18 INFO  : Context for 'APU' is selected.
19:39:18 INFO  : System reset is completed.
19:39:21 INFO  : 'after 3000' command is executed.
19:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:39:23 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:39:23 INFO  : Context for 'APU' is selected.
19:39:23 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:24 INFO  : Context for 'APU' is selected.
19:39:24 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:39:24 INFO  : 'ps7_init' command is executed.
19:39:24 INFO  : 'ps7_post_config' command is executed.
19:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:24 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:25 INFO  : 'con' command is executed.
19:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:25 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:40:36 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:40:37 INFO  : Disconnected from the channel tcfchan#78.
19:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:48 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:40:48 INFO  : 'jtag frequency' command is executed.
19:40:48 INFO  : Context for 'APU' is selected.
19:40:49 INFO  : System reset is completed.
19:40:52 INFO  : 'after 3000' command is executed.
19:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:40:54 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:40:54 INFO  : Context for 'APU' is selected.
19:40:54 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:54 INFO  : Context for 'APU' is selected.
19:40:54 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:40:55 INFO  : 'ps7_init' command is executed.
19:40:55 INFO  : 'ps7_post_config' command is executed.
19:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:55 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:55 INFO  : 'con' command is executed.
19:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:55 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:41:51 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:41:53 INFO  : Disconnected from the channel tcfchan#79.
19:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:04 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:42:04 INFO  : 'jtag frequency' command is executed.
19:42:04 INFO  : Context for 'APU' is selected.
19:42:05 INFO  : System reset is completed.
19:42:08 INFO  : 'after 3000' command is executed.
19:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:42:10 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:42:10 INFO  : Context for 'APU' is selected.
19:42:10 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:10 INFO  : Context for 'APU' is selected.
19:42:10 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:42:11 INFO  : 'ps7_init' command is executed.
19:42:11 INFO  : 'ps7_post_config' command is executed.
19:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:11 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:12 INFO  : 'con' command is executed.
19:42:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:12 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:42:49 INFO  : Disconnected from the channel tcfchan#80.
19:42:51 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:43:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:44 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:43:45 INFO  : 'jtag frequency' command is executed.
19:43:45 INFO  : Context for 'APU' is selected.
19:43:45 INFO  : System reset is completed.
19:43:48 INFO  : 'after 3000' command is executed.
19:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:43:50 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:43:50 INFO  : Context for 'APU' is selected.
19:43:51 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:51 INFO  : Context for 'APU' is selected.
19:43:51 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:43:51 INFO  : 'ps7_init' command is executed.
19:43:51 INFO  : 'ps7_post_config' command is executed.
19:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:52 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:52 INFO  : 'con' command is executed.
19:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:52 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:44:17 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:45:09 INFO  : Disconnected from the channel tcfchan#82.
19:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:10 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:45:10 INFO  : 'jtag frequency' command is executed.
19:45:10 INFO  : Context for 'APU' is selected.
19:45:10 INFO  : System reset is completed.
19:45:13 INFO  : 'after 3000' command is executed.
19:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:45:16 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:45:16 INFO  : Context for 'APU' is selected.
19:45:16 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:16 INFO  : Context for 'APU' is selected.
19:45:16 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:45:16 INFO  : 'ps7_init' command is executed.
19:45:16 INFO  : 'ps7_post_config' command is executed.
19:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:17 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:17 INFO  : 'con' command is executed.
19:45:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:17 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:45:35 INFO  : Disconnected from the channel tcfchan#84.
19:45:39 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:56 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:45:56 INFO  : 'jtag frequency' command is executed.
19:45:56 INFO  : Context for 'APU' is selected.
19:45:56 INFO  : System reset is completed.
19:45:59 INFO  : 'after 3000' command is executed.
19:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:46:01 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:46:02 INFO  : Context for 'APU' is selected.
19:46:02 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:46:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:02 INFO  : Context for 'APU' is selected.
19:46:02 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:46:02 INFO  : 'ps7_init' command is executed.
19:46:02 INFO  : 'ps7_post_config' command is executed.
19:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:03 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:03 INFO  : 'con' command is executed.
19:46:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:03 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:46:57 INFO  : Disconnected from the channel tcfchan#85.
19:48:00 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:18 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:48:18 INFO  : 'jtag frequency' command is executed.
19:48:18 INFO  : Context for 'APU' is selected.
19:48:18 INFO  : System reset is completed.
19:48:21 INFO  : 'after 3000' command is executed.
19:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:48:23 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:48:24 INFO  : Context for 'APU' is selected.
19:48:24 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:24 INFO  : Context for 'APU' is selected.
19:48:24 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:48:24 INFO  : 'ps7_init' command is executed.
19:48:24 INFO  : 'ps7_post_config' command is executed.
19:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:25 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:25 INFO  : 'con' command is executed.
19:48:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:25 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:49:08 INFO  : Disconnected from the channel tcfchan#86.
19:49:53 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:50:36 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:51:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:40 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:51:40 INFO  : 'jtag frequency' command is executed.
19:51:40 INFO  : Context for 'APU' is selected.
19:51:41 INFO  : System reset is completed.
19:51:44 INFO  : 'after 3000' command is executed.
19:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:51:46 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:51:46 INFO  : Context for 'APU' is selected.
19:51:46 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:51:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:46 INFO  : Context for 'APU' is selected.
19:51:47 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:51:47 INFO  : 'ps7_init' command is executed.
19:51:47 INFO  : 'ps7_post_config' command is executed.
19:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:47 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:48 INFO  : 'con' command is executed.
19:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:51:48 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:52:08 INFO  : Disconnected from the channel tcfchan#88.
19:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:11 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:52:11 INFO  : 'jtag frequency' command is executed.
19:52:11 INFO  : Context for 'APU' is selected.
19:52:11 INFO  : System reset is completed.
19:52:14 INFO  : 'after 3000' command is executed.
19:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:52:17 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:52:17 INFO  : Context for 'APU' is selected.
19:52:17 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:17 INFO  : Context for 'APU' is selected.
19:52:17 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:52:17 INFO  : 'ps7_init' command is executed.
19:52:17 INFO  : 'ps7_post_config' command is executed.
19:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:18 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:18 INFO  : 'con' command is executed.
19:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:18 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:52:55 INFO  : Disconnected from the channel tcfchan#89.
19:55:46 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:02 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:56:02 INFO  : 'jtag frequency' command is executed.
19:56:02 INFO  : Context for 'APU' is selected.
19:56:02 INFO  : System reset is completed.
19:56:05 INFO  : 'after 3000' command is executed.
19:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:56:08 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:56:08 INFO  : Context for 'APU' is selected.
19:56:08 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:08 INFO  : Context for 'APU' is selected.
19:56:08 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:56:09 INFO  : 'ps7_init' command is executed.
19:56:09 INFO  : 'ps7_post_config' command is executed.
19:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:09 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:09 INFO  : 'con' command is executed.
19:56:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:09 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
20:00:03 INFO  : Disconnected from the channel tcfchan#90.
20:00:05 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:31:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\School\ENSC462_Final_Project\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
19:31:26 INFO  : XSCT server has started successfully.
19:31:26 INFO  : Successfully done setting XSCT server connection channel  
19:31:26 INFO  : plnx-install-location is set to ''
19:31:26 INFO  : Successfully done setting workspace for the tool. 
19:31:30 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


19:31:30 INFO  : Platform repository initialization has completed.
19:31:30 INFO  : Registering command handlers for Vitis TCF services
19:31:30 INFO  : Successfully done query RDI_DATADIR 
19:43:50 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:43:50 ERROR : Failed to get platform details for the project 'sd_iic_config'. Cannot sync application flags.
19:43:57 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:43:57 ERROR : Failed to get platform details for the project 'sd_iic_config'. Cannot sync application flags.
19:44:27 INFO  : Result from executing command 'getProjects': platform_proj
19:44:27 INFO  : Result from executing command 'getPlatforms': 
19:44:42 INFO  : Result from executing command 'getProjects': platform_proj
19:44:42 INFO  : Result from executing command 'getPlatforms': platform_proj|C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/platform_proj.xpfm
19:44:42 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:45:04 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:45:42 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:46:22 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
19:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:43 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:46:43 INFO  : 'jtag frequency' command is executed.
19:46:43 INFO  : Context for 'APU' is selected.
19:46:43 INFO  : System reset is completed.
19:46:46 INFO  : 'after 3000' command is executed.
19:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:46:49 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
19:46:49 INFO  : Context for 'APU' is selected.
19:46:49 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
19:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:49 INFO  : Context for 'APU' is selected.
19:46:49 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
19:46:49 INFO  : 'ps7_init' command is executed.
19:46:49 INFO  : 'ps7_post_config' command is executed.
19:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:49 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:49 INFO  : 'con' command is executed.
19:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:49 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
19:47:00 INFO  : Disconnected from the channel tcfchan#9.
20:02:18 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
20:02:35 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
20:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:48 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
20:02:48 INFO  : 'jtag frequency' command is executed.
20:02:48 INFO  : Context for 'APU' is selected.
20:02:48 INFO  : System reset is completed.
20:02:51 INFO  : 'after 3000' command is executed.
20:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
20:02:53 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
20:02:53 INFO  : Context for 'APU' is selected.
20:02:53 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
20:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:53 INFO  : Context for 'APU' is selected.
20:02:53 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
20:02:54 INFO  : 'ps7_init' command is executed.
20:02:54 INFO  : 'ps7_post_config' command is executed.
20:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:54 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:54 INFO  : 'con' command is executed.
20:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:54 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
20:03:22 INFO  : Disconnected from the channel tcfchan#12.
20:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:36 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
20:03:36 INFO  : 'jtag frequency' command is executed.
20:03:36 INFO  : Context for 'APU' is selected.
20:03:37 INFO  : System reset is completed.
20:03:40 INFO  : 'after 3000' command is executed.
20:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
20:03:42 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
20:03:42 INFO  : Context for 'APU' is selected.
20:03:42 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
20:03:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:42 INFO  : Context for 'APU' is selected.
20:03:42 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
20:03:42 INFO  : 'ps7_init' command is executed.
20:03:42 INFO  : 'ps7_post_config' command is executed.
20:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:43 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:43 INFO  : 'con' command is executed.
20:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:43 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
20:04:00 INFO  : Disconnected from the channel tcfchan#13.
20:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:14 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
20:05:14 INFO  : 'jtag frequency' command is executed.
20:05:14 INFO  : Context for 'APU' is selected.
20:05:14 INFO  : System reset is completed.
20:05:17 INFO  : 'after 3000' command is executed.
20:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
20:05:20 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
20:05:20 INFO  : Context for 'APU' is selected.
20:05:20 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
20:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:20 INFO  : Context for 'APU' is selected.
20:05:20 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
20:05:20 INFO  : 'ps7_init' command is executed.
20:05:20 INFO  : 'ps7_post_config' command is executed.
20:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:20 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:21 INFO  : 'con' command is executed.
20:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:21 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
20:09:34 INFO  : Checking for BSP changes to sync application flags for project 'sd_iic_config'...
20:09:40 INFO  : Disconnected from the channel tcfchan#14.
20:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:40 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
20:09:40 INFO  : 'jtag frequency' command is executed.
20:09:40 INFO  : Context for 'APU' is selected.
20:09:41 INFO  : System reset is completed.
20:09:44 INFO  : 'after 3000' command is executed.
20:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
20:09:46 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
20:09:46 INFO  : Context for 'APU' is selected.
20:09:46 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
20:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:46 INFO  : Context for 'APU' is selected.
20:09:46 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
20:09:46 INFO  : 'ps7_init' command is executed.
20:09:46 INFO  : 'ps7_post_config' command is executed.
20:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:47 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:47 INFO  : 'con' command is executed.
20:09:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:47 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
20:11:25 INFO  : Disconnected from the channel tcfchan#16.
20:12:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:18 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
20:12:18 INFO  : 'jtag frequency' command is executed.
20:12:18 INFO  : Context for 'APU' is selected.
20:12:18 INFO  : System reset is completed.
20:12:21 INFO  : 'after 3000' command is executed.
20:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
20:12:24 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit"
20:12:24 INFO  : Context for 'APU' is selected.
20:12:24 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa'.
20:12:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:24 INFO  : Context for 'APU' is selected.
20:12:24 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl' is done.
20:12:24 INFO  : 'ps7_init' command is executed.
20:12:24 INFO  : 'ps7_post_config' command is executed.
20:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:25 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/platform_proj/export/platform_proj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/1_2_SD_Card/vitis_workspace/sd_iic_config/Debug/sd_iic_config.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:25 INFO  : 'con' command is executed.
20:12:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:25 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\1_2_SD_Card\vitis_workspace\sd_iic_config_system\_ide\scripts\systemdebugger_sd_iic_config_system_standalone.tcl'
20:20:41 INFO  : Disconnected from the channel tcfchan#17.
15:03:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
15:03:41 INFO  : XSCT server has started successfully.
15:03:41 INFO  : plnx-install-location is set to ''
15:03:41 INFO  : Successfully done setting XSCT server connection channel  
15:03:41 INFO  : Successfully done setting workspace for the tool. 
15:03:44 INFO  : Registering command handlers for Vitis TCF services
15:03:45 INFO  : Platform repository initialization has completed.
15:03:45 INFO  : Successfully done query RDI_DATADIR 
16:10:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\1_2_SD_Card\vitis_workspace\temp_xsdb_launch_script.tcl
16:10:26 INFO  : XSCT server has started successfully.
16:10:26 INFO  : plnx-install-location is set to ''
16:10:26 INFO  : Successfully done setting XSCT server connection channel  
16:10:26 INFO  : Successfully done setting workspace for the tool. 
16:10:28 INFO  : Registering command handlers for Vitis TCF services
16:10:29 INFO  : Platform repository initialization has completed.
16:10:30 INFO  : Successfully done query RDI_DATADIR 
