{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662233854595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662233854596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 13:37:34 2022 " "Processing started: Sat Sep 03 13:37:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662233854596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233854596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233854597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662233855637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662233855637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloxor.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloxor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloXOR " "Found entity 1: moduloXOR" {  } { { "moduloXOR.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloXOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulosuma.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulosuma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloSuma " "Found entity 1: moduloSuma" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloshiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloshiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloShiftR " "Found entity 1: moduloShiftR" {  } { { "moduloShiftR.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloShiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloshiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloshiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloShiftL " "Found entity 1: moduloShiftL" {  } { { "moduloShiftL.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloShiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloresta.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloresta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloResta " "Found entity 1: moduloResta" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloor.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloOR " "Found entity 1: moduloOR" {  } { { "moduloOR.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulomultiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulomultiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloMultiplicacion " "Found entity 1: moduloMultiplicacion" {  } { { "moduloMultiplicacion.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloMultiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulomodulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulomodulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloModulo " "Found entity 1: moduloModulo" {  } { { "moduloModulo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloModulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodivision.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodivision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDivision " "Found entity 1: moduloDivision" {  } { { "moduloDivision.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDivision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroloperaciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroloperaciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControlOperaciones " "Found entity 1: moduloControlOperaciones" {  } { { "moduloControlOperaciones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloControlOperaciones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloand.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloAND " "Found entity 1: moduloAND" {  } { { "moduloAND.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1 " "Found entity 1: Problema1" {  } { { "Problema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplayresultado.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodisplayresultado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplayResultado " "Found entity 1: moduloDisplayResultado" {  } { { "moduloDisplayResultado.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayResultado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplaybanderas.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodisplaybanderas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplayBanderas " "Found entity 1: moduloDisplayBanderas" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchproblema1.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchproblema1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchProblema1 " "Found entity 1: TestbenchProblema1" {  } { { "TestbenchProblema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/TestbenchProblema1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233869306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema1 " "Elaborating entity \"Problema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662233869479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "Problema1.sv" "ALU0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloAND ALU:ALU0\|moduloAND:moduloAND0 " "Elaborating entity \"moduloAND\" for hierarchy \"ALU:ALU0\|moduloAND:moduloAND0\"" {  } { { "ALU.sv" "moduloAND0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloOR ALU:ALU0\|moduloOR:moduloOR0 " "Elaborating entity \"moduloOR\" for hierarchy \"ALU:ALU0\|moduloOR:moduloOR0\"" {  } { { "ALU.sv" "moduloOR0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloXOR ALU:ALU0\|moduloXOR:moduloXOR0 " "Elaborating entity \"moduloXOR\" for hierarchy \"ALU:ALU0\|moduloXOR:moduloXOR0\"" {  } { { "ALU.sv" "moduloXOR0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloShiftL ALU:ALU0\|moduloShiftL:moduloShiftL0 " "Elaborating entity \"moduloShiftL\" for hierarchy \"ALU:ALU0\|moduloShiftL:moduloShiftL0\"" {  } { { "ALU.sv" "moduloShiftL0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloShiftR ALU:ALU0\|moduloShiftR:moduloShiftR0 " "Elaborating entity \"moduloShiftR\" for hierarchy \"ALU:ALU0\|moduloShiftR:moduloShiftR0\"" {  } { { "ALU.sv" "moduloShiftR0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloSuma ALU:ALU0\|moduloSuma:moduloSuma0 " "Elaborating entity \"moduloSuma\" for hierarchy \"ALU:ALU0\|moduloSuma:moduloSuma0\"" {  } { { "ALU.sv" "moduloSuma0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869501 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado moduloSuma.sv(5) " "Verilog HDL Always Construct warning at moduloSuma.sv(5): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662233869502 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] moduloSuma.sv(9) " "Inferred latch for \"resultado\[0\]\" at moduloSuma.sv(9)" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869502 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] moduloSuma.sv(9) " "Inferred latch for \"resultado\[1\]\" at moduloSuma.sv(9)" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869503 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] moduloSuma.sv(9) " "Inferred latch for \"resultado\[2\]\" at moduloSuma.sv(9)" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869503 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] moduloSuma.sv(9) " "Inferred latch for \"resultado\[3\]\" at moduloSuma.sv(9)" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869503 "|Problema1|ALU:ALU0|moduloSuma:moduloSuma0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloResta ALU:ALU0\|moduloResta:moduloResta0 " "Elaborating entity \"moduloResta\" for hierarchy \"ALU:ALU0\|moduloResta:moduloResta0\"" {  } { { "ALU.sv" "moduloResta0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869505 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado moduloResta.sv(5) " "Verilog HDL Always Construct warning at moduloResta.sv(5): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662233869506 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] moduloResta.sv(17) " "Inferred latch for \"resultado\[0\]\" at moduloResta.sv(17)" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869506 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] moduloResta.sv(17) " "Inferred latch for \"resultado\[1\]\" at moduloResta.sv(17)" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869506 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] moduloResta.sv(17) " "Inferred latch for \"resultado\[2\]\" at moduloResta.sv(17)" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869506 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] moduloResta.sv(17) " "Inferred latch for \"resultado\[3\]\" at moduloResta.sv(17)" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869506 "|Problema1|ALU:ALU0|moduloResta:moduloResta0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloMultiplicacion ALU:ALU0\|moduloMultiplicacion:moduloMultiplicacion0 " "Elaborating entity \"moduloMultiplicacion\" for hierarchy \"ALU:ALU0\|moduloMultiplicacion:moduloMultiplicacion0\"" {  } { { "ALU.sv" "moduloMultiplicacion0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDivision ALU:ALU0\|moduloDivision:moduloDivision0 " "Elaborating entity \"moduloDivision\" for hierarchy \"ALU:ALU0\|moduloDivision:moduloDivision0\"" {  } { { "ALU.sv" "moduloDivision0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloModulo ALU:ALU0\|moduloModulo:moduloModulo0 " "Elaborating entity \"moduloModulo\" for hierarchy \"ALU:ALU0\|moduloModulo:moduloModulo0\"" {  } { { "ALU.sv" "moduloModulo0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControlOperaciones ALU:ALU0\|moduloControlOperaciones:moduloControlOperaciones0 " "Elaborating entity \"moduloControlOperaciones\" for hierarchy \"ALU:ALU0\|moduloControlOperaciones:moduloControlOperaciones0\"" {  } { { "ALU.sv" "moduloControlOperaciones0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDisplayBanderas ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0 " "Elaborating entity \"moduloDisplayBanderas\" for hierarchy \"ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\"" {  } { { "ALU.sv" "moduloDisplayBanderas0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/ALU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869538 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N moduloDisplayBanderas.sv(7) " "Verilog HDL Always Construct warning at moduloDisplayBanderas.sv(7): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662233869540 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C moduloDisplayBanderas.sv(7) " "Verilog HDL Always Construct warning at moduloDisplayBanderas.sv(7): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662233869540 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z moduloDisplayBanderas.sv(7) " "Verilog HDL Always Construct warning at moduloDisplayBanderas.sv(7): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662233869540 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z moduloDisplayBanderas.sv(7) " "Inferred latch for \"Z\" at moduloDisplayBanderas.sv(7)" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869540 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C moduloDisplayBanderas.sv(7) " "Inferred latch for \"C\" at moduloDisplayBanderas.sv(7)" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869540 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N moduloDisplayBanderas.sv(7) " "Inferred latch for \"N\" at moduloDisplayBanderas.sv(7)" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233869540 "|Problema1|ALU:ALU0|moduloDisplayBanderas:moduloDisplayBanderas0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDisplayResultado moduloDisplayResultado:moduloDisplayResultado0 " "Elaborating entity \"moduloDisplayResultado\" for hierarchy \"moduloDisplayResultado:moduloDisplayResultado0\"" {  } { { "Problema1.sv" "moduloDisplayResultado0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233869542 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "error moduloDisplayResultado.sv(11) " "Verilog HDL Always Construct warning at moduloDisplayResultado.sv(11): variable \"error\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDisplayResultado.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayResultado.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662233869544 "|Problema1|moduloDisplayResultado:moduloDisplayResultado0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seleccionOperacion moduloDisplayResultado.sv(11) " "Verilog HDL Always Construct warning at moduloDisplayResultado.sv(11): variable \"seleccionOperacion\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDisplayResultado.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayResultado.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662233869544 "|Problema1|moduloDisplayResultado:moduloDisplayResultado0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[0\] " "LATCH primitive \"ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[0\]\" is permanently enabled" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloResta:moduloResta0\|resultado\[0\] " "LATCH primitive \"ALU:ALU0\|moduloResta:moduloResta0\|resultado\[0\]\" is permanently enabled" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[1\] " "LATCH primitive \"ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[1\]\" is permanently enabled" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloResta:moduloResta0\|resultado\[1\] " "LATCH primitive \"ALU:ALU0\|moduloResta:moduloResta0\|resultado\[1\]\" is permanently enabled" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[2\] " "LATCH primitive \"ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[2\]\" is permanently enabled" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloResta:moduloResta0\|resultado\[2\] " "LATCH primitive \"ALU:ALU0\|moduloResta:moduloResta0\|resultado\[2\]\" is permanently enabled" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[3\] " "LATCH primitive \"ALU:ALU0\|moduloSuma:moduloSuma0\|resultado\[3\]\" is permanently enabled" {  } { { "moduloSuma.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloSuma.sv" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloResta:moduloResta0\|resultado\[3\] " "LATCH primitive \"ALU:ALU0\|moduloResta:moduloResta0\|resultado\[3\]\" is permanently enabled" {  } { { "moduloResta.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloResta.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|C " "LATCH primitive \"ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|C\" is permanently enabled" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|N " "LATCH primitive \"ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|N\" is permanently enabled" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|Z " "LATCH primitive \"ALU:ALU0\|moduloDisplayBanderas:moduloDisplayBanderas0\|Z\" is permanently enabled" {  } { { "moduloDisplayBanderas.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDisplayBanderas.sv" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662233870234 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU0\|moduloModulo:moduloModulo0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU0\|moduloModulo:moduloModulo0\|Mod0\"" {  } { { "moduloModulo.sv" "Mod0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloModulo.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662233870255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU0\|moduloDivision:moduloDivision0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU0\|moduloDivision:moduloDivision0\|Div0\"" {  } { { "moduloDivision.sv" "Div0" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDivision.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662233870255 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1662233870255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU0\|moduloModulo:moduloModulo0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:ALU0\|moduloModulo:moduloModulo0\|lpm_divide:Mod0\"" {  } { { "moduloModulo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloModulo.sv" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233870353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU0\|moduloModulo:moduloModulo0\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:ALU0\|moduloModulo:moduloModulo0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662233870353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662233870353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662233870353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662233870353 ""}  } { { "moduloModulo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloModulo.sv" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662233870353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233870457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233870457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233870490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233870490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233870527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233870527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU0\|moduloDivision:moduloDivision0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ALU0\|moduloDivision:moduloDivision0\|lpm_divide:Div0\"" {  } { { "moduloDivision.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDivision.sv" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233870544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU0\|moduloDivision:moduloDivision0\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ALU0\|moduloDivision:moduloDivision0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662233870545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662233870545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662233870545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662233870545 ""}  } { { "moduloDivision.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/moduloDivision.sv" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662233870545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662233870629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233870629 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "displayResultado0\[6\] VCC " "Pin \"displayResultado0\[6\]\" is stuck at VCC" {  } { { "Problema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662233870996 "|Problema1|displayResultado0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayResultado1\[6\] VCC " "Pin \"displayResultado1\[6\]\" is stuck at VCC" {  } { { "Problema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662233870996 "|Problema1|displayResultado1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayResultado2\[6\] VCC " "Pin \"displayResultado2\[6\]\" is stuck at VCC" {  } { { "Problema1.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/CE3201Laboratorio3/Problema1/Problema1.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662233870996 "|Problema1|displayResultado2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662233870996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662233871160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662233871772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662233871772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662233872030 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662233872030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662233872030 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1662233872030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662233872030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662233872204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 13:37:52 2022 " "Processing ended: Sat Sep 03 13:37:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662233872204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662233872204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662233872204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662233872204 ""}
