Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\project2\final.v" into library work
Parsing module <final>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <final>.
WARNING:HDLCompiler:413 - "D:\project2\final.v" Line 74: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\project2\final.v" Line 111: Assignment to result_in ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <final>.
    Related source file is "D:\project2\final.v".
WARNING:Xst:647 - Input <DPSwitch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit register for signal <cycle>.
    Found 8-bit register for signal <LED>.
    Found 8-bit register for signal <instruction>.
    Found 8-bit register for signal <opCode_2>.
    Found 8-bit register for signal <opCode_4>.
    Found 8-bit register for signal <Rrd>.
    Found 8-bit register for signal <Rrs>.
    Found 8-bit register for signal <Rrt>.
    Found 8-bit register for signal <imm>.
    Found 8-bit register for signal <result>.
    Found 8-bit register for signal <D>.
    Found 8-bit register for signal <C>.
    Found 8-bit register for signal <B>.
    Found 8-bit register for signal <A>.
    Found 1-bit register for signal <clk>.
    Found finite state machine <FSM_0> for signal <cycle>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Rrd[7]_Rrs[7]_sub_41_OUT> created at line 194.
    Found 8-bit adder for signal <PC_in> created at line 74.
    Found 8-bit adder for signal <Rrd[7]_Rrs[7]_add_39_OUT> created at line 190.
    Found 8-bit 4-to-1 multiplexer for signal <Rrd_in> created at line 53.
    Found 8-bit 4-to-1 multiplexer for signal <Rrs_in> created at line 54.
    Found 8-bit 4-to-1 multiplexer for signal <Rrt_in> created at line 55.
    Found 8-bit 7-to-1 multiplexer for signal <_n0420> created at line 187.
    Found 8-bit comparator greater for signal <n0044> created at line 207
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  55 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <final> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 14
 1-bit register                                        : 1
 8-bit register                                        : 13
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 55
 8-bit 2-to-1 multiplexer                              : 52
 8-bit 4-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <opCode_2_2> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_2_3> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_2_4> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_2_5> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_2_6> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_2_7> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_4_4> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_4_5> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_4_6> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opCode_4_7> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_4> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_5> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_6> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imm_7> (without init value) has a constant value of 0 in block <final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <opCode_2<7:2>> (without init value) have a constant value of 0 in block <final>.
WARNING:Xst:2404 -  FFs/Latches <opCode_4<7:4>> (without init value) have a constant value of 0 in block <final>.
WARNING:Xst:2404 -  FFs/Latches <imm<7:4>> (without init value) have a constant value of 0 in block <final>.

Synthesizing (advanced) Unit <final>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <opCode_4[7]_GND_1_o_equal_49_o_0> | high     |
    |     addrA          | connected to signal <Rrs>           |          |
    |     diA            | connected to signal <Rrd>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <LED>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <final> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 55
 8-bit 2-to-1 multiplexer                              : 52
 8-bit 4-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <opCode_2_0> in Unit <final> is equivalent to the following FF/Latch, which will be removed : <opCode_4_2> 
INFO:Xst:2261 - The FF/Latch <opCode_2_1> in Unit <final> is equivalent to the following FF/Latch, which will be removed : <opCode_4_3> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cycle[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
----------------------

Optimizing unit <final> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final, actual ratio is 3.
FlipFlop opCode_2_0 has been replicated 1 time(s)
FlipFlop opCode_2_1 has been replicated 1 time(s)
FlipFlop opCode_4_0 has been replicated 1 time(s)
FlipFlop opCode_4_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : final.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 262
#      INV                         : 1
#      LUT2                        : 16
#      LUT3                        : 24
#      LUT4                        : 14
#      LUT5                        : 25
#      LUT6                        : 163
#      MUXCY                       : 7
#      MUXF7                       : 4
#      XORCY                       : 8
# FlipFlops/Latches                : 96
#      FD                          : 12
#      FDE                         : 84
# RAMS                             : 16
#      RAM128X1D                   : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  11440     0%  
 Number of Slice LUTs:                  307  out of   5720     5%  
    Number used as Logic:               243  out of   5720     4%  
    Number used as Memory:               64  out of   1440     4%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    316
   Number with an unused Flip Flop:     220  out of    316    69%  
   Number with an unused LUT:             9  out of    316     2%  
   Number of fully used LUT-FF pairs:    87  out of    316    27%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                   9  out of    200     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_12MHz                          | BUFGP                  | 1     |
clk                                | BUFG                   | 111   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.292ns (Maximum Frequency: 188.964MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.534ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_12MHz'
  Clock period: 2.216ns (frequency: 451.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            clk (FF)
  Destination:       clk (FF)
  Source Clock:      CLK_12MHz rising
  Destination Clock: CLK_12MHz rising

  Data Path: clk to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  clk (clk)
     INV:I->O              1   0.255   0.681  clk_INV_2_o1_INV_0 (clk_INV_2_o)
     FD:D                      0.074          clk
    ----------------------------------------
    Total                      2.216ns (0.854ns logic, 1.362ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.292ns (frequency: 188.964MHz)
  Total number of paths / destination ports: 3004 / 323
-------------------------------------------------------------------------
Delay:               5.292ns (Levels of Logic = 4)
  Source:            instruction_2 (FF)
  Destination:       D_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: instruction_2 to D_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.525   1.317  instruction_2 (instruction_2)
     LUT2:I0->O           18   0.250   1.511  Mmux_opCode_4[7]_rd[1]_select_101_OUT1032 (Mmux_opCode_4[7]_rd[1]_select_101_OUT1032)
     LUT4:I0->O            1   0.254   0.000  Mmux_opCode_4[7]_rd[1]_select_101_OUT1033_F (N210)
     MUXF7:I0->O           8   0.163   0.944  Mmux_opCode_4[7]_rd[1]_select_101_OUT1033 (Mmux_opCode_4[7]_rd[1]_select_101_OUT103)
     LUT6:I5->O            1   0.254   0.000  Mmux_opCode_4[7]_rd[1]_select_101_OUT101 (opCode_4[7]_rd[1]_select_101_OUT<4>)
     FDE:D                     0.074          D_4
    ----------------------------------------
    Total                      5.292ns (1.520ns logic, 3.772ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.534ns (Levels of Logic = 1)
  Source:            pc_0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      clk rising

  Data Path: pc_0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.525   1.097  pc_0 (pc_0)
     OBUF:I->O                 2.912          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.534ns (3.437ns logic, 1.097ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_12MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_12MHz      |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.292|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.40 secs
 
--> 

Total memory usage is 297108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    4 (   0 filtered)

