OSëŠ” #Kernel ê³¼ additional program ëª¨ìŒ
## Components of Computer System
![[Screenshot 2025-04-06 at 18.13.20.png]]
## OSê°€ í•˜ëŠ” ì¼
1. OSëŠ” í™˜ê²½ì„ ì œê³µí•œë‹¤.
	1. osìì²´ë¡œëŠ” ì˜ë¯¸ìˆëŠ” ê¸°ëŠ¥ì„ í•˜ì§€ ì•Šì§€ë§Œ
	2. osê°€ ì œê³µí•˜ëŠ” í™˜ê²½ ë‚´ì—ì„œ ì‘ì—…ì„ ìš©ì´í•˜ê²Œ í•œë‹¤.
2. OSëŠ” system resourceë¥¼ ê´€ë¦¬í•œë‹¤.
	1. ìœ ì €ì™€ í”„ë¡œê·¸ë¨ì´ system resourceë¥¼ ê³µìœ í•˜ë„ë¡ í•œë‹¤.

## Computer System Operation

ì»´í“¨í„°ë¥¼ ì¼œë©´

1. Bootstrap program(firmware)ì´ ì‹¤í–‰ë¨ (ex. BIOS, UEFI)
2. OS kernel
	1. Boots (init)
	2. waits for some event
	3. Handle event
![[Screenshot 2025-04-06 at 18.14.30.png]]
Modern operating systems are **interrupt driven programs** 

## Modern Computer System
### Common bus
í•˜ë‚˜ì˜ CPUì™€ ì—¬ëŸ¬ê°œì˜ device controllerê°€ ë©”ëª¨ë¦¬ë¥¼ ê³µìœ í•˜ë©° í†µì‹ í•  ìˆ˜ ìˆë„ë¡ ì—°ê²°í•˜ëŠ” íšŒë¡œ
![[Screenshot 2025-04-06 at 18.19.02.png]]
- ê° device controllerëŠ” local bufferë¥¼ ê°€ì§€ê³  ìˆë‹¤.
- I/O ì‘ì—…ì€ deviceì—ì„œ controllerì˜ local bufferë¡œ ì´ë£¨ì–´ì§
- device controllerëŠ” CPUì—ê²Œ inturruptë¥¼ ë°œìƒì‹œì¼œì„œ ì‘ì—… ì™„ë£Œ ëìŒì„ ì•Œë¦°ë‹¤.

# Interrupt
## #Interrupt ë€
- asynchronous signal from hardware or software indicating the need for attention
	- ê° interruptë§ˆë‹¤ **IRQ(Interrupt ReQuest) number** ê°€ ì—°ê²°ë˜ì–´ ìˆë‹¤
	- **interrupt handler (Interrupt Service Routine)** ê°€ ë‹¤ë£¸
- ê° interrupt typeë§ˆë‹¤ ì–´ë–¤ ë™ì‘ì„ í•˜ëŠ”ì§€ ê²°ì •í•˜ëŠ” ì½”ë“œê°€ ì¡´ì¬í•¨
	- **interrupt vector** : table of interrupt handler

### Interrupt handler ì¢…ë¥˜
1. H/W interrupt
	1. CPUì— ì‹ í˜¸ ì „ë‹¬
2. S/W interrupt
	1. System call (monitor call)- programìœ¼ë¡œë¶€í„°ì˜ request
	2. Exception - Divide by zero, invalid memory access, I/O exception ë“±

## Interrupt Mechanism

### Interrupt Handling
1. CPUê°€ í˜„ì¬ ì‘ì—…ì„ ë©ˆì¶”ê³  interrupt handlerë¥¼ ì‹¤í–‰
	1. #Interrupt_vector ëŠ” ì‹œìŠ¤í…œì—ì„œ ë°œìƒí•˜ëŠ” ë‹¤ì–‘í•œ ì¢…ë¥˜ì˜ ì¸í„°ëŸ½íŠ¸ ê°ê°ì— ëŒ€ì‘í•˜ëŠ” interrupt handlerì˜ ì‹œì‘ ì£¼ì†Œë¥¼ ì €ì¥
2. Interruptê°€ **ISR (Interrupt Service Routine)** ì— ì˜í•´ ì²˜ë¦¬
3. interruptê°€ ë°œìƒí–ˆì„ ë•Œì˜ í”„ë¡œê·¸ë¨ìœ¼ë¡œ ë‹¤ì‹œ ëŒì•„ì˜´
	1. interrupt handler ì‹¤í–‰ ì „ì— ê¸°ì¡´ í”„ë¡œê·¸ë¨ì˜ ì£¼ì†Œì™€ ìƒíƒœë¥¼ ì €ì¥í•´ì•¼ í•¨

### Hardware Process
```pseudo
InterruptRequest = false;

while(haltFlag not set during execution) {
	IR = memory[PC];
	PC++;
	execute(IR);
	if(InterruptRequest) {
		save_PC();
		restore_PC(IRQ);
	}
}
```

## Interrupt-based I/O
1. CPUëŠ” requestë¥¼ ë³´ë‚´ê³  current processë¥¼ ê³„ì†í•˜ê±°ë‚˜ ë‹¤ë¥¸ ì‘ì—…ì„ í•œë‹¤.
2. data ì „ì†¡ì´ ëë‚˜ë©´ I/O deviceëŠ” interruptí•œë‹¤.
![[Screenshot 2025-04-06 at 22.03.37.png]]

## Instruction-Execution Cycle

- ë©”ëª¨ë¦¬ë¡œë¶€í„° instructionì„ ë°›ì•„ instruction registerì— ì €ì¥
- instructionì´ decodeë˜ì–´ operandë¥¼ ë©”ëª¨ë¦¬ë¡œë¶€í„° ê°€ì ¸ì˜¤ê³  registerì— ê°’ì„ ì €ì¥í•œë‹¤.
- instructionì— ìˆëŠ” operandê°€ ì‹¤í–‰ë˜ê³ , ê²°ê³¼ê°€ ë‹¤ì‹œ ë©”ëª¨ë¦¬ì— ì €ì¥ëœë‹¤.

## Main [[Memory]]
- Array of cells to store to store data or instruction
- ê° cellì€ addressë¡œ êµ¬ë³„
- fast, volatile
## Storage Structure

![[Screenshot 2025-04-06 at 22.13.38.png]]

| Level            | 1        | 2      | 3           | 4                | 5             |
| ---------------- | -------- | ------ | ----------- | ---------------- | ------------- |
| Name             | register | cache  | main memory | solid-state disk | magnetic disk |
| Typical size     | < 1KB    | <16MB  | ~64GB       | ~1TB             | ~10TB         |
| Access time (ns) | 0.25-0.5 | 0.5-25 | 80-250      | 25000-50000      | 5,000,000     |

## I/O Device Access

- Old system
	- Busy waiting - CPU checks devices status periodically
![[Screenshot 2025-04-06 at 22.19.58.png]]

- Modern systems
	- **Interrupt-driven** I/O
	- **DMA (Direct Memory Access)** for large bulk of data
![[Screenshot 2025-04-06 at 22.17.46.png]]

#### Interrupt-driven I/O Cycle
![[Screenshot 2025-04-06 at 22.22.34.png]]

#### Direct Memory Access
- Device controllerê°€ directë¡œ ë§ì€ ì–‘ì˜ ë°ì´í„°ë¥¼ ë©”ì¸ ë©”ëª¨ë¦¬ë¡œ ì „ë‹¬
![[Screenshot 2025-04-06 at 22.23.25.png]]

# Computer System Architecture
## Single-Processor system
- Single general-purpose main CPU (single core)

## Multi-Processor system
- ë‘ ê°œ ì´ìƒì˜ í”„ë¡œì„¸ì„œê°€ ê¸´ë°€í•œ ì˜ì‚¬ì†Œí†µ **tightly-coupled (ê°•ê²°í•©) system**
- ì£¼ë¡œ multi-core systemì„ í¬í•¨
	- **Core** - ëª…ë ¹ì–´ ì‹¤í–‰ê³¼ ë°ì´í„° ì €ì¥ì„ ìœ„í•œ ë ˆì§€ìŠ¤í„°ë¥¼ ê°€ì§„ component

#### Symmetric multiprocessing (SMP)

ì‹œìŠ¤í…œì˜ ëª¨ë“  í”„ë¡œì„¸ì„œê°€ ë™ë“±í•œ ëŠ¥ë ¥ê³¼ ì—­í• 
![[Screenshot 2025-04-06 at 22.49.51.png]]
#### Asymmetric multiprocessing

Master-slave relation
Masterê°€ slaveë¥¼ scheduleí•˜ê±°ë‚˜ allocateí•¨
![[Screenshot 2025-04-06 at 22.49.58.png]]

## NUMA System

##### **NUMA (Non-uniform memory access)**
> ê°ê° ì‘ê³  ë¹ ë¥¸ ë¡œì»¬ BUSë¥¼ í†µí•´ ìì‹ ë§Œì˜ ë¡œì»¬ ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•˜ëŠ” CPUê·¸ë£¹

ìì‹ ì˜ ë¡œì»¬ ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•  ë•ŒëŠ” ë¹ ë¥´ì§€ë§Œ, **interconnect**ëœ ë‹¤ë¥¸ ë…¸ë“œì˜ CPUê°€ ì ‘ê·¼í•  ë•ŒëŠ” ëŠë¦¬ë‹¤.

## Multi-Processor System

- ì¥ì 
	- single-processor systemì— ë¹„í•´ increased throughput (ì²˜ë¦¬ëŸ‰ ì¦ê°€)
		- ë³‘ë ¬ ì²˜ë¦¬ë¡œ ì„±ëŠ¥ í–¥ìƒ
	- clustered systemì— ë¹„í•´ í•˜ë“œì›¨ì–´ ë¦¬ì†ŒìŠ¤ ê³µìœ  ì¸¡ë©´ì—ì„œ economy of scale

## Clustered System

> Multiple Systemì´ ê°™ì´ ë™ì‘

- **Loosely coupled system** ëŠìŠ¨í•˜ê²Œ ê²°í•©ëœ ì‹œìŠ¤í…œ
- **SAN[^SAN] (Storage-Area Network)**ë¥¼ í†µí•´ ì €ì¥ê³µê°„ì„ ê³µìœ 
- **DLM (Distributed Lock Manager)**ë¥¼ ì‚¬ìš©í•˜ì—¬ SANì— ì—¬ëŸ¬ ì»´í“¨í„°ê°€ ì ‘ì†í•  ë•Œ ë™ì‹œì— ê°™ì€ íŒŒì¼ ìˆ˜ì •ì´ ë¶ˆê°€ëŠ¥í•˜ë„ë¡ í•¨ (avoid conflicting operations)

#### Purpose of Clustered System
- High-availability ì„œë¹„ìŠ¤ë¥¼ ì œê³µ (ì•ˆì •ì„±)
	- Asymmetric clusteringì€ í•˜ë‚˜ì˜ ê¸°ê¸°ê°€ **hot-stanby mode**ë¡œ ëŒ€ê¸° (ë‘ëŒ€ ì¤‘ì— í•œëŒ€ëŠ” ë¹„ìƒ ì‹œ ëŒ€ê¸°)
	- Symmetric clustringì€ ì—¬ëŸ¬ ë…¸ë“œê°€ ì„œë¡œë¥¼ ì£¼ê¸°ì ìœ¼ë¡œ ëª¨ë‹ˆí„°ë§ í•˜ë©´ì„œ ì–´í”Œë¦¬ì¼€ì´ì…˜ ì‹¤í–‰ 
- Increased Reliability
	- **Graceful degradation**: í´ëŸ¬ìŠ¤í„°ì˜ ì¼ë¶€ ë…¸ë“œì— ì¥ì• ê°€ ë°œìƒí•´ë„ ì„œë¹„ìŠ¤ê°€ ì •ìƒì ìœ¼ë¡œ ì‘ë™ì„ ê³„ì†í•¨.
	- **Fault tolerant**: ì¼ë¶€ ì¥ì• ê°€ ë°œìƒí•˜ë”ë¼ë„ ì‹œìŠ¤í…œì„ ê³„ì† ì‘ë™í•˜ëŠ” ì†ì„±

í´ëŸ¬ìŠ¤í„° ì‹œìŠ¤í…œì€ high-availability ë¿ë§Œ ì•„ë‹ˆë¼ **HPC (High-Performance Computing)**ì„ ìœ„í•´ì„œë„ ì‚¬ìš©í•¨ (ë³‘ë ¬í™” í”„ë¡œê·¸ë˜ë° ê¸°ë²•)

# Operating System structure and operation

## Multiprogramming

##### Motivation
Single UserëŠ” CPUì™€ I/O ì¥ì¹˜ ê° ì‘ì—… ë™ì•ˆ ë°˜ëŒ€ìª½ì€ ë†€ê³  ìˆìŒ -> ë¹„íš¨ìœ¨ì 
![[Screenshot 2025-04-06 at 23.21.56.png]]
##### Multiprogramming
- CPUê°€ ëŒ€ê¸°í•˜ëŠ” ìƒíƒœë¥¼ ìµœì†Œí™”
- ì‹œìŠ¤í…œ ë‚´ ì „ì²´ ì‘ì—…ì˜ ì¼ë¶€ê°€ ë©”ëª¨ë¦¬ì— ìœ ì§€
- #scheduling ì„ í†µí•´ í•˜ë‚˜ì˜ ì‘ì—…ì„ ì„ íƒí•˜ì—¬ ì‹¤í–‰
- ì‘ì—…ì´ waiting ìƒíƒœì—¬ì•¼ í•  ê²½ìš° ì‘ì—… switch

## Multitasking

#### Timesharing (multitasking)
- CPUê°€ ì‘ì—…ì„ ë¹ ë¥´ê²Œ switchí•´ì„œ ìœ ì €ê°€ ê° ì‘ì—… ì‹¤í–‰ ë™ì•ˆ interactí•˜ê²Œ ë§Œë“¬
- ê° ì‚¬ìš©ìëŠ” ë©”ëª¨ë¦¬ì— ìµœì†Œ í•œê°œì˜ processë¥¼ ê°€ì§€ê³  ìˆë‹¤.
- **CPU scheduler**ê°€ ì‹¤í–‰í•  ì¤€ë¹„ëœ ì‘ì—…ì„ ì„ íƒ
![[Screenshot 2025-04-06 at 23.33.30.png]]

## Virtual Memory

- ë©”ì¸ ë©”ëª¨ë¦¬ëŠ” ëª¨ë“  í”„ë¡œì„¸ìŠ¤ë¥¼ ë‹´ê¸°ì— ì¶©ë¶„í•˜ì§€ ì•Šë‹¤
	- **Swapping**: ì‹¤í–‰ì„ ìœ„í•´ ë©”ëª¨ë¦¬ contentë¥¼ ë“¤ì—¬ì˜¤ê³  ë‚´ë³´ë‚¸ë‹¤.
	- **Virtual memory**: í”„ë¡œì„¸ìŠ¤ì˜ ì¼ë¶€ë§Œ ë©”ëª¨ë¦¬ì— ìˆì–´ë„ ì‹¤í–‰ í—ˆìš©

## #virtual_memory

> ê°€ìƒ ë©”ëª¨ë¦¬ì˜ í•µì‹¬ì€ **ì¶”ìƒí™”**ì´ë‹¤. ë””ìŠ¤í¬ ê³µê°„ì„ ì‚¬ìš©í•´ì„œ í”„ë¡œê·¸ë¨ì—ê²Œ contiguous(ì—°ì†ì ì¸) ë©”ëª¨ë¦¬ ê³µê°„ì´ ì¡´ì¬í•˜ëŠ” ê²ƒì²˜ëŸ¼ ë³´ì´ê²Œ í•œë‹¤.

![[Screenshot 2025-04-07 at 00.04.39.png]]

## Operating System Operation

> Modern OSëŠ” **interrupt-driven** programì´ë‹¤.

- EventëŠ” interruptì— ì˜í•´ ì‹ í˜¸ê°€ ë³´ë‚´ì§€ê³ , **interrupt handler (ISR)** ì— ì˜í•´ ì²˜ë¦¬ëœë‹¤.
- `H/Wì™€ S/W ë¦¬ì†ŒìŠ¤ëŠ” ê³µìœ ëœë‹¤.` -> í•˜ë‚˜ì˜ í”„ë¡œì„¸ìŠ¤ì—ì„œ ë°œìƒí•œ ì˜¤ë¥˜ê°€ ì „ì²´ ì‹œìŠ¤í…œì„ ì†ìƒì‹œí‚¬ ìˆ˜ ìˆë‹¤

> Multi-user OSëŠ” í•œ í”„ë¡œê·¸ë¨ì´ ë‹¤ë¥¸ í”„ë¡œê·¸ë¨ì— ì˜í–¥ì„ ë¯¸ì¹˜ì§€ ì•Šì•„ì•¼ í•œë‹¤.

- ì‹œìŠ¤í…œì„ ê±´ë“œë¦¬ëŠ” ëª…ë ¹ì–´ëŠ” #dual_mode ë°©ì‹ì„ í†µí•´ ì»¤ë„ ëª¨ë“œì—ì„œë§Œ ì‹¤í–‰í•  ìˆ˜ ìˆë„ë¡ ì œí•œ
- CPUì— ëŒ€í•œ ì œì–´ë¥¼ ìœ ì§€í•´ì•¼ í•œë‹¤.
	- #timer ë¥¼ í†µí•´ íŠ¹ì • í”„ë¡œì„¸ìŠ¤ê°€ CPUë¥¼ ì˜¤ë«ë™ì•ˆ ì ìœ í•˜ëŠ” ê²ƒì„ ë§‰ì•„ì•¼ í•œë‹¤. (ì¼ì • ê°„ê²©ìœ¼ë¡œ ì¸í„°ëŸ½íŠ¸ë¥¼ ë°œìƒì‹œì¼œ í”„ë¡œì„¸ìŠ¤ ì „í™˜ì„ ê¾€í•¨)

### Dual-mode operation

> User modeì™€ Kernel modeì˜ ê°€ì¥ í° ì°¨ì´ì ì€ **Privileged instruction**ì˜ ì‹¤í–‰ ê°€ëŠ¥ ì—¬ë¶€ì´ë‹¤.

- User mode
	- Privileged instruction ê°™ì€ ì‹œìŠ¤í…œì„ ì†ìƒì‹œí‚¬ ìˆ˜ ìˆëŠ” ëª…ë ¹ì–´ì˜ ì‹¤í–‰ì´ ê¸ˆì§€ëœë‹¤
		- ex I/O, timer instruction
- Kernel mode (supervisor, system, privileged mode)
	- OS code
	- privileged instruction í—ˆìš©

`Privileged instructionì€ ì˜¤ì§ OSì˜ System Callë¡œë§Œ ì‹¤í–‰í•  ìˆ˜ ìˆë‹¤.`

flag ê°’ì— ì˜í•´ modeê°€ ì œì–´ëœë‹¤.
mode bitê°€ 1ì´ë©´ user-mode, 0ì´ë©´ kernel-mode

![[Screenshot 2025-04-07 at 00.16.42.png]]

## Timer #timer 

> ìš´ì˜ì²´ì œê°€ CPUì— ëŒ€í•œ ì œì–´ê¶Œì„ ìœ ì§€í•˜ë„ë¡ ë³´ì¥í•´ì•¼ í•œë‹¤.

- **Timer**ë¥¼ í†µí•´ ì œì–´ íŠ¹ì • ì‹œê°„ì´ ì§€ë‚œ í›„ì— interruptë¥¼ ë°œìƒì‹œí‚¤ë„ë¡ ì„¤ì •í•  ìˆ˜ ìˆë‹¤.
	- íƒ€ì´ë¨¸ëŠ” ê³ ì • ê°’ì„ ê°€ì§ˆ ìˆ˜ë„, ê°€ë³€ì ì¼ ìˆ˜ë„ ìˆë‹¤.
	- variable timerëŠ” **fixed-rate clock** ê³¼ **counter**ë¡œ êµ¬í˜„í•  ìˆ˜ ìˆë‹¤.
		- ìš´ì˜ì²´ì œê°€ ì¹´ìš´í„° ì„¤ì •
		- í´ëŸ­ í‹±ë§ˆë‹¤ ì¹´ìš´í„° ê°ì†Œ
		- ì¹´ìš´í„°ê°€ 0 ë˜ë©´ ì¸í„°ëŸ½íŠ¸ ë°œìƒ

ë‹¹ì—°íˆ timerëŠ” privileged instructionìœ¼ë¡œë§Œ ìˆ˜ì •í•  ìˆ˜ ìˆë‹¤

![[Screenshot 2025-04-07 at 00.46.40.png]]

## Multi-Mode Operation

- ì¸í…”ì˜ í”„ë¡œì„¸ì„œëŠ” 4ê°œì˜ protection ringsë¥¼ ê°€ì§€ê³  ìˆë‹¤.
	- Ring 0: kernel mode
	- Ring 1 and 2: ë‹¤ì–‘í•œ ìš´ì˜ ì²´ì œ ì„œë¹„ìŠ¤, ê·¼ë° ê±°ì˜ ì•ˆì”€
	- Ring 3: user mode
- ARMv8 ì‹œìŠ¤í…œì€ 7ê°œ ëª¨ë“œë¥¼ ê°€ì§„ë‹¤.
- virtualizationì„ ì§€ì›í•˜ëŠ” CPUëŠ” **VMM (Virtual Machine Manager)** ê°€ ì‹œìŠ¤í…œì„ ì œì–´í•  ë•Œë¥¼ ë‚˜íƒ€ë‚´ëŠ” ë³„ë„ì˜ ëª¨ë“œ ì¡´ì¬
	- User processë³´ë‹¤ëŠ” privilegesë¥¼ ê°€ì§€ê³  ìˆì§€ë§Œ, kernelë³´ë‹¤ëŠ” ì ë‹¤

# Core components of OS

## Process Management
### Processë€
- ì‹¤í–‰ì¤‘ì¸ í”„ë¡œê·¸ë¨. ì¦‰, í•„ìš”í•œ ìì›ì„ í• ë‹¹ë°›ì€ active program
- ì‹±ê¸€ ìŠ¤ë ˆë“œ í”„ë¡œì„¸ìŠ¤ëŠ” **PC (Program Counter)** ë¥¼ ê°€ì§€ê³  ìˆë‹¤.
- Unit of work

### Processì™€ ë¹„ìŠ·í•œ ê°œë…
- **Thread**: í•œ í”„ë¡œê·¸ë¨ì´ ìì‹ ì„ ë™ì‹œì— ì‹¤í–‰ë˜ëŠ” ë‘ê°œ ì´ìƒì˜ ì‘ì—…ìœ¼ë¡œ ë¶„ë¦¬
	- CPU utilizationì˜ ê¸°ë³¸ unit (processë³´ë‹¤ ì‘ì€)
	- ê° ìŠ¤ë ˆë“œëŠ” ID, PC, register set, stack ë“±ì„ ê°€ì§„ë‹¤.
	- `Major resourcesëŠ” ìŠ¤ë ˆë“œ ê°„ì— ê³µìœ ëœë‹¤`
- **Task**: ë©”ëª¨ë¦¬ì— ë¡œë“œëœ í”„ë¡œê·¸ë¨ ëª…ë ¹ì–´ë“¤ì˜ ì‹¤í–‰ íë¦„
	- ë©”ëª¨ë¦¬ì— ë¡œë“œëœ program instructionì˜ ì§‘í•©
	- Linuxê°™ì€ ê´€ì ì—ì„œ taskëŠ” í”„ë¡œì„¸ìŠ¤ í˜¹ì€ í”„ë¡œì„¸ìŠ¤ì™€ ìŠ¤ë ˆë“œë¥¼ ëª¨ë‘ í¬í•¨í•˜ëŠ” ê°œë…
### Process Management by OS
- í”„ë¡œì„¸ìŠ¤ ìƒì„±ê³¼ ì‚­ì œ
- í”„ë¡œì„¸ìŠ¤ ì¼ì‹œ ì¤‘ë‹¨ê³¼ ì¬ê°œ
- í”„ë¡œì„¸ìŠ¤ ë™ê¸°í™”
![[Screenshot 2025-04-07 at 12.45.47.png]]
- í”„ë¡œì„¸ìŠ¤ê°„ í†µì‹ 
- **Deadlock**[^deadlock] handling
![[Screenshot 2025-04-07 at 13.00.13.png]]

## Memory Management
> Main memoryëŠ” CPUê°€ ì§ì ‘ ì ‘ê·¼í•˜ì—¬ ë°ì´í„°ë¥¼ ì½ê³  ì“¸ ìˆ˜ ìˆëŠ” ìœ ì¼í•œ ì €ì¥ì¥ì¹˜ì´ë‹¤.

### OSì— ì˜í•œ ë©”ëª¨ë¦¬ ê´€ë¦¬
- ì–´ë–¤ ê³³ì˜ ë©”ëª¨ë¦¬ë¥¼ ëˆ„ê°€ ì ìœ í–ˆëŠ”ì§€ íŠ¸ë˜í‚¹
- ë©”ëª¨ë¦¬ ê³µê°„ì„ í• ë‹¹ ë° í•´ì œ
- ì–´ë–¤ í”„ë¡œì„¸ìŠ¤ì™€ ë°ì´í„°ë¥¼ ë“¤ì—¬ì˜¤ê³  ë‚´ë³´ë‚¼ì§€ ê²°ì • (swap-in, swap-out)

## Storage Management

OSëŠ” ë¬¼ë¦¬ì  ì €ì¥ì¥ì¹˜ë¥¼ ë…¼ë¦¬ì  **file**ë¡œ ë³€í™˜

### Device Driver
ë””ë°”ì´ìŠ¤ ë“œë¼ì´ë²„ëŠ” **uniform interface**ë¥¼ ì œê³µ
![[Screenshot 2025-04-08 at 21.15.16.png]]

ğŸ§¨`device driverëŠ” ì†Œí”„íŠ¸ì›¨ì–´ì´ê³ , device controllerëŠ” í•˜ë“œì›¨ì–´ë‹¤.`

### File-system management
- ì»¤ë„ì´ íŒŒì¼ê³¼ ë””ë ‰í† ë¦¬ì˜ ìƒì„±ê³¼ ì‚­ì œ ê´€ë¦¬
- íŒŒì¼/ë””ë ‰í† ë¦¬ ì¡°ì‘ì˜ ê¸°ë³¸ ê¸°ëŠ¥ ì§€ì›
- íŒŒì¼ì„ ë³´ì¡°ê¸°ì–µ ì¥ì¹˜ì— ë§¤í•‘

### Mass-Storage management

ìš´ì˜ì²´ì œëŠ” ëŒ€ìš©ëŸ‰ ì €ì¥ì¥ì¹˜ë¥¼ ê´€ë¦¬í•˜ë©´ì„œ **file**ì´ë¼ëŠ” ì¶”ìƒì ì¸ ê°œë…ì„ êµ¬í˜„

- ë¹ˆ ê³µê°„ ê´€ë¦¬
- storage allocation
- disk scheduling
	- I/O ìš”ì²­ì˜ íš¨ìœ¨ì„± ì¦ê°€ë¥¼ ìœ„í•´ ë””ìŠ¤í¬ í—¤ë“œì˜ ì›€ì§ì„ì„ ìµœì í™”


## Caching
> ì‚¬ìš©ëœ ì •ë³´ì˜ ì„ì‹œ ë³µì‚¬ë³¸ì„ ë” ë¹ ë¥¸ ì €ì¥ì¥ì†Œì¸ ìºì‹œì— ì €ì¥í•˜ì—¬ ë‹¤ì‹œ ì‚¬ìš©í•  ë•Œ ë¹ ë¥´ê²Œ ì ‘ê·¼ (ì°¸ì¡° ì§€ì—­ì„±[^locality_of_references])

### Cache Coherence (ìºì‹œ ì¼ê´€ì„±) ì¤‘ìš”!!!!1
ë©€í‹° í”„ë¡œì„¸ì„œ í™˜ê²½ì€ ê°€ì¥ ìµœì‹ ì˜ ê°’ì„ ê°€ì§€ë„ë¡ ìºì‹œ ì¼ê´€ì„±ì„ ì œê³µí•´ì•¼ í•œë‹¤.

> Cache coherenceë€ ê³µìœ  ìì›ì˜ ë¡œì»¬ ìºì‹œì— ì €ì¥ëœ ë°ì´í„°ì˜ ë¬´ê²°ì„±(integrity of data)

![[Screenshot 2025-04-08 at 21.25.56.png]]
ì¦‰, ì—¬ëŸ¬ CPUê°€ ê³µìœ í•˜ëŠ” ìì› (like ë©”ì¸ ë©”ëª¨ë¦¬)ì— ëŒ€í•´ ê° CPUì˜ ë¡œì»¬ ìºì‹œì— ì €ì¥ëœ ë°ì´í„°ë“¤ì´ ì¼ê´€ë˜ì–´ì•¼ í•œë‹¤ëŠ” ê²ƒ -> ê³µìœ  ë°ì´í„° ìì›ì„ ë³€ê²½í•˜ë©´ ë‹¤ë¥¸ CPU ìºì‹œë“¤ë„ ë³€ê²½ì‚¬í•­ì„ ë°˜ì˜

cì˜ `volatile` í‚¤ì›Œë“œëŠ” ë¬´ì¡°ê±´ ë©”ì¸ ë©”ëª¨ë¦¬ì—ë§Œ ì“°ë¼ëŠ” ìºì‹œ ê¸ˆì§€ ëª…ë ¹ì–´ ëŠë‚ŒìŠ¤ì˜ í‚¤ì›Œë“œ

## Protection & Security
#### Protection
ì£¼ì¸ì´ ëˆ„êµ°ì§€ ëª…ì‹œ (Authentification)
ëª¨ë“  ë¦¬ì†ŒìŠ¤ì— user_account ê¶Œí•œ ê´€ë¦¬

#### Security
ë‹¤ë¥¸ ìœ ì €ì˜ accessë¥¼ í—ˆìš©ë‹¹í•˜ëŠ” ê²ƒì„ ë°©ì§€ (auth íƒˆì·¨ ë°©ì§€)

![[Screenshot 2025-04-08 at 21.30.26.png]]


[^SAN]: consolidated(í†µí•©ëœ), block level data storageë¥¼ ì œê³µí•˜ëŠ” dedicated network 
[^deadlock]:êµì°©ìƒíƒœ
[^locality_of_references]: ì°¸ì¡°ì§€ì—­ì„±ì´ë€ í”„ë¡œì„¸ì„œê°€ ê°„ê²©ì—ëŠ” ë™ì¼í•œ ë©”ëª¨ë¦¬ ìœ„ì¹˜ì— ë°˜ë³µì ìœ¼ë¡œ ì•¡ì„¸ìŠ¤ í•˜ëŠ” ê²½í–¥ì´ ìˆìŒì„ ëœ»í•œë‹¤.










