
test3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000663c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08006824  08006824  00016824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800689c  0800689c  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  0800689c  0800689c  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800689c  0800689c  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800689c  0800689c  0001689c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080068a0  080068a0  000168a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  080068a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000050  080068f0  00020050  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  080068f0  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f96e  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000028a0  00000000  00000000  0002f9e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001008  00000000  00000000  00032288  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ec8  00000000  00000000  00033290  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b628  00000000  00000000  00034158  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ec2e  00000000  00000000  0004f780  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009fe52  00000000  00000000  0005e3ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fe200  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004288  00000000  00000000  000fe27c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000050 	.word	0x20000050
 8000204:	00000000 	.word	0x00000000
 8000208:	0800680c 	.word	0x0800680c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000054 	.word	0x20000054
 8000224:	0800680c 	.word	0x0800680c

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__aeabi_d2uiz>:
 80009c4:	004a      	lsls	r2, r1, #1
 80009c6:	d211      	bcs.n	80009ec <__aeabi_d2uiz+0x28>
 80009c8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009cc:	d211      	bcs.n	80009f2 <__aeabi_d2uiz+0x2e>
 80009ce:	d50d      	bpl.n	80009ec <__aeabi_d2uiz+0x28>
 80009d0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d8:	d40e      	bmi.n	80009f8 <__aeabi_d2uiz+0x34>
 80009da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009e6:	fa23 f002 	lsr.w	r0, r3, r2
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009f6:	d102      	bne.n	80009fe <__aeabi_d2uiz+0x3a>
 80009f8:	f04f 30ff 	mov.w	r0, #4294967295
 80009fc:	4770      	bx	lr
 80009fe:	f04f 0000 	mov.w	r0, #0
 8000a02:	4770      	bx	lr

08000a04 <__aeabi_d2f>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a0c:	bf24      	itt	cs
 8000a0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a16:	d90d      	bls.n	8000a34 <__aeabi_d2f+0x30>
 8000a18:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a2c:	bf08      	it	eq
 8000a2e:	f020 0001 	biceq.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a38:	d121      	bne.n	8000a7e <__aeabi_d2f+0x7a>
 8000a3a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a3e:	bfbc      	itt	lt
 8000a40:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a44:	4770      	bxlt	lr
 8000a46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a4e:	f1c2 0218 	rsb	r2, r2, #24
 8000a52:	f1c2 0c20 	rsb	ip, r2, #32
 8000a56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a5e:	bf18      	it	ne
 8000a60:	f040 0001 	orrne.w	r0, r0, #1
 8000a64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a70:	ea40 000c 	orr.w	r0, r0, ip
 8000a74:	fa23 f302 	lsr.w	r3, r3, r2
 8000a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a7c:	e7cc      	b.n	8000a18 <__aeabi_d2f+0x14>
 8000a7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a82:	d107      	bne.n	8000a94 <__aeabi_d2f+0x90>
 8000a84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a88:	bf1e      	ittt	ne
 8000a8a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a8e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a92:	4770      	bxne	lr
 8000a94:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <DWT_Delay_Init>:

#include "DWT_Delay.h"


uint32_t DWT_Delay_Init(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000aa8:	4b14      	ldr	r3, [pc, #80]	; (8000afc <DWT_Delay_Init+0x58>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	4a13      	ldr	r2, [pc, #76]	; (8000afc <DWT_Delay_Init+0x58>)
 8000aae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000ab2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	; (8000afc <DWT_Delay_Init+0x58>)
 8000ab6:	68db      	ldr	r3, [r3, #12]
 8000ab8:	4a10      	ldr	r2, [pc, #64]	; (8000afc <DWT_Delay_Init+0x58>)
 8000aba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000abe:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	; (8000b00 <DWT_Delay_Init+0x5c>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a0e      	ldr	r2, [pc, #56]	; (8000b00 <DWT_Delay_Init+0x5c>)
 8000ac6:	f023 0301 	bic.w	r3, r3, #1
 8000aca:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <DWT_Delay_Init+0x5c>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a0b      	ldr	r2, [pc, #44]	; (8000b00 <DWT_Delay_Init+0x5c>)
 8000ad2:	f043 0301 	orr.w	r3, r3, #1
 8000ad6:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000ad8:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <DWT_Delay_Init+0x5c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000ade:	bf00      	nop
    __ASM volatile ("NOP");
 8000ae0:	bf00      	nop
    __ASM volatile ("NOP");
 8000ae2:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8000ae4:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <DWT_Delay_Init+0x5c>)
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8000aec:	2300      	movs	r3, #0
 8000aee:	e000      	b.n	8000af2 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8000af0:	2301      	movs	r3, #1
    }
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	e000edf0 	.word	0xe000edf0
 8000b00:	e0001000 	.word	0xe0001000

08000b04 <STEPPERS_Init>:
};

//----------------------------[ Functions' Definitions ]---------------------------

void STEPPERS_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08a      	sub	sp, #40	; 0x28
 8000b08:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	2200      	movs	r2, #0
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	605a      	str	r2, [r3, #4]
 8000b14:	609a      	str	r2, [r3, #8]
 8000b16:	60da      	str	r2, [r3, #12]
    uint8_t i = 0, j = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    DWT_Delay_Init();
 8000b24:	f7ff ffbe 	bl	8000aa4 <DWT_Delay_Init>

    /*--------[ Configure The Stepper IN(1-4) GPIO Pins ]-------*/
    for(i = 0; i<STEPPER_UNITS; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b2e:	e139      	b.n	8000da4 <STEPPERS_Init+0x2a0>
    {
    	for(j=0; j<4; j++)
 8000b30:	2300      	movs	r3, #0
 8000b32:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000b36:	e0af      	b.n	8000c98 <STEPPERS_Init+0x194>
    	{
    		if(STEPPER_CfgParam[i].IN_GPIO[j] == GPIOA)
 8000b38:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000b3c:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8000b40:	48a4      	ldr	r0, [pc, #656]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000b42:	4613      	mov	r3, r2
 8000b44:	00db      	lsls	r3, r3, #3
 8000b46:	1a9b      	subs	r3, r3, r2
 8000b48:	440b      	add	r3, r1
 8000b4a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000b4e:	4aa2      	ldr	r2, [pc, #648]	; (8000dd8 <STEPPERS_Init+0x2d4>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d10c      	bne.n	8000b6e <STEPPERS_Init+0x6a>
    		{
    		    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b54:	4ba1      	ldr	r3, [pc, #644]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	4aa0      	ldr	r2, [pc, #640]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000b5a:	f043 0304 	orr.w	r3, r3, #4
 8000b5e:	6193      	str	r3, [r2, #24]
 8000b60:	4b9e      	ldr	r3, [pc, #632]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	613b      	str	r3, [r7, #16]
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	e06a      	b.n	8000c44 <STEPPERS_Init+0x140>
    		}
    		else if(STEPPER_CfgParam[i].IN_GPIO[j] == GPIOB)
 8000b6e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000b72:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8000b76:	4897      	ldr	r0, [pc, #604]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000b78:	4613      	mov	r3, r2
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	1a9b      	subs	r3, r3, r2
 8000b7e:	440b      	add	r3, r1
 8000b80:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000b84:	4a96      	ldr	r2, [pc, #600]	; (8000de0 <STEPPERS_Init+0x2dc>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d10c      	bne.n	8000ba4 <STEPPERS_Init+0xa0>
    		{
    		    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8a:	4b94      	ldr	r3, [pc, #592]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000b8c:	699b      	ldr	r3, [r3, #24]
 8000b8e:	4a93      	ldr	r2, [pc, #588]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000b90:	f043 0308 	orr.w	r3, r3, #8
 8000b94:	6193      	str	r3, [r2, #24]
 8000b96:	4b91      	ldr	r3, [pc, #580]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000b98:	699b      	ldr	r3, [r3, #24]
 8000b9a:	f003 0308 	and.w	r3, r3, #8
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	e04f      	b.n	8000c44 <STEPPERS_Init+0x140>
    		}
    		else if(STEPPER_CfgParam[i].IN_GPIO[j] == GPIOC)
 8000ba4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000ba8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8000bac:	4889      	ldr	r0, [pc, #548]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000bae:	4613      	mov	r3, r2
 8000bb0:	00db      	lsls	r3, r3, #3
 8000bb2:	1a9b      	subs	r3, r3, r2
 8000bb4:	440b      	add	r3, r1
 8000bb6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000bba:	4a8a      	ldr	r2, [pc, #552]	; (8000de4 <STEPPERS_Init+0x2e0>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d10c      	bne.n	8000bda <STEPPERS_Init+0xd6>
    		{
    		    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc0:	4b86      	ldr	r3, [pc, #536]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	4a85      	ldr	r2, [pc, #532]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000bc6:	f043 0310 	orr.w	r3, r3, #16
 8000bca:	6193      	str	r3, [r2, #24]
 8000bcc:	4b83      	ldr	r3, [pc, #524]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000bce:	699b      	ldr	r3, [r3, #24]
 8000bd0:	f003 0310 	and.w	r3, r3, #16
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	e034      	b.n	8000c44 <STEPPERS_Init+0x140>
    		}
    		else if(STEPPER_CfgParam[i].IN_GPIO[j] == GPIOD)
 8000bda:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000bde:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8000be2:	487c      	ldr	r0, [pc, #496]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000be4:	4613      	mov	r3, r2
 8000be6:	00db      	lsls	r3, r3, #3
 8000be8:	1a9b      	subs	r3, r3, r2
 8000bea:	440b      	add	r3, r1
 8000bec:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000bf0:	4a7d      	ldr	r2, [pc, #500]	; (8000de8 <STEPPERS_Init+0x2e4>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d10c      	bne.n	8000c10 <STEPPERS_Init+0x10c>
    		{
    		    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf6:	4b79      	ldr	r3, [pc, #484]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	4a78      	ldr	r2, [pc, #480]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000bfc:	f043 0320 	orr.w	r3, r3, #32
 8000c00:	6193      	str	r3, [r2, #24]
 8000c02:	4b76      	ldr	r3, [pc, #472]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	f003 0320 	and.w	r3, r3, #32
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	e019      	b.n	8000c44 <STEPPERS_Init+0x140>
    		}
    		else if(STEPPER_CfgParam[i].IN_GPIO[j] == GPIOE)
 8000c10:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000c14:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8000c18:	486e      	ldr	r0, [pc, #440]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000c1a:	4613      	mov	r3, r2
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	1a9b      	subs	r3, r3, r2
 8000c20:	440b      	add	r3, r1
 8000c22:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000c26:	4a71      	ldr	r2, [pc, #452]	; (8000dec <STEPPERS_Init+0x2e8>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d10b      	bne.n	8000c44 <STEPPERS_Init+0x140>
    		{
    		    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c2c:	4b6b      	ldr	r3, [pc, #428]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	4a6a      	ldr	r2, [pc, #424]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000c32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c36:	6193      	str	r3, [r2, #24]
 8000c38:	4b68      	ldr	r3, [pc, #416]	; (8000ddc <STEPPERS_Init+0x2d8>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c40:	603b      	str	r3, [r7, #0]
 8000c42:	683b      	ldr	r3, [r7, #0]
    		}
    		GPIO_InitStruct.Pin = STEPPER_CfgParam[i].IN_PIN[j];
 8000c44:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000c48:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8000c4c:	4861      	ldr	r0, [pc, #388]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000c4e:	4613      	mov	r3, r2
 8000c50:	00db      	lsls	r3, r3, #3
 8000c52:	1a9b      	subs	r3, r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	440b      	add	r3, r1
 8000c58:	3308      	adds	r3, #8
 8000c5a:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000c5e:	617b      	str	r3, [r7, #20]
    		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c60:	2301      	movs	r3, #1
 8000c62:	61bb      	str	r3, [r7, #24]
    		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
    		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	623b      	str	r3, [r7, #32]
    		HAL_GPIO_Init(STEPPER_CfgParam[i].IN_GPIO[j], &GPIO_InitStruct);
 8000c6c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000c70:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8000c74:	4857      	ldr	r0, [pc, #348]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000c76:	4613      	mov	r3, r2
 8000c78:	00db      	lsls	r3, r3, #3
 8000c7a:	1a9b      	subs	r3, r3, r2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000c82:	f107 0214 	add.w	r2, r7, #20
 8000c86:	4611      	mov	r1, r2
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f003 fc3d 	bl	8004508 <HAL_GPIO_Init>
    	for(j=0; j<4; j++)
 8000c8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000c92:	3301      	adds	r3, #1
 8000c94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000c98:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000c9c:	2b03      	cmp	r3, #3
 8000c9e:	f67f af4b 	bls.w	8000b38 <STEPPERS_Init+0x34>
    	}
    	gs_STEPPER_info[i].Dir = DIR_CW;
 8000ca2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000ca6:	4952      	ldr	r1, [pc, #328]	; (8000df0 <STEPPERS_Init+0x2ec>)
 8000ca8:	4613      	mov	r3, r2
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	4413      	add	r3, r2
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	440b      	add	r3, r1
 8000cb2:	3311      	adds	r3, #17
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
    	gs_STEPPER_info[i].Step_Index = 0;
 8000cb8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000cbc:	494c      	ldr	r1, [pc, #304]	; (8000df0 <STEPPERS_Init+0x2ec>)
 8000cbe:	4613      	mov	r3, r2
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	4413      	add	r3, r2
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	440b      	add	r3, r1
 8000cc8:	330f      	adds	r3, #15
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
    	gs_STEPPER_info[i].Steps = 0;
 8000cce:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000cd2:	4947      	ldr	r1, [pc, #284]	; (8000df0 <STEPPERS_Init+0x2ec>)
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	4413      	add	r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	440b      	add	r3, r1
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
    	gs_STEPPER_info[i].Ticks = 0;
 8000ce2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000ce6:	4942      	ldr	r1, [pc, #264]	; (8000df0 <STEPPERS_Init+0x2ec>)
 8000ce8:	4613      	mov	r3, r2
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	440b      	add	r3, r1
 8000cf2:	3304      	adds	r3, #4
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
    	gs_STEPPER_info[i].Max_Ticks = 0;
 8000cf8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000cfc:	493c      	ldr	r1, [pc, #240]	; (8000df0 <STEPPERS_Init+0x2ec>)
 8000cfe:	4613      	mov	r3, r2
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	440b      	add	r3, r1
 8000d08:	3308      	adds	r3, #8
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
    	gs_STEPPER_info[i].Blocked = 0;
 8000d0e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000d12:	4937      	ldr	r1, [pc, #220]	; (8000df0 <STEPPERS_Init+0x2ec>)
 8000d14:	4613      	mov	r3, r2
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	4413      	add	r3, r2
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	440b      	add	r3, r1
 8000d1e:	330e      	adds	r3, #14
 8000d20:	2200      	movs	r2, #0
 8000d22:	701a      	strb	r2, [r3, #0]
    	if(STEPPER_CfgParam[i].STEPPING_Mode == FULL_STEP_DRIVE || STEPPER_CfgParam[i].STEPPING_Mode == WAVE_DRIVE)
 8000d24:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000d28:	492a      	ldr	r1, [pc, #168]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	00db      	lsls	r3, r3, #3
 8000d2e:	1a9b      	subs	r3, r3, r2
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	440b      	add	r3, r1
 8000d34:	331b      	adds	r3, #27
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d00b      	beq.n	8000d54 <STEPPERS_Init+0x250>
 8000d3c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000d40:	4924      	ldr	r1, [pc, #144]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000d42:	4613      	mov	r3, r2
 8000d44:	00db      	lsls	r3, r3, #3
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	440b      	add	r3, r1
 8000d4c:	331b      	adds	r3, #27
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d10b      	bne.n	8000d6c <STEPPERS_Init+0x268>
    	{
    		gs_STEPPER_info[i].Max_Index = 4;
 8000d54:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000d58:	4925      	ldr	r1, [pc, #148]	; (8000df0 <STEPPERS_Init+0x2ec>)
 8000d5a:	4613      	mov	r3, r2
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	4413      	add	r3, r2
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	440b      	add	r3, r1
 8000d64:	3310      	adds	r3, #16
 8000d66:	2204      	movs	r2, #4
 8000d68:	701a      	strb	r2, [r3, #0]
 8000d6a:	e016      	b.n	8000d9a <STEPPERS_Init+0x296>
    	}
    	else if(STEPPER_CfgParam[i].STEPPING_Mode == HALF_STEP_DRIVE)
 8000d6c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000d70:	4918      	ldr	r1, [pc, #96]	; (8000dd4 <STEPPERS_Init+0x2d0>)
 8000d72:	4613      	mov	r3, r2
 8000d74:	00db      	lsls	r3, r3, #3
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	440b      	add	r3, r1
 8000d7c:	331b      	adds	r3, #27
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d10a      	bne.n	8000d9a <STEPPERS_Init+0x296>
    	{
    		gs_STEPPER_info[i].Max_Index = 8;
 8000d84:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000d88:	4919      	ldr	r1, [pc, #100]	; (8000df0 <STEPPERS_Init+0x2ec>)
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	440b      	add	r3, r1
 8000d94:	3310      	adds	r3, #16
 8000d96:	2208      	movs	r2, #8
 8000d98:	701a      	strb	r2, [r3, #0]
    for(i = 0; i<STEPPER_UNITS; i++)
 8000d9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d9e:	3301      	adds	r3, #1
 8000da0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000da4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	f67f aec1 	bls.w	8000b30 <STEPPERS_Init+0x2c>
    	}
    }
    // for debug
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000dae:	2301      	movs	r3, #1
 8000db0:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	623b      	str	r3, [r7, #32]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4806      	ldr	r0, [pc, #24]	; (8000de0 <STEPPERS_Init+0x2dc>)
 8000dc6:	f003 fb9f 	bl	8004508 <HAL_GPIO_Init>
}
 8000dca:	bf00      	nop
 8000dcc:	3728      	adds	r7, #40	; 0x28
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	0800684c 	.word	0x0800684c
 8000dd8:	40010800 	.word	0x40010800
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	40010c00 	.word	0x40010c00
 8000de4:	40011000 	.word	0x40011000
 8000de8:	40011400 	.word	0x40011400
 8000dec:	40011800 	.word	0x40011800
 8000df0:	2000006c 	.word	0x2000006c

08000df4 <STEPPERS_Init_TMR>:

void STEPPERS_Init_TMR(TIM_HandleTypeDef* TMR_Handle)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b08a      	sub	sp, #40	; 0x28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dfc:	f107 0314 	add.w	r3, r7, #20
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e0a:	f107 030c 	add.w	r3, r7, #12
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
    uint32_t ARR_Value = 0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24

	STEPPERS_Init();
 8000e18:	f7ff fe74 	bl	8000b04 <STEPPERS_Init>

	/*--------[ Configure The Stepper Timer Base If Enabled ]-------*/
    if(STEPPER_TIMER_EN == 1)
    {
    	ARR_Value = (STEPPER_TIMER_CLK * 10 * STEPPER_TIME_BASE);
 8000e1c:	f44f 7334 	mov.w	r3, #720	; 0x2d0
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
    	TMR_Handle->Instance = STEPPER_TIMER;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a17      	ldr	r2, [pc, #92]	; (8000e84 <STEPPERS_Init_TMR+0x90>)
 8000e26:	601a      	str	r2, [r3, #0]
    	TMR_Handle->Init.Prescaler = 99;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2263      	movs	r2, #99	; 0x63
 8000e2c:	605a      	str	r2, [r3, #4]
    	TMR_Handle->Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
    	TMR_Handle->Init.Period = ARR_Value-1;
 8000e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e36:	1e5a      	subs	r2, r3, #1
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	60da      	str	r2, [r3, #12]
    	TMR_Handle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2200      	movs	r2, #0
 8000e40:	611a      	str	r2, [r3, #16]
    	TMR_Handle->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2280      	movs	r2, #128	; 0x80
 8000e46:	619a      	str	r2, [r3, #24]
    	HAL_TIM_Base_Init(TMR_Handle);
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f004 fa99 	bl	8005380 <HAL_TIM_Base_Init>
    	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e52:	617b      	str	r3, [r7, #20]
    	HAL_TIM_ConfigClockSource(TMR_Handle, &sClockSourceConfig);
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	4619      	mov	r1, r3
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f004 fc48 	bl	80056f0 <HAL_TIM_ConfigClockSource>
    	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e60:	2300      	movs	r3, #0
 8000e62:	60fb      	str	r3, [r7, #12]
    	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e64:	2300      	movs	r3, #0
 8000e66:	613b      	str	r3, [r7, #16]
    	HAL_TIMEx_MasterConfigSynchronization(TMR_Handle, &sMasterConfig);
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f004 fe2a 	bl	8005ac8 <HAL_TIMEx_MasterConfigSynchronization>
    	HAL_TIM_Base_Start_IT(TMR_Handle);
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f004 fad3 	bl	8005420 <HAL_TIM_Base_Start_IT>
    }
}
 8000e7a:	bf00      	nop
 8000e7c:	3728      	adds	r7, #40	; 0x28
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40012c00 	.word	0x40012c00

08000e88 <STEPPER_SetSpeed>:

void STEPPER_SetSpeed(uint8_t au8_STEPPER_Instance, uint16_t au16_RPM)
{
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	460a      	mov	r2, r1
 8000e92:	71fb      	strb	r3, [r7, #7]
 8000e94:	4613      	mov	r3, r2
 8000e96:	80bb      	strh	r3, [r7, #4]
	uint32_t Total_Steps = 0;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60fb      	str	r3, [r7, #12]

	gs_STEPPER_info[au8_STEPPER_Instance].RPM = au16_RPM;
 8000e9c:	79fa      	ldrb	r2, [r7, #7]
 8000e9e:	492a      	ldr	r1, [pc, #168]	; (8000f48 <STEPPER_SetSpeed+0xc0>)
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	4413      	add	r3, r2
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	440b      	add	r3, r1
 8000eaa:	330c      	adds	r3, #12
 8000eac:	88ba      	ldrh	r2, [r7, #4]
 8000eae:	801a      	strh	r2, [r3, #0]
	if(STEPPER_CfgParam[au8_STEPPER_Instance].STEPPING_Mode == HALF_STEP_DRIVE)
 8000eb0:	79fa      	ldrb	r2, [r7, #7]
 8000eb2:	4926      	ldr	r1, [pc, #152]	; (8000f4c <STEPPER_SetSpeed+0xc4>)
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	00db      	lsls	r3, r3, #3
 8000eb8:	1a9b      	subs	r3, r3, r2
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	440b      	add	r3, r1
 8000ebe:	331b      	adds	r3, #27
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d10b      	bne.n	8000ede <STEPPER_SetSpeed+0x56>
	{
		Total_Steps = STEPPER_CfgParam[au8_STEPPER_Instance].STEPS_PER_REV << 1;
 8000ec6:	79fa      	ldrb	r2, [r7, #7]
 8000ec8:	4920      	ldr	r1, [pc, #128]	; (8000f4c <STEPPER_SetSpeed+0xc4>)
 8000eca:	4613      	mov	r3, r2
 8000ecc:	00db      	lsls	r3, r3, #3
 8000ece:	1a9b      	subs	r3, r3, r2
 8000ed0:	009b      	lsls	r3, r3, #2
 8000ed2:	440b      	add	r3, r1
 8000ed4:	3318      	adds	r3, #24
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	e009      	b.n	8000ef2 <STEPPER_SetSpeed+0x6a>
	}
	else
	{
		Total_Steps = STEPPER_CfgParam[au8_STEPPER_Instance].STEPS_PER_REV;
 8000ede:	79fa      	ldrb	r2, [r7, #7]
 8000ee0:	491a      	ldr	r1, [pc, #104]	; (8000f4c <STEPPER_SetSpeed+0xc4>)
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	1a9b      	subs	r3, r3, r2
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	440b      	add	r3, r1
 8000eec:	3318      	adds	r3, #24
 8000eee:	881b      	ldrh	r3, [r3, #0]
 8000ef0:	60fb      	str	r3, [r7, #12]
	}
	gs_STEPPER_info[au8_STEPPER_Instance].Max_Ticks = (60000.0)/(STEPPER_TIME_BASE * Total_Steps * au16_RPM);
 8000ef2:	88bb      	ldrh	r3, [r7, #4]
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	fb02 f303 	mul.w	r3, r2, r3
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fad6 	bl	80004ac <__aeabi_ui2d>
 8000f00:	4603      	mov	r3, r0
 8000f02:	460c      	mov	r4, r1
 8000f04:	461a      	mov	r2, r3
 8000f06:	4623      	mov	r3, r4
 8000f08:	a10d      	add	r1, pc, #52	; (adr r1, 8000f40 <STEPPER_SetSpeed+0xb8>)
 8000f0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000f0e:	f7ff fc71 	bl	80007f4 <__aeabi_ddiv>
 8000f12:	4603      	mov	r3, r0
 8000f14:	460c      	mov	r4, r1
 8000f16:	461a      	mov	r2, r3
 8000f18:	4623      	mov	r3, r4
 8000f1a:	79fc      	ldrb	r4, [r7, #7]
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	4619      	mov	r1, r3
 8000f20:	f7ff fd50 	bl	80009c4 <__aeabi_d2uiz>
 8000f24:	4601      	mov	r1, r0
 8000f26:	4a08      	ldr	r2, [pc, #32]	; (8000f48 <STEPPER_SetSpeed+0xc0>)
 8000f28:	4623      	mov	r3, r4
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	4423      	add	r3, r4
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4413      	add	r3, r2
 8000f32:	3308      	adds	r3, #8
 8000f34:	6019      	str	r1, [r3, #0]
}
 8000f36:	bf00      	nop
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd90      	pop	{r4, r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	00000000 	.word	0x00000000
 8000f44:	40ed4c00 	.word	0x40ed4c00
 8000f48:	2000006c 	.word	0x2000006c
 8000f4c:	0800684c 	.word	0x0800684c

08000f50 <STEPPER_One_Step>:

static void STEPPER_One_Step(uint8_t i)
{
 8000f50:	b590      	push	{r4, r7, lr}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
	// For UniPolar Stepper Motors
	if(STEPPER_CfgParam[i].STEPPER_Cfg == STEPPER_UNIPOLAR)
 8000f5a:	79fa      	ldrb	r2, [r7, #7]
 8000f5c:	499d      	ldr	r1, [pc, #628]	; (80011d4 <STEPPER_One_Step+0x284>)
 8000f5e:	4613      	mov	r3, r2
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	1a9b      	subs	r3, r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	440b      	add	r3, r1
 8000f68:	331a      	adds	r3, #26
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	f040 81d1 	bne.w	8001314 <STEPPER_One_Step+0x3c4>
	{
		if(STEPPER_CfgParam[i].STEPPING_Mode == WAVE_DRIVE)
 8000f72:	79fa      	ldrb	r2, [r7, #7]
 8000f74:	4997      	ldr	r1, [pc, #604]	; (80011d4 <STEPPER_One_Step+0x284>)
 8000f76:	4613      	mov	r3, r2
 8000f78:	00db      	lsls	r3, r3, #3
 8000f7a:	1a9b      	subs	r3, r3, r2
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	440b      	add	r3, r1
 8000f80:	331b      	adds	r3, #27
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	f040 808c 	bne.w	80010a2 <STEPPER_One_Step+0x152>
		{
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[0], STEPPER_CfgParam[i].IN_PIN[0], UNIPOLAR_WD_PATTERN[gs_STEPPER_info[i].Step_Index][0]);
 8000f8a:	79fa      	ldrb	r2, [r7, #7]
 8000f8c:	4991      	ldr	r1, [pc, #580]	; (80011d4 <STEPPER_One_Step+0x284>)
 8000f8e:	4613      	mov	r3, r2
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	1a9b      	subs	r3, r3, r2
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	440b      	add	r3, r1
 8000f98:	6818      	ldr	r0, [r3, #0]
 8000f9a:	79fa      	ldrb	r2, [r7, #7]
 8000f9c:	498d      	ldr	r1, [pc, #564]	; (80011d4 <STEPPER_One_Step+0x284>)
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	1a9b      	subs	r3, r3, r2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	440b      	add	r3, r1
 8000fa8:	3310      	adds	r3, #16
 8000faa:	881c      	ldrh	r4, [r3, #0]
 8000fac:	79fa      	ldrb	r2, [r7, #7]
 8000fae:	498a      	ldr	r1, [pc, #552]	; (80011d8 <STEPPER_One_Step+0x288>)
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	4413      	add	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	440b      	add	r3, r1
 8000fba:	330f      	adds	r3, #15
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	4b86      	ldr	r3, [pc, #536]	; (80011dc <STEPPER_One_Step+0x28c>)
 8000fc2:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	4621      	mov	r1, r4
 8000fca:	f003 fc07 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[1], STEPPER_CfgParam[i].IN_PIN[1], UNIPOLAR_WD_PATTERN[gs_STEPPER_info[i].Step_Index][1]);
 8000fce:	79fa      	ldrb	r2, [r7, #7]
 8000fd0:	4980      	ldr	r1, [pc, #512]	; (80011d4 <STEPPER_One_Step+0x284>)
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	1a9b      	subs	r3, r3, r2
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	440b      	add	r3, r1
 8000fdc:	3304      	adds	r3, #4
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	79fa      	ldrb	r2, [r7, #7]
 8000fe2:	497c      	ldr	r1, [pc, #496]	; (80011d4 <STEPPER_One_Step+0x284>)
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	1a9b      	subs	r3, r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	440b      	add	r3, r1
 8000fee:	3312      	adds	r3, #18
 8000ff0:	881c      	ldrh	r4, [r3, #0]
 8000ff2:	79fa      	ldrb	r2, [r7, #7]
 8000ff4:	4978      	ldr	r1, [pc, #480]	; (80011d8 <STEPPER_One_Step+0x288>)
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	4413      	add	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	440b      	add	r3, r1
 8001000:	330f      	adds	r3, #15
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	4a75      	ldr	r2, [pc, #468]	; (80011dc <STEPPER_One_Step+0x28c>)
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	785b      	ldrb	r3, [r3, #1]
 800100c:	461a      	mov	r2, r3
 800100e:	4621      	mov	r1, r4
 8001010:	f003 fbe4 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[2], STEPPER_CfgParam[i].IN_PIN[2], UNIPOLAR_WD_PATTERN[gs_STEPPER_info[i].Step_Index][2]);
 8001014:	79fa      	ldrb	r2, [r7, #7]
 8001016:	496f      	ldr	r1, [pc, #444]	; (80011d4 <STEPPER_One_Step+0x284>)
 8001018:	4613      	mov	r3, r2
 800101a:	00db      	lsls	r3, r3, #3
 800101c:	1a9b      	subs	r3, r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	440b      	add	r3, r1
 8001022:	3308      	adds	r3, #8
 8001024:	6818      	ldr	r0, [r3, #0]
 8001026:	79fa      	ldrb	r2, [r7, #7]
 8001028:	496a      	ldr	r1, [pc, #424]	; (80011d4 <STEPPER_One_Step+0x284>)
 800102a:	4613      	mov	r3, r2
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	1a9b      	subs	r3, r3, r2
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	440b      	add	r3, r1
 8001034:	3314      	adds	r3, #20
 8001036:	881c      	ldrh	r4, [r3, #0]
 8001038:	79fa      	ldrb	r2, [r7, #7]
 800103a:	4967      	ldr	r1, [pc, #412]	; (80011d8 <STEPPER_One_Step+0x288>)
 800103c:	4613      	mov	r3, r2
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	4413      	add	r3, r2
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	440b      	add	r3, r1
 8001046:	330f      	adds	r3, #15
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	4a64      	ldr	r2, [pc, #400]	; (80011dc <STEPPER_One_Step+0x28c>)
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	789b      	ldrb	r3, [r3, #2]
 8001052:	461a      	mov	r2, r3
 8001054:	4621      	mov	r1, r4
 8001056:	f003 fbc1 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[3], STEPPER_CfgParam[i].IN_PIN[3], UNIPOLAR_WD_PATTERN[gs_STEPPER_info[i].Step_Index][3]);
 800105a:	79fa      	ldrb	r2, [r7, #7]
 800105c:	495d      	ldr	r1, [pc, #372]	; (80011d4 <STEPPER_One_Step+0x284>)
 800105e:	4613      	mov	r3, r2
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	1a9b      	subs	r3, r3, r2
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	440b      	add	r3, r1
 8001068:	330c      	adds	r3, #12
 800106a:	6818      	ldr	r0, [r3, #0]
 800106c:	79fa      	ldrb	r2, [r7, #7]
 800106e:	4959      	ldr	r1, [pc, #356]	; (80011d4 <STEPPER_One_Step+0x284>)
 8001070:	4613      	mov	r3, r2
 8001072:	00db      	lsls	r3, r3, #3
 8001074:	1a9b      	subs	r3, r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	440b      	add	r3, r1
 800107a:	3316      	adds	r3, #22
 800107c:	881c      	ldrh	r4, [r3, #0]
 800107e:	79fa      	ldrb	r2, [r7, #7]
 8001080:	4955      	ldr	r1, [pc, #340]	; (80011d8 <STEPPER_One_Step+0x288>)
 8001082:	4613      	mov	r3, r2
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	4413      	add	r3, r2
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	440b      	add	r3, r1
 800108c:	330f      	adds	r3, #15
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	4a52      	ldr	r2, [pc, #328]	; (80011dc <STEPPER_One_Step+0x28c>)
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	78db      	ldrb	r3, [r3, #3]
 8001098:	461a      	mov	r2, r3
 800109a:	4621      	mov	r1, r4
 800109c:	f003 fb9e 	bl	80047dc <HAL_GPIO_WritePin>
 80010a0:	e13d      	b.n	800131e <STEPPER_One_Step+0x3ce>
		}
		else if(STEPPER_CfgParam[i].STEPPING_Mode == FULL_STEP_DRIVE)
 80010a2:	79fa      	ldrb	r2, [r7, #7]
 80010a4:	494b      	ldr	r1, [pc, #300]	; (80011d4 <STEPPER_One_Step+0x284>)
 80010a6:	4613      	mov	r3, r2
 80010a8:	00db      	lsls	r3, r3, #3
 80010aa:	1a9b      	subs	r3, r3, r2
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	440b      	add	r3, r1
 80010b0:	331b      	adds	r3, #27
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	f040 8095 	bne.w	80011e4 <STEPPER_One_Step+0x294>
		{
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[0], STEPPER_CfgParam[i].IN_PIN[0], UNIPOLAR_FS_PATTERN[gs_STEPPER_info[i].Step_Index][0]);
 80010ba:	79fa      	ldrb	r2, [r7, #7]
 80010bc:	4945      	ldr	r1, [pc, #276]	; (80011d4 <STEPPER_One_Step+0x284>)
 80010be:	4613      	mov	r3, r2
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	1a9b      	subs	r3, r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	440b      	add	r3, r1
 80010c8:	6818      	ldr	r0, [r3, #0]
 80010ca:	79fa      	ldrb	r2, [r7, #7]
 80010cc:	4941      	ldr	r1, [pc, #260]	; (80011d4 <STEPPER_One_Step+0x284>)
 80010ce:	4613      	mov	r3, r2
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	1a9b      	subs	r3, r3, r2
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	440b      	add	r3, r1
 80010d8:	3310      	adds	r3, #16
 80010da:	881c      	ldrh	r4, [r3, #0]
 80010dc:	79fa      	ldrb	r2, [r7, #7]
 80010de:	493e      	ldr	r1, [pc, #248]	; (80011d8 <STEPPER_One_Step+0x288>)
 80010e0:	4613      	mov	r3, r2
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	4413      	add	r3, r2
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	440b      	add	r3, r1
 80010ea:	330f      	adds	r3, #15
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	461a      	mov	r2, r3
 80010f0:	4b3b      	ldr	r3, [pc, #236]	; (80011e0 <STEPPER_One_Step+0x290>)
 80010f2:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 80010f6:	461a      	mov	r2, r3
 80010f8:	4621      	mov	r1, r4
 80010fa:	f003 fb6f 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[1], STEPPER_CfgParam[i].IN_PIN[1], UNIPOLAR_FS_PATTERN[gs_STEPPER_info[i].Step_Index][1]);
 80010fe:	79fa      	ldrb	r2, [r7, #7]
 8001100:	4934      	ldr	r1, [pc, #208]	; (80011d4 <STEPPER_One_Step+0x284>)
 8001102:	4613      	mov	r3, r2
 8001104:	00db      	lsls	r3, r3, #3
 8001106:	1a9b      	subs	r3, r3, r2
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	440b      	add	r3, r1
 800110c:	3304      	adds	r3, #4
 800110e:	6818      	ldr	r0, [r3, #0]
 8001110:	79fa      	ldrb	r2, [r7, #7]
 8001112:	4930      	ldr	r1, [pc, #192]	; (80011d4 <STEPPER_One_Step+0x284>)
 8001114:	4613      	mov	r3, r2
 8001116:	00db      	lsls	r3, r3, #3
 8001118:	1a9b      	subs	r3, r3, r2
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	440b      	add	r3, r1
 800111e:	3312      	adds	r3, #18
 8001120:	881c      	ldrh	r4, [r3, #0]
 8001122:	79fa      	ldrb	r2, [r7, #7]
 8001124:	492c      	ldr	r1, [pc, #176]	; (80011d8 <STEPPER_One_Step+0x288>)
 8001126:	4613      	mov	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	4413      	add	r3, r2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	440b      	add	r3, r1
 8001130:	330f      	adds	r3, #15
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	4a2a      	ldr	r2, [pc, #168]	; (80011e0 <STEPPER_One_Step+0x290>)
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	4413      	add	r3, r2
 800113a:	785b      	ldrb	r3, [r3, #1]
 800113c:	461a      	mov	r2, r3
 800113e:	4621      	mov	r1, r4
 8001140:	f003 fb4c 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[2], STEPPER_CfgParam[i].IN_PIN[2], UNIPOLAR_FS_PATTERN[gs_STEPPER_info[i].Step_Index][2]);
 8001144:	79fa      	ldrb	r2, [r7, #7]
 8001146:	4923      	ldr	r1, [pc, #140]	; (80011d4 <STEPPER_One_Step+0x284>)
 8001148:	4613      	mov	r3, r2
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	1a9b      	subs	r3, r3, r2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	440b      	add	r3, r1
 8001152:	3308      	adds	r3, #8
 8001154:	6818      	ldr	r0, [r3, #0]
 8001156:	79fa      	ldrb	r2, [r7, #7]
 8001158:	491e      	ldr	r1, [pc, #120]	; (80011d4 <STEPPER_One_Step+0x284>)
 800115a:	4613      	mov	r3, r2
 800115c:	00db      	lsls	r3, r3, #3
 800115e:	1a9b      	subs	r3, r3, r2
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	440b      	add	r3, r1
 8001164:	3314      	adds	r3, #20
 8001166:	881c      	ldrh	r4, [r3, #0]
 8001168:	79fa      	ldrb	r2, [r7, #7]
 800116a:	491b      	ldr	r1, [pc, #108]	; (80011d8 <STEPPER_One_Step+0x288>)
 800116c:	4613      	mov	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4413      	add	r3, r2
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	440b      	add	r3, r1
 8001176:	330f      	adds	r3, #15
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	4a19      	ldr	r2, [pc, #100]	; (80011e0 <STEPPER_One_Step+0x290>)
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	4413      	add	r3, r2
 8001180:	789b      	ldrb	r3, [r3, #2]
 8001182:	461a      	mov	r2, r3
 8001184:	4621      	mov	r1, r4
 8001186:	f003 fb29 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[3], STEPPER_CfgParam[i].IN_PIN[3], UNIPOLAR_FS_PATTERN[gs_STEPPER_info[i].Step_Index][3]);
 800118a:	79fa      	ldrb	r2, [r7, #7]
 800118c:	4911      	ldr	r1, [pc, #68]	; (80011d4 <STEPPER_One_Step+0x284>)
 800118e:	4613      	mov	r3, r2
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	1a9b      	subs	r3, r3, r2
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	440b      	add	r3, r1
 8001198:	330c      	adds	r3, #12
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	79fa      	ldrb	r2, [r7, #7]
 800119e:	490d      	ldr	r1, [pc, #52]	; (80011d4 <STEPPER_One_Step+0x284>)
 80011a0:	4613      	mov	r3, r2
 80011a2:	00db      	lsls	r3, r3, #3
 80011a4:	1a9b      	subs	r3, r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	440b      	add	r3, r1
 80011aa:	3316      	adds	r3, #22
 80011ac:	881c      	ldrh	r4, [r3, #0]
 80011ae:	79fa      	ldrb	r2, [r7, #7]
 80011b0:	4909      	ldr	r1, [pc, #36]	; (80011d8 <STEPPER_One_Step+0x288>)
 80011b2:	4613      	mov	r3, r2
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	4413      	add	r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	440b      	add	r3, r1
 80011bc:	330f      	adds	r3, #15
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	4a07      	ldr	r2, [pc, #28]	; (80011e0 <STEPPER_One_Step+0x290>)
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	4413      	add	r3, r2
 80011c6:	78db      	ldrb	r3, [r3, #3]
 80011c8:	461a      	mov	r2, r3
 80011ca:	4621      	mov	r1, r4
 80011cc:	f003 fb06 	bl	80047dc <HAL_GPIO_WritePin>
 80011d0:	e0a5      	b.n	800131e <STEPPER_One_Step+0x3ce>
 80011d2:	bf00      	nop
 80011d4:	0800684c 	.word	0x0800684c
 80011d8:	2000006c 	.word	0x2000006c
 80011dc:	20000000 	.word	0x20000000
 80011e0:	20000010 	.word	0x20000010
		}
		else if(STEPPER_CfgParam[i].STEPPING_Mode == HALF_STEP_DRIVE)
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	498d      	ldr	r1, [pc, #564]	; (800141c <STEPPER_One_Step+0x4cc>)
 80011e8:	4613      	mov	r3, r2
 80011ea:	00db      	lsls	r3, r3, #3
 80011ec:	1a9b      	subs	r3, r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	440b      	add	r3, r1
 80011f2:	331b      	adds	r3, #27
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	f040 8091 	bne.w	800131e <STEPPER_One_Step+0x3ce>
		{
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[0], STEPPER_CfgParam[i].IN_PIN[0], UNIPOLAR_HS_PATTERN[gs_STEPPER_info[i].Step_Index][0]);
 80011fc:	79fa      	ldrb	r2, [r7, #7]
 80011fe:	4987      	ldr	r1, [pc, #540]	; (800141c <STEPPER_One_Step+0x4cc>)
 8001200:	4613      	mov	r3, r2
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	1a9b      	subs	r3, r3, r2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	440b      	add	r3, r1
 800120a:	6818      	ldr	r0, [r3, #0]
 800120c:	79fa      	ldrb	r2, [r7, #7]
 800120e:	4983      	ldr	r1, [pc, #524]	; (800141c <STEPPER_One_Step+0x4cc>)
 8001210:	4613      	mov	r3, r2
 8001212:	00db      	lsls	r3, r3, #3
 8001214:	1a9b      	subs	r3, r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	440b      	add	r3, r1
 800121a:	3310      	adds	r3, #16
 800121c:	881c      	ldrh	r4, [r3, #0]
 800121e:	79fa      	ldrb	r2, [r7, #7]
 8001220:	497f      	ldr	r1, [pc, #508]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001222:	4613      	mov	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	440b      	add	r3, r1
 800122c:	330f      	adds	r3, #15
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	461a      	mov	r2, r3
 8001232:	4b7c      	ldr	r3, [pc, #496]	; (8001424 <STEPPER_One_Step+0x4d4>)
 8001234:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8001238:	461a      	mov	r2, r3
 800123a:	4621      	mov	r1, r4
 800123c:	f003 face 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[1], STEPPER_CfgParam[i].IN_PIN[1], UNIPOLAR_HS_PATTERN[gs_STEPPER_info[i].Step_Index][1]);
 8001240:	79fa      	ldrb	r2, [r7, #7]
 8001242:	4976      	ldr	r1, [pc, #472]	; (800141c <STEPPER_One_Step+0x4cc>)
 8001244:	4613      	mov	r3, r2
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	1a9b      	subs	r3, r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	440b      	add	r3, r1
 800124e:	3304      	adds	r3, #4
 8001250:	6818      	ldr	r0, [r3, #0]
 8001252:	79fa      	ldrb	r2, [r7, #7]
 8001254:	4971      	ldr	r1, [pc, #452]	; (800141c <STEPPER_One_Step+0x4cc>)
 8001256:	4613      	mov	r3, r2
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	1a9b      	subs	r3, r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	440b      	add	r3, r1
 8001260:	3312      	adds	r3, #18
 8001262:	881c      	ldrh	r4, [r3, #0]
 8001264:	79fa      	ldrb	r2, [r7, #7]
 8001266:	496e      	ldr	r1, [pc, #440]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001268:	4613      	mov	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	4413      	add	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	440b      	add	r3, r1
 8001272:	330f      	adds	r3, #15
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	4a6b      	ldr	r2, [pc, #428]	; (8001424 <STEPPER_One_Step+0x4d4>)
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	785b      	ldrb	r3, [r3, #1]
 800127e:	461a      	mov	r2, r3
 8001280:	4621      	mov	r1, r4
 8001282:	f003 faab 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[2], STEPPER_CfgParam[i].IN_PIN[2], UNIPOLAR_HS_PATTERN[gs_STEPPER_info[i].Step_Index][2]);
 8001286:	79fa      	ldrb	r2, [r7, #7]
 8001288:	4964      	ldr	r1, [pc, #400]	; (800141c <STEPPER_One_Step+0x4cc>)
 800128a:	4613      	mov	r3, r2
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	1a9b      	subs	r3, r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	440b      	add	r3, r1
 8001294:	3308      	adds	r3, #8
 8001296:	6818      	ldr	r0, [r3, #0]
 8001298:	79fa      	ldrb	r2, [r7, #7]
 800129a:	4960      	ldr	r1, [pc, #384]	; (800141c <STEPPER_One_Step+0x4cc>)
 800129c:	4613      	mov	r3, r2
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	1a9b      	subs	r3, r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	440b      	add	r3, r1
 80012a6:	3314      	adds	r3, #20
 80012a8:	881c      	ldrh	r4, [r3, #0]
 80012aa:	79fa      	ldrb	r2, [r7, #7]
 80012ac:	495c      	ldr	r1, [pc, #368]	; (8001420 <STEPPER_One_Step+0x4d0>)
 80012ae:	4613      	mov	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	440b      	add	r3, r1
 80012b8:	330f      	adds	r3, #15
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4a59      	ldr	r2, [pc, #356]	; (8001424 <STEPPER_One_Step+0x4d4>)
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	789b      	ldrb	r3, [r3, #2]
 80012c4:	461a      	mov	r2, r3
 80012c6:	4621      	mov	r1, r4
 80012c8:	f003 fa88 	bl	80047dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[3], STEPPER_CfgParam[i].IN_PIN[3], UNIPOLAR_HS_PATTERN[gs_STEPPER_info[i].Step_Index][3]);
 80012cc:	79fa      	ldrb	r2, [r7, #7]
 80012ce:	4953      	ldr	r1, [pc, #332]	; (800141c <STEPPER_One_Step+0x4cc>)
 80012d0:	4613      	mov	r3, r2
 80012d2:	00db      	lsls	r3, r3, #3
 80012d4:	1a9b      	subs	r3, r3, r2
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	440b      	add	r3, r1
 80012da:	330c      	adds	r3, #12
 80012dc:	6818      	ldr	r0, [r3, #0]
 80012de:	79fa      	ldrb	r2, [r7, #7]
 80012e0:	494e      	ldr	r1, [pc, #312]	; (800141c <STEPPER_One_Step+0x4cc>)
 80012e2:	4613      	mov	r3, r2
 80012e4:	00db      	lsls	r3, r3, #3
 80012e6:	1a9b      	subs	r3, r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	440b      	add	r3, r1
 80012ec:	3316      	adds	r3, #22
 80012ee:	881c      	ldrh	r4, [r3, #0]
 80012f0:	79fa      	ldrb	r2, [r7, #7]
 80012f2:	494b      	ldr	r1, [pc, #300]	; (8001420 <STEPPER_One_Step+0x4d0>)
 80012f4:	4613      	mov	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	440b      	add	r3, r1
 80012fe:	330f      	adds	r3, #15
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	4a48      	ldr	r2, [pc, #288]	; (8001424 <STEPPER_One_Step+0x4d4>)
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	4413      	add	r3, r2
 8001308:	78db      	ldrb	r3, [r3, #3]
 800130a:	461a      	mov	r2, r3
 800130c:	4621      	mov	r1, r4
 800130e:	f003 fa65 	bl	80047dc <HAL_GPIO_WritePin>
 8001312:	e004      	b.n	800131e <STEPPER_One_Step+0x3ce>
		}
	}
	// For BiPolar Stepper Motors
	else if(STEPPER_CfgParam[i].STEPPER_Cfg == STEPPER_BIPOLAR)
 8001314:	79fa      	ldrb	r2, [r7, #7]
 8001316:	4613      	mov	r3, r2
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	1a9b      	subs	r3, r3, r2
 800131c:	009b      	lsls	r3, r3, #2
	{

	}
	// Update & Check The Index
	if(gs_STEPPER_info[i].Dir == DIR_CCW)
 800131e:	79fa      	ldrb	r2, [r7, #7]
 8001320:	493f      	ldr	r1, [pc, #252]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001322:	4613      	mov	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	4413      	add	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	440b      	add	r3, r1
 800132c:	3311      	adds	r3, #17
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d132      	bne.n	800139a <STEPPER_One_Step+0x44a>
	{
		if(gs_STEPPER_info[i].Step_Index == 0)
 8001334:	79fa      	ldrb	r2, [r7, #7]
 8001336:	493a      	ldr	r1, [pc, #232]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	440b      	add	r3, r1
 8001342:	330f      	adds	r3, #15
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d112      	bne.n	8001370 <STEPPER_One_Step+0x420>
		{
			gs_STEPPER_info[i].Step_Index = gs_STEPPER_info[i].Max_Index;
 800134a:	79f9      	ldrb	r1, [r7, #7]
 800134c:	79fa      	ldrb	r2, [r7, #7]
 800134e:	4834      	ldr	r0, [pc, #208]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001350:	460b      	mov	r3, r1
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4403      	add	r3, r0
 800135a:	3310      	adds	r3, #16
 800135c:	7818      	ldrb	r0, [r3, #0]
 800135e:	4930      	ldr	r1, [pc, #192]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001360:	4613      	mov	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	440b      	add	r3, r1
 800136a:	330f      	adds	r3, #15
 800136c:	4602      	mov	r2, r0
 800136e:	701a      	strb	r2, [r3, #0]
		}
		gs_STEPPER_info[i].Step_Index--;
 8001370:	79fa      	ldrb	r2, [r7, #7]
 8001372:	492b      	ldr	r1, [pc, #172]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001374:	4613      	mov	r3, r2
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	4413      	add	r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	440b      	add	r3, r1
 800137e:	330f      	adds	r3, #15
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	3b01      	subs	r3, #1
 8001384:	b2d8      	uxtb	r0, r3
 8001386:	4926      	ldr	r1, [pc, #152]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001388:	4613      	mov	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	440b      	add	r3, r1
 8001392:	330f      	adds	r3, #15
 8001394:	4602      	mov	r2, r0
 8001396:	701a      	strb	r2, [r3, #0]
		if(gs_STEPPER_info[i].Step_Index == gs_STEPPER_info[i].Max_Index)
		{
			gs_STEPPER_info[i].Step_Index = 0;
		}
	}
}
 8001398:	e03c      	b.n	8001414 <STEPPER_One_Step+0x4c4>
	else if(gs_STEPPER_info[i].Dir == DIR_CW)
 800139a:	79fa      	ldrb	r2, [r7, #7]
 800139c:	4920      	ldr	r1, [pc, #128]	; (8001420 <STEPPER_One_Step+0x4d0>)
 800139e:	4613      	mov	r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	440b      	add	r3, r1
 80013a8:	3311      	adds	r3, #17
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d131      	bne.n	8001414 <STEPPER_One_Step+0x4c4>
		gs_STEPPER_info[i].Step_Index++;
 80013b0:	79fa      	ldrb	r2, [r7, #7]
 80013b2:	491b      	ldr	r1, [pc, #108]	; (8001420 <STEPPER_One_Step+0x4d0>)
 80013b4:	4613      	mov	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	440b      	add	r3, r1
 80013be:	330f      	adds	r3, #15
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	3301      	adds	r3, #1
 80013c4:	b2d8      	uxtb	r0, r3
 80013c6:	4916      	ldr	r1, [pc, #88]	; (8001420 <STEPPER_One_Step+0x4d0>)
 80013c8:	4613      	mov	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	440b      	add	r3, r1
 80013d2:	330f      	adds	r3, #15
 80013d4:	4602      	mov	r2, r0
 80013d6:	701a      	strb	r2, [r3, #0]
		if(gs_STEPPER_info[i].Step_Index == gs_STEPPER_info[i].Max_Index)
 80013d8:	79fa      	ldrb	r2, [r7, #7]
 80013da:	4911      	ldr	r1, [pc, #68]	; (8001420 <STEPPER_One_Step+0x4d0>)
 80013dc:	4613      	mov	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	440b      	add	r3, r1
 80013e6:	330f      	adds	r3, #15
 80013e8:	7819      	ldrb	r1, [r3, #0]
 80013ea:	79fa      	ldrb	r2, [r7, #7]
 80013ec:	480c      	ldr	r0, [pc, #48]	; (8001420 <STEPPER_One_Step+0x4d0>)
 80013ee:	4613      	mov	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4403      	add	r3, r0
 80013f8:	3310      	adds	r3, #16
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4299      	cmp	r1, r3
 80013fe:	d109      	bne.n	8001414 <STEPPER_One_Step+0x4c4>
			gs_STEPPER_info[i].Step_Index = 0;
 8001400:	79fa      	ldrb	r2, [r7, #7]
 8001402:	4907      	ldr	r1, [pc, #28]	; (8001420 <STEPPER_One_Step+0x4d0>)
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	440b      	add	r3, r1
 800140e:	330f      	adds	r3, #15
 8001410:	2200      	movs	r2, #0
 8001412:	701a      	strb	r2, [r3, #0]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	bd90      	pop	{r4, r7, pc}
 800141c:	0800684c 	.word	0x0800684c
 8001420:	2000006c 	.word	0x2000006c
 8001424:	20000020 	.word	0x20000020

08001428 <STEPPER_Step_NonBlocking>:
	}
	gs_STEPPER_info[au8_STEPPER_Instance].Blocked = 0;
}

void STEPPER_Step_NonBlocking(uint8_t au8_STEPPER_Instance, uint32_t au32_Steps, uint8_t au8_DIR)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	6039      	str	r1, [r7, #0]
 8001432:	71fb      	strb	r3, [r7, #7]
 8001434:	4613      	mov	r3, r2
 8001436:	71bb      	strb	r3, [r7, #6]
	gs_STEPPER_info[au8_STEPPER_Instance].Steps += au32_Steps;
 8001438:	79fa      	ldrb	r2, [r7, #7]
 800143a:	4910      	ldr	r1, [pc, #64]	; (800147c <STEPPER_Step_NonBlocking+0x54>)
 800143c:	4613      	mov	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4413      	add	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	440b      	add	r3, r1
 8001446:	6819      	ldr	r1, [r3, #0]
 8001448:	79fa      	ldrb	r2, [r7, #7]
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	4419      	add	r1, r3
 800144e:	480b      	ldr	r0, [pc, #44]	; (800147c <STEPPER_Step_NonBlocking+0x54>)
 8001450:	4613      	mov	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	4413      	add	r3, r2
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	4403      	add	r3, r0
 800145a:	6019      	str	r1, [r3, #0]
	gs_STEPPER_info[au8_STEPPER_Instance].Dir = au8_DIR;
 800145c:	79fa      	ldrb	r2, [r7, #7]
 800145e:	4907      	ldr	r1, [pc, #28]	; (800147c <STEPPER_Step_NonBlocking+0x54>)
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	440b      	add	r3, r1
 800146a:	3311      	adds	r3, #17
 800146c:	79ba      	ldrb	r2, [r7, #6]
 800146e:	701a      	strb	r2, [r3, #0]
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	2000006c 	.word	0x2000006c

08001480 <STEPPER_Stop>:

void STEPPER_Stop(uint8_t au8_STEPPER_Instance)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
	gs_STEPPER_info[au8_STEPPER_Instance].Steps = 0;
 800148a:	79fa      	ldrb	r2, [r7, #7]
 800148c:	4906      	ldr	r1, [pc, #24]	; (80014a8 <STEPPER_Stop+0x28>)
 800148e:	4613      	mov	r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4413      	add	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	440b      	add	r3, r1
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	2000006c 	.word	0x2000006c

080014ac <STEPPER_TMR_OVF_ISR>:
		}
	}
}

void STEPPER_TMR_OVF_ISR(TIM_HandleTypeDef* htim)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	73fb      	strb	r3, [r7, #15]

	if(htim->Instance == STEPPER_TIMER)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a34      	ldr	r2, [pc, #208]	; (8001590 <STEPPER_TMR_OVF_ISR+0xe4>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d162      	bne.n	8001588 <STEPPER_TMR_OVF_ISR+0xdc>
	{
		for(i=0; i<STEPPER_UNITS; i++)
 80014c2:	2300      	movs	r3, #0
 80014c4:	73fb      	strb	r3, [r7, #15]
 80014c6:	e05c      	b.n	8001582 <STEPPER_TMR_OVF_ISR+0xd6>
		{
			if((gs_STEPPER_info[i].Ticks >= gs_STEPPER_info[i].Max_Ticks) && (gs_STEPPER_info[i].Blocked != 1) && (gs_STEPPER_info[i].Steps > 0))
 80014c8:	7bfa      	ldrb	r2, [r7, #15]
 80014ca:	4932      	ldr	r1, [pc, #200]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 80014cc:	4613      	mov	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	440b      	add	r3, r1
 80014d6:	3304      	adds	r3, #4
 80014d8:	6819      	ldr	r1, [r3, #0]
 80014da:	7bfa      	ldrb	r2, [r7, #15]
 80014dc:	482d      	ldr	r0, [pc, #180]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4403      	add	r3, r0
 80014e8:	3308      	adds	r3, #8
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4299      	cmp	r1, r3
 80014ee:	d333      	bcc.n	8001558 <STEPPER_TMR_OVF_ISR+0xac>
 80014f0:	7bfa      	ldrb	r2, [r7, #15]
 80014f2:	4928      	ldr	r1, [pc, #160]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 80014f4:	4613      	mov	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	440b      	add	r3, r1
 80014fe:	330e      	adds	r3, #14
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d028      	beq.n	8001558 <STEPPER_TMR_OVF_ISR+0xac>
 8001506:	7bfa      	ldrb	r2, [r7, #15]
 8001508:	4922      	ldr	r1, [pc, #136]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 800150a:	4613      	mov	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4413      	add	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	440b      	add	r3, r1
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d01e      	beq.n	8001558 <STEPPER_TMR_OVF_ISR+0xac>
			{
				STEPPER_One_Step(i);
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff fd17 	bl	8000f50 <STEPPER_One_Step>
				gs_STEPPER_info[i].Steps--;
 8001522:	7bfa      	ldrb	r2, [r7, #15]
 8001524:	491b      	ldr	r1, [pc, #108]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	440b      	add	r3, r1
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	1e59      	subs	r1, r3, #1
 8001534:	4817      	ldr	r0, [pc, #92]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 8001536:	4613      	mov	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4403      	add	r3, r0
 8001540:	6019      	str	r1, [r3, #0]
				gs_STEPPER_info[i].Ticks = 0;
 8001542:	7bfa      	ldrb	r2, [r7, #15]
 8001544:	4913      	ldr	r1, [pc, #76]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 8001546:	4613      	mov	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	4413      	add	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	440b      	add	r3, r1
 8001550:	3304      	adds	r3, #4
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	e011      	b.n	800157c <STEPPER_TMR_OVF_ISR+0xd0>
			}
			else
			{
				gs_STEPPER_info[i].Ticks++;
 8001558:	7bfa      	ldrb	r2, [r7, #15]
 800155a:	490e      	ldr	r1, [pc, #56]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 800155c:	4613      	mov	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	3304      	adds	r3, #4
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	1c59      	adds	r1, r3, #1
 800156c:	4809      	ldr	r0, [pc, #36]	; (8001594 <STEPPER_TMR_OVF_ISR+0xe8>)
 800156e:	4613      	mov	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	4413      	add	r3, r2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	4403      	add	r3, r0
 8001578:	3304      	adds	r3, #4
 800157a:	6019      	str	r1, [r3, #0]
		for(i=0; i<STEPPER_UNITS; i++)
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	3301      	adds	r3, #1
 8001580:	73fb      	strb	r3, [r7, #15]
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d99f      	bls.n	80014c8 <STEPPER_TMR_OVF_ISR+0x1c>
			}
		}
	}
}
 8001588:	bf00      	nop
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40012c00 	.word	0x40012c00
 8001594:	2000006c 	.word	0x2000006c

08001598 <set_id>:
extern uint8_t  buffer[30];
extern uint16_t n;


void set_id(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	if(chenge_Data==1)
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <set_id+0x2c>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d10d      	bne.n	80015c0 <set_id+0x28>
	{
		HAL_FLASH_Unlock();
 80015a4:	f002 fe30 	bl	8004208 <HAL_FLASH_Unlock>

		EE_Init();
 80015a8:	f000 f8b4 	bl	8001714 <EE_Init>

		EE_WriteVariable(0, buffer[1]);
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <set_id+0x30>)
 80015ae:	785b      	ldrb	r3, [r3, #1]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	4619      	mov	r1, r3
 80015b4:	2000      	movs	r0, #0
 80015b6:	f000 faf7 	bl	8001ba8 <EE_WriteVariable>

		chenge_Data = 0;
 80015ba:	4b02      	ldr	r3, [pc, #8]	; (80015c4 <set_id+0x2c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	701a      	strb	r2, [r3, #0]
	}
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	200000a0 	.word	0x200000a0
 80015c8:	200000ac 	.word	0x200000ac

080015cc <start_clock>:

void start_clock(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	if(buffer[5*n+1] != n)
 80015d0:	4b20      	ldr	r3, [pc, #128]	; (8001654 <start_clock+0x88>)
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	461a      	mov	r2, r3
 80015d6:	4613      	mov	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4413      	add	r3, r2
 80015dc:	3301      	adds	r3, #1
 80015de:	4a1e      	ldr	r2, [pc, #120]	; (8001658 <start_clock+0x8c>)
 80015e0:	5cd3      	ldrb	r3, [r2, r3]
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <start_clock+0x88>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d009      	beq.n	8001600 <start_clock+0x34>
	{
		STEPPER_Stop(STEPPER_MOTOR1);
 80015ec:	2000      	movs	r0, #0
 80015ee:	f7ff ff47 	bl	8001480 <STEPPER_Stop>
		STEPPER_Stop(STEPPER_MOTOR2);
 80015f2:	2001      	movs	r0, #1
 80015f4:	f7ff ff44 	bl	8001480 <STEPPER_Stop>
		chenge_Data=0;
 80015f8:	4b18      	ldr	r3, [pc, #96]	; (800165c <start_clock+0x90>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	701a      	strb	r2, [r3, #0]
		return;
 80015fe:	e027      	b.n	8001650 <start_clock+0x84>
	}
	if(AD_RES[0] <100)
 8001600:	4b17      	ldr	r3, [pc, #92]	; (8001660 <start_clock+0x94>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b63      	cmp	r3, #99	; 0x63
 8001606:	d802      	bhi.n	800160e <start_clock+0x42>
	{
		flag = 1;
 8001608:	4b16      	ldr	r3, [pc, #88]	; (8001664 <start_clock+0x98>)
 800160a:	2201      	movs	r2, #1
 800160c:	601a      	str	r2, [r3, #0]
	}
	if(AD_RES[1] <100)
 800160e:	4b14      	ldr	r3, [pc, #80]	; (8001660 <start_clock+0x94>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	2b63      	cmp	r3, #99	; 0x63
 8001614:	d802      	bhi.n	800161c <start_clock+0x50>
	{
		flag_1 = 1;
 8001616:	4b14      	ldr	r3, [pc, #80]	; (8001668 <start_clock+0x9c>)
 8001618:	2201      	movs	r2, #1
 800161a:	601a      	str	r2, [r3, #0]
	}
	if(flag!=1)
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <start_clock+0x98>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d005      	beq.n	8001630 <start_clock+0x64>
	{
		STEPPER_Step_NonBlocking(STEPPER_MOTOR1, 1, DIR_CW);
 8001624:	2200      	movs	r2, #0
 8001626:	2101      	movs	r1, #1
 8001628:	2000      	movs	r0, #0
 800162a:	f7ff fefd 	bl	8001428 <STEPPER_Step_NonBlocking>
 800162e:	e002      	b.n	8001636 <start_clock+0x6a>
	}
	else
	{
		STEPPER_Stop(STEPPER_MOTOR1);
 8001630:	2000      	movs	r0, #0
 8001632:	f7ff ff25 	bl	8001480 <STEPPER_Stop>
	}
	if(flag_1!=1)
 8001636:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <start_clock+0x9c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d005      	beq.n	800164a <start_clock+0x7e>
	{
		STEPPER_Step_NonBlocking(STEPPER_MOTOR2, 1, DIR_CW);
 800163e:	2200      	movs	r2, #0
 8001640:	2101      	movs	r1, #1
 8001642:	2001      	movs	r0, #1
 8001644:	f7ff fef0 	bl	8001428 <STEPPER_Step_NonBlocking>
 8001648:	e002      	b.n	8001650 <start_clock+0x84>
	}
	else
	{
		STEPPER_Stop(STEPPER_MOTOR2);
 800164a:	2001      	movs	r0, #1
 800164c:	f7ff ff18 	bl	8001480 <STEPPER_Stop>
	}
}
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000096 	.word	0x20000096
 8001658:	200000ac 	.word	0x200000ac
 800165c:	200000a0 	.word	0x200000a0
 8001660:	200000d8 	.word	0x200000d8
 8001664:	20000098 	.word	0x20000098
 8001668:	2000009c 	.word	0x2000009c

0800166c <spec_position>:

void spec_position(uint8_t Direction_1, uint32_t step_1 ,uint8_t Direction_2, uint32_t step_2)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	60b9      	str	r1, [r7, #8]
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4603      	mov	r3, r0
 8001678:	73fb      	strb	r3, [r7, #15]
 800167a:	4613      	mov	r3, r2
 800167c:	73bb      	strb	r3, [r7, #14]
	if(buffer[5*n+1] != n)
 800167e:	4b21      	ldr	r3, [pc, #132]	; (8001704 <spec_position+0x98>)
 8001680:	881b      	ldrh	r3, [r3, #0]
 8001682:	461a      	mov	r2, r3
 8001684:	4613      	mov	r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4413      	add	r3, r2
 800168a:	3301      	adds	r3, #1
 800168c:	4a1e      	ldr	r2, [pc, #120]	; (8001708 <spec_position+0x9c>)
 800168e:	5cd3      	ldrb	r3, [r2, r3]
 8001690:	b29a      	uxth	r2, r3
 8001692:	4b1c      	ldr	r3, [pc, #112]	; (8001704 <spec_position+0x98>)
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	429a      	cmp	r2, r3
 8001698:	d009      	beq.n	80016ae <spec_position+0x42>
	{
		STEPPER_Stop(STEPPER_MOTOR1);
 800169a:	2000      	movs	r0, #0
 800169c:	f7ff fef0 	bl	8001480 <STEPPER_Stop>
		STEPPER_Stop(STEPPER_MOTOR2);
 80016a0:	2001      	movs	r0, #1
 80016a2:	f7ff feed 	bl	8001480 <STEPPER_Stop>
		chenge_Data=0;
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <spec_position+0xa0>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	701a      	strb	r2, [r3, #0]
		return;
 80016ac:	e027      	b.n	80016fe <spec_position+0x92>
	}

	if(chenge_Data == 1 && i == 1 && buffer[5*n+1] == n)
 80016ae:	4b17      	ldr	r3, [pc, #92]	; (800170c <spec_position+0xa0>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d123      	bne.n	80016fe <spec_position+0x92>
 80016b6:	4b16      	ldr	r3, [pc, #88]	; (8001710 <spec_position+0xa4>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d11f      	bne.n	80016fe <spec_position+0x92>
 80016be:	4b11      	ldr	r3, [pc, #68]	; (8001704 <spec_position+0x98>)
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	461a      	mov	r2, r3
 80016c4:	4613      	mov	r3, r2
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	4413      	add	r3, r2
 80016ca:	3301      	adds	r3, #1
 80016cc:	4a0e      	ldr	r2, [pc, #56]	; (8001708 <spec_position+0x9c>)
 80016ce:	5cd3      	ldrb	r3, [r2, r3]
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <spec_position+0x98>)
 80016d4:	881b      	ldrh	r3, [r3, #0]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d111      	bne.n	80016fe <spec_position+0x92>
	{
		STEPPER_Step_NonBlocking(STEPPER_MOTOR1, step_1, Direction_1);
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	461a      	mov	r2, r3
 80016de:	68b9      	ldr	r1, [r7, #8]
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff fea1 	bl	8001428 <STEPPER_Step_NonBlocking>
		STEPPER_Step_NonBlocking(STEPPER_MOTOR2, step_2, Direction_2);
 80016e6:	7bbb      	ldrb	r3, [r7, #14]
 80016e8:	461a      	mov	r2, r3
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7ff fe9b 	bl	8001428 <STEPPER_Step_NonBlocking>
		chenge_Data = 0;
 80016f2:	4b06      	ldr	r3, [pc, #24]	; (800170c <spec_position+0xa0>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
		i=0;
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <spec_position+0xa4>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
	}
}
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000096 	.word	0x20000096
 8001708:	200000ac 	.word	0x200000ac
 800170c:	200000a0 	.word	0x200000a0
 8001710:	200000a4 	.word	0x200000a4

08001714 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08a      	sub	sp, #40	; 0x28
 8001718:	af00      	add	r7, sp, #0
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
 800171a:	2306      	movs	r3, #6
 800171c:	847b      	strh	r3, [r7, #34]	; 0x22
 800171e:	2306      	movs	r3, #6
 8001720:	843b      	strh	r3, [r7, #32]
  uint16_t varidx = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t eepromstatus = 0, readstatus = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	83fb      	strh	r3, [r7, #30]
 800172a:	2300      	movs	r3, #0
 800172c:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 800172e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001732:	84bb      	strh	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef  flashstatus;
  uint32_t page_error = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef s_eraseinit;


  /* Get Page0 status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8001738:	4b9e      	ldr	r3, [pc, #632]	; (80019b4 <EE_Init+0x2a0>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Get Page1 status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 800173e:	4b9e      	ldr	r3, [pc, #632]	; (80019b8 <EE_Init+0x2a4>)
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	843b      	strh	r3, [r7, #32]

  /* Fill EraseInit structure*/
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001744:	2300      	movs	r3, #0
 8001746:	607b      	str	r3, [r7, #4]
  s_eraseinit.PageAddress = PAGE0_ID;
 8001748:	4b9a      	ldr	r3, [pc, #616]	; (80019b4 <EE_Init+0x2a0>)
 800174a:	60fb      	str	r3, [r7, #12]
  s_eraseinit.NbPages     = 1;
 800174c:	2301      	movs	r3, #1
 800174e:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (pagestatus0)
 8001750:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001752:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001756:	4293      	cmp	r3, r2
 8001758:	d057      	beq.n	800180a <EE_Init+0xf6>
 800175a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800175e:	4293      	cmp	r3, r2
 8001760:	d003      	beq.n	800176a <EE_Init+0x56>
 8001762:	2b00      	cmp	r3, #0
 8001764:	f000 80f4 	beq.w	8001950 <EE_Init+0x23c>
 8001768:	e18d      	b.n	8001a86 <EE_Init+0x372>
  {
    case ERASED:
      if (pagestatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 800176a:	8c3b      	ldrh	r3, [r7, #32]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d116      	bne.n	800179e <EE_Init+0x8a>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8001770:	4890      	ldr	r0, [pc, #576]	; (80019b4 <EE_Init+0x2a0>)
 8001772:	f000 f9a9 	bl	8001ac8 <EE_VerifyPageFullyErased>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	f040 818e 	bne.w	8001a9a <EE_Init+0x386>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800177e:	f107 0214 	add.w	r2, r7, #20
 8001782:	1d3b      	adds	r3, r7, #4
 8001784:	4611      	mov	r1, r2
 8001786:	4618      	mov	r0, r3
 8001788:	f002 fe16 	bl	80043b8 <HAL_FLASHEx_Erase>
 800178c:	4603      	mov	r3, r0
 800178e:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8001790:	7efb      	ldrb	r3, [r7, #27]
 8001792:	2b00      	cmp	r3, #0
 8001794:	f000 8181 	beq.w	8001a9a <EE_Init+0x386>
          {
            return flashstatus;
 8001798:	7efb      	ldrb	r3, [r7, #27]
 800179a:	b29b      	uxth	r3, r3
 800179c:	e185      	b.n	8001aaa <EE_Init+0x396>
          }
        }
      }
      else if (pagestatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 800179e:	8c3b      	ldrh	r3, [r7, #32]
 80017a0:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d125      	bne.n	80017f4 <EE_Init+0xe0>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80017a8:	4882      	ldr	r0, [pc, #520]	; (80019b4 <EE_Init+0x2a0>)
 80017aa:	f000 f98d 	bl	8001ac8 <EE_VerifyPageFullyErased>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d10e      	bne.n	80017d2 <EE_Init+0xbe>
        { 
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80017b4:	f107 0214 	add.w	r2, r7, #20
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	4611      	mov	r1, r2
 80017bc:	4618      	mov	r0, r3
 80017be:	f002 fdfb 	bl	80043b8 <HAL_FLASHEx_Erase>
 80017c2:	4603      	mov	r3, r0
 80017c4:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 80017c6:	7efb      	ldrb	r3, [r7, #27]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <EE_Init+0xbe>
          {
            return flashstatus;
 80017cc:	7efb      	ldrb	r3, [r7, #27]
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	e16b      	b.n	8001aaa <EE_Init+0x396>
          }
        }
        /* Mark Page1 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	f04f 0300 	mov.w	r3, #0
 80017da:	4977      	ldr	r1, [pc, #476]	; (80019b8 <EE_Init+0x2a4>)
 80017dc:	2001      	movs	r0, #1
 80017de:	f002 fca3 	bl	8004128 <HAL_FLASH_Program>
 80017e2:	4603      	mov	r3, r0
 80017e4:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80017e6:	7efb      	ldrb	r3, [r7, #27]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	f000 8156 	beq.w	8001a9a <EE_Init+0x386>
        {
          return flashstatus;
 80017ee:	7efb      	ldrb	r3, [r7, #27]
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	e15a      	b.n	8001aaa <EE_Init+0x396>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 80017f4:	f000 f9fa 	bl	8001bec <EE_Format>
 80017f8:	4603      	mov	r3, r0
 80017fa:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80017fc:	7efb      	ldrb	r3, [r7, #27]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 814b 	beq.w	8001a9a <EE_Init+0x386>
        {
          return flashstatus;
 8001804:	7efb      	ldrb	r3, [r7, #27]
 8001806:	b29b      	uxth	r3, r3
 8001808:	e14f      	b.n	8001aaa <EE_Init+0x396>
        }
      }
      break;

    case RECEIVE_DATA:
      if (pagestatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 800180a:	8c3b      	ldrh	r3, [r7, #32]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d163      	bne.n	80018d8 <EE_Init+0x1c4>
      {
        /* Transfer data from Page1 to Page0 */
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8001810:	2300      	movs	r3, #0
 8001812:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001814:	e030      	b.n	8001878 <EE_Init+0x164>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 8001816:	4b69      	ldr	r3, [pc, #420]	; (80019bc <EE_Init+0x2a8>)
 8001818:	881b      	ldrh	r3, [r3, #0]
 800181a:	b29a      	uxth	r2, r3
 800181c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800181e:	4968      	ldr	r1, [pc, #416]	; (80019c0 <EE_Init+0x2ac>)
 8001820:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001824:	429a      	cmp	r2, r3
 8001826:	d101      	bne.n	800182c <EE_Init+0x118>
          {
            x = varidx;
 8001828:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800182a:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (varidx != x)
 800182c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800182e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001832:	429a      	cmp	r2, r3
 8001834:	d01d      	beq.n	8001872 <EE_Init+0x15e>
          {
            /* Read the last variables' updates */
            readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 8001836:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001838:	4a61      	ldr	r2, [pc, #388]	; (80019c0 <EE_Init+0x2ac>)
 800183a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800183e:	4961      	ldr	r1, [pc, #388]	; (80019c4 <EE_Init+0x2b0>)
 8001840:	4618      	mov	r0, r3
 8001842:	f000 f967 	bl	8001b14 <EE_ReadVariable>
 8001846:	4603      	mov	r3, r0
 8001848:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (readstatus != 0x1)
 800184a:	8bbb      	ldrh	r3, [r7, #28]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d010      	beq.n	8001872 <EE_Init+0x15e>
            {
              /* Transfer the variable to the Page0 */
              eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 8001850:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001852:	4a5b      	ldr	r2, [pc, #364]	; (80019c0 <EE_Init+0x2ac>)
 8001854:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001858:	4b5a      	ldr	r3, [pc, #360]	; (80019c4 <EE_Init+0x2b0>)
 800185a:	881b      	ldrh	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	4610      	mov	r0, r2
 8001860:	f000 fa58 	bl	8001d14 <EE_VerifyPageFullWriteVariable>
 8001864:	4603      	mov	r3, r0
 8001866:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (eepromstatus != HAL_OK)
 8001868:	8bfb      	ldrh	r3, [r7, #30]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <EE_Init+0x15e>
              {
                return eepromstatus;
 800186e:	8bfb      	ldrh	r3, [r7, #30]
 8001870:	e11b      	b.n	8001aaa <EE_Init+0x396>
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8001872:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001874:	3301      	adds	r3, #1
 8001876:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001878:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800187a:	2b02      	cmp	r3, #2
 800187c:	d9cb      	bls.n	8001816 <EE_Init+0x102>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	f04f 0300 	mov.w	r3, #0
 8001886:	494b      	ldr	r1, [pc, #300]	; (80019b4 <EE_Init+0x2a0>)
 8001888:	2001      	movs	r0, #1
 800188a:	f002 fc4d 	bl	8004128 <HAL_FLASH_Program>
 800188e:	4603      	mov	r3, r0
 8001890:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8001892:	7efb      	ldrb	r3, [r7, #27]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d002      	beq.n	800189e <EE_Init+0x18a>
        {
          return flashstatus;
 8001898:	7efb      	ldrb	r3, [r7, #27]
 800189a:	b29b      	uxth	r3, r3
 800189c:	e105      	b.n	8001aaa <EE_Init+0x396>
        }
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 80018a2:	4b45      	ldr	r3, [pc, #276]	; (80019b8 <EE_Init+0x2a4>)
 80018a4:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 80018a6:	2301      	movs	r3, #1
 80018a8:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80018aa:	4843      	ldr	r0, [pc, #268]	; (80019b8 <EE_Init+0x2a4>)
 80018ac:	f000 f90c 	bl	8001ac8 <EE_VerifyPageFullyErased>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f040 80f3 	bne.w	8001a9e <EE_Init+0x38a>
        { 
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80018b8:	f107 0214 	add.w	r2, r7, #20
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	4611      	mov	r1, r2
 80018c0:	4618      	mov	r0, r3
 80018c2:	f002 fd79 	bl	80043b8 <HAL_FLASHEx_Erase>
 80018c6:	4603      	mov	r3, r0
 80018c8:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 80018ca:	7efb      	ldrb	r3, [r7, #27]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	f000 80e6 	beq.w	8001a9e <EE_Init+0x38a>
          {
            return flashstatus;
 80018d2:	7efb      	ldrb	r3, [r7, #27]
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	e0e8      	b.n	8001aaa <EE_Init+0x396>
          }
        }
      }
      else if (pagestatus1 == ERASED) /* Page0 receive, Page1 erased */
 80018d8:	8c3b      	ldrh	r3, [r7, #32]
 80018da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018de:	4293      	cmp	r3, r2
 80018e0:	d12b      	bne.n	800193a <EE_Init+0x226>
      {
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80018e2:	2300      	movs	r3, #0
 80018e4:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 80018e6:	4b34      	ldr	r3, [pc, #208]	; (80019b8 <EE_Init+0x2a4>)
 80018e8:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 80018ea:	2301      	movs	r3, #1
 80018ec:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80018ee:	4832      	ldr	r0, [pc, #200]	; (80019b8 <EE_Init+0x2a4>)
 80018f0:	f000 f8ea 	bl	8001ac8 <EE_VerifyPageFullyErased>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10e      	bne.n	8001918 <EE_Init+0x204>
        { 
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80018fa:	f107 0214 	add.w	r2, r7, #20
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	4611      	mov	r1, r2
 8001902:	4618      	mov	r0, r3
 8001904:	f002 fd58 	bl	80043b8 <HAL_FLASHEx_Erase>
 8001908:	4603      	mov	r3, r0
 800190a:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 800190c:	7efb      	ldrb	r3, [r7, #27]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d002      	beq.n	8001918 <EE_Init+0x204>
          {
            return flashstatus;
 8001912:	7efb      	ldrb	r3, [r7, #27]
 8001914:	b29b      	uxth	r3, r3
 8001916:	e0c8      	b.n	8001aaa <EE_Init+0x396>
          }
        }
        /* Mark Page0 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8001918:	f04f 0200 	mov.w	r2, #0
 800191c:	f04f 0300 	mov.w	r3, #0
 8001920:	4924      	ldr	r1, [pc, #144]	; (80019b4 <EE_Init+0x2a0>)
 8001922:	2001      	movs	r0, #1
 8001924:	f002 fc00 	bl	8004128 <HAL_FLASH_Program>
 8001928:	4603      	mov	r3, r0
 800192a:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 800192c:	7efb      	ldrb	r3, [r7, #27]
 800192e:	2b00      	cmp	r3, #0
 8001930:	f000 80b5 	beq.w	8001a9e <EE_Init+0x38a>
        {
          return flashstatus;
 8001934:	7efb      	ldrb	r3, [r7, #27]
 8001936:	b29b      	uxth	r3, r3
 8001938:	e0b7      	b.n	8001aaa <EE_Init+0x396>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 800193a:	f000 f957 	bl	8001bec <EE_Format>
 800193e:	4603      	mov	r3, r0
 8001940:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8001942:	7efb      	ldrb	r3, [r7, #27]
 8001944:	2b00      	cmp	r3, #0
 8001946:	f000 80aa 	beq.w	8001a9e <EE_Init+0x38a>
        {
          return flashstatus;
 800194a:	7efb      	ldrb	r3, [r7, #27]
 800194c:	b29b      	uxth	r3, r3
 800194e:	e0ac      	b.n	8001aaa <EE_Init+0x396>
        }
      }
      break;

    case VALID_PAGE:
      if (pagestatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8001950:	8c3b      	ldrh	r3, [r7, #32]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d10a      	bne.n	800196c <EE_Init+0x258>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 8001956:	f000 f949 	bl	8001bec <EE_Format>
 800195a:	4603      	mov	r3, r0
 800195c:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 800195e:	7efb      	ldrb	r3, [r7, #27]
 8001960:	2b00      	cmp	r3, #0
 8001962:	f000 809e 	beq.w	8001aa2 <EE_Init+0x38e>
        {
          return flashstatus;
 8001966:	7efb      	ldrb	r3, [r7, #27]
 8001968:	b29b      	uxth	r3, r3
 800196a:	e09e      	b.n	8001aaa <EE_Init+0x396>
        }
      }
      else if (pagestatus1 == ERASED) /* Page0 valid, Page1 erased */
 800196c:	8c3b      	ldrh	r3, [r7, #32]
 800196e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001972:	4293      	cmp	r3, r2
 8001974:	d11b      	bne.n	80019ae <EE_Init+0x29a>
      {
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 800197a:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <EE_Init+0x2a4>)
 800197c:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 800197e:	2301      	movs	r3, #1
 8001980:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001982:	480d      	ldr	r0, [pc, #52]	; (80019b8 <EE_Init+0x2a4>)
 8001984:	f000 f8a0 	bl	8001ac8 <EE_VerifyPageFullyErased>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	f040 8089 	bne.w	8001aa2 <EE_Init+0x38e>
        { 
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8001990:	f107 0214 	add.w	r2, r7, #20
 8001994:	1d3b      	adds	r3, r7, #4
 8001996:	4611      	mov	r1, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f002 fd0d 	bl	80043b8 <HAL_FLASHEx_Erase>
 800199e:	4603      	mov	r3, r0
 80019a0:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 80019a2:	7efb      	ldrb	r3, [r7, #27]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d07c      	beq.n	8001aa2 <EE_Init+0x38e>
          {
            return flashstatus;
 80019a8:	7efb      	ldrb	r3, [r7, #27]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	e07d      	b.n	8001aaa <EE_Init+0x396>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 80019ae:	2300      	movs	r3, #0
 80019b0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80019b2:	e03a      	b.n	8001a2a <EE_Init+0x316>
 80019b4:	08008000 	.word	0x08008000
 80019b8:	08018000 	.word	0x08018000
 80019bc:	08008006 	.word	0x08008006
 80019c0:	200000d0 	.word	0x200000d0
 80019c4:	20000094 	.word	0x20000094
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 80019c8:	4b3a      	ldr	r3, [pc, #232]	; (8001ab4 <EE_Init+0x3a0>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019d0:	4939      	ldr	r1, [pc, #228]	; (8001ab8 <EE_Init+0x3a4>)
 80019d2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d101      	bne.n	80019de <EE_Init+0x2ca>
          {
            x = varidx;
 80019da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019dc:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (varidx != x)
 80019de:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80019e0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d01d      	beq.n	8001a24 <EE_Init+0x310>
          {
            /* Read the last variables' updates */
            readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 80019e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019ea:	4a33      	ldr	r2, [pc, #204]	; (8001ab8 <EE_Init+0x3a4>)
 80019ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019f0:	4932      	ldr	r1, [pc, #200]	; (8001abc <EE_Init+0x3a8>)
 80019f2:	4618      	mov	r0, r3
 80019f4:	f000 f88e 	bl	8001b14 <EE_ReadVariable>
 80019f8:	4603      	mov	r3, r0
 80019fa:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (readstatus != 0x1)
 80019fc:	8bbb      	ldrh	r3, [r7, #28]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d010      	beq.n	8001a24 <EE_Init+0x310>
            {
              /* Transfer the variable to the Page1 */
              eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 8001a02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001a04:	4a2c      	ldr	r2, [pc, #176]	; (8001ab8 <EE_Init+0x3a4>)
 8001a06:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001a0a:	4b2c      	ldr	r3, [pc, #176]	; (8001abc <EE_Init+0x3a8>)
 8001a0c:	881b      	ldrh	r3, [r3, #0]
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4610      	mov	r0, r2
 8001a12:	f000 f97f 	bl	8001d14 <EE_VerifyPageFullWriteVariable>
 8001a16:	4603      	mov	r3, r0
 8001a18:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (eepromstatus != HAL_OK)
 8001a1a:	8bfb      	ldrh	r3, [r7, #30]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <EE_Init+0x310>
              {
                return eepromstatus;
 8001a20:	8bfb      	ldrh	r3, [r7, #30]
 8001a22:	e042      	b.n	8001aaa <EE_Init+0x396>
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8001a24:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001a26:	3301      	adds	r3, #1
 8001a28:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001a2a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d9cb      	bls.n	80019c8 <EE_Init+0x2b4>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	f04f 0300 	mov.w	r3, #0
 8001a38:	4921      	ldr	r1, [pc, #132]	; (8001ac0 <EE_Init+0x3ac>)
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	f002 fb74 	bl	8004128 <HAL_FLASH_Program>
 8001a40:	4603      	mov	r3, r0
 8001a42:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8001a44:	7efb      	ldrb	r3, [r7, #27]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d002      	beq.n	8001a50 <EE_Init+0x33c>
        {
          return flashstatus;
 8001a4a:	7efb      	ldrb	r3, [r7, #27]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	e02c      	b.n	8001aaa <EE_Init+0x396>
        }
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001a50:	2300      	movs	r3, #0
 8001a52:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE0_ID;
 8001a54:	4b1b      	ldr	r3, [pc, #108]	; (8001ac4 <EE_Init+0x3b0>)
 8001a56:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8001a5c:	4819      	ldr	r0, [pc, #100]	; (8001ac4 <EE_Init+0x3b0>)
 8001a5e:	f000 f833 	bl	8001ac8 <EE_VerifyPageFullyErased>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d11c      	bne.n	8001aa2 <EE_Init+0x38e>
        { 
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8001a68:	f107 0214 	add.w	r2, r7, #20
 8001a6c:	1d3b      	adds	r3, r7, #4
 8001a6e:	4611      	mov	r1, r2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f002 fca1 	bl	80043b8 <HAL_FLASHEx_Erase>
 8001a76:	4603      	mov	r3, r0
 8001a78:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8001a7a:	7efb      	ldrb	r3, [r7, #27]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d010      	beq.n	8001aa2 <EE_Init+0x38e>
          {
            return flashstatus;
 8001a80:	7efb      	ldrb	r3, [r7, #27]
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	e011      	b.n	8001aaa <EE_Init+0x396>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      flashstatus = EE_Format();
 8001a86:	f000 f8b1 	bl	8001bec <EE_Format>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 8001a8e:	7efb      	ldrb	r3, [r7, #27]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d008      	beq.n	8001aa6 <EE_Init+0x392>
      {
        return flashstatus;
 8001a94:	7efb      	ldrb	r3, [r7, #27]
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	e007      	b.n	8001aaa <EE_Init+0x396>
      break;
 8001a9a:	bf00      	nop
 8001a9c:	e004      	b.n	8001aa8 <EE_Init+0x394>
      break;
 8001a9e:	bf00      	nop
 8001aa0:	e002      	b.n	8001aa8 <EE_Init+0x394>
      break;
 8001aa2:	bf00      	nop
 8001aa4:	e000      	b.n	8001aa8 <EE_Init+0x394>
      }
      break;
 8001aa6:	bf00      	nop
  }

  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3728      	adds	r7, #40	; 0x28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	08018006 	.word	0x08018006
 8001ab8:	200000d0 	.word	0x200000d0
 8001abc:	20000094 	.word	0x20000094
 8001ac0:	08018000 	.word	0x08018000
 8001ac4:	08008000 	.word	0x08008000

08001ac8 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t readstatus = 1;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	60fb      	str	r3, [r7, #12]
  uint16_t addressvalue = 0x5555;
 8001ad4:	f245 5355 	movw	r3, #21845	; 0x5555
 8001ad8:	817b      	strh	r3, [r7, #10]
    
  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 8001ada:	e00d      	b.n	8001af8 <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    addressvalue = (*(__IO uint16_t*)Address);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (addressvalue != ERASED)
 8001ae2:	897b      	ldrh	r3, [r7, #10]
 8001ae4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d002      	beq.n	8001af2 <EE_VerifyPageFullyErased+0x2a>
    {
      
      /* In case variable value is read, reset readstatus flag */
      readstatus = 0;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60fb      	str	r3, [r7, #12]

      break;
 8001af0:	e006      	b.n	8001b00 <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	3304      	adds	r3, #4
 8001af6:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a05      	ldr	r2, [pc, #20]	; (8001b10 <EE_VerifyPageFullyErased+0x48>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d9ed      	bls.n	8001adc <EE_VerifyPageFullyErased+0x14>
  }
  
  /* Return readstatus value: (0: Page not erased, 1: Page erased) */
  return readstatus;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	b29b      	uxth	r3, r3
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3714      	adds	r7, #20
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	080087ff 	.word	0x080087ff

08001b14 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	80fb      	strh	r3, [r7, #6]
  uint16_t validpage = PAGE0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	81fb      	strh	r3, [r7, #14]
  uint16_t addressvalue = 0x5555, readstatus = 1;
 8001b24:	f245 5355 	movw	r3, #21845	; 0x5555
 8001b28:	81bb      	strh	r3, [r7, #12]
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	82fb      	strh	r3, [r7, #22]
  uint32_t address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <EE_ReadVariable+0x8c>)
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <EE_ReadVariable+0x8c>)
 8001b34:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  validpage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8001b36:	2000      	movs	r0, #0
 8001b38:	f000 f8a8 	bl	8001c8c <EE_FindValidPage>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (validpage == NO_VALID_PAGE)
 8001b40:	89fb      	ldrh	r3, [r7, #14]
 8001b42:	2bab      	cmp	r3, #171	; 0xab
 8001b44:	d101      	bne.n	8001b4a <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8001b46:	23ab      	movs	r3, #171	; 0xab
 8001b48:	e025      	b.n	8001b96 <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(validpage * PAGE_SIZE));
 8001b4a:	89fb      	ldrh	r3, [r7, #14]
 8001b4c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001b50:	3310      	adds	r3, #16
 8001b52:	02db      	lsls	r3, r3, #11
 8001b54:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + validpage) * PAGE_SIZE));
 8001b56:	89fb      	ldrh	r3, [r7, #14]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	02da      	lsls	r2, r3, #11
 8001b5c:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <EE_ReadVariable+0x90>)
 8001b5e:	4413      	add	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (address > (PageStartAddress + 2))
 8001b62:	e012      	b.n	8001b8a <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    addressvalue = (*(__IO uint16_t*)address);
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	881b      	ldrh	r3, [r3, #0]
 8001b68:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (addressvalue == VirtAddress)
 8001b6a:	89ba      	ldrh	r2, [r7, #12]
 8001b6c:	88fb      	ldrh	r3, [r7, #6]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d108      	bne.n	8001b84 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(address - 2));
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	3b02      	subs	r3, #2
 8001b76:	881b      	ldrh	r3, [r3, #0]
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset readstatus flag */
      readstatus = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	82fb      	strh	r3, [r7, #22]

      break;
 8001b82:	e007      	b.n	8001b94 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      address = address - 4;
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	3b04      	subs	r3, #4
 8001b88:	613b      	str	r3, [r7, #16]
  while (address > (PageStartAddress + 2))
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	3302      	adds	r3, #2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d8e7      	bhi.n	8001b64 <EE_ReadVariable+0x50>
    }
  }

  /* Return readstatus value: (0: variable exist, 1: variable doesn't exist) */
  return readstatus;
 8001b94:	8afb      	ldrh	r3, [r7, #22]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	08008000 	.word	0x08008000
 8001ba4:	08007ffe 	.word	0x08007ffe

08001ba8 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	460a      	mov	r2, r1
 8001bb2:	80fb      	strh	r3, [r7, #6]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8001bbc:	88ba      	ldrh	r2, [r7, #4]
 8001bbe:	88fb      	ldrh	r3, [r7, #6]
 8001bc0:	4611      	mov	r1, r2
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 f8a6 	bl	8001d14 <EE_VerifyPageFullWriteVariable>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8001bcc:	89fb      	ldrh	r3, [r7, #14]
 8001bce:	2b80      	cmp	r3, #128	; 0x80
 8001bd0:	d107      	bne.n	8001be2 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 8001bd2:	88ba      	ldrh	r2, [r7, #4]
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f000 f8f9 	bl	8001dd0 <EE_PageTransfer>
 8001bde:	4603      	mov	r3, r0
 8001be0:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 8001be2:	89fb      	ldrh	r3, [r7, #14]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef flashstatus = HAL_OK;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	75fb      	strb	r3, [r7, #23]
  uint32_t page_error = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	613b      	str	r3, [r7, #16]
  FLASH_EraseInitTypeDef s_eraseinit;

  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	603b      	str	r3, [r7, #0]
  s_eraseinit.PageAddress = PAGE0_ID;
 8001bfe:	4b21      	ldr	r3, [pc, #132]	; (8001c84 <EE_Format+0x98>)
 8001c00:	60bb      	str	r3, [r7, #8]
  s_eraseinit.NbPages     = 1;
 8001c02:	2301      	movs	r3, #1
 8001c04:	60fb      	str	r3, [r7, #12]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8001c06:	481f      	ldr	r0, [pc, #124]	; (8001c84 <EE_Format+0x98>)
 8001c08:	f7ff ff5e 	bl	8001ac8 <EE_VerifyPageFullyErased>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d10d      	bne.n	8001c2e <EE_Format+0x42>
  {
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error); 
 8001c12:	f107 0210 	add.w	r2, r7, #16
 8001c16:	463b      	mov	r3, r7
 8001c18:	4611      	mov	r1, r2
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f002 fbcc 	bl	80043b8 <HAL_FLASHEx_Erase>
 8001c20:	4603      	mov	r3, r0
 8001c22:	75fb      	strb	r3, [r7, #23]
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 8001c24:	7dfb      	ldrb	r3, [r7, #23]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <EE_Format+0x42>
    {
      return flashstatus;
 8001c2a:	7dfb      	ldrb	r3, [r7, #23]
 8001c2c:	e025      	b.n	8001c7a <EE_Format+0x8e>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 8001c2e:	f04f 0200 	mov.w	r2, #0
 8001c32:	f04f 0300 	mov.w	r3, #0
 8001c36:	4913      	ldr	r1, [pc, #76]	; (8001c84 <EE_Format+0x98>)
 8001c38:	2001      	movs	r0, #1
 8001c3a:	f002 fa75 	bl	8004128 <HAL_FLASH_Program>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	75fb      	strb	r3, [r7, #23]
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8001c42:	7dfb      	ldrb	r3, [r7, #23]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <EE_Format+0x60>
  {
    return flashstatus;
 8001c48:	7dfb      	ldrb	r3, [r7, #23]
 8001c4a:	e016      	b.n	8001c7a <EE_Format+0x8e>
  }

  s_eraseinit.PageAddress = PAGE1_ID;
 8001c4c:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <EE_Format+0x9c>)
 8001c4e:	60bb      	str	r3, [r7, #8]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001c50:	480d      	ldr	r0, [pc, #52]	; (8001c88 <EE_Format+0x9c>)
 8001c52:	f7ff ff39 	bl	8001ac8 <EE_VerifyPageFullyErased>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d10d      	bne.n	8001c78 <EE_Format+0x8c>
  {  
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error); 
 8001c5c:	f107 0210 	add.w	r2, r7, #16
 8001c60:	463b      	mov	r3, r7
 8001c62:	4611      	mov	r1, r2
 8001c64:	4618      	mov	r0, r3
 8001c66:	f002 fba7 	bl	80043b8 <HAL_FLASHEx_Erase>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	75fb      	strb	r3, [r7, #23]
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 8001c6e:	7dfb      	ldrb	r3, [r7, #23]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <EE_Format+0x8c>
    {
      return flashstatus;
 8001c74:	7dfb      	ldrb	r3, [r7, #23]
 8001c76:	e000      	b.n	8001c7a <EE_Format+0x8e>
    }
  }
  
  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	08008000 	.word	0x08008000
 8001c88:	08018000 	.word	0x08018000

08001c8c <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
 8001c96:	2306      	movs	r3, #6
 8001c98:	81fb      	strh	r3, [r7, #14]
 8001c9a:	2306      	movs	r3, #6
 8001c9c:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8001c9e:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <EE_FindValidPage+0x80>)
 8001ca0:	881b      	ldrh	r3, [r3, #0]
 8001ca2:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8001ca4:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <EE_FindValidPage+0x84>)
 8001ca6:	881b      	ldrh	r3, [r3, #0]
 8001ca8:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d01b      	beq.n	8001ce8 <EE_FindValidPage+0x5c>
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d125      	bne.n	8001d00 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (pagestatus1 == VALID_PAGE)
 8001cb4:	89bb      	ldrh	r3, [r7, #12]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d108      	bne.n	8001ccc <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (pagestatus0 == RECEIVE_DATA)
 8001cba:	89fb      	ldrh	r3, [r7, #14]
 8001cbc:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d101      	bne.n	8001cc8 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	e01c      	b.n	8001d02 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8001cc8:	2340      	movs	r3, #64	; 0x40
 8001cca:	e01a      	b.n	8001d02 <EE_FindValidPage+0x76>
        }
      }
      else if (pagestatus0 == VALID_PAGE)
 8001ccc:	89fb      	ldrh	r3, [r7, #14]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d108      	bne.n	8001ce4 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (pagestatus1 == RECEIVE_DATA)
 8001cd2:	89bb      	ldrh	r3, [r7, #12]
 8001cd4:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d101      	bne.n	8001ce0 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8001cdc:	2340      	movs	r3, #64	; 0x40
 8001cde:	e010      	b.n	8001d02 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e00e      	b.n	8001d02 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8001ce4:	23ab      	movs	r3, #171	; 0xab
 8001ce6:	e00c      	b.n	8001d02 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (pagestatus0 == VALID_PAGE)
 8001ce8:	89fb      	ldrh	r3, [r7, #14]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e007      	b.n	8001d02 <EE_FindValidPage+0x76>
      }
      else if (pagestatus1 == VALID_PAGE)
 8001cf2:	89bb      	ldrh	r3, [r7, #12]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d101      	bne.n	8001cfc <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8001cf8:	2340      	movs	r3, #64	; 0x40
 8001cfa:	e002      	b.n	8001d02 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8001cfc:	23ab      	movs	r3, #171	; 0xab
 8001cfe:	e000      	b.n	8001d02 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8001d00:	2300      	movs	r3, #0
  }
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3714      	adds	r7, #20
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr
 8001d0c:	08008000 	.word	0x08008000
 8001d10:	08018000 	.word	0x08018000

08001d14 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8001d14:	b590      	push	{r4, r7, lr}
 8001d16:	b087      	sub	sp, #28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	460a      	mov	r2, r1
 8001d1e:	80fb      	strh	r3, [r7, #6]
 8001d20:	4613      	mov	r3, r2
 8001d22:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef flashstatus = HAL_OK;
 8001d24:	2300      	movs	r3, #0
 8001d26:	74fb      	strb	r3, [r7, #19]
  uint16_t validpage = PAGE0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	823b      	strh	r3, [r7, #16]
  uint32_t address = EEPROM_START_ADDRESS, pageendaddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8001d2c:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <EE_VerifyPageFullWriteVariable+0xb0>)
 8001d2e:	617b      	str	r3, [r7, #20]
 8001d30:	4b25      	ldr	r3, [pc, #148]	; (8001dc8 <EE_VerifyPageFullWriteVariable+0xb4>)
 8001d32:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  validpage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8001d34:	2001      	movs	r0, #1
 8001d36:	f7ff ffa9 	bl	8001c8c <EE_FindValidPage>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (validpage == NO_VALID_PAGE)
 8001d3e:	8a3b      	ldrh	r3, [r7, #16]
 8001d40:	2bab      	cmp	r3, #171	; 0xab
 8001d42:	d101      	bne.n	8001d48 <EE_VerifyPageFullWriteVariable+0x34>
  {
    return  NO_VALID_PAGE;
 8001d44:	23ab      	movs	r3, #171	; 0xab
 8001d46:	e039      	b.n	8001dbc <EE_VerifyPageFullWriteVariable+0xa8>
  }

  /* Get the valid Page start address */
  address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(validpage * PAGE_SIZE));
 8001d48:	8a3b      	ldrh	r3, [r7, #16]
 8001d4a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001d4e:	3310      	adds	r3, #16
 8001d50:	02db      	lsls	r3, r3, #11
 8001d52:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end address */
  pageendaddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((validpage + 1) * PAGE_SIZE));
 8001d54:	8a3b      	ldrh	r3, [r7, #16]
 8001d56:	3301      	adds	r3, #1
 8001d58:	02da      	lsls	r2, r3, #11
 8001d5a:	4b1c      	ldr	r3, [pc, #112]	; (8001dcc <EE_VerifyPageFullWriteVariable+0xb8>)
 8001d5c:	4413      	add	r3, r2
 8001d5e:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (address < pageendaddress)
 8001d60:	e027      	b.n	8001db2 <EE_VerifyPageFullWriteVariable+0x9e>
  {
    /* Verify if address and address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d6a:	d11f      	bne.n	8001dac <EE_VerifyPageFullWriteVariable+0x98>
    {
      /* Set variable data */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);       
 8001d6c:	88bb      	ldrh	r3, [r7, #4]
 8001d6e:	f04f 0400 	mov.w	r4, #0
 8001d72:	461a      	mov	r2, r3
 8001d74:	4623      	mov	r3, r4
 8001d76:	6979      	ldr	r1, [r7, #20]
 8001d78:	2001      	movs	r0, #1
 8001d7a:	f002 f9d5 	bl	8004128 <HAL_FLASH_Program>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 8001d82:	7cfb      	ldrb	r3, [r7, #19]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <EE_VerifyPageFullWriteVariable+0x7a>
      {
        return flashstatus;
 8001d88:	7cfb      	ldrb	r3, [r7, #19]
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	e016      	b.n	8001dbc <EE_VerifyPageFullWriteVariable+0xa8>
      }
      /* Set variable virtual address */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);       
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	1c99      	adds	r1, r3, #2
 8001d92:	88fb      	ldrh	r3, [r7, #6]
 8001d94:	f04f 0400 	mov.w	r4, #0
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4623      	mov	r3, r4
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	f002 f9c3 	bl	8004128 <HAL_FLASH_Program>
 8001da2:	4603      	mov	r3, r0
 8001da4:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return flashstatus;
 8001da6:	7cfb      	ldrb	r3, [r7, #19]
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	e007      	b.n	8001dbc <EE_VerifyPageFullWriteVariable+0xa8>
    }
    else
    {
      /* Next address location */
      address = address + 4;
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	3304      	adds	r3, #4
 8001db0:	617b      	str	r3, [r7, #20]
  while (address < pageendaddress)
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d3d3      	bcc.n	8001d62 <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8001dba:	2380      	movs	r3, #128	; 0x80
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	371c      	adds	r7, #28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd90      	pop	{r4, r7, pc}
 8001dc4:	08008000 	.word	0x08008000
 8001dc8:	08008800 	.word	0x08008800
 8001dcc:	08007fff 	.word	0x08007fff

08001dd0 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08c      	sub	sp, #48	; 0x30
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	460a      	mov	r2, r1
 8001dda:	80fb      	strh	r3, [r7, #6]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef flashstatus = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint32_t newpageaddress = EEPROM_START_ADDRESS;
 8001de6:	4b53      	ldr	r3, [pc, #332]	; (8001f34 <EE_PageTransfer+0x164>)
 8001de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t oldpageid = 0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t validpage = PAGE0, varidx = 0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	847b      	strh	r3, [r7, #34]	; 0x22
 8001df2:	2300      	movs	r3, #0
 8001df4:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t eepromstatus = 0, readstatus = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	843b      	strh	r3, [r7, #32]
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	83fb      	strh	r3, [r7, #30]
  uint32_t page_error = 0;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef s_eraseinit;

  /* Get active Page for read operation */
  validpage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff ff42 	bl	8001c8c <EE_FindValidPage>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	847b      	strh	r3, [r7, #34]	; 0x22

  if (validpage == PAGE1)       /* Page1 valid */
 8001e0c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e0e:	2b40      	cmp	r3, #64	; 0x40
 8001e10:	d104      	bne.n	8001e1c <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    newpageaddress = PAGE0_BASE_ADDRESS;
 8001e12:	4b48      	ldr	r3, [pc, #288]	; (8001f34 <EE_PageTransfer+0x164>)
 8001e14:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    oldpageid = PAGE1_ID;
 8001e16:	4b48      	ldr	r3, [pc, #288]	; (8001f38 <EE_PageTransfer+0x168>)
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e1a:	e009      	b.n	8001e30 <EE_PageTransfer+0x60>
  }
  else if (validpage == PAGE0)  /* Page0 valid */
 8001e1c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d104      	bne.n	8001e2c <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    newpageaddress = PAGE1_BASE_ADDRESS;
 8001e22:	4b45      	ldr	r3, [pc, #276]	; (8001f38 <EE_PageTransfer+0x168>)
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    oldpageid = PAGE0_ID;
 8001e26:	4b43      	ldr	r3, [pc, #268]	; (8001f34 <EE_PageTransfer+0x164>)
 8001e28:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e2a:	e001      	b.n	8001e30 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 8001e2c:	23ab      	movs	r3, #171	; 0xab
 8001e2e:	e07c      	b.n	8001f2a <EE_PageTransfer+0x15a>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, newpageaddress, RECEIVE_DATA);  
 8001e30:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001e34:	f04f 0300 	mov.w	r3, #0
 8001e38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e3a:	2001      	movs	r0, #1
 8001e3c:	f002 f974 	bl	8004128 <HAL_FLASH_Program>
 8001e40:	4603      	mov	r3, r0
 8001e42:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8001e46:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d003      	beq.n	8001e56 <EE_PageTransfer+0x86>
  {
    return flashstatus;
 8001e4e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	e069      	b.n	8001f2a <EE_PageTransfer+0x15a>
  }
  
  /* Write the variable passed as parameter in the new active page */
  eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8001e56:	88ba      	ldrh	r2, [r7, #4]
 8001e58:	88fb      	ldrh	r3, [r7, #6]
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff ff59 	bl	8001d14 <EE_VerifyPageFullWriteVariable>
 8001e62:	4603      	mov	r3, r0
 8001e64:	843b      	strh	r3, [r7, #32]
  /* If program operation was failed, a Flash error code is returned */
  if (eepromstatus != HAL_OK)
 8001e66:	8c3b      	ldrh	r3, [r7, #32]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <EE_PageTransfer+0xa0>
  {
    return eepromstatus;
 8001e6c:	8c3b      	ldrh	r3, [r7, #32]
 8001e6e:	e05c      	b.n	8001f2a <EE_PageTransfer+0x15a>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8001e70:	2300      	movs	r3, #0
 8001e72:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001e74:	e027      	b.n	8001ec6 <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[varidx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8001e76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e78:	4a30      	ldr	r2, [pc, #192]	; (8001f3c <EE_PageTransfer+0x16c>)
 8001e7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e7e:	88fa      	ldrh	r2, [r7, #6]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d01d      	beq.n	8001ec0 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 8001e84:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e86:	4a2d      	ldr	r2, [pc, #180]	; (8001f3c <EE_PageTransfer+0x16c>)
 8001e88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e8c:	492c      	ldr	r1, [pc, #176]	; (8001f40 <EE_PageTransfer+0x170>)
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fe40 	bl	8001b14 <EE_ReadVariable>
 8001e94:	4603      	mov	r3, r0
 8001e96:	83fb      	strh	r3, [r7, #30]
      /* In case variable corresponding to the virtual address was found */
      if (readstatus != 0x1)
 8001e98:	8bfb      	ldrh	r3, [r7, #30]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d010      	beq.n	8001ec0 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 8001e9e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ea0:	4a26      	ldr	r2, [pc, #152]	; (8001f3c <EE_PageTransfer+0x16c>)
 8001ea2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001ea6:	4b26      	ldr	r3, [pc, #152]	; (8001f40 <EE_PageTransfer+0x170>)
 8001ea8:	881b      	ldrh	r3, [r3, #0]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4610      	mov	r0, r2
 8001eae:	f7ff ff31 	bl	8001d14 <EE_VerifyPageFullWriteVariable>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	843b      	strh	r3, [r7, #32]
        /* If program operation was failed, a Flash error code is returned */
        if (eepromstatus != HAL_OK)
 8001eb6:	8c3b      	ldrh	r3, [r7, #32]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <EE_PageTransfer+0xf0>
        {
          return eepromstatus;
 8001ebc:	8c3b      	ldrh	r3, [r7, #32]
 8001ebe:	e034      	b.n	8001f2a <EE_PageTransfer+0x15a>
  for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8001ec0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001ec6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d9d4      	bls.n	8001e76 <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]
  s_eraseinit.PageAddress = oldpageid;
 8001ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ed2:	613b      	str	r3, [r7, #16]
  s_eraseinit.NbPages     = 1;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	617b      	str	r3, [r7, #20]
  
  /* Erase the old Page: Set old Page status to ERASED status */
  flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);  
 8001ed8:	f107 0218 	add.w	r2, r7, #24
 8001edc:	f107 0308 	add.w	r3, r7, #8
 8001ee0:	4611      	mov	r1, r2
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f002 fa68 	bl	80043b8 <HAL_FLASHEx_Erase>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  /* If erase operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8001eee:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <EE_PageTransfer+0x12e>
  {
    return flashstatus;
 8001ef6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	e015      	b.n	8001f2a <EE_PageTransfer+0x15a>
  }

  /* Set new Page status to VALID_PAGE status */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, newpageaddress, VALID_PAGE);   
 8001efe:	f04f 0200 	mov.w	r2, #0
 8001f02:	f04f 0300 	mov.w	r3, #0
 8001f06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001f08:	2001      	movs	r0, #1
 8001f0a:	f002 f90d 	bl	8004128 <HAL_FLASH_Program>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8001f14:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d003      	beq.n	8001f24 <EE_PageTransfer+0x154>
  {
    return flashstatus;
 8001f1c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	e002      	b.n	8001f2a <EE_PageTransfer+0x15a>
  }
  
  

  /* Return last operation flash status */
  return flashstatus;
 8001f24:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001f28:	b29b      	uxth	r3, r3
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3730      	adds	r7, #48	; 0x30
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	08008000 	.word	0x08008000
 8001f38:	08018000 	.word	0x08018000
 8001f3c:	200000d0 	.word	0x200000d0
 8001f40:	20000094 	.word	0x20000094

08001f44 <HAL_UART_RxCpltCallback>:
	AD_RES[1] = HAL_ADC_GetValue(&hadc1);
	if(AD_RES[1]<100) flag_1=1;

}*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
	chenge_Data = 1;
 8001f4c:	4b03      	ldr	r3, [pc, #12]	; (8001f5c <HAL_UART_RxCpltCallback+0x18>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	701a      	strb	r2, [r3, #0]
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	200000a0 	.word	0x200000a0

08001f60 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	STEPPER_TMR_OVF_ISR(htim);
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f7ff fa9f 	bl	80014ac <STEPPER_TMR_OVF_ISR>
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001f78:	b590      	push	{r4, r7, lr}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001f7e:	f000 fccb 	bl	8002918 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001f82:	f000 f965 	bl	8002250 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */
	//ADC_ChannelConfTypeDef sConfig = {0};
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001f86:	f000 fa5f 	bl	8002448 <MX_GPIO_Init>
	MX_DMA_Init();
 8001f8a:	f000 fa37 	bl	80023fc <MX_DMA_Init>
	MX_ADC1_Init();
 8001f8e:	f000 f9bd 	bl	800230c <MX_ADC1_Init>
	MX_USART1_UART_Init();
 8001f92:	f000 fa09 	bl	80023a8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */

	EE_Init();
 8001f96:	f7ff fbbd 	bl	8001714 <EE_Init>

	EE_ReadVariable(0, &n);
 8001f9a:	4998      	ldr	r1, [pc, #608]	; (80021fc <main+0x284>)
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f7ff fdb9 	bl	8001b14 <EE_ReadVariable>

	HAL_ADCEx_Calibration_Start(&hadc1);
 8001fa2:	4897      	ldr	r0, [pc, #604]	; (8002200 <main+0x288>)
 8001fa4:	f001 fa7a 	bl	800349c <HAL_ADCEx_Calibration_Start>

	HAL_ADC_Start_DMA(&hadc1, AD_RES, 2);
 8001fa8:	2202      	movs	r2, #2
 8001faa:	4996      	ldr	r1, [pc, #600]	; (8002204 <main+0x28c>)
 8001fac:	4894      	ldr	r0, [pc, #592]	; (8002200 <main+0x288>)
 8001fae:	f000 feb5 	bl	8002d1c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 8001fb2:	4893      	ldr	r0, [pc, #588]	; (8002200 <main+0x288>)
 8001fb4:	f000 fdfc 	bl	8002bb0 <HAL_ADC_Start_IT>


	HAL_UART_Receive_DMA(&huart1, setting, 1);
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4993      	ldr	r1, [pc, #588]	; (8002208 <main+0x290>)
 8001fbc:	4893      	ldr	r0, [pc, #588]	; (800220c <main+0x294>)
 8001fbe:	f003 fe4e 	bl	8005c5e <HAL_UART_Receive_DMA>

	while(setting[0] == 0);
 8001fc2:	bf00      	nop
 8001fc4:	4b90      	ldr	r3, [pc, #576]	; (8002208 <main+0x290>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d0fb      	beq.n	8001fc4 <main+0x4c>

	int numberofclock = setting[0];
 8001fcc:	4b8e      	ldr	r3, [pc, #568]	; (8002208 <main+0x290>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	607b      	str	r3, [r7, #4]

	numberofarray = 5*numberofclock+1;
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	3301      	adds	r3, #1
 8001fdc:	4a8c      	ldr	r2, [pc, #560]	; (8002210 <main+0x298>)
 8001fde:	6013      	str	r3, [r2, #0]

	HAL_UART_DMAStop(&huart1);
 8001fe0:	488a      	ldr	r0, [pc, #552]	; (800220c <main+0x294>)
 8001fe2:	f003 fe6c 	bl	8005cbe <HAL_UART_DMAStop>

	chenge_Data = 0;
 8001fe6:	4b8b      	ldr	r3, [pc, #556]	; (8002214 <main+0x29c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]

	HAL_UART_Receive_DMA(&huart1, buffer, numberofarray);
 8001fec:	4b88      	ldr	r3, [pc, #544]	; (8002210 <main+0x298>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	4988      	ldr	r1, [pc, #544]	; (8002218 <main+0x2a0>)
 8001ff6:	4885      	ldr	r0, [pc, #532]	; (800220c <main+0x294>)
 8001ff8:	f003 fe31 	bl	8005c5e <HAL_UART_Receive_DMA>

	STEPPERS_Init_TMR(&htim1);
 8001ffc:	4887      	ldr	r0, [pc, #540]	; (800221c <main+0x2a4>)
 8001ffe:	f7fe fef9 	bl	8000df4 <STEPPERS_Init_TMR>

	STEPPER_SetSpeed(STEPPER_MOTOR1, 100);
 8002002:	2164      	movs	r1, #100	; 0x64
 8002004:	2000      	movs	r0, #0
 8002006:	f7fe ff3f 	bl	8000e88 <STEPPER_SetSpeed>
	STEPPER_SetSpeed(STEPPER_MOTOR2, 100);
 800200a:	2164      	movs	r1, #100	; 0x64
 800200c:	2001      	movs	r0, #1
 800200e:	f7fe ff3b 	bl	8000e88 <STEPPER_SetSpeed>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_ADC_Start_IT(&hadc1);
 8002012:	487b      	ldr	r0, [pc, #492]	; (8002200 <main+0x288>)
 8002014:	f000 fdcc 	bl	8002bb0 <HAL_ADC_Start_IT>
		if(chenge_Data == 1 && buffer[0] ==0x02)
 8002018:	4b7e      	ldr	r3, [pc, #504]	; (8002214 <main+0x29c>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d10c      	bne.n	800203a <main+0xc2>
 8002020:	4b7d      	ldr	r3, [pc, #500]	; (8002218 <main+0x2a0>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b02      	cmp	r3, #2
 8002026:	d108      	bne.n	800203a <main+0xc2>
		{
			chenge_Data=0;
 8002028:	4b7a      	ldr	r3, [pc, #488]	; (8002214 <main+0x29c>)
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]
			flag = 0;
 800202e:	4b7c      	ldr	r3, [pc, #496]	; (8002220 <main+0x2a8>)
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
			flag_1 = 0;
 8002034:	4b7b      	ldr	r3, [pc, #492]	; (8002224 <main+0x2ac>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
		}
		if(chenge_Data == 1 && buffer[0] ==0x03 && buffer[5*n+1] == n)
 800203a:	4b76      	ldr	r3, [pc, #472]	; (8002214 <main+0x29c>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	2b01      	cmp	r3, #1
 8002040:	f040 80c2 	bne.w	80021c8 <main+0x250>
 8002044:	4b74      	ldr	r3, [pc, #464]	; (8002218 <main+0x2a0>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b03      	cmp	r3, #3
 800204a:	f040 80bd 	bne.w	80021c8 <main+0x250>
 800204e:	4b6b      	ldr	r3, [pc, #428]	; (80021fc <main+0x284>)
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	461a      	mov	r2, r3
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	3301      	adds	r3, #1
 800205c:	4a6e      	ldr	r2, [pc, #440]	; (8002218 <main+0x2a0>)
 800205e:	5cd3      	ldrb	r3, [r2, r3]
 8002060:	b29a      	uxth	r2, r3
 8002062:	4b66      	ldr	r3, [pc, #408]	; (80021fc <main+0x284>)
 8002064:	881b      	ldrh	r3, [r3, #0]
 8002066:	429a      	cmp	r2, r3
 8002068:	f040 80ae 	bne.w	80021c8 <main+0x250>
		{

			//get Direction of Rotation
			uint8_t MSB_1 = buffer[5*n+2] & 0xF0;
 800206c:	4b63      	ldr	r3, [pc, #396]	; (80021fc <main+0x284>)
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	461a      	mov	r2, r3
 8002072:	4613      	mov	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4413      	add	r3, r2
 8002078:	3302      	adds	r3, #2
 800207a:	4a67      	ldr	r2, [pc, #412]	; (8002218 <main+0x2a0>)
 800207c:	5cd3      	ldrb	r3, [r2, r3]
 800207e:	f023 030f 	bic.w	r3, r3, #15
 8002082:	70fb      	strb	r3, [r7, #3]
			//4 bit shift to right
			Direction_1 = MSB_1>>4;
 8002084:	78fb      	ldrb	r3, [r7, #3]
 8002086:	091b      	lsrs	r3, r3, #4
 8002088:	b2da      	uxtb	r2, r3
 800208a:	4b67      	ldr	r3, [pc, #412]	; (8002228 <main+0x2b0>)
 800208c:	701a      	strb	r2, [r3, #0]

			//get Direction of Rotation
			uint8_t MSB_2 = buffer[5*n+4] & 0xF0;
 800208e:	4b5b      	ldr	r3, [pc, #364]	; (80021fc <main+0x284>)
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	3304      	adds	r3, #4
 800209c:	4a5e      	ldr	r2, [pc, #376]	; (8002218 <main+0x2a0>)
 800209e:	5cd3      	ldrb	r3, [r2, r3]
 80020a0:	f023 030f 	bic.w	r3, r3, #15
 80020a4:	70bb      	strb	r3, [r7, #2]
			//4 bit shift to right
			Direction_2 = MSB_2>>4;
 80020a6:	78bb      	ldrb	r3, [r7, #2]
 80020a8:	091b      	lsrs	r3, r3, #4
 80020aa:	b2da      	uxtb	r2, r3
 80020ac:	4b5f      	ldr	r3, [pc, #380]	; (800222c <main+0x2b4>)
 80020ae:	701a      	strb	r2, [r3, #0]

			//get 4bit of degree in binary
			uint8_t LSB_1 = buffer[5*n+2] & 0x0F;
 80020b0:	4b52      	ldr	r3, [pc, #328]	; (80021fc <main+0x284>)
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	4613      	mov	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	4413      	add	r3, r2
 80020bc:	3302      	adds	r3, #2
 80020be:	4a56      	ldr	r2, [pc, #344]	; (8002218 <main+0x2a0>)
 80020c0:	5cd3      	ldrb	r3, [r2, r3]
 80020c2:	f003 030f 	and.w	r3, r3, #15
 80020c6:	707b      	strb	r3, [r7, #1]
			//calculate degree in 2 byte
			degree_1 = LSB_1<<8 | buffer[5*n+3];
 80020c8:	787b      	ldrb	r3, [r7, #1]
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	b21a      	sxth	r2, r3
 80020ce:	4b4b      	ldr	r3, [pc, #300]	; (80021fc <main+0x284>)
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	4619      	mov	r1, r3
 80020d4:	460b      	mov	r3, r1
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	440b      	add	r3, r1
 80020da:	3303      	adds	r3, #3
 80020dc:	494e      	ldr	r1, [pc, #312]	; (8002218 <main+0x2a0>)
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	b21b      	sxth	r3, r3
 80020e2:	4313      	orrs	r3, r2
 80020e4:	b21b      	sxth	r3, r3
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	4b51      	ldr	r3, [pc, #324]	; (8002230 <main+0x2b8>)
 80020ea:	801a      	strh	r2, [r3, #0]
			//calculate steps
			step_1 = degree_1 /0.17578125 ;
 80020ec:	4b50      	ldr	r3, [pc, #320]	; (8002230 <main+0x2b8>)
 80020ee:	881b      	ldrh	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe f9eb 	bl	80004cc <__aeabi_i2d>
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	4b4e      	ldr	r3, [pc, #312]	; (8002234 <main+0x2bc>)
 80020fc:	f7fe fb7a 	bl	80007f4 <__aeabi_ddiv>
 8002100:	4603      	mov	r3, r0
 8002102:	460c      	mov	r4, r1
 8002104:	4618      	mov	r0, r3
 8002106:	4621      	mov	r1, r4
 8002108:	f7fe fc7c 	bl	8000a04 <__aeabi_d2f>
 800210c:	4602      	mov	r2, r0
 800210e:	4b4a      	ldr	r3, [pc, #296]	; (8002238 <main+0x2c0>)
 8002110:	601a      	str	r2, [r3, #0]
			round_step_1 = round(step_1);
 8002112:	4b49      	ldr	r3, [pc, #292]	; (8002238 <main+0x2c0>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe f9ea 	bl	80004f0 <__aeabi_f2d>
 800211c:	4603      	mov	r3, r0
 800211e:	460c      	mov	r4, r1
 8002120:	4618      	mov	r0, r3
 8002122:	4621      	mov	r1, r4
 8002124:	f004 fb2c 	bl	8006780 <round>
 8002128:	4603      	mov	r3, r0
 800212a:	460c      	mov	r4, r1
 800212c:	4618      	mov	r0, r3
 800212e:	4621      	mov	r1, r4
 8002130:	f7fe fc48 	bl	80009c4 <__aeabi_d2uiz>
 8002134:	4602      	mov	r2, r0
 8002136:	4b41      	ldr	r3, [pc, #260]	; (800223c <main+0x2c4>)
 8002138:	601a      	str	r2, [r3, #0]

			//get 4bit of degree in binary
			uint8_t LSB_2 = buffer[5*n+4] & 0x0F;
 800213a:	4b30      	ldr	r3, [pc, #192]	; (80021fc <main+0x284>)
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	4613      	mov	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	3304      	adds	r3, #4
 8002148:	4a33      	ldr	r2, [pc, #204]	; (8002218 <main+0x2a0>)
 800214a:	5cd3      	ldrb	r3, [r2, r3]
 800214c:	f003 030f 	and.w	r3, r3, #15
 8002150:	703b      	strb	r3, [r7, #0]
			//calculate degree in 2 byte
			degree_2 = LSB_2<<8 | buffer[5*n+5];
 8002152:	783b      	ldrb	r3, [r7, #0]
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	b219      	sxth	r1, r3
 8002158:	4b28      	ldr	r3, [pc, #160]	; (80021fc <main+0x284>)
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	1c5a      	adds	r2, r3, #1
 800215e:	4613      	mov	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4413      	add	r3, r2
 8002164:	4a2c      	ldr	r2, [pc, #176]	; (8002218 <main+0x2a0>)
 8002166:	5cd3      	ldrb	r3, [r2, r3]
 8002168:	b21b      	sxth	r3, r3
 800216a:	430b      	orrs	r3, r1
 800216c:	b21b      	sxth	r3, r3
 800216e:	b29a      	uxth	r2, r3
 8002170:	4b33      	ldr	r3, [pc, #204]	; (8002240 <main+0x2c8>)
 8002172:	801a      	strh	r2, [r3, #0]
			//calculate steps
			step_2 = degree_2 /0.17578125 ;
 8002174:	4b32      	ldr	r3, [pc, #200]	; (8002240 <main+0x2c8>)
 8002176:	881b      	ldrh	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe f9a7 	bl	80004cc <__aeabi_i2d>
 800217e:	f04f 0200 	mov.w	r2, #0
 8002182:	4b2c      	ldr	r3, [pc, #176]	; (8002234 <main+0x2bc>)
 8002184:	f7fe fb36 	bl	80007f4 <__aeabi_ddiv>
 8002188:	4603      	mov	r3, r0
 800218a:	460c      	mov	r4, r1
 800218c:	4618      	mov	r0, r3
 800218e:	4621      	mov	r1, r4
 8002190:	f7fe fc38 	bl	8000a04 <__aeabi_d2f>
 8002194:	4602      	mov	r2, r0
 8002196:	4b2b      	ldr	r3, [pc, #172]	; (8002244 <main+0x2cc>)
 8002198:	601a      	str	r2, [r3, #0]
			round_step_2 = round(step_2);
 800219a:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <main+0x2cc>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe f9a6 	bl	80004f0 <__aeabi_f2d>
 80021a4:	4603      	mov	r3, r0
 80021a6:	460c      	mov	r4, r1
 80021a8:	4618      	mov	r0, r3
 80021aa:	4621      	mov	r1, r4
 80021ac:	f004 fae8 	bl	8006780 <round>
 80021b0:	4603      	mov	r3, r0
 80021b2:	460c      	mov	r4, r1
 80021b4:	4618      	mov	r0, r3
 80021b6:	4621      	mov	r1, r4
 80021b8:	f7fe fc04 	bl	80009c4 <__aeabi_d2uiz>
 80021bc:	4602      	mov	r2, r0
 80021be:	4b22      	ldr	r3, [pc, #136]	; (8002248 <main+0x2d0>)
 80021c0:	601a      	str	r2, [r3, #0]

			i = 1;
 80021c2:	4b22      	ldr	r3, [pc, #136]	; (800224c <main+0x2d4>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	601a      	str	r2, [r3, #0]



		//job

		switch(buffer[0])
 80021c8:	4b13      	ldr	r3, [pc, #76]	; (8002218 <main+0x2a0>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d006      	beq.n	80021de <main+0x266>
 80021d0:	2b03      	cmp	r3, #3
 80021d2:	d007      	beq.n	80021e4 <main+0x26c>
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d110      	bne.n	80021fa <main+0x282>
		{
		case 0x01 : //set ID : Number of clock
			set_id();
 80021d8:	f7ff f9de 	bl	8001598 <set_id>
			break;
 80021dc:	e00d      	b.n	80021fa <main+0x282>
		case 0x02 : //go to position 0
			start_clock();
 80021de:	f7ff f9f5 	bl	80015cc <start_clock>
			break;
 80021e2:	e00a      	b.n	80021fa <main+0x282>
		case 0x03 : //go to specific position
			spec_position(Direction_1,round_step_1,Direction_2,round_step_2);
 80021e4:	4b10      	ldr	r3, [pc, #64]	; (8002228 <main+0x2b0>)
 80021e6:	7818      	ldrb	r0, [r3, #0]
 80021e8:	4b14      	ldr	r3, [pc, #80]	; (800223c <main+0x2c4>)
 80021ea:	6819      	ldr	r1, [r3, #0]
 80021ec:	4b0f      	ldr	r3, [pc, #60]	; (800222c <main+0x2b4>)
 80021ee:	781a      	ldrb	r2, [r3, #0]
 80021f0:	4b15      	ldr	r3, [pc, #84]	; (8002248 <main+0x2d0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f7ff fa3a 	bl	800166c <spec_position>
			break;
 80021f8:	bf00      	nop
		HAL_ADC_Start_IT(&hadc1);
 80021fa:	e70a      	b.n	8002012 <main+0x9a>
 80021fc:	20000096 	.word	0x20000096
 8002200:	200000f4 	.word	0x200000f4
 8002204:	200000d8 	.word	0x200000d8
 8002208:	200000a8 	.word	0x200000a8
 800220c:	20000168 	.word	0x20000168
 8002210:	200000cc 	.word	0x200000cc
 8002214:	200000a0 	.word	0x200000a0
 8002218:	200000ac 	.word	0x200000ac
 800221c:	200001fc 	.word	0x200001fc
 8002220:	20000098 	.word	0x20000098
 8002224:	2000009c 	.word	0x2000009c
 8002228:	200001f4 	.word	0x200001f4
 800222c:	200000f0 	.word	0x200000f0
 8002230:	200000e0 	.word	0x200000e0
 8002234:	3fc68000 	.word	0x3fc68000
 8002238:	200000e4 	.word	0x200000e4
 800223c:	20000248 	.word	0x20000248
 8002240:	20000244 	.word	0x20000244
 8002244:	200000ec 	.word	0x200000ec
 8002248:	200001f8 	.word	0x200001f8
 800224c:	200000a4 	.word	0x200000a4

08002250 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b096      	sub	sp, #88	; 0x58
 8002254:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002256:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800225a:	2228      	movs	r2, #40	; 0x28
 800225c:	2100      	movs	r1, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f004 fa86 	bl	8006770 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002264:	f107 031c 	add.w	r3, r7, #28
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002274:	1d3b      	adds	r3, r7, #4
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	605a      	str	r2, [r3, #4]
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	60da      	str	r2, [r3, #12]
 8002280:	611a      	str	r2, [r3, #16]
 8002282:	615a      	str	r2, [r3, #20]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002284:	2301      	movs	r3, #1
 8002286:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800228c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800228e:	2300      	movs	r3, #0
 8002290:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002292:	2301      	movs	r3, #1
 8002294:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002296:	2302      	movs	r3, #2
 8002298:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800229a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800229e:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80022a0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80022a4:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022aa:	4618      	mov	r0, r3
 80022ac:	f002 faae 	bl	800480c <HAL_RCC_OscConfig>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <SystemClock_Config+0x6a>
	{
		Error_Handler();
 80022b6:	f000 f929 	bl	800250c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ba:	230f      	movs	r3, #15
 80022bc:	61fb      	str	r3, [r7, #28]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022be:	2302      	movs	r3, #2
 80022c0:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022c2:	2300      	movs	r3, #0
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022ca:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022cc:	2300      	movs	r3, #0
 80022ce:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022d0:	f107 031c 	add.w	r3, r7, #28
 80022d4:	2102      	movs	r1, #2
 80022d6:	4618      	mov	r0, r3
 80022d8:	f002 fd18 	bl	8004d0c <HAL_RCC_ClockConfig>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <SystemClock_Config+0x96>
	{
		Error_Handler();
 80022e2:	f000 f913 	bl	800250c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80022e6:	2302      	movs	r3, #2
 80022e8:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80022ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022ee:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	4618      	mov	r0, r3
 80022f4:	f002 fea6 	bl	8005044 <HAL_RCCEx_PeriphCLKConfig>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <SystemClock_Config+0xb2>
	{
		Error_Handler();
 80022fe:	f000 f905 	bl	800250c <Error_Handler>
	}
}
 8002302:	bf00      	nop
 8002304:	3758      	adds	r7, #88	; 0x58
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
	...

0800230c <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 800231c:	4b20      	ldr	r3, [pc, #128]	; (80023a0 <MX_ADC1_Init+0x94>)
 800231e:	4a21      	ldr	r2, [pc, #132]	; (80023a4 <MX_ADC1_Init+0x98>)
 8002320:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002322:	4b1f      	ldr	r3, [pc, #124]	; (80023a0 <MX_ADC1_Init+0x94>)
 8002324:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002328:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800232a:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <MX_ADC1_Init+0x94>)
 800232c:	2201      	movs	r2, #1
 800232e:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002330:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <MX_ADC1_Init+0x94>)
 8002332:	2200      	movs	r2, #0
 8002334:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002336:	4b1a      	ldr	r3, [pc, #104]	; (80023a0 <MX_ADC1_Init+0x94>)
 8002338:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800233c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800233e:	4b18      	ldr	r3, [pc, #96]	; (80023a0 <MX_ADC1_Init+0x94>)
 8002340:	2200      	movs	r2, #0
 8002342:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 2;
 8002344:	4b16      	ldr	r3, [pc, #88]	; (80023a0 <MX_ADC1_Init+0x94>)
 8002346:	2202      	movs	r2, #2
 8002348:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800234a:	4815      	ldr	r0, [pc, #84]	; (80023a0 <MX_ADC1_Init+0x94>)
 800234c:	f000 fb46 	bl	80029dc <HAL_ADC_Init>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_ADC1_Init+0x4e>
	{
		Error_Handler();
 8002356:	f000 f8d9 	bl	800250c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 800235a:	2301      	movs	r3, #1
 800235c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800235e:	2301      	movs	r3, #1
 8002360:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002362:	2305      	movs	r3, #5
 8002364:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002366:	1d3b      	adds	r3, r7, #4
 8002368:	4619      	mov	r1, r3
 800236a:	480d      	ldr	r0, [pc, #52]	; (80023a0 <MX_ADC1_Init+0x94>)
 800236c:	f000 fe9c 	bl	80030a8 <HAL_ADC_ConfigChannel>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <MX_ADC1_Init+0x6e>
	{
		Error_Handler();
 8002376:	f000 f8c9 	bl	800250c <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 800237a:	2302      	movs	r3, #2
 800237c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 800237e:	2302      	movs	r3, #2
 8002380:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002382:	1d3b      	adds	r3, r7, #4
 8002384:	4619      	mov	r1, r3
 8002386:	4806      	ldr	r0, [pc, #24]	; (80023a0 <MX_ADC1_Init+0x94>)
 8002388:	f000 fe8e 	bl	80030a8 <HAL_ADC_ConfigChannel>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_ADC1_Init+0x8a>
	{
		Error_Handler();
 8002392:	f000 f8bb 	bl	800250c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002396:	bf00      	nop
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	200000f4 	.word	0x200000f4
 80023a4:	40012400 	.word	0x40012400

080023a8 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80023ac:	4b11      	ldr	r3, [pc, #68]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023ae:	4a12      	ldr	r2, [pc, #72]	; (80023f8 <MX_USART1_UART_Init+0x50>)
 80023b0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80023b2:	4b10      	ldr	r3, [pc, #64]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023b8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023ba:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80023c0:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80023c6:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80023cc:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023ce:	220c      	movs	r2, #12
 80023d0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80023de:	4805      	ldr	r0, [pc, #20]	; (80023f4 <MX_USART1_UART_Init+0x4c>)
 80023e0:	f003 fbf0 	bl	8005bc4 <HAL_UART_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 80023ea:	f000 f88f 	bl	800250c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000168 	.word	0x20000168
 80023f8:	40013800 	.word	0x40013800

080023fc <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002402:	4b10      	ldr	r3, [pc, #64]	; (8002444 <MX_DMA_Init+0x48>)
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	4a0f      	ldr	r2, [pc, #60]	; (8002444 <MX_DMA_Init+0x48>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6153      	str	r3, [r2, #20]
 800240e:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <MX_DMA_Init+0x48>)
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	607b      	str	r3, [r7, #4]
 8002418:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800241a:	2200      	movs	r2, #0
 800241c:	2100      	movs	r1, #0
 800241e:	200b      	movs	r0, #11
 8002420:	f001 f9c9 	bl	80037b6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002424:	200b      	movs	r0, #11
 8002426:	f001 f9e2 	bl	80037ee <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800242a:	2200      	movs	r2, #0
 800242c:	2100      	movs	r1, #0
 800242e:	200f      	movs	r0, #15
 8002430:	f001 f9c1 	bl	80037b6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002434:	200f      	movs	r0, #15
 8002436:	f001 f9da 	bl	80037ee <HAL_NVIC_EnableIRQ>

}
 800243a:	bf00      	nop
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40021000 	.word	0x40021000

08002448 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b088      	sub	sp, #32
 800244c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244e:	f107 0310 	add.w	r3, r7, #16
 8002452:	2200      	movs	r2, #0
 8002454:	601a      	str	r2, [r3, #0]
 8002456:	605a      	str	r2, [r3, #4]
 8002458:	609a      	str	r2, [r3, #8]
 800245a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800245c:	4b28      	ldr	r3, [pc, #160]	; (8002500 <MX_GPIO_Init+0xb8>)
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	4a27      	ldr	r2, [pc, #156]	; (8002500 <MX_GPIO_Init+0xb8>)
 8002462:	f043 0304 	orr.w	r3, r3, #4
 8002466:	6193      	str	r3, [r2, #24]
 8002468:	4b25      	ldr	r3, [pc, #148]	; (8002500 <MX_GPIO_Init+0xb8>)
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	f003 0304 	and.w	r3, r3, #4
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002474:	4b22      	ldr	r3, [pc, #136]	; (8002500 <MX_GPIO_Init+0xb8>)
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	4a21      	ldr	r2, [pc, #132]	; (8002500 <MX_GPIO_Init+0xb8>)
 800247a:	f043 0308 	orr.w	r3, r3, #8
 800247e:	6193      	str	r3, [r2, #24]
 8002480:	4b1f      	ldr	r3, [pc, #124]	; (8002500 <MX_GPIO_Init+0xb8>)
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	f003 0308 	and.w	r3, r3, #8
 8002488:	60bb      	str	r3, [r7, #8]
 800248a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800248c:	4b1c      	ldr	r3, [pc, #112]	; (8002500 <MX_GPIO_Init+0xb8>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	4a1b      	ldr	r2, [pc, #108]	; (8002500 <MX_GPIO_Init+0xb8>)
 8002492:	f043 0320 	orr.w	r3, r3, #32
 8002496:	6193      	str	r3, [r2, #24]
 8002498:	4b19      	ldr	r3, [pc, #100]	; (8002500 <MX_GPIO_Init+0xb8>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f003 0320 	and.w	r3, r3, #32
 80024a0:	607b      	str	r3, [r7, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024a4:	2200      	movs	r2, #0
 80024a6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80024aa:	4816      	ldr	r0, [pc, #88]	; (8002504 <MX_GPIO_Init+0xbc>)
 80024ac:	f002 f996 	bl	80047dc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024b0:	2200      	movs	r2, #0
 80024b2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80024b6:	4814      	ldr	r0, [pc, #80]	; (8002508 <MX_GPIO_Init+0xc0>)
 80024b8:	f002 f990 	bl	80047dc <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB12 PB13 PB14 PB15 */
	GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80024bc:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80024c0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024c2:	2301      	movs	r3, #1
 80024c4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ca:	2302      	movs	r3, #2
 80024cc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ce:	f107 0310 	add.w	r3, r7, #16
 80024d2:	4619      	mov	r1, r3
 80024d4:	480b      	ldr	r0, [pc, #44]	; (8002504 <MX_GPIO_Init+0xbc>)
 80024d6:	f002 f817 	bl	8004508 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD12 PD13 PD14 PD15 */
	GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80024da:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80024de:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e0:	2301      	movs	r3, #1
 80024e2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e8:	2302      	movs	r3, #2
 80024ea:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024ec:	f107 0310 	add.w	r3, r7, #16
 80024f0:	4619      	mov	r1, r3
 80024f2:	4805      	ldr	r0, [pc, #20]	; (8002508 <MX_GPIO_Init+0xc0>)
 80024f4:	f002 f808 	bl	8004508 <HAL_GPIO_Init>

}
 80024f8:	bf00      	nop
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40021000 	.word	0x40021000
 8002504:	40010c00 	.word	0x40010c00
 8002508:	40011400 	.word	0x40011400

0800250c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002510:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002512:	e7fe      	b.n	8002512 <Error_Handler+0x6>

08002514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800251a:	4b15      	ldr	r3, [pc, #84]	; (8002570 <HAL_MspInit+0x5c>)
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	4a14      	ldr	r2, [pc, #80]	; (8002570 <HAL_MspInit+0x5c>)
 8002520:	f043 0301 	orr.w	r3, r3, #1
 8002524:	6193      	str	r3, [r2, #24]
 8002526:	4b12      	ldr	r3, [pc, #72]	; (8002570 <HAL_MspInit+0x5c>)
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002532:	4b0f      	ldr	r3, [pc, #60]	; (8002570 <HAL_MspInit+0x5c>)
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	4a0e      	ldr	r2, [pc, #56]	; (8002570 <HAL_MspInit+0x5c>)
 8002538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800253c:	61d3      	str	r3, [r2, #28]
 800253e:	4b0c      	ldr	r3, [pc, #48]	; (8002570 <HAL_MspInit+0x5c>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800254a:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <HAL_MspInit+0x60>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	4a04      	ldr	r2, [pc, #16]	; (8002574 <HAL_MspInit+0x60>)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002566:	bf00      	nop
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr
 8002570:	40021000 	.word	0x40021000
 8002574:	40010000 	.word	0x40010000

08002578 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b088      	sub	sp, #32
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	f107 0310 	add.w	r3, r7, #16
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a2c      	ldr	r2, [pc, #176]	; (8002644 <HAL_ADC_MspInit+0xcc>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d151      	bne.n	800263c <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002598:	4b2b      	ldr	r3, [pc, #172]	; (8002648 <HAL_ADC_MspInit+0xd0>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	4a2a      	ldr	r2, [pc, #168]	; (8002648 <HAL_ADC_MspInit+0xd0>)
 800259e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025a2:	6193      	str	r3, [r2, #24]
 80025a4:	4b28      	ldr	r3, [pc, #160]	; (8002648 <HAL_ADC_MspInit+0xd0>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b0:	4b25      	ldr	r3, [pc, #148]	; (8002648 <HAL_ADC_MspInit+0xd0>)
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	4a24      	ldr	r2, [pc, #144]	; (8002648 <HAL_ADC_MspInit+0xd0>)
 80025b6:	f043 0304 	orr.w	r3, r3, #4
 80025ba:	6193      	str	r3, [r2, #24]
 80025bc:	4b22      	ldr	r3, [pc, #136]	; (8002648 <HAL_ADC_MspInit+0xd0>)
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	f003 0304 	and.w	r3, r3, #4
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80025c8:	2306      	movs	r3, #6
 80025ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025cc:	2303      	movs	r3, #3
 80025ce:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d0:	f107 0310 	add.w	r3, r7, #16
 80025d4:	4619      	mov	r1, r3
 80025d6:	481d      	ldr	r0, [pc, #116]	; (800264c <HAL_ADC_MspInit+0xd4>)
 80025d8:	f001 ff96 	bl	8004508 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80025dc:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 80025de:	4a1d      	ldr	r2, [pc, #116]	; (8002654 <HAL_ADC_MspInit+0xdc>)
 80025e0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025e2:	4b1b      	ldr	r3, [pc, #108]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025e8:	4b19      	ldr	r3, [pc, #100]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80025ee:	4b18      	ldr	r3, [pc, #96]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 80025f0:	2280      	movs	r2, #128	; 0x80
 80025f2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025f4:	4b16      	ldr	r3, [pc, #88]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 80025f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80025fc:	4b14      	ldr	r3, [pc, #80]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 80025fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002602:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002604:	4b12      	ldr	r3, [pc, #72]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 8002606:	2220      	movs	r2, #32
 8002608:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800260a:	4b11      	ldr	r3, [pc, #68]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 800260c:	2200      	movs	r2, #0
 800260e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002610:	480f      	ldr	r0, [pc, #60]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 8002612:	f001 f907 	bl	8003824 <HAL_DMA_Init>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800261c:	f7ff ff76 	bl	800250c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a0b      	ldr	r2, [pc, #44]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 8002624:	621a      	str	r2, [r3, #32]
 8002626:	4a0a      	ldr	r2, [pc, #40]	; (8002650 <HAL_ADC_MspInit+0xd8>)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800262c:	2200      	movs	r2, #0
 800262e:	2100      	movs	r1, #0
 8002630:	2012      	movs	r0, #18
 8002632:	f001 f8c0 	bl	80037b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002636:	2012      	movs	r0, #18
 8002638:	f001 f8d9 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800263c:	bf00      	nop
 800263e:	3720      	adds	r7, #32
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40012400 	.word	0x40012400
 8002648:	40021000 	.word	0x40021000
 800264c:	40010800 	.word	0x40010800
 8002650:	200001b0 	.word	0x200001b0
 8002654:	40020008 	.word	0x40020008

08002658 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a19      	ldr	r2, [pc, #100]	; (80026cc <HAL_TIM_Base_MspInit+0x74>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d12b      	bne.n	80026c2 <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800266a:	4b19      	ldr	r3, [pc, #100]	; (80026d0 <HAL_TIM_Base_MspInit+0x78>)
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	4a18      	ldr	r2, [pc, #96]	; (80026d0 <HAL_TIM_Base_MspInit+0x78>)
 8002670:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002674:	6193      	str	r3, [r2, #24]
 8002676:	4b16      	ldr	r3, [pc, #88]	; (80026d0 <HAL_TIM_Base_MspInit+0x78>)
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002682:	2200      	movs	r2, #0
 8002684:	2100      	movs	r1, #0
 8002686:	2018      	movs	r0, #24
 8002688:	f001 f895 	bl	80037b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800268c:	2018      	movs	r0, #24
 800268e:	f001 f8ae 	bl	80037ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002692:	2200      	movs	r2, #0
 8002694:	2100      	movs	r1, #0
 8002696:	2019      	movs	r0, #25
 8002698:	f001 f88d 	bl	80037b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800269c:	2019      	movs	r0, #25
 800269e:	f001 f8a6 	bl	80037ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80026a2:	2200      	movs	r2, #0
 80026a4:	2100      	movs	r1, #0
 80026a6:	201a      	movs	r0, #26
 80026a8:	f001 f885 	bl	80037b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80026ac:	201a      	movs	r0, #26
 80026ae:	f001 f89e 	bl	80037ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2100      	movs	r1, #0
 80026b6:	201b      	movs	r0, #27
 80026b8:	f001 f87d 	bl	80037b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80026bc:	201b      	movs	r0, #27
 80026be:	f001 f896 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40012c00 	.word	0x40012c00
 80026d0:	40021000 	.word	0x40021000

080026d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026dc:	f107 0310 	add.w	r3, r7, #16
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a33      	ldr	r2, [pc, #204]	; (80027bc <HAL_UART_MspInit+0xe8>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d15f      	bne.n	80027b4 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026f4:	4b32      	ldr	r3, [pc, #200]	; (80027c0 <HAL_UART_MspInit+0xec>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	4a31      	ldr	r2, [pc, #196]	; (80027c0 <HAL_UART_MspInit+0xec>)
 80026fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026fe:	6193      	str	r3, [r2, #24]
 8002700:	4b2f      	ldr	r3, [pc, #188]	; (80027c0 <HAL_UART_MspInit+0xec>)
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270c:	4b2c      	ldr	r3, [pc, #176]	; (80027c0 <HAL_UART_MspInit+0xec>)
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	4a2b      	ldr	r2, [pc, #172]	; (80027c0 <HAL_UART_MspInit+0xec>)
 8002712:	f043 0304 	orr.w	r3, r3, #4
 8002716:	6193      	str	r3, [r2, #24]
 8002718:	4b29      	ldr	r3, [pc, #164]	; (80027c0 <HAL_UART_MspInit+0xec>)
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	60bb      	str	r3, [r7, #8]
 8002722:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002728:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272a:	2302      	movs	r3, #2
 800272c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800272e:	2303      	movs	r3, #3
 8002730:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002732:	f107 0310 	add.w	r3, r7, #16
 8002736:	4619      	mov	r1, r3
 8002738:	4822      	ldr	r0, [pc, #136]	; (80027c4 <HAL_UART_MspInit+0xf0>)
 800273a:	f001 fee5 	bl	8004508 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800273e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002742:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002748:	2300      	movs	r3, #0
 800274a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274c:	f107 0310 	add.w	r3, r7, #16
 8002750:	4619      	mov	r1, r3
 8002752:	481c      	ldr	r0, [pc, #112]	; (80027c4 <HAL_UART_MspInit+0xf0>)
 8002754:	f001 fed8 	bl	8004508 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002758:	4b1b      	ldr	r3, [pc, #108]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 800275a:	4a1c      	ldr	r2, [pc, #112]	; (80027cc <HAL_UART_MspInit+0xf8>)
 800275c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800275e:	4b1a      	ldr	r3, [pc, #104]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 8002760:	2200      	movs	r2, #0
 8002762:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002764:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 8002766:	2200      	movs	r2, #0
 8002768:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800276a:	4b17      	ldr	r3, [pc, #92]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 800276c:	2280      	movs	r2, #128	; 0x80
 800276e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002770:	4b15      	ldr	r3, [pc, #84]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 8002772:	2200      	movs	r2, #0
 8002774:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002776:	4b14      	ldr	r3, [pc, #80]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 8002778:	2200      	movs	r2, #0
 800277a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800277c:	4b12      	ldr	r3, [pc, #72]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 800277e:	2220      	movs	r2, #32
 8002780:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002782:	4b11      	ldr	r3, [pc, #68]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 8002784:	2200      	movs	r2, #0
 8002786:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002788:	480f      	ldr	r0, [pc, #60]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 800278a:	f001 f84b 	bl	8003824 <HAL_DMA_Init>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8002794:	f7ff feba 	bl	800250c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a0b      	ldr	r2, [pc, #44]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 800279c:	639a      	str	r2, [r3, #56]	; 0x38
 800279e:	4a0a      	ldr	r2, [pc, #40]	; (80027c8 <HAL_UART_MspInit+0xf4>)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80027a4:	2200      	movs	r2, #0
 80027a6:	2100      	movs	r1, #0
 80027a8:	2025      	movs	r0, #37	; 0x25
 80027aa:	f001 f804 	bl	80037b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027ae:	2025      	movs	r0, #37	; 0x25
 80027b0:	f001 f81d 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80027b4:	bf00      	nop
 80027b6:	3720      	adds	r7, #32
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40013800 	.word	0x40013800
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40010800 	.word	0x40010800
 80027c8:	20000124 	.word	0x20000124
 80027cc:	40020058 	.word	0x40020058

080027d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027d4:	e7fe      	b.n	80027d4 <NMI_Handler+0x4>

080027d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027d6:	b480      	push	{r7}
 80027d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027da:	e7fe      	b.n	80027da <HardFault_Handler+0x4>

080027dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027e0:	e7fe      	b.n	80027e0 <MemManage_Handler+0x4>

080027e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027e2:	b480      	push	{r7}
 80027e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027e6:	e7fe      	b.n	80027e6 <BusFault_Handler+0x4>

080027e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027ec:	e7fe      	b.n	80027ec <UsageFault_Handler+0x4>

080027ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027ee:	b480      	push	{r7}
 80027f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr

080027fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027fa:	b480      	push	{r7}
 80027fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027fe:	bf00      	nop
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr

08002806 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002806:	b480      	push	{r7}
 8002808:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800280a:	bf00      	nop
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr

08002812 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002816:	f000 f8c5 	bl	80029a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
	...

08002820 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002824:	4802      	ldr	r0, [pc, #8]	; (8002830 <DMA1_Channel1_IRQHandler+0x10>)
 8002826:	f001 fa15 	bl	8003c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800282a:	bf00      	nop
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	200001b0 	.word	0x200001b0

08002834 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002838:	4802      	ldr	r0, [pc, #8]	; (8002844 <DMA1_Channel5_IRQHandler+0x10>)
 800283a:	f001 fa0b 	bl	8003c54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800283e:	bf00      	nop
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20000124 	.word	0x20000124

08002848 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800284c:	4802      	ldr	r0, [pc, #8]	; (8002858 <ADC1_2_IRQHandler+0x10>)
 800284e:	f000 fb43 	bl	8002ed8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	200000f4 	.word	0x200000f4

0800285c <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002860:	4802      	ldr	r0, [pc, #8]	; (800286c <TIM1_BRK_IRQHandler+0x10>)
 8002862:	f002 fe3d 	bl	80054e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002866:	bf00      	nop
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	200001fc 	.word	0x200001fc

08002870 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002874:	4802      	ldr	r0, [pc, #8]	; (8002880 <TIM1_UP_IRQHandler+0x10>)
 8002876:	f002 fe33 	bl	80054e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	200001fc 	.word	0x200001fc

08002884 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002888:	4802      	ldr	r0, [pc, #8]	; (8002894 <TIM1_TRG_COM_IRQHandler+0x10>)
 800288a:	f002 fe29 	bl	80054e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	200001fc 	.word	0x200001fc

08002898 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800289c:	4802      	ldr	r0, [pc, #8]	; (80028a8 <TIM1_CC_IRQHandler+0x10>)
 800289e:	f002 fe1f 	bl	80054e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	200001fc 	.word	0x200001fc

080028ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028b0:	4802      	ldr	r0, [pc, #8]	; (80028bc <USART1_IRQHandler+0x10>)
 80028b2:	f003 fa5f 	bl	8005d74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000168 	.word	0x20000168

080028c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <Reset_Handler>:
 80028cc:	480c      	ldr	r0, [pc, #48]	; (8002900 <LoopFillZerobss+0x12>)
 80028ce:	490d      	ldr	r1, [pc, #52]	; (8002904 <LoopFillZerobss+0x16>)
 80028d0:	4a0d      	ldr	r2, [pc, #52]	; (8002908 <LoopFillZerobss+0x1a>)
 80028d2:	2300      	movs	r3, #0
 80028d4:	e002      	b.n	80028dc <LoopCopyDataInit>

080028d6 <CopyDataInit>:
 80028d6:	58d4      	ldr	r4, [r2, r3]
 80028d8:	50c4      	str	r4, [r0, r3]
 80028da:	3304      	adds	r3, #4

080028dc <LoopCopyDataInit>:
 80028dc:	18c4      	adds	r4, r0, r3
 80028de:	428c      	cmp	r4, r1
 80028e0:	d3f9      	bcc.n	80028d6 <CopyDataInit>
 80028e2:	4a0a      	ldr	r2, [pc, #40]	; (800290c <LoopFillZerobss+0x1e>)
 80028e4:	4c0a      	ldr	r4, [pc, #40]	; (8002910 <LoopFillZerobss+0x22>)
 80028e6:	2300      	movs	r3, #0
 80028e8:	e001      	b.n	80028ee <LoopFillZerobss>

080028ea <FillZerobss>:
 80028ea:	6013      	str	r3, [r2, #0]
 80028ec:	3204      	adds	r2, #4

080028ee <LoopFillZerobss>:
 80028ee:	42a2      	cmp	r2, r4
 80028f0:	d3fb      	bcc.n	80028ea <FillZerobss>
 80028f2:	f7ff ffe5 	bl	80028c0 <SystemInit>
 80028f6:	f003 ff17 	bl	8006728 <__libc_init_array>
 80028fa:	f7ff fb3d 	bl	8001f78 <main>
 80028fe:	4770      	bx	lr
 8002900:	20000000 	.word	0x20000000
 8002904:	2000004c 	.word	0x2000004c
 8002908:	080068a4 	.word	0x080068a4
 800290c:	20000050 	.word	0x20000050
 8002910:	20000270 	.word	0x20000270

08002914 <ADC3_IRQHandler>:
 8002914:	e7fe      	b.n	8002914 <ADC3_IRQHandler>
	...

08002918 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800291c:	4b08      	ldr	r3, [pc, #32]	; (8002940 <HAL_Init+0x28>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a07      	ldr	r2, [pc, #28]	; (8002940 <HAL_Init+0x28>)
 8002922:	f043 0310 	orr.w	r3, r3, #16
 8002926:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002928:	2003      	movs	r0, #3
 800292a:	f000 ff39 	bl	80037a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800292e:	2000      	movs	r0, #0
 8002930:	f000 f808 	bl	8002944 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002934:	f7ff fdee 	bl	8002514 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40022000 	.word	0x40022000

08002944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800294c:	4b12      	ldr	r3, [pc, #72]	; (8002998 <HAL_InitTick+0x54>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	4b12      	ldr	r3, [pc, #72]	; (800299c <HAL_InitTick+0x58>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	4619      	mov	r1, r3
 8002956:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800295a:	fbb3 f3f1 	udiv	r3, r3, r1
 800295e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002962:	4618      	mov	r0, r3
 8002964:	f000 ff51 	bl	800380a <HAL_SYSTICK_Config>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e00e      	b.n	8002990 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2b0f      	cmp	r3, #15
 8002976:	d80a      	bhi.n	800298e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002978:	2200      	movs	r2, #0
 800297a:	6879      	ldr	r1, [r7, #4]
 800297c:	f04f 30ff 	mov.w	r0, #4294967295
 8002980:	f000 ff19 	bl	80037b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002984:	4a06      	ldr	r2, [pc, #24]	; (80029a0 <HAL_InitTick+0x5c>)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800298a:	2300      	movs	r3, #0
 800298c:	e000      	b.n	8002990 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
}
 8002990:	4618      	mov	r0, r3
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20000040 	.word	0x20000040
 800299c:	20000048 	.word	0x20000048
 80029a0:	20000044 	.word	0x20000044

080029a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029a8:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <HAL_IncTick+0x1c>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	461a      	mov	r2, r3
 80029ae:	4b05      	ldr	r3, [pc, #20]	; (80029c4 <HAL_IncTick+0x20>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4413      	add	r3, r2
 80029b4:	4a03      	ldr	r2, [pc, #12]	; (80029c4 <HAL_IncTick+0x20>)
 80029b6:	6013      	str	r3, [r2, #0]
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr
 80029c0:	20000048 	.word	0x20000048
 80029c4:	2000024c 	.word	0x2000024c

080029c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  return uwTick;
 80029cc:	4b02      	ldr	r3, [pc, #8]	; (80029d8 <HAL_GetTick+0x10>)
 80029ce:	681b      	ldr	r3, [r3, #0]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr
 80029d8:	2000024c 	.word	0x2000024c

080029dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029e4:	2300      	movs	r3, #0
 80029e6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e0ce      	b.n	8002b9c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d109      	bne.n	8002a20 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7ff fdac 	bl	8002578 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 fc93 	bl	800334c <ADC_ConversionStop_Disable>
 8002a26:	4603      	mov	r3, r0
 8002a28:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2e:	f003 0310 	and.w	r3, r3, #16
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f040 80a9 	bne.w	8002b8a <HAL_ADC_Init+0x1ae>
 8002a38:	7dfb      	ldrb	r3, [r7, #23]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f040 80a5 	bne.w	8002b8a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a44:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a48:	f023 0302 	bic.w	r3, r3, #2
 8002a4c:	f043 0202 	orr.w	r2, r3, #2
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4951      	ldr	r1, [pc, #324]	; (8002ba4 <HAL_ADC_Init+0x1c8>)
 8002a5e:	428b      	cmp	r3, r1
 8002a60:	d10a      	bne.n	8002a78 <HAL_ADC_Init+0x9c>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002a6a:	d002      	beq.n	8002a72 <HAL_ADC_Init+0x96>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	e004      	b.n	8002a7c <HAL_ADC_Init+0xa0>
 8002a72:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002a76:	e001      	b.n	8002a7c <HAL_ADC_Init+0xa0>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	7b1b      	ldrb	r3, [r3, #12]
 8002a82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a86:	68ba      	ldr	r2, [r7, #8]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a94:	d003      	beq.n	8002a9e <HAL_ADC_Init+0xc2>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d102      	bne.n	8002aa4 <HAL_ADC_Init+0xc8>
 8002a9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002aa2:	e000      	b.n	8002aa6 <HAL_ADC_Init+0xca>
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	7d1b      	ldrb	r3, [r3, #20]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d119      	bne.n	8002ae8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	7b1b      	ldrb	r3, [r3, #12]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d109      	bne.n	8002ad0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	035a      	lsls	r2, r3, #13
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002acc:	613b      	str	r3, [r7, #16]
 8002ace:	e00b      	b.n	8002ae8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad4:	f043 0220 	orr.w	r2, r3, #32
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae0:	f043 0201 	orr.w	r2, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689a      	ldr	r2, [r3, #8]
 8002b02:	4b29      	ldr	r3, [pc, #164]	; (8002ba8 <HAL_ADC_Init+0x1cc>)
 8002b04:	4013      	ands	r3, r2
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	6812      	ldr	r2, [r2, #0]
 8002b0a:	68b9      	ldr	r1, [r7, #8]
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b18:	d003      	beq.n	8002b22 <HAL_ADC_Init+0x146>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d104      	bne.n	8002b2c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	051b      	lsls	r3, r3, #20
 8002b2a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b32:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	4b19      	ldr	r3, [pc, #100]	; (8002bac <HAL_ADC_Init+0x1d0>)
 8002b48:	4013      	ands	r3, r2
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d10b      	bne.n	8002b68 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5a:	f023 0303 	bic.w	r3, r3, #3
 8002b5e:	f043 0201 	orr.w	r2, r3, #1
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b66:	e018      	b.n	8002b9a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b6c:	f023 0312 	bic.w	r3, r3, #18
 8002b70:	f043 0210 	orr.w	r2, r3, #16
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7c:	f043 0201 	orr.w	r2, r3, #1
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b88:	e007      	b.n	8002b9a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8e:	f043 0210 	orr.w	r2, r3, #16
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3718      	adds	r7, #24
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	40013c00 	.word	0x40013c00
 8002ba8:	ffe1f7fd 	.word	0xffe1f7fd
 8002bac:	ff1f0efe 	.word	0xff1f0efe

08002bb0 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d101      	bne.n	8002bca <HAL_ADC_Start_IT+0x1a>
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	e0a0      	b.n	8002d0c <HAL_ADC_Start_IT+0x15c>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 fb60 	bl	8003298 <ADC_Enable>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f040 808f 	bne.w	8002d02 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002bec:	f023 0301 	bic.w	r3, r3, #1
 8002bf0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a45      	ldr	r2, [pc, #276]	; (8002d14 <HAL_ADC_Start_IT+0x164>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d105      	bne.n	8002c0e <HAL_ADC_Start_IT+0x5e>
 8002c02:	4b45      	ldr	r3, [pc, #276]	; (8002d18 <HAL_ADC_Start_IT+0x168>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d115      	bne.n	8002c3a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d026      	beq.n	8002c76 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c30:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c38:	e01d      	b.n	8002c76 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a33      	ldr	r2, [pc, #204]	; (8002d18 <HAL_ADC_Start_IT+0x168>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d004      	beq.n	8002c5a <HAL_ADC_Start_IT+0xaa>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a2f      	ldr	r2, [pc, #188]	; (8002d14 <HAL_ADC_Start_IT+0x164>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d10d      	bne.n	8002c76 <HAL_ADC_Start_IT+0xc6>
 8002c5a:	4b2f      	ldr	r3, [pc, #188]	; (8002d18 <HAL_ADC_Start_IT+0x168>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d007      	beq.n	8002c76 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c6e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d006      	beq.n	8002c90 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c86:	f023 0206 	bic.w	r2, r3, #6
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c8e:	e002      	b.n	8002c96 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f06f 0202 	mvn.w	r2, #2
 8002ca6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0220 	orr.w	r2, r2, #32
 8002cb6:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002cc2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002cc6:	d113      	bne.n	8002cf0 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002ccc:	4a11      	ldr	r2, [pc, #68]	; (8002d14 <HAL_ADC_Start_IT+0x164>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d105      	bne.n	8002cde <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002cd2:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <HAL_ADC_Start_IT+0x168>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d108      	bne.n	8002cf0 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002cec:	609a      	str	r2, [r3, #8]
 8002cee:	e00c      	b.n	8002d0a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	e003      	b.n	8002d0a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40012800 	.word	0x40012800
 8002d18:	40012400 	.word	0x40012400

08002d1c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a64      	ldr	r2, [pc, #400]	; (8002ec4 <HAL_ADC_Start_DMA+0x1a8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d004      	beq.n	8002d40 <HAL_ADC_Start_DMA+0x24>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a63      	ldr	r2, [pc, #396]	; (8002ec8 <HAL_ADC_Start_DMA+0x1ac>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d106      	bne.n	8002d4e <HAL_ADC_Start_DMA+0x32>
 8002d40:	4b60      	ldr	r3, [pc, #384]	; (8002ec4 <HAL_ADC_Start_DMA+0x1a8>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f040 80b3 	bne.w	8002eb4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d101      	bne.n	8002d5c <HAL_ADC_Start_DMA+0x40>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e0ae      	b.n	8002eba <HAL_ADC_Start_DMA+0x19e>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f000 fa97 	bl	8003298 <ADC_Enable>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002d6e:	7dfb      	ldrb	r3, [r7, #23]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f040 809a 	bne.w	8002eaa <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d7e:	f023 0301 	bic.w	r3, r3, #1
 8002d82:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a4e      	ldr	r2, [pc, #312]	; (8002ec8 <HAL_ADC_Start_DMA+0x1ac>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d105      	bne.n	8002da0 <HAL_ADC_Start_DMA+0x84>
 8002d94:	4b4b      	ldr	r3, [pc, #300]	; (8002ec4 <HAL_ADC_Start_DMA+0x1a8>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d115      	bne.n	8002dcc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d026      	beq.n	8002e08 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dbe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002dc2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002dca:	e01d      	b.n	8002e08 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a39      	ldr	r2, [pc, #228]	; (8002ec4 <HAL_ADC_Start_DMA+0x1a8>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d004      	beq.n	8002dec <HAL_ADC_Start_DMA+0xd0>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a38      	ldr	r2, [pc, #224]	; (8002ec8 <HAL_ADC_Start_DMA+0x1ac>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d10d      	bne.n	8002e08 <HAL_ADC_Start_DMA+0xec>
 8002dec:	4b35      	ldr	r3, [pc, #212]	; (8002ec4 <HAL_ADC_Start_DMA+0x1a8>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e00:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d006      	beq.n	8002e22 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e18:	f023 0206 	bic.w	r2, r3, #6
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e20:	e002      	b.n	8002e28 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	4a25      	ldr	r2, [pc, #148]	; (8002ecc <HAL_ADC_Start_DMA+0x1b0>)
 8002e36:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6a1b      	ldr	r3, [r3, #32]
 8002e3c:	4a24      	ldr	r2, [pc, #144]	; (8002ed0 <HAL_ADC_Start_DMA+0x1b4>)
 8002e3e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	4a23      	ldr	r2, [pc, #140]	; (8002ed4 <HAL_ADC_Start_DMA+0x1b8>)
 8002e46:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f06f 0202 	mvn.w	r2, #2
 8002e50:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689a      	ldr	r2, [r3, #8]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e60:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6a18      	ldr	r0, [r3, #32]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	334c      	adds	r3, #76	; 0x4c
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	68ba      	ldr	r2, [r7, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f000 fd4d 	bl	8003910 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002e80:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002e84:	d108      	bne.n	8002e98 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002e94:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002e96:	e00f      	b.n	8002eb8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002ea6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002ea8:	e006      	b.n	8002eb8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002eb2:	e001      	b.n	8002eb8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40012400 	.word	0x40012400
 8002ec8:	40012800 	.word	0x40012800
 8002ecc:	080033cf 	.word	0x080033cf
 8002ed0:	0800344b 	.word	0x0800344b
 8002ed4:	08003467 	.word	0x08003467

08002ed8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 0320 	and.w	r3, r3, #32
 8002eea:	2b20      	cmp	r3, #32
 8002eec:	d140      	bne.n	8002f70 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d139      	bne.n	8002f70 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d105      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002f1e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002f22:	d11d      	bne.n	8002f60 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d119      	bne.n	8002f60 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685a      	ldr	r2, [r3, #4]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0220 	bic.w	r2, r2, #32
 8002f3a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d105      	bne.n	8002f60 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f58:	f043 0201 	orr.w	r2, r3, #1
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 f87c 	bl	800305e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f06f 0212 	mvn.w	r2, #18
 8002f6e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f7a:	2b80      	cmp	r3, #128	; 0x80
 8002f7c:	d14f      	bne.n	800301e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d148      	bne.n	800301e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f90:	f003 0310 	and.w	r3, r3, #16
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d105      	bne.n	8002fa4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002fae:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002fb2:	d012      	beq.n	8002fda <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d125      	bne.n	800300e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002fcc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002fd0:	d11d      	bne.n	800300e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d119      	bne.n	800300e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fe8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d105      	bne.n	800300e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003006:	f043 0201 	orr.w	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 faf0 	bl	80035f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f06f 020c 	mvn.w	r2, #12
 800301c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003028:	2b40      	cmp	r3, #64	; 0x40
 800302a:	d114      	bne.n	8003056 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b01      	cmp	r3, #1
 8003038:	d10d      	bne.n	8003056 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f81b 	bl	8003082 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f06f 0201 	mvn.w	r2, #1
 8003054:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	bc80      	pop	{r7}
 8003080:	4770      	bx	lr

08003082 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003082:	b480      	push	{r7}
 8003084:	b083      	sub	sp, #12
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr

08003094 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr
	...

080030a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030b2:	2300      	movs	r3, #0
 80030b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80030b6:	2300      	movs	r3, #0
 80030b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d101      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x20>
 80030c4:	2302      	movs	r3, #2
 80030c6:	e0dc      	b.n	8003282 <HAL_ADC_ConfigChannel+0x1da>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b06      	cmp	r3, #6
 80030d6:	d81c      	bhi.n	8003112 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4413      	add	r3, r2
 80030e8:	3b05      	subs	r3, #5
 80030ea:	221f      	movs	r2, #31
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	4019      	ands	r1, r3
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	6818      	ldr	r0, [r3, #0]
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	3b05      	subs	r3, #5
 8003104:	fa00 f203 	lsl.w	r2, r0, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	635a      	str	r2, [r3, #52]	; 0x34
 8003110:	e03c      	b.n	800318c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b0c      	cmp	r3, #12
 8003118:	d81c      	bhi.n	8003154 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	3b23      	subs	r3, #35	; 0x23
 800312c:	221f      	movs	r2, #31
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	43db      	mvns	r3, r3
 8003134:	4019      	ands	r1, r3
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	6818      	ldr	r0, [r3, #0]
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	4613      	mov	r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	4413      	add	r3, r2
 8003144:	3b23      	subs	r3, #35	; 0x23
 8003146:	fa00 f203 	lsl.w	r2, r0, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	631a      	str	r2, [r3, #48]	; 0x30
 8003152:	e01b      	b.n	800318c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	4613      	mov	r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4413      	add	r3, r2
 8003164:	3b41      	subs	r3, #65	; 0x41
 8003166:	221f      	movs	r2, #31
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	43db      	mvns	r3, r3
 800316e:	4019      	ands	r1, r3
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	6818      	ldr	r0, [r3, #0]
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	3b41      	subs	r3, #65	; 0x41
 8003180:	fa00 f203 	lsl.w	r2, r0, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	430a      	orrs	r2, r1
 800318a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b09      	cmp	r3, #9
 8003192:	d91c      	bls.n	80031ce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68d9      	ldr	r1, [r3, #12]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	4613      	mov	r3, r2
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	4413      	add	r3, r2
 80031a4:	3b1e      	subs	r3, #30
 80031a6:	2207      	movs	r2, #7
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	43db      	mvns	r3, r3
 80031ae:	4019      	ands	r1, r3
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	6898      	ldr	r0, [r3, #8]
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	4613      	mov	r3, r2
 80031ba:	005b      	lsls	r3, r3, #1
 80031bc:	4413      	add	r3, r2
 80031be:	3b1e      	subs	r3, #30
 80031c0:	fa00 f203 	lsl.w	r2, r0, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	60da      	str	r2, [r3, #12]
 80031cc:	e019      	b.n	8003202 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6919      	ldr	r1, [r3, #16]
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	4613      	mov	r3, r2
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	4413      	add	r3, r2
 80031de:	2207      	movs	r2, #7
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	4019      	ands	r1, r3
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	6898      	ldr	r0, [r3, #8]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	fa00 f203 	lsl.w	r2, r0, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2b10      	cmp	r3, #16
 8003208:	d003      	beq.n	8003212 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800320e:	2b11      	cmp	r3, #17
 8003210:	d132      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a1d      	ldr	r2, [pc, #116]	; (800328c <HAL_ADC_ConfigChannel+0x1e4>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d125      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d126      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003238:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b10      	cmp	r3, #16
 8003240:	d11a      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003242:	4b13      	ldr	r3, [pc, #76]	; (8003290 <HAL_ADC_ConfigChannel+0x1e8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a13      	ldr	r2, [pc, #76]	; (8003294 <HAL_ADC_ConfigChannel+0x1ec>)
 8003248:	fba2 2303 	umull	r2, r3, r2, r3
 800324c:	0c9a      	lsrs	r2, r3, #18
 800324e:	4613      	mov	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	4413      	add	r3, r2
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003258:	e002      	b.n	8003260 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	3b01      	subs	r3, #1
 800325e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f9      	bne.n	800325a <HAL_ADC_ConfigChannel+0x1b2>
 8003266:	e007      	b.n	8003278 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003280:	7bfb      	ldrb	r3, [r7, #15]
}
 8003282:	4618      	mov	r0, r3
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr
 800328c:	40012400 	.word	0x40012400
 8003290:	20000040 	.word	0x20000040
 8003294:	431bde83 	.word	0x431bde83

08003298 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d040      	beq.n	8003338 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689a      	ldr	r2, [r3, #8]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f042 0201 	orr.w	r2, r2, #1
 80032c4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80032c6:	4b1f      	ldr	r3, [pc, #124]	; (8003344 <ADC_Enable+0xac>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a1f      	ldr	r2, [pc, #124]	; (8003348 <ADC_Enable+0xb0>)
 80032cc:	fba2 2303 	umull	r2, r3, r2, r3
 80032d0:	0c9b      	lsrs	r3, r3, #18
 80032d2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80032d4:	e002      	b.n	80032dc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	3b01      	subs	r3, #1
 80032da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f9      	bne.n	80032d6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032e2:	f7ff fb71 	bl	80029c8 <HAL_GetTick>
 80032e6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80032e8:	e01f      	b.n	800332a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032ea:	f7ff fb6d 	bl	80029c8 <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d918      	bls.n	800332a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b01      	cmp	r3, #1
 8003304:	d011      	beq.n	800332a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330a:	f043 0210 	orr.w	r2, r3, #16
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003316:	f043 0201 	orr.w	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e007      	b.n	800333a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	2b01      	cmp	r3, #1
 8003336:	d1d8      	bne.n	80032ea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20000040 	.word	0x20000040
 8003348:	431bde83 	.word	0x431bde83

0800334c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b01      	cmp	r3, #1
 8003364:	d12e      	bne.n	80033c4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0201 	bic.w	r2, r2, #1
 8003374:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003376:	f7ff fb27 	bl	80029c8 <HAL_GetTick>
 800337a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800337c:	e01b      	b.n	80033b6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800337e:	f7ff fb23 	bl	80029c8 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d914      	bls.n	80033b6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b01      	cmp	r3, #1
 8003398:	d10d      	bne.n	80033b6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339e:	f043 0210 	orr.w	r2, r3, #16
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033aa:	f043 0201 	orr.w	r2, r3, #1
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e007      	b.n	80033c6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d0dc      	beq.n	800337e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b084      	sub	sp, #16
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d127      	bne.n	8003438 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80033fe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003402:	d115      	bne.n	8003430 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003408:	2b00      	cmp	r3, #0
 800340a:	d111      	bne.n	8003430 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003410:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d105      	bne.n	8003430 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003428:	f043 0201 	orr.w	r2, r3, #1
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff fe14 	bl	800305e <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003436:	e004      	b.n	8003442 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	4798      	blx	r3
}
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b084      	sub	sp, #16
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003456:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f7ff fe09 	bl	8003070 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800345e:	bf00      	nop
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b084      	sub	sp, #16
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003472:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003478:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003484:	f043 0204 	orr.w	r2, r3, #4
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f7ff fe01 	bl	8003094 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003492:	bf00      	nop
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
	...

0800349c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800349c:	b590      	push	{r4, r7, lr}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034a4:	2300      	movs	r3, #0
 80034a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d101      	bne.n	80034ba <HAL_ADCEx_Calibration_Start+0x1e>
 80034b6:	2302      	movs	r3, #2
 80034b8:	e095      	b.n	80035e6 <HAL_ADCEx_Calibration_Start+0x14a>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7ff ff42 	bl	800334c <ADC_ConversionStop_Disable>
 80034c8:	4603      	mov	r3, r0
 80034ca:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80034cc:	7dfb      	ldrb	r3, [r7, #23]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 8084 	bne.w	80035dc <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034dc:	f023 0302 	bic.w	r3, r3, #2
 80034e0:	f043 0202 	orr.w	r2, r3, #2
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80034e8:	4b41      	ldr	r3, [pc, #260]	; (80035f0 <HAL_ADCEx_Calibration_Start+0x154>)
 80034ea:	681c      	ldr	r4, [r3, #0]
 80034ec:	2002      	movs	r0, #2
 80034ee:	f001 fe5f 	bl	80051b0 <HAL_RCCEx_GetPeriphCLKFreq>
 80034f2:	4603      	mov	r3, r0
 80034f4:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80034f8:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80034fa:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80034fc:	e002      	b.n	8003504 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	3b01      	subs	r3, #1
 8003502:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f9      	bne.n	80034fe <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7ff fec4 	bl	8003298 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f042 0208 	orr.w	r2, r2, #8
 800351e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003520:	f7ff fa52 	bl	80029c8 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003526:	e01b      	b.n	8003560 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003528:	f7ff fa4e 	bl	80029c8 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b0a      	cmp	r3, #10
 8003534:	d914      	bls.n	8003560 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f003 0308 	and.w	r3, r3, #8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00d      	beq.n	8003560 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003548:	f023 0312 	bic.w	r3, r3, #18
 800354c:	f043 0210 	orr.w	r2, r3, #16
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e042      	b.n	80035e6 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 0308 	and.w	r3, r3, #8
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1dc      	bne.n	8003528 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f042 0204 	orr.w	r2, r2, #4
 800357c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800357e:	f7ff fa23 	bl	80029c8 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003584:	e01b      	b.n	80035be <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003586:	f7ff fa1f 	bl	80029c8 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b0a      	cmp	r3, #10
 8003592:	d914      	bls.n	80035be <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0304 	and.w	r3, r3, #4
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00d      	beq.n	80035be <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a6:	f023 0312 	bic.w	r3, r3, #18
 80035aa:	f043 0210 	orr.w	r2, r3, #16
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e013      	b.n	80035e6 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1dc      	bne.n	8003586 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d0:	f023 0303 	bic.w	r3, r3, #3
 80035d4:	f043 0201 	orr.w	r2, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80035e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	371c      	adds	r7, #28
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd90      	pop	{r4, r7, pc}
 80035ee:	bf00      	nop
 80035f0:	20000040 	.word	0x20000040

080035f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80035fc:	bf00      	nop
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	bc80      	pop	{r7}
 8003604:	4770      	bx	lr
	...

08003608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003618:	4b0c      	ldr	r3, [pc, #48]	; (800364c <__NVIC_SetPriorityGrouping+0x44>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003624:	4013      	ands	r3, r2
 8003626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363a:	4a04      	ldr	r2, [pc, #16]	; (800364c <__NVIC_SetPriorityGrouping+0x44>)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	60d3      	str	r3, [r2, #12]
}
 8003640:	bf00      	nop
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	bc80      	pop	{r7}
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003654:	4b04      	ldr	r3, [pc, #16]	; (8003668 <__NVIC_GetPriorityGrouping+0x18>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	0a1b      	lsrs	r3, r3, #8
 800365a:	f003 0307 	and.w	r3, r3, #7
}
 800365e:	4618      	mov	r0, r3
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	e000ed00 	.word	0xe000ed00

0800366c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367a:	2b00      	cmp	r3, #0
 800367c:	db0b      	blt.n	8003696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	f003 021f 	and.w	r2, r3, #31
 8003684:	4906      	ldr	r1, [pc, #24]	; (80036a0 <__NVIC_EnableIRQ+0x34>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	095b      	lsrs	r3, r3, #5
 800368c:	2001      	movs	r0, #1
 800368e:	fa00 f202 	lsl.w	r2, r0, r2
 8003692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003696:	bf00      	nop
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	bc80      	pop	{r7}
 800369e:	4770      	bx	lr
 80036a0:	e000e100 	.word	0xe000e100

080036a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	4603      	mov	r3, r0
 80036ac:	6039      	str	r1, [r7, #0]
 80036ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	db0a      	blt.n	80036ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	490c      	ldr	r1, [pc, #48]	; (80036f0 <__NVIC_SetPriority+0x4c>)
 80036be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c2:	0112      	lsls	r2, r2, #4
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	440b      	add	r3, r1
 80036c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036cc:	e00a      	b.n	80036e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	4908      	ldr	r1, [pc, #32]	; (80036f4 <__NVIC_SetPriority+0x50>)
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	3b04      	subs	r3, #4
 80036dc:	0112      	lsls	r2, r2, #4
 80036de:	b2d2      	uxtb	r2, r2
 80036e0:	440b      	add	r3, r1
 80036e2:	761a      	strb	r2, [r3, #24]
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bc80      	pop	{r7}
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	e000e100 	.word	0xe000e100
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b089      	sub	sp, #36	; 0x24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f003 0307 	and.w	r3, r3, #7
 800370a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	f1c3 0307 	rsb	r3, r3, #7
 8003712:	2b04      	cmp	r3, #4
 8003714:	bf28      	it	cs
 8003716:	2304      	movcs	r3, #4
 8003718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	3304      	adds	r3, #4
 800371e:	2b06      	cmp	r3, #6
 8003720:	d902      	bls.n	8003728 <NVIC_EncodePriority+0x30>
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3b03      	subs	r3, #3
 8003726:	e000      	b.n	800372a <NVIC_EncodePriority+0x32>
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800372c:	f04f 32ff 	mov.w	r2, #4294967295
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	43da      	mvns	r2, r3
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	401a      	ands	r2, r3
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003740:	f04f 31ff 	mov.w	r1, #4294967295
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	fa01 f303 	lsl.w	r3, r1, r3
 800374a:	43d9      	mvns	r1, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003750:	4313      	orrs	r3, r2
         );
}
 8003752:	4618      	mov	r0, r3
 8003754:	3724      	adds	r7, #36	; 0x24
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr

0800375c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3b01      	subs	r3, #1
 8003768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800376c:	d301      	bcc.n	8003772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800376e:	2301      	movs	r3, #1
 8003770:	e00f      	b.n	8003792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003772:	4a0a      	ldr	r2, [pc, #40]	; (800379c <SysTick_Config+0x40>)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3b01      	subs	r3, #1
 8003778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800377a:	210f      	movs	r1, #15
 800377c:	f04f 30ff 	mov.w	r0, #4294967295
 8003780:	f7ff ff90 	bl	80036a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003784:	4b05      	ldr	r3, [pc, #20]	; (800379c <SysTick_Config+0x40>)
 8003786:	2200      	movs	r2, #0
 8003788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800378a:	4b04      	ldr	r3, [pc, #16]	; (800379c <SysTick_Config+0x40>)
 800378c:	2207      	movs	r2, #7
 800378e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	e000e010 	.word	0xe000e010

080037a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7ff ff2d 	bl	8003608 <__NVIC_SetPriorityGrouping>
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b086      	sub	sp, #24
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	4603      	mov	r3, r0
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	607a      	str	r2, [r7, #4]
 80037c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037c8:	f7ff ff42 	bl	8003650 <__NVIC_GetPriorityGrouping>
 80037cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68b9      	ldr	r1, [r7, #8]
 80037d2:	6978      	ldr	r0, [r7, #20]
 80037d4:	f7ff ff90 	bl	80036f8 <NVIC_EncodePriority>
 80037d8:	4602      	mov	r2, r0
 80037da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037de:	4611      	mov	r1, r2
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff ff5f 	bl	80036a4 <__NVIC_SetPriority>
}
 80037e6:	bf00      	nop
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b082      	sub	sp, #8
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	4603      	mov	r3, r0
 80037f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff ff35 	bl	800366c <__NVIC_EnableIRQ>
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff ffa2 	bl	800375c <SysTick_Config>
 8003818:	4603      	mov	r3, r0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e059      	b.n	80038ee <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	4b2d      	ldr	r3, [pc, #180]	; (80038f8 <HAL_DMA_Init+0xd4>)
 8003842:	429a      	cmp	r2, r3
 8003844:	d80f      	bhi.n	8003866 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	461a      	mov	r2, r3
 800384c:	4b2b      	ldr	r3, [pc, #172]	; (80038fc <HAL_DMA_Init+0xd8>)
 800384e:	4413      	add	r3, r2
 8003850:	4a2b      	ldr	r2, [pc, #172]	; (8003900 <HAL_DMA_Init+0xdc>)
 8003852:	fba2 2303 	umull	r2, r3, r2, r3
 8003856:	091b      	lsrs	r3, r3, #4
 8003858:	009a      	lsls	r2, r3, #2
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a28      	ldr	r2, [pc, #160]	; (8003904 <HAL_DMA_Init+0xe0>)
 8003862:	63da      	str	r2, [r3, #60]	; 0x3c
 8003864:	e00e      	b.n	8003884 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	461a      	mov	r2, r3
 800386c:	4b26      	ldr	r3, [pc, #152]	; (8003908 <HAL_DMA_Init+0xe4>)
 800386e:	4413      	add	r3, r2
 8003870:	4a23      	ldr	r2, [pc, #140]	; (8003900 <HAL_DMA_Init+0xdc>)
 8003872:	fba2 2303 	umull	r2, r3, r2, r3
 8003876:	091b      	lsrs	r3, r3, #4
 8003878:	009a      	lsls	r2, r3, #2
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a22      	ldr	r2, [pc, #136]	; (800390c <HAL_DMA_Init+0xe8>)
 8003882:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800389a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800389e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80038a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr
 80038f8:	40020407 	.word	0x40020407
 80038fc:	bffdfff8 	.word	0xbffdfff8
 8003900:	cccccccd 	.word	0xcccccccd
 8003904:	40020000 	.word	0x40020000
 8003908:	bffdfbf8 	.word	0xbffdfbf8
 800390c:	40020400 	.word	0x40020400

08003910 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	607a      	str	r2, [r7, #4]
 800391c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800391e:	2300      	movs	r3, #0
 8003920:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d101      	bne.n	8003930 <HAL_DMA_Start_IT+0x20>
 800392c:	2302      	movs	r3, #2
 800392e:	e04a      	b.n	80039c6 <HAL_DMA_Start_IT+0xb6>
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800393e:	2b01      	cmp	r3, #1
 8003940:	d13a      	bne.n	80039b8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2202      	movs	r2, #2
 8003946:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0201 	bic.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	68b9      	ldr	r1, [r7, #8]
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 fbb0 	bl	80040cc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003970:	2b00      	cmp	r3, #0
 8003972:	d008      	beq.n	8003986 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f042 020e 	orr.w	r2, r2, #14
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	e00f      	b.n	80039a6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0204 	bic.w	r2, r2, #4
 8003994:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f042 020a 	orr.w	r2, r2, #10
 80039a4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0201 	orr.w	r2, r2, #1
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	e005      	b.n	80039c4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80039c0:	2302      	movs	r3, #2
 80039c2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80039c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3718      	adds	r7, #24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b085      	sub	sp, #20
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d6:	2300      	movs	r3, #0
 80039d8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d008      	beq.n	80039f6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2204      	movs	r2, #4
 80039e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e020      	b.n	8003a38 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 020e 	bic.w	r2, r2, #14
 8003a04:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 0201 	bic.w	r2, r2, #1
 8003a14:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a1e:	2101      	movs	r1, #1
 8003a20:	fa01 f202 	lsl.w	r2, r1, r2
 8003a24:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bc80      	pop	{r7}
 8003a40:	4770      	bx	lr
	...

08003a44 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d005      	beq.n	8003a66 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2204      	movs	r2, #4
 8003a5e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	73fb      	strb	r3, [r7, #15]
 8003a64:	e0d6      	b.n	8003c14 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 020e 	bic.w	r2, r2, #14
 8003a74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0201 	bic.w	r2, r2, #1
 8003a84:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	4b64      	ldr	r3, [pc, #400]	; (8003c20 <HAL_DMA_Abort_IT+0x1dc>)
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d958      	bls.n	8003b44 <HAL_DMA_Abort_IT+0x100>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a63      	ldr	r2, [pc, #396]	; (8003c24 <HAL_DMA_Abort_IT+0x1e0>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d04f      	beq.n	8003b3c <HAL_DMA_Abort_IT+0xf8>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a61      	ldr	r2, [pc, #388]	; (8003c28 <HAL_DMA_Abort_IT+0x1e4>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d048      	beq.n	8003b38 <HAL_DMA_Abort_IT+0xf4>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a60      	ldr	r2, [pc, #384]	; (8003c2c <HAL_DMA_Abort_IT+0x1e8>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d040      	beq.n	8003b32 <HAL_DMA_Abort_IT+0xee>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a5e      	ldr	r2, [pc, #376]	; (8003c30 <HAL_DMA_Abort_IT+0x1ec>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d038      	beq.n	8003b2c <HAL_DMA_Abort_IT+0xe8>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a5d      	ldr	r2, [pc, #372]	; (8003c34 <HAL_DMA_Abort_IT+0x1f0>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d030      	beq.n	8003b26 <HAL_DMA_Abort_IT+0xe2>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a5b      	ldr	r2, [pc, #364]	; (8003c38 <HAL_DMA_Abort_IT+0x1f4>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d028      	beq.n	8003b20 <HAL_DMA_Abort_IT+0xdc>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a53      	ldr	r2, [pc, #332]	; (8003c20 <HAL_DMA_Abort_IT+0x1dc>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d020      	beq.n	8003b1a <HAL_DMA_Abort_IT+0xd6>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a57      	ldr	r2, [pc, #348]	; (8003c3c <HAL_DMA_Abort_IT+0x1f8>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d019      	beq.n	8003b16 <HAL_DMA_Abort_IT+0xd2>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a56      	ldr	r2, [pc, #344]	; (8003c40 <HAL_DMA_Abort_IT+0x1fc>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d012      	beq.n	8003b12 <HAL_DMA_Abort_IT+0xce>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a54      	ldr	r2, [pc, #336]	; (8003c44 <HAL_DMA_Abort_IT+0x200>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d00a      	beq.n	8003b0c <HAL_DMA_Abort_IT+0xc8>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a53      	ldr	r2, [pc, #332]	; (8003c48 <HAL_DMA_Abort_IT+0x204>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d102      	bne.n	8003b06 <HAL_DMA_Abort_IT+0xc2>
 8003b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b04:	e01b      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b0a:	e018      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b10:	e015      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b12:	2310      	movs	r3, #16
 8003b14:	e013      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b16:	2301      	movs	r3, #1
 8003b18:	e011      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b1a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b1e:	e00e      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b20:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b24:	e00b      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b2a:	e008      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b30:	e005      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b36:	e002      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b38:	2310      	movs	r3, #16
 8003b3a:	e000      	b.n	8003b3e <HAL_DMA_Abort_IT+0xfa>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	4a43      	ldr	r2, [pc, #268]	; (8003c4c <HAL_DMA_Abort_IT+0x208>)
 8003b40:	6053      	str	r3, [r2, #4]
 8003b42:	e057      	b.n	8003bf4 <HAL_DMA_Abort_IT+0x1b0>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a36      	ldr	r2, [pc, #216]	; (8003c24 <HAL_DMA_Abort_IT+0x1e0>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d04f      	beq.n	8003bee <HAL_DMA_Abort_IT+0x1aa>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a35      	ldr	r2, [pc, #212]	; (8003c28 <HAL_DMA_Abort_IT+0x1e4>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d048      	beq.n	8003bea <HAL_DMA_Abort_IT+0x1a6>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a33      	ldr	r2, [pc, #204]	; (8003c2c <HAL_DMA_Abort_IT+0x1e8>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d040      	beq.n	8003be4 <HAL_DMA_Abort_IT+0x1a0>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a32      	ldr	r2, [pc, #200]	; (8003c30 <HAL_DMA_Abort_IT+0x1ec>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d038      	beq.n	8003bde <HAL_DMA_Abort_IT+0x19a>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a30      	ldr	r2, [pc, #192]	; (8003c34 <HAL_DMA_Abort_IT+0x1f0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d030      	beq.n	8003bd8 <HAL_DMA_Abort_IT+0x194>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a2f      	ldr	r2, [pc, #188]	; (8003c38 <HAL_DMA_Abort_IT+0x1f4>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d028      	beq.n	8003bd2 <HAL_DMA_Abort_IT+0x18e>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a26      	ldr	r2, [pc, #152]	; (8003c20 <HAL_DMA_Abort_IT+0x1dc>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d020      	beq.n	8003bcc <HAL_DMA_Abort_IT+0x188>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a2b      	ldr	r2, [pc, #172]	; (8003c3c <HAL_DMA_Abort_IT+0x1f8>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d019      	beq.n	8003bc8 <HAL_DMA_Abort_IT+0x184>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a29      	ldr	r2, [pc, #164]	; (8003c40 <HAL_DMA_Abort_IT+0x1fc>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d012      	beq.n	8003bc4 <HAL_DMA_Abort_IT+0x180>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a28      	ldr	r2, [pc, #160]	; (8003c44 <HAL_DMA_Abort_IT+0x200>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d00a      	beq.n	8003bbe <HAL_DMA_Abort_IT+0x17a>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a26      	ldr	r2, [pc, #152]	; (8003c48 <HAL_DMA_Abort_IT+0x204>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d102      	bne.n	8003bb8 <HAL_DMA_Abort_IT+0x174>
 8003bb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bb6:	e01b      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bbc:	e018      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bc2:	e015      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bc4:	2310      	movs	r3, #16
 8003bc6:	e013      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e011      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bd0:	e00e      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bd2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003bd6:	e00b      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bdc:	e008      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003be2:	e005      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003be4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003be8:	e002      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bea:	2310      	movs	r3, #16
 8003bec:	e000      	b.n	8003bf0 <HAL_DMA_Abort_IT+0x1ac>
 8003bee:	2301      	movs	r3, #1
 8003bf0:	4a17      	ldr	r2, [pc, #92]	; (8003c50 <HAL_DMA_Abort_IT+0x20c>)
 8003bf2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d003      	beq.n	8003c14 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	4798      	blx	r3
    } 
  }
  return status;
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	40020080 	.word	0x40020080
 8003c24:	40020008 	.word	0x40020008
 8003c28:	4002001c 	.word	0x4002001c
 8003c2c:	40020030 	.word	0x40020030
 8003c30:	40020044 	.word	0x40020044
 8003c34:	40020058 	.word	0x40020058
 8003c38:	4002006c 	.word	0x4002006c
 8003c3c:	40020408 	.word	0x40020408
 8003c40:	4002041c 	.word	0x4002041c
 8003c44:	40020430 	.word	0x40020430
 8003c48:	40020444 	.word	0x40020444
 8003c4c:	40020400 	.word	0x40020400
 8003c50:	40020000 	.word	0x40020000

08003c54 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	2204      	movs	r2, #4
 8003c72:	409a      	lsls	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4013      	ands	r3, r2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	f000 80d6 	beq.w	8003e2a <HAL_DMA_IRQHandler+0x1d6>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80d0 	beq.w	8003e2a <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0320 	and.w	r3, r3, #32
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d107      	bne.n	8003ca8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 0204 	bic.w	r2, r2, #4
 8003ca6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	461a      	mov	r2, r3
 8003cae:	4b9b      	ldr	r3, [pc, #620]	; (8003f1c <HAL_DMA_IRQHandler+0x2c8>)
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d958      	bls.n	8003d66 <HAL_DMA_IRQHandler+0x112>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a99      	ldr	r2, [pc, #612]	; (8003f20 <HAL_DMA_IRQHandler+0x2cc>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d04f      	beq.n	8003d5e <HAL_DMA_IRQHandler+0x10a>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a98      	ldr	r2, [pc, #608]	; (8003f24 <HAL_DMA_IRQHandler+0x2d0>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d048      	beq.n	8003d5a <HAL_DMA_IRQHandler+0x106>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a96      	ldr	r2, [pc, #600]	; (8003f28 <HAL_DMA_IRQHandler+0x2d4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d040      	beq.n	8003d54 <HAL_DMA_IRQHandler+0x100>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a95      	ldr	r2, [pc, #596]	; (8003f2c <HAL_DMA_IRQHandler+0x2d8>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d038      	beq.n	8003d4e <HAL_DMA_IRQHandler+0xfa>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a93      	ldr	r2, [pc, #588]	; (8003f30 <HAL_DMA_IRQHandler+0x2dc>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d030      	beq.n	8003d48 <HAL_DMA_IRQHandler+0xf4>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a92      	ldr	r2, [pc, #584]	; (8003f34 <HAL_DMA_IRQHandler+0x2e0>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d028      	beq.n	8003d42 <HAL_DMA_IRQHandler+0xee>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a89      	ldr	r2, [pc, #548]	; (8003f1c <HAL_DMA_IRQHandler+0x2c8>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d020      	beq.n	8003d3c <HAL_DMA_IRQHandler+0xe8>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a8e      	ldr	r2, [pc, #568]	; (8003f38 <HAL_DMA_IRQHandler+0x2e4>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d019      	beq.n	8003d38 <HAL_DMA_IRQHandler+0xe4>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a8c      	ldr	r2, [pc, #560]	; (8003f3c <HAL_DMA_IRQHandler+0x2e8>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d012      	beq.n	8003d34 <HAL_DMA_IRQHandler+0xe0>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a8b      	ldr	r2, [pc, #556]	; (8003f40 <HAL_DMA_IRQHandler+0x2ec>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d00a      	beq.n	8003d2e <HAL_DMA_IRQHandler+0xda>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a89      	ldr	r2, [pc, #548]	; (8003f44 <HAL_DMA_IRQHandler+0x2f0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d102      	bne.n	8003d28 <HAL_DMA_IRQHandler+0xd4>
 8003d22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d26:	e01b      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d2c:	e018      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d32:	e015      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d34:	2340      	movs	r3, #64	; 0x40
 8003d36:	e013      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d38:	2304      	movs	r3, #4
 8003d3a:	e011      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d3c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003d40:	e00e      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d42:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003d46:	e00b      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d48:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d4c:	e008      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d4e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d52:	e005      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d58:	e002      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d5a:	2340      	movs	r3, #64	; 0x40
 8003d5c:	e000      	b.n	8003d60 <HAL_DMA_IRQHandler+0x10c>
 8003d5e:	2304      	movs	r3, #4
 8003d60:	4a79      	ldr	r2, [pc, #484]	; (8003f48 <HAL_DMA_IRQHandler+0x2f4>)
 8003d62:	6053      	str	r3, [r2, #4]
 8003d64:	e057      	b.n	8003e16 <HAL_DMA_IRQHandler+0x1c2>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a6d      	ldr	r2, [pc, #436]	; (8003f20 <HAL_DMA_IRQHandler+0x2cc>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d04f      	beq.n	8003e10 <HAL_DMA_IRQHandler+0x1bc>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a6b      	ldr	r2, [pc, #428]	; (8003f24 <HAL_DMA_IRQHandler+0x2d0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d048      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x1b8>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a6a      	ldr	r2, [pc, #424]	; (8003f28 <HAL_DMA_IRQHandler+0x2d4>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d040      	beq.n	8003e06 <HAL_DMA_IRQHandler+0x1b2>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a68      	ldr	r2, [pc, #416]	; (8003f2c <HAL_DMA_IRQHandler+0x2d8>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d038      	beq.n	8003e00 <HAL_DMA_IRQHandler+0x1ac>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a67      	ldr	r2, [pc, #412]	; (8003f30 <HAL_DMA_IRQHandler+0x2dc>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d030      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x1a6>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a65      	ldr	r2, [pc, #404]	; (8003f34 <HAL_DMA_IRQHandler+0x2e0>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d028      	beq.n	8003df4 <HAL_DMA_IRQHandler+0x1a0>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a5d      	ldr	r2, [pc, #372]	; (8003f1c <HAL_DMA_IRQHandler+0x2c8>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d020      	beq.n	8003dee <HAL_DMA_IRQHandler+0x19a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a61      	ldr	r2, [pc, #388]	; (8003f38 <HAL_DMA_IRQHandler+0x2e4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d019      	beq.n	8003dea <HAL_DMA_IRQHandler+0x196>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a60      	ldr	r2, [pc, #384]	; (8003f3c <HAL_DMA_IRQHandler+0x2e8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d012      	beq.n	8003de6 <HAL_DMA_IRQHandler+0x192>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a5e      	ldr	r2, [pc, #376]	; (8003f40 <HAL_DMA_IRQHandler+0x2ec>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00a      	beq.n	8003de0 <HAL_DMA_IRQHandler+0x18c>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a5d      	ldr	r2, [pc, #372]	; (8003f44 <HAL_DMA_IRQHandler+0x2f0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d102      	bne.n	8003dda <HAL_DMA_IRQHandler+0x186>
 8003dd4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003dd8:	e01b      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003dda:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003dde:	e018      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003de0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003de4:	e015      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003de6:	2340      	movs	r3, #64	; 0x40
 8003de8:	e013      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003dea:	2304      	movs	r3, #4
 8003dec:	e011      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003dee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003df2:	e00e      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003df4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003df8:	e00b      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003dfa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003dfe:	e008      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003e00:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003e04:	e005      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e0a:	e002      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003e0c:	2340      	movs	r3, #64	; 0x40
 8003e0e:	e000      	b.n	8003e12 <HAL_DMA_IRQHandler+0x1be>
 8003e10:	2304      	movs	r3, #4
 8003e12:	4a4e      	ldr	r2, [pc, #312]	; (8003f4c <HAL_DMA_IRQHandler+0x2f8>)
 8003e14:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 8136 	beq.w	800408c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003e28:	e130      	b.n	800408c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	2202      	movs	r2, #2
 8003e30:	409a      	lsls	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	4013      	ands	r3, r2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 80f8 	beq.w	800402c <HAL_DMA_IRQHandler+0x3d8>
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 80f2 	beq.w	800402c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10b      	bne.n	8003e6e <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 020a 	bic.w	r2, r2, #10
 8003e64:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	4b29      	ldr	r3, [pc, #164]	; (8003f1c <HAL_DMA_IRQHandler+0x2c8>)
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d973      	bls.n	8003f62 <HAL_DMA_IRQHandler+0x30e>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a28      	ldr	r2, [pc, #160]	; (8003f20 <HAL_DMA_IRQHandler+0x2cc>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d06a      	beq.n	8003f5a <HAL_DMA_IRQHandler+0x306>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a26      	ldr	r2, [pc, #152]	; (8003f24 <HAL_DMA_IRQHandler+0x2d0>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d063      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x302>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a25      	ldr	r2, [pc, #148]	; (8003f28 <HAL_DMA_IRQHandler+0x2d4>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d05b      	beq.n	8003f50 <HAL_DMA_IRQHandler+0x2fc>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a23      	ldr	r2, [pc, #140]	; (8003f2c <HAL_DMA_IRQHandler+0x2d8>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d038      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x2c0>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a22      	ldr	r2, [pc, #136]	; (8003f30 <HAL_DMA_IRQHandler+0x2dc>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d030      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x2ba>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a20      	ldr	r2, [pc, #128]	; (8003f34 <HAL_DMA_IRQHandler+0x2e0>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d028      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x2b4>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a18      	ldr	r2, [pc, #96]	; (8003f1c <HAL_DMA_IRQHandler+0x2c8>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d020      	beq.n	8003f02 <HAL_DMA_IRQHandler+0x2ae>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a1c      	ldr	r2, [pc, #112]	; (8003f38 <HAL_DMA_IRQHandler+0x2e4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d019      	beq.n	8003efe <HAL_DMA_IRQHandler+0x2aa>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a1b      	ldr	r2, [pc, #108]	; (8003f3c <HAL_DMA_IRQHandler+0x2e8>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d012      	beq.n	8003efa <HAL_DMA_IRQHandler+0x2a6>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a19      	ldr	r2, [pc, #100]	; (8003f40 <HAL_DMA_IRQHandler+0x2ec>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d00a      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0x2a0>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a18      	ldr	r2, [pc, #96]	; (8003f44 <HAL_DMA_IRQHandler+0x2f0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d102      	bne.n	8003eee <HAL_DMA_IRQHandler+0x29a>
 8003ee8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003eec:	e036      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003eee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ef2:	e033      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003ef4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ef8:	e030      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003efa:	2320      	movs	r3, #32
 8003efc:	e02e      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003efe:	2302      	movs	r3, #2
 8003f00:	e02c      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003f02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f06:	e029      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003f08:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003f0c:	e026      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003f0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f12:	e023      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003f14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f18:	e020      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003f1a:	bf00      	nop
 8003f1c:	40020080 	.word	0x40020080
 8003f20:	40020008 	.word	0x40020008
 8003f24:	4002001c 	.word	0x4002001c
 8003f28:	40020030 	.word	0x40020030
 8003f2c:	40020044 	.word	0x40020044
 8003f30:	40020058 	.word	0x40020058
 8003f34:	4002006c 	.word	0x4002006c
 8003f38:	40020408 	.word	0x40020408
 8003f3c:	4002041c 	.word	0x4002041c
 8003f40:	40020430 	.word	0x40020430
 8003f44:	40020444 	.word	0x40020444
 8003f48:	40020400 	.word	0x40020400
 8003f4c:	40020000 	.word	0x40020000
 8003f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f54:	e002      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003f56:	2320      	movs	r3, #32
 8003f58:	e000      	b.n	8003f5c <HAL_DMA_IRQHandler+0x308>
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	4a4e      	ldr	r2, [pc, #312]	; (8004098 <HAL_DMA_IRQHandler+0x444>)
 8003f5e:	6053      	str	r3, [r2, #4]
 8003f60:	e057      	b.n	8004012 <HAL_DMA_IRQHandler+0x3be>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a4d      	ldr	r2, [pc, #308]	; (800409c <HAL_DMA_IRQHandler+0x448>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d04f      	beq.n	800400c <HAL_DMA_IRQHandler+0x3b8>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a4b      	ldr	r2, [pc, #300]	; (80040a0 <HAL_DMA_IRQHandler+0x44c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d048      	beq.n	8004008 <HAL_DMA_IRQHandler+0x3b4>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a4a      	ldr	r2, [pc, #296]	; (80040a4 <HAL_DMA_IRQHandler+0x450>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d040      	beq.n	8004002 <HAL_DMA_IRQHandler+0x3ae>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a48      	ldr	r2, [pc, #288]	; (80040a8 <HAL_DMA_IRQHandler+0x454>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d038      	beq.n	8003ffc <HAL_DMA_IRQHandler+0x3a8>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a47      	ldr	r2, [pc, #284]	; (80040ac <HAL_DMA_IRQHandler+0x458>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d030      	beq.n	8003ff6 <HAL_DMA_IRQHandler+0x3a2>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a45      	ldr	r2, [pc, #276]	; (80040b0 <HAL_DMA_IRQHandler+0x45c>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d028      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x39c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a44      	ldr	r2, [pc, #272]	; (80040b4 <HAL_DMA_IRQHandler+0x460>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d020      	beq.n	8003fea <HAL_DMA_IRQHandler+0x396>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a42      	ldr	r2, [pc, #264]	; (80040b8 <HAL_DMA_IRQHandler+0x464>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d019      	beq.n	8003fe6 <HAL_DMA_IRQHandler+0x392>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a41      	ldr	r2, [pc, #260]	; (80040bc <HAL_DMA_IRQHandler+0x468>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d012      	beq.n	8003fe2 <HAL_DMA_IRQHandler+0x38e>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a3f      	ldr	r2, [pc, #252]	; (80040c0 <HAL_DMA_IRQHandler+0x46c>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d00a      	beq.n	8003fdc <HAL_DMA_IRQHandler+0x388>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a3e      	ldr	r2, [pc, #248]	; (80040c4 <HAL_DMA_IRQHandler+0x470>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d102      	bne.n	8003fd6 <HAL_DMA_IRQHandler+0x382>
 8003fd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fd4:	e01b      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8003fd6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fda:	e018      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8003fdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fe0:	e015      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8003fe2:	2320      	movs	r3, #32
 8003fe4:	e013      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	e011      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8003fea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fee:	e00e      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8003ff0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003ff4:	e00b      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8003ff6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ffa:	e008      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8003ffc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004000:	e005      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8004002:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004006:	e002      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 8004008:	2320      	movs	r3, #32
 800400a:	e000      	b.n	800400e <HAL_DMA_IRQHandler+0x3ba>
 800400c:	2302      	movs	r3, #2
 800400e:	4a2e      	ldr	r2, [pc, #184]	; (80040c8 <HAL_DMA_IRQHandler+0x474>)
 8004010:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800401e:	2b00      	cmp	r3, #0
 8004020:	d034      	beq.n	800408c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800402a:	e02f      	b.n	800408c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004030:	2208      	movs	r2, #8
 8004032:	409a      	lsls	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	4013      	ands	r3, r2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d028      	beq.n	800408e <HAL_DMA_IRQHandler+0x43a>
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d023      	beq.n	800408e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 020e 	bic.w	r2, r2, #14
 8004054:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800405e:	2101      	movs	r1, #1
 8004060:	fa01 f202 	lsl.w	r2, r1, r2
 8004064:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004080:	2b00      	cmp	r3, #0
 8004082:	d004      	beq.n	800408e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	4798      	blx	r3
    }
  }
  return;
 800408c:	bf00      	nop
 800408e:	bf00      	nop
}
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40020400 	.word	0x40020400
 800409c:	40020008 	.word	0x40020008
 80040a0:	4002001c 	.word	0x4002001c
 80040a4:	40020030 	.word	0x40020030
 80040a8:	40020044 	.word	0x40020044
 80040ac:	40020058 	.word	0x40020058
 80040b0:	4002006c 	.word	0x4002006c
 80040b4:	40020080 	.word	0x40020080
 80040b8:	40020408 	.word	0x40020408
 80040bc:	4002041c 	.word	0x4002041c
 80040c0:	40020430 	.word	0x40020430
 80040c4:	40020444 	.word	0x40020444
 80040c8:	40020000 	.word	0x40020000

080040cc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e2:	2101      	movs	r1, #1
 80040e4:	fa01 f202 	lsl.w	r2, r1, r2
 80040e8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	683a      	ldr	r2, [r7, #0]
 80040f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2b10      	cmp	r3, #16
 80040f8:	d108      	bne.n	800410c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68ba      	ldr	r2, [r7, #8]
 8004108:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800410a:	e007      	b.n	800411c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68ba      	ldr	r2, [r7, #8]
 8004112:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	60da      	str	r2, [r3, #12]
}
 800411c:	bf00      	nop
 800411e:	3714      	adds	r7, #20
 8004120:	46bd      	mov	sp, r7
 8004122:	bc80      	pop	{r7}
 8004124:	4770      	bx	lr
	...

08004128 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800412a:	b087      	sub	sp, #28
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800413a:	2300      	movs	r3, #0
 800413c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800413e:	2300      	movs	r3, #0
 8004140:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004142:	4b2f      	ldr	r3, [pc, #188]	; (8004200 <HAL_FLASH_Program+0xd8>)
 8004144:	7e1b      	ldrb	r3, [r3, #24]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d101      	bne.n	800414e <HAL_FLASH_Program+0x26>
 800414a:	2302      	movs	r3, #2
 800414c:	e054      	b.n	80041f8 <HAL_FLASH_Program+0xd0>
 800414e:	4b2c      	ldr	r3, [pc, #176]	; (8004200 <HAL_FLASH_Program+0xd8>)
 8004150:	2201      	movs	r2, #1
 8004152:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004154:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004158:	f000 f898 	bl	800428c <FLASH_WaitForLastOperation>
 800415c:	4603      	mov	r3, r0
 800415e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8004160:	7dfb      	ldrb	r3, [r7, #23]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d144      	bne.n	80041f0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d102      	bne.n	8004172 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800416c:	2301      	movs	r3, #1
 800416e:	757b      	strb	r3, [r7, #21]
 8004170:	e007      	b.n	8004182 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2b02      	cmp	r3, #2
 8004176:	d102      	bne.n	800417e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8004178:	2302      	movs	r3, #2
 800417a:	757b      	strb	r3, [r7, #21]
 800417c:	e001      	b.n	8004182 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800417e:	2304      	movs	r3, #4
 8004180:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8004182:	2300      	movs	r3, #0
 8004184:	75bb      	strb	r3, [r7, #22]
 8004186:	e02d      	b.n	80041e4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004188:	7dbb      	ldrb	r3, [r7, #22]
 800418a:	005a      	lsls	r2, r3, #1
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	eb02 0c03 	add.w	ip, r2, r3
 8004192:	7dbb      	ldrb	r3, [r7, #22]
 8004194:	0119      	lsls	r1, r3, #4
 8004196:	e9d7 2300 	ldrd	r2, r3, [r7]
 800419a:	f1c1 0620 	rsb	r6, r1, #32
 800419e:	f1a1 0020 	sub.w	r0, r1, #32
 80041a2:	fa22 f401 	lsr.w	r4, r2, r1
 80041a6:	fa03 f606 	lsl.w	r6, r3, r6
 80041aa:	4334      	orrs	r4, r6
 80041ac:	fa23 f000 	lsr.w	r0, r3, r0
 80041b0:	4304      	orrs	r4, r0
 80041b2:	fa23 f501 	lsr.w	r5, r3, r1
 80041b6:	b2a3      	uxth	r3, r4
 80041b8:	4619      	mov	r1, r3
 80041ba:	4660      	mov	r0, ip
 80041bc:	f000 f84a 	bl	8004254 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80041c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80041c4:	f000 f862 	bl	800428c <FLASH_WaitForLastOperation>
 80041c8:	4603      	mov	r3, r0
 80041ca:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80041cc:	4b0d      	ldr	r3, [pc, #52]	; (8004204 <HAL_FLASH_Program+0xdc>)
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	4a0c      	ldr	r2, [pc, #48]	; (8004204 <HAL_FLASH_Program+0xdc>)
 80041d2:	f023 0301 	bic.w	r3, r3, #1
 80041d6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80041d8:	7dfb      	ldrb	r3, [r7, #23]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d107      	bne.n	80041ee <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80041de:	7dbb      	ldrb	r3, [r7, #22]
 80041e0:	3301      	adds	r3, #1
 80041e2:	75bb      	strb	r3, [r7, #22]
 80041e4:	7dba      	ldrb	r2, [r7, #22]
 80041e6:	7d7b      	ldrb	r3, [r7, #21]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d3cd      	bcc.n	8004188 <HAL_FLASH_Program+0x60>
 80041ec:	e000      	b.n	80041f0 <HAL_FLASH_Program+0xc8>
      {
        break;
 80041ee:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80041f0:	4b03      	ldr	r3, [pc, #12]	; (8004200 <HAL_FLASH_Program+0xd8>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	761a      	strb	r2, [r3, #24]

  return status;
 80041f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	371c      	adds	r7, #28
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004200:	20000250 	.word	0x20000250
 8004204:	40022000 	.word	0x40022000

08004208 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800420e:	2300      	movs	r3, #0
 8004210:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004212:	4b0d      	ldr	r3, [pc, #52]	; (8004248 <HAL_FLASH_Unlock+0x40>)
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800421e:	4b0a      	ldr	r3, [pc, #40]	; (8004248 <HAL_FLASH_Unlock+0x40>)
 8004220:	4a0a      	ldr	r2, [pc, #40]	; (800424c <HAL_FLASH_Unlock+0x44>)
 8004222:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004224:	4b08      	ldr	r3, [pc, #32]	; (8004248 <HAL_FLASH_Unlock+0x40>)
 8004226:	4a0a      	ldr	r2, [pc, #40]	; (8004250 <HAL_FLASH_Unlock+0x48>)
 8004228:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800422a:	4b07      	ldr	r3, [pc, #28]	; (8004248 <HAL_FLASH_Unlock+0x40>)
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004232:	2b00      	cmp	r3, #0
 8004234:	d001      	beq.n	800423a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800423a:	79fb      	ldrb	r3, [r7, #7]
}
 800423c:	4618      	mov	r0, r3
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	bc80      	pop	{r7}
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40022000 	.word	0x40022000
 800424c:	45670123 	.word	0x45670123
 8004250:	cdef89ab 	.word	0xcdef89ab

08004254 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	460b      	mov	r3, r1
 800425e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004260:	4b08      	ldr	r3, [pc, #32]	; (8004284 <FLASH_Program_HalfWord+0x30>)
 8004262:	2200      	movs	r2, #0
 8004264:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004266:	4b08      	ldr	r3, [pc, #32]	; (8004288 <FLASH_Program_HalfWord+0x34>)
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	4a07      	ldr	r2, [pc, #28]	; (8004288 <FLASH_Program_HalfWord+0x34>)
 800426c:	f043 0301 	orr.w	r3, r3, #1
 8004270:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	887a      	ldrh	r2, [r7, #2]
 8004276:	801a      	strh	r2, [r3, #0]
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	20000250 	.word	0x20000250
 8004288:	40022000 	.word	0x40022000

0800428c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8004294:	f7fe fb98 	bl	80029c8 <HAL_GetTick>
 8004298:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800429a:	e010      	b.n	80042be <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a2:	d00c      	beq.n	80042be <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d007      	beq.n	80042ba <FLASH_WaitForLastOperation+0x2e>
 80042aa:	f7fe fb8d 	bl	80029c8 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d201      	bcs.n	80042be <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e025      	b.n	800430a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80042be:	4b15      	ldr	r3, [pc, #84]	; (8004314 <FLASH_WaitForLastOperation+0x88>)
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1e8      	bne.n	800429c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80042ca:	4b12      	ldr	r3, [pc, #72]	; (8004314 <FLASH_WaitForLastOperation+0x88>)
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	f003 0320 	and.w	r3, r3, #32
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80042d6:	4b0f      	ldr	r3, [pc, #60]	; (8004314 <FLASH_WaitForLastOperation+0x88>)
 80042d8:	2220      	movs	r2, #32
 80042da:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80042dc:	4b0d      	ldr	r3, [pc, #52]	; (8004314 <FLASH_WaitForLastOperation+0x88>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f003 0310 	and.w	r3, r3, #16
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d10b      	bne.n	8004300 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80042e8:	4b0a      	ldr	r3, [pc, #40]	; (8004314 <FLASH_WaitForLastOperation+0x88>)
 80042ea:	69db      	ldr	r3, [r3, #28]
 80042ec:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d105      	bne.n	8004300 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80042f4:	4b07      	ldr	r3, [pc, #28]	; (8004314 <FLASH_WaitForLastOperation+0x88>)
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d003      	beq.n	8004308 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004300:	f000 f80a 	bl	8004318 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e000      	b.n	800430a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	40022000 	.word	0x40022000

08004318 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800431e:	2300      	movs	r3, #0
 8004320:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004322:	4b23      	ldr	r3, [pc, #140]	; (80043b0 <FLASH_SetErrorCode+0x98>)
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f003 0310 	and.w	r3, r3, #16
 800432a:	2b00      	cmp	r3, #0
 800432c:	d009      	beq.n	8004342 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800432e:	4b21      	ldr	r3, [pc, #132]	; (80043b4 <FLASH_SetErrorCode+0x9c>)
 8004330:	69db      	ldr	r3, [r3, #28]
 8004332:	f043 0302 	orr.w	r3, r3, #2
 8004336:	4a1f      	ldr	r2, [pc, #124]	; (80043b4 <FLASH_SetErrorCode+0x9c>)
 8004338:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f043 0310 	orr.w	r3, r3, #16
 8004340:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004342:	4b1b      	ldr	r3, [pc, #108]	; (80043b0 <FLASH_SetErrorCode+0x98>)
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	f003 0304 	and.w	r3, r3, #4
 800434a:	2b00      	cmp	r3, #0
 800434c:	d009      	beq.n	8004362 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800434e:	4b19      	ldr	r3, [pc, #100]	; (80043b4 <FLASH_SetErrorCode+0x9c>)
 8004350:	69db      	ldr	r3, [r3, #28]
 8004352:	f043 0301 	orr.w	r3, r3, #1
 8004356:	4a17      	ldr	r2, [pc, #92]	; (80043b4 <FLASH_SetErrorCode+0x9c>)
 8004358:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f043 0304 	orr.w	r3, r3, #4
 8004360:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8004362:	4b13      	ldr	r3, [pc, #76]	; (80043b0 <FLASH_SetErrorCode+0x98>)
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00b      	beq.n	8004386 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800436e:	4b11      	ldr	r3, [pc, #68]	; (80043b4 <FLASH_SetErrorCode+0x9c>)
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	f043 0304 	orr.w	r3, r3, #4
 8004376:	4a0f      	ldr	r2, [pc, #60]	; (80043b4 <FLASH_SetErrorCode+0x9c>)
 8004378:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800437a:	4b0d      	ldr	r3, [pc, #52]	; (80043b0 <FLASH_SetErrorCode+0x98>)
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	4a0c      	ldr	r2, [pc, #48]	; (80043b0 <FLASH_SetErrorCode+0x98>)
 8004380:	f023 0301 	bic.w	r3, r3, #1
 8004384:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f240 1201 	movw	r2, #257	; 0x101
 800438c:	4293      	cmp	r3, r2
 800438e:	d106      	bne.n	800439e <FLASH_SetErrorCode+0x86>
 8004390:	4b07      	ldr	r3, [pc, #28]	; (80043b0 <FLASH_SetErrorCode+0x98>)
 8004392:	69db      	ldr	r3, [r3, #28]
 8004394:	4a06      	ldr	r2, [pc, #24]	; (80043b0 <FLASH_SetErrorCode+0x98>)
 8004396:	f023 0301 	bic.w	r3, r3, #1
 800439a:	61d3      	str	r3, [r2, #28]
}  
 800439c:	e002      	b.n	80043a4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800439e:	4a04      	ldr	r2, [pc, #16]	; (80043b0 <FLASH_SetErrorCode+0x98>)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	60d3      	str	r3, [r2, #12]
}  
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bc80      	pop	{r7}
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40022000 	.word	0x40022000
 80043b4:	20000250 	.word	0x20000250

080043b8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80043ca:	4b2f      	ldr	r3, [pc, #188]	; (8004488 <HAL_FLASHEx_Erase+0xd0>)
 80043cc:	7e1b      	ldrb	r3, [r3, #24]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d101      	bne.n	80043d6 <HAL_FLASHEx_Erase+0x1e>
 80043d2:	2302      	movs	r3, #2
 80043d4:	e053      	b.n	800447e <HAL_FLASHEx_Erase+0xc6>
 80043d6:	4b2c      	ldr	r3, [pc, #176]	; (8004488 <HAL_FLASHEx_Erase+0xd0>)
 80043d8:	2201      	movs	r2, #1
 80043da:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d116      	bne.n	8004412 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80043e4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80043e8:	f7ff ff50 	bl	800428c <FLASH_WaitForLastOperation>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d141      	bne.n	8004476 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80043f2:	2001      	movs	r0, #1
 80043f4:	f000 f84c 	bl	8004490 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80043f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80043fc:	f7ff ff46 	bl	800428c <FLASH_WaitForLastOperation>
 8004400:	4603      	mov	r3, r0
 8004402:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004404:	4b21      	ldr	r3, [pc, #132]	; (800448c <HAL_FLASHEx_Erase+0xd4>)
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	4a20      	ldr	r2, [pc, #128]	; (800448c <HAL_FLASHEx_Erase+0xd4>)
 800440a:	f023 0304 	bic.w	r3, r3, #4
 800440e:	6113      	str	r3, [r2, #16]
 8004410:	e031      	b.n	8004476 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8004412:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004416:	f7ff ff39 	bl	800428c <FLASH_WaitForLastOperation>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d12a      	bne.n	8004476 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	f04f 32ff 	mov.w	r2, #4294967295
 8004426:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	60bb      	str	r3, [r7, #8]
 800442e:	e019      	b.n	8004464 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8004430:	68b8      	ldr	r0, [r7, #8]
 8004432:	f000 f849 	bl	80044c8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004436:	f24c 3050 	movw	r0, #50000	; 0xc350
 800443a:	f7ff ff27 	bl	800428c <FLASH_WaitForLastOperation>
 800443e:	4603      	mov	r3, r0
 8004440:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8004442:	4b12      	ldr	r3, [pc, #72]	; (800448c <HAL_FLASHEx_Erase+0xd4>)
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	4a11      	ldr	r2, [pc, #68]	; (800448c <HAL_FLASHEx_Erase+0xd4>)
 8004448:	f023 0302 	bic.w	r3, r3, #2
 800444c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800444e:	7bfb      	ldrb	r3, [r7, #15]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68ba      	ldr	r2, [r7, #8]
 8004458:	601a      	str	r2, [r3, #0]
            break;
 800445a:	e00c      	b.n	8004476 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004462:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	02da      	lsls	r2, r3, #11
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	429a      	cmp	r2, r3
 8004474:	d3dc      	bcc.n	8004430 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004476:	4b04      	ldr	r3, [pc, #16]	; (8004488 <HAL_FLASHEx_Erase+0xd0>)
 8004478:	2200      	movs	r2, #0
 800447a:	761a      	strb	r2, [r3, #24]

  return status;
 800447c:	7bfb      	ldrb	r3, [r7, #15]
}
 800447e:	4618      	mov	r0, r3
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	20000250 	.word	0x20000250
 800448c:	40022000 	.word	0x40022000

08004490 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004498:	4b09      	ldr	r3, [pc, #36]	; (80044c0 <FLASH_MassErase+0x30>)
 800449a:	2200      	movs	r2, #0
 800449c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800449e:	4b09      	ldr	r3, [pc, #36]	; (80044c4 <FLASH_MassErase+0x34>)
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	4a08      	ldr	r2, [pc, #32]	; (80044c4 <FLASH_MassErase+0x34>)
 80044a4:	f043 0304 	orr.w	r3, r3, #4
 80044a8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80044aa:	4b06      	ldr	r3, [pc, #24]	; (80044c4 <FLASH_MassErase+0x34>)
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	4a05      	ldr	r2, [pc, #20]	; (80044c4 <FLASH_MassErase+0x34>)
 80044b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044b4:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr
 80044c0:	20000250 	.word	0x20000250
 80044c4:	40022000 	.word	0x40022000

080044c8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <FLASH_PageErase+0x38>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80044d6:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <FLASH_PageErase+0x3c>)
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	4a0a      	ldr	r2, [pc, #40]	; (8004504 <FLASH_PageErase+0x3c>)
 80044dc:	f043 0302 	orr.w	r3, r3, #2
 80044e0:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80044e2:	4a08      	ldr	r2, [pc, #32]	; (8004504 <FLASH_PageErase+0x3c>)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80044e8:	4b06      	ldr	r3, [pc, #24]	; (8004504 <FLASH_PageErase+0x3c>)
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	4a05      	ldr	r2, [pc, #20]	; (8004504 <FLASH_PageErase+0x3c>)
 80044ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044f2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bc80      	pop	{r7}
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	20000250 	.word	0x20000250
 8004504:	40022000 	.word	0x40022000

08004508 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004508:	b480      	push	{r7}
 800450a:	b08b      	sub	sp, #44	; 0x2c
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004512:	2300      	movs	r3, #0
 8004514:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004516:	2300      	movs	r3, #0
 8004518:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800451a:	e133      	b.n	8004784 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800451c:	2201      	movs	r2, #1
 800451e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69fa      	ldr	r2, [r7, #28]
 800452c:	4013      	ands	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	429a      	cmp	r2, r3
 8004536:	f040 8122 	bne.w	800477e <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	2b12      	cmp	r3, #18
 8004540:	d034      	beq.n	80045ac <HAL_GPIO_Init+0xa4>
 8004542:	2b12      	cmp	r3, #18
 8004544:	d80d      	bhi.n	8004562 <HAL_GPIO_Init+0x5a>
 8004546:	2b02      	cmp	r3, #2
 8004548:	d02b      	beq.n	80045a2 <HAL_GPIO_Init+0x9a>
 800454a:	2b02      	cmp	r3, #2
 800454c:	d804      	bhi.n	8004558 <HAL_GPIO_Init+0x50>
 800454e:	2b00      	cmp	r3, #0
 8004550:	d031      	beq.n	80045b6 <HAL_GPIO_Init+0xae>
 8004552:	2b01      	cmp	r3, #1
 8004554:	d01c      	beq.n	8004590 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004556:	e048      	b.n	80045ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004558:	2b03      	cmp	r3, #3
 800455a:	d043      	beq.n	80045e4 <HAL_GPIO_Init+0xdc>
 800455c:	2b11      	cmp	r3, #17
 800455e:	d01b      	beq.n	8004598 <HAL_GPIO_Init+0x90>
          break;
 8004560:	e043      	b.n	80045ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004562:	4a8f      	ldr	r2, [pc, #572]	; (80047a0 <HAL_GPIO_Init+0x298>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d026      	beq.n	80045b6 <HAL_GPIO_Init+0xae>
 8004568:	4a8d      	ldr	r2, [pc, #564]	; (80047a0 <HAL_GPIO_Init+0x298>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d806      	bhi.n	800457c <HAL_GPIO_Init+0x74>
 800456e:	4a8d      	ldr	r2, [pc, #564]	; (80047a4 <HAL_GPIO_Init+0x29c>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d020      	beq.n	80045b6 <HAL_GPIO_Init+0xae>
 8004574:	4a8c      	ldr	r2, [pc, #560]	; (80047a8 <HAL_GPIO_Init+0x2a0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d01d      	beq.n	80045b6 <HAL_GPIO_Init+0xae>
          break;
 800457a:	e036      	b.n	80045ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800457c:	4a8b      	ldr	r2, [pc, #556]	; (80047ac <HAL_GPIO_Init+0x2a4>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d019      	beq.n	80045b6 <HAL_GPIO_Init+0xae>
 8004582:	4a8b      	ldr	r2, [pc, #556]	; (80047b0 <HAL_GPIO_Init+0x2a8>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d016      	beq.n	80045b6 <HAL_GPIO_Init+0xae>
 8004588:	4a8a      	ldr	r2, [pc, #552]	; (80047b4 <HAL_GPIO_Init+0x2ac>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d013      	beq.n	80045b6 <HAL_GPIO_Init+0xae>
          break;
 800458e:	e02c      	b.n	80045ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	623b      	str	r3, [r7, #32]
          break;
 8004596:	e028      	b.n	80045ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	3304      	adds	r3, #4
 800459e:	623b      	str	r3, [r7, #32]
          break;
 80045a0:	e023      	b.n	80045ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	3308      	adds	r3, #8
 80045a8:	623b      	str	r3, [r7, #32]
          break;
 80045aa:	e01e      	b.n	80045ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	330c      	adds	r3, #12
 80045b2:	623b      	str	r3, [r7, #32]
          break;
 80045b4:	e019      	b.n	80045ea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d102      	bne.n	80045c4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80045be:	2304      	movs	r3, #4
 80045c0:	623b      	str	r3, [r7, #32]
          break;
 80045c2:	e012      	b.n	80045ea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d105      	bne.n	80045d8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80045cc:	2308      	movs	r3, #8
 80045ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	69fa      	ldr	r2, [r7, #28]
 80045d4:	611a      	str	r2, [r3, #16]
          break;
 80045d6:	e008      	b.n	80045ea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80045d8:	2308      	movs	r3, #8
 80045da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	69fa      	ldr	r2, [r7, #28]
 80045e0:	615a      	str	r2, [r3, #20]
          break;
 80045e2:	e002      	b.n	80045ea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80045e4:	2300      	movs	r3, #0
 80045e6:	623b      	str	r3, [r7, #32]
          break;
 80045e8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	2bff      	cmp	r3, #255	; 0xff
 80045ee:	d801      	bhi.n	80045f4 <HAL_GPIO_Init+0xec>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	e001      	b.n	80045f8 <HAL_GPIO_Init+0xf0>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3304      	adds	r3, #4
 80045f8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	2bff      	cmp	r3, #255	; 0xff
 80045fe:	d802      	bhi.n	8004606 <HAL_GPIO_Init+0xfe>
 8004600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	e002      	b.n	800460c <HAL_GPIO_Init+0x104>
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	3b08      	subs	r3, #8
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	210f      	movs	r1, #15
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	fa01 f303 	lsl.w	r3, r1, r3
 800461a:	43db      	mvns	r3, r3
 800461c:	401a      	ands	r2, r3
 800461e:	6a39      	ldr	r1, [r7, #32]
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	fa01 f303 	lsl.w	r3, r1, r3
 8004626:	431a      	orrs	r2, r3
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 80a2 	beq.w	800477e <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800463a:	4b5f      	ldr	r3, [pc, #380]	; (80047b8 <HAL_GPIO_Init+0x2b0>)
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	4a5e      	ldr	r2, [pc, #376]	; (80047b8 <HAL_GPIO_Init+0x2b0>)
 8004640:	f043 0301 	orr.w	r3, r3, #1
 8004644:	6193      	str	r3, [r2, #24]
 8004646:	4b5c      	ldr	r3, [pc, #368]	; (80047b8 <HAL_GPIO_Init+0x2b0>)
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	60bb      	str	r3, [r7, #8]
 8004650:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004652:	4a5a      	ldr	r2, [pc, #360]	; (80047bc <HAL_GPIO_Init+0x2b4>)
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	089b      	lsrs	r3, r3, #2
 8004658:	3302      	adds	r3, #2
 800465a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800465e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004662:	f003 0303 	and.w	r3, r3, #3
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	220f      	movs	r2, #15
 800466a:	fa02 f303 	lsl.w	r3, r2, r3
 800466e:	43db      	mvns	r3, r3
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4013      	ands	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a51      	ldr	r2, [pc, #324]	; (80047c0 <HAL_GPIO_Init+0x2b8>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d01f      	beq.n	80046be <HAL_GPIO_Init+0x1b6>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a50      	ldr	r2, [pc, #320]	; (80047c4 <HAL_GPIO_Init+0x2bc>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d019      	beq.n	80046ba <HAL_GPIO_Init+0x1b2>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a4f      	ldr	r2, [pc, #316]	; (80047c8 <HAL_GPIO_Init+0x2c0>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d013      	beq.n	80046b6 <HAL_GPIO_Init+0x1ae>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a4e      	ldr	r2, [pc, #312]	; (80047cc <HAL_GPIO_Init+0x2c4>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d00d      	beq.n	80046b2 <HAL_GPIO_Init+0x1aa>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a4d      	ldr	r2, [pc, #308]	; (80047d0 <HAL_GPIO_Init+0x2c8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d007      	beq.n	80046ae <HAL_GPIO_Init+0x1a6>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a4c      	ldr	r2, [pc, #304]	; (80047d4 <HAL_GPIO_Init+0x2cc>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d101      	bne.n	80046aa <HAL_GPIO_Init+0x1a2>
 80046a6:	2305      	movs	r3, #5
 80046a8:	e00a      	b.n	80046c0 <HAL_GPIO_Init+0x1b8>
 80046aa:	2306      	movs	r3, #6
 80046ac:	e008      	b.n	80046c0 <HAL_GPIO_Init+0x1b8>
 80046ae:	2304      	movs	r3, #4
 80046b0:	e006      	b.n	80046c0 <HAL_GPIO_Init+0x1b8>
 80046b2:	2303      	movs	r3, #3
 80046b4:	e004      	b.n	80046c0 <HAL_GPIO_Init+0x1b8>
 80046b6:	2302      	movs	r3, #2
 80046b8:	e002      	b.n	80046c0 <HAL_GPIO_Init+0x1b8>
 80046ba:	2301      	movs	r3, #1
 80046bc:	e000      	b.n	80046c0 <HAL_GPIO_Init+0x1b8>
 80046be:	2300      	movs	r3, #0
 80046c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046c2:	f002 0203 	and.w	r2, r2, #3
 80046c6:	0092      	lsls	r2, r2, #2
 80046c8:	4093      	lsls	r3, r2
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80046d0:	493a      	ldr	r1, [pc, #232]	; (80047bc <HAL_GPIO_Init+0x2b4>)
 80046d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d4:	089b      	lsrs	r3, r3, #2
 80046d6:	3302      	adds	r3, #2
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d006      	beq.n	80046f8 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80046ea:	4b3b      	ldr	r3, [pc, #236]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	493a      	ldr	r1, [pc, #232]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	600b      	str	r3, [r1, #0]
 80046f6:	e006      	b.n	8004706 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80046f8:	4b37      	ldr	r3, [pc, #220]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	43db      	mvns	r3, r3
 8004700:	4935      	ldr	r1, [pc, #212]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004702:	4013      	ands	r3, r2
 8004704:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d006      	beq.n	8004720 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004712:	4b31      	ldr	r3, [pc, #196]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	4930      	ldr	r1, [pc, #192]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	4313      	orrs	r3, r2
 800471c:	604b      	str	r3, [r1, #4]
 800471e:	e006      	b.n	800472e <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004720:	4b2d      	ldr	r3, [pc, #180]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	43db      	mvns	r3, r3
 8004728:	492b      	ldr	r1, [pc, #172]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 800472a:	4013      	ands	r3, r2
 800472c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d006      	beq.n	8004748 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800473a:	4b27      	ldr	r3, [pc, #156]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 800473c:	689a      	ldr	r2, [r3, #8]
 800473e:	4926      	ldr	r1, [pc, #152]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	4313      	orrs	r3, r2
 8004744:	608b      	str	r3, [r1, #8]
 8004746:	e006      	b.n	8004756 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004748:	4b23      	ldr	r3, [pc, #140]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	43db      	mvns	r3, r3
 8004750:	4921      	ldr	r1, [pc, #132]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004752:	4013      	ands	r3, r2
 8004754:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d006      	beq.n	8004770 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004762:	4b1d      	ldr	r3, [pc, #116]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	491c      	ldr	r1, [pc, #112]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	4313      	orrs	r3, r2
 800476c:	60cb      	str	r3, [r1, #12]
 800476e:	e006      	b.n	800477e <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004770:	4b19      	ldr	r3, [pc, #100]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 8004772:	68da      	ldr	r2, [r3, #12]
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	43db      	mvns	r3, r3
 8004778:	4917      	ldr	r1, [pc, #92]	; (80047d8 <HAL_GPIO_Init+0x2d0>)
 800477a:	4013      	ands	r3, r2
 800477c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	3301      	adds	r3, #1
 8004782:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478a:	fa22 f303 	lsr.w	r3, r2, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	f47f aec4 	bne.w	800451c <HAL_GPIO_Init+0x14>
  }
}
 8004794:	bf00      	nop
 8004796:	372c      	adds	r7, #44	; 0x2c
 8004798:	46bd      	mov	sp, r7
 800479a:	bc80      	pop	{r7}
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	10210000 	.word	0x10210000
 80047a4:	10110000 	.word	0x10110000
 80047a8:	10120000 	.word	0x10120000
 80047ac:	10310000 	.word	0x10310000
 80047b0:	10320000 	.word	0x10320000
 80047b4:	10220000 	.word	0x10220000
 80047b8:	40021000 	.word	0x40021000
 80047bc:	40010000 	.word	0x40010000
 80047c0:	40010800 	.word	0x40010800
 80047c4:	40010c00 	.word	0x40010c00
 80047c8:	40011000 	.word	0x40011000
 80047cc:	40011400 	.word	0x40011400
 80047d0:	40011800 	.word	0x40011800
 80047d4:	40011c00 	.word	0x40011c00
 80047d8:	40010400 	.word	0x40010400

080047dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	807b      	strh	r3, [r7, #2]
 80047e8:	4613      	mov	r3, r2
 80047ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80047ec:	787b      	ldrb	r3, [r7, #1]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047f2:	887a      	ldrh	r2, [r7, #2]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80047f8:	e003      	b.n	8004802 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80047fa:	887b      	ldrh	r3, [r7, #2]
 80047fc:	041a      	lsls	r2, r3, #16
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	611a      	str	r2, [r3, #16]
}
 8004802:	bf00      	nop
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	bc80      	pop	{r7}
 800480a:	4770      	bx	lr

0800480c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e26c      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 8087 	beq.w	800493a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800482c:	4b92      	ldr	r3, [pc, #584]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f003 030c 	and.w	r3, r3, #12
 8004834:	2b04      	cmp	r3, #4
 8004836:	d00c      	beq.n	8004852 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004838:	4b8f      	ldr	r3, [pc, #572]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f003 030c 	and.w	r3, r3, #12
 8004840:	2b08      	cmp	r3, #8
 8004842:	d112      	bne.n	800486a <HAL_RCC_OscConfig+0x5e>
 8004844:	4b8c      	ldr	r3, [pc, #560]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800484c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004850:	d10b      	bne.n	800486a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004852:	4b89      	ldr	r3, [pc, #548]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d06c      	beq.n	8004938 <HAL_RCC_OscConfig+0x12c>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d168      	bne.n	8004938 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e246      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004872:	d106      	bne.n	8004882 <HAL_RCC_OscConfig+0x76>
 8004874:	4b80      	ldr	r3, [pc, #512]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a7f      	ldr	r2, [pc, #508]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 800487a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800487e:	6013      	str	r3, [r2, #0]
 8004880:	e02e      	b.n	80048e0 <HAL_RCC_OscConfig+0xd4>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10c      	bne.n	80048a4 <HAL_RCC_OscConfig+0x98>
 800488a:	4b7b      	ldr	r3, [pc, #492]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a7a      	ldr	r2, [pc, #488]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004890:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	4b78      	ldr	r3, [pc, #480]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a77      	ldr	r2, [pc, #476]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 800489c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	e01d      	b.n	80048e0 <HAL_RCC_OscConfig+0xd4>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048ac:	d10c      	bne.n	80048c8 <HAL_RCC_OscConfig+0xbc>
 80048ae:	4b72      	ldr	r3, [pc, #456]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a71      	ldr	r2, [pc, #452]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80048b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	4b6f      	ldr	r3, [pc, #444]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a6e      	ldr	r2, [pc, #440]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80048c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c4:	6013      	str	r3, [r2, #0]
 80048c6:	e00b      	b.n	80048e0 <HAL_RCC_OscConfig+0xd4>
 80048c8:	4b6b      	ldr	r3, [pc, #428]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a6a      	ldr	r2, [pc, #424]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80048ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d2:	6013      	str	r3, [r2, #0]
 80048d4:	4b68      	ldr	r3, [pc, #416]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a67      	ldr	r2, [pc, #412]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80048da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d013      	beq.n	8004910 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e8:	f7fe f86e 	bl	80029c8 <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f0:	f7fe f86a 	bl	80029c8 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b64      	cmp	r3, #100	; 0x64
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e1fa      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004902:	4b5d      	ldr	r3, [pc, #372]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0f0      	beq.n	80048f0 <HAL_RCC_OscConfig+0xe4>
 800490e:	e014      	b.n	800493a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004910:	f7fe f85a 	bl	80029c8 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004918:	f7fe f856 	bl	80029c8 <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b64      	cmp	r3, #100	; 0x64
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e1e6      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492a:	4b53      	ldr	r3, [pc, #332]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0x10c>
 8004936:	e000      	b.n	800493a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d063      	beq.n	8004a0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004946:	4b4c      	ldr	r3, [pc, #304]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f003 030c 	and.w	r3, r3, #12
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00b      	beq.n	800496a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004952:	4b49      	ldr	r3, [pc, #292]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f003 030c 	and.w	r3, r3, #12
 800495a:	2b08      	cmp	r3, #8
 800495c:	d11c      	bne.n	8004998 <HAL_RCC_OscConfig+0x18c>
 800495e:	4b46      	ldr	r3, [pc, #280]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d116      	bne.n	8004998 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496a:	4b43      	ldr	r3, [pc, #268]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d005      	beq.n	8004982 <HAL_RCC_OscConfig+0x176>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d001      	beq.n	8004982 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e1ba      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004982:	4b3d      	ldr	r3, [pc, #244]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	00db      	lsls	r3, r3, #3
 8004990:	4939      	ldr	r1, [pc, #228]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004992:	4313      	orrs	r3, r2
 8004994:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004996:	e03a      	b.n	8004a0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d020      	beq.n	80049e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a0:	4b36      	ldr	r3, [pc, #216]	; (8004a7c <HAL_RCC_OscConfig+0x270>)
 80049a2:	2201      	movs	r2, #1
 80049a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a6:	f7fe f80f 	bl	80029c8 <HAL_GetTick>
 80049aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ac:	e008      	b.n	80049c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049ae:	f7fe f80b 	bl	80029c8 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d901      	bls.n	80049c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e19b      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c0:	4b2d      	ldr	r3, [pc, #180]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d0f0      	beq.n	80049ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049cc:	4b2a      	ldr	r3, [pc, #168]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	4927      	ldr	r1, [pc, #156]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	600b      	str	r3, [r1, #0]
 80049e0:	e015      	b.n	8004a0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049e2:	4b26      	ldr	r3, [pc, #152]	; (8004a7c <HAL_RCC_OscConfig+0x270>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e8:	f7fd ffee 	bl	80029c8 <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049f0:	f7fd ffea 	bl	80029c8 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e17a      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a02:	4b1d      	ldr	r3, [pc, #116]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1f0      	bne.n	80049f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0308 	and.w	r3, r3, #8
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d03a      	beq.n	8004a90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d019      	beq.n	8004a56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a22:	4b17      	ldr	r3, [pc, #92]	; (8004a80 <HAL_RCC_OscConfig+0x274>)
 8004a24:	2201      	movs	r2, #1
 8004a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a28:	f7fd ffce 	bl	80029c8 <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a30:	f7fd ffca 	bl	80029c8 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e15a      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a42:	4b0d      	ldr	r3, [pc, #52]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0f0      	beq.n	8004a30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004a4e:	2001      	movs	r0, #1
 8004a50:	f000 fada 	bl	8005008 <RCC_Delay>
 8004a54:	e01c      	b.n	8004a90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a56:	4b0a      	ldr	r3, [pc, #40]	; (8004a80 <HAL_RCC_OscConfig+0x274>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a5c:	f7fd ffb4 	bl	80029c8 <HAL_GetTick>
 8004a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a62:	e00f      	b.n	8004a84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a64:	f7fd ffb0 	bl	80029c8 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d908      	bls.n	8004a84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e140      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
 8004a76:	bf00      	nop
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	42420000 	.word	0x42420000
 8004a80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a84:	4b9e      	ldr	r3, [pc, #632]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1e9      	bne.n	8004a64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0304 	and.w	r3, r3, #4
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 80a6 	beq.w	8004bea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aa2:	4b97      	ldr	r3, [pc, #604]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004aa4:	69db      	ldr	r3, [r3, #28]
 8004aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10d      	bne.n	8004aca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aae:	4b94      	ldr	r3, [pc, #592]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004ab0:	69db      	ldr	r3, [r3, #28]
 8004ab2:	4a93      	ldr	r2, [pc, #588]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ab8:	61d3      	str	r3, [r2, #28]
 8004aba:	4b91      	ldr	r3, [pc, #580]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004abc:	69db      	ldr	r3, [r3, #28]
 8004abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aca:	4b8e      	ldr	r3, [pc, #568]	; (8004d04 <HAL_RCC_OscConfig+0x4f8>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d118      	bne.n	8004b08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ad6:	4b8b      	ldr	r3, [pc, #556]	; (8004d04 <HAL_RCC_OscConfig+0x4f8>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a8a      	ldr	r2, [pc, #552]	; (8004d04 <HAL_RCC_OscConfig+0x4f8>)
 8004adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ae2:	f7fd ff71 	bl	80029c8 <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ae8:	e008      	b.n	8004afc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aea:	f7fd ff6d 	bl	80029c8 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b64      	cmp	r3, #100	; 0x64
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e0fd      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004afc:	4b81      	ldr	r3, [pc, #516]	; (8004d04 <HAL_RCC_OscConfig+0x4f8>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0f0      	beq.n	8004aea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d106      	bne.n	8004b1e <HAL_RCC_OscConfig+0x312>
 8004b10:	4b7b      	ldr	r3, [pc, #492]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	4a7a      	ldr	r2, [pc, #488]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b16:	f043 0301 	orr.w	r3, r3, #1
 8004b1a:	6213      	str	r3, [r2, #32]
 8004b1c:	e02d      	b.n	8004b7a <HAL_RCC_OscConfig+0x36e>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d10c      	bne.n	8004b40 <HAL_RCC_OscConfig+0x334>
 8004b26:	4b76      	ldr	r3, [pc, #472]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	4a75      	ldr	r2, [pc, #468]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b2c:	f023 0301 	bic.w	r3, r3, #1
 8004b30:	6213      	str	r3, [r2, #32]
 8004b32:	4b73      	ldr	r3, [pc, #460]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b34:	6a1b      	ldr	r3, [r3, #32]
 8004b36:	4a72      	ldr	r2, [pc, #456]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b38:	f023 0304 	bic.w	r3, r3, #4
 8004b3c:	6213      	str	r3, [r2, #32]
 8004b3e:	e01c      	b.n	8004b7a <HAL_RCC_OscConfig+0x36e>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	2b05      	cmp	r3, #5
 8004b46:	d10c      	bne.n	8004b62 <HAL_RCC_OscConfig+0x356>
 8004b48:	4b6d      	ldr	r3, [pc, #436]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b4a:	6a1b      	ldr	r3, [r3, #32]
 8004b4c:	4a6c      	ldr	r2, [pc, #432]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b4e:	f043 0304 	orr.w	r3, r3, #4
 8004b52:	6213      	str	r3, [r2, #32]
 8004b54:	4b6a      	ldr	r3, [pc, #424]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b56:	6a1b      	ldr	r3, [r3, #32]
 8004b58:	4a69      	ldr	r2, [pc, #420]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b5a:	f043 0301 	orr.w	r3, r3, #1
 8004b5e:	6213      	str	r3, [r2, #32]
 8004b60:	e00b      	b.n	8004b7a <HAL_RCC_OscConfig+0x36e>
 8004b62:	4b67      	ldr	r3, [pc, #412]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	4a66      	ldr	r2, [pc, #408]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b68:	f023 0301 	bic.w	r3, r3, #1
 8004b6c:	6213      	str	r3, [r2, #32]
 8004b6e:	4b64      	ldr	r3, [pc, #400]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	4a63      	ldr	r2, [pc, #396]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004b74:	f023 0304 	bic.w	r3, r3, #4
 8004b78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d015      	beq.n	8004bae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b82:	f7fd ff21 	bl	80029c8 <HAL_GetTick>
 8004b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b88:	e00a      	b.n	8004ba0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b8a:	f7fd ff1d 	bl	80029c8 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e0ab      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba0:	4b57      	ldr	r3, [pc, #348]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0ee      	beq.n	8004b8a <HAL_RCC_OscConfig+0x37e>
 8004bac:	e014      	b.n	8004bd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bae:	f7fd ff0b 	bl	80029c8 <HAL_GetTick>
 8004bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bb4:	e00a      	b.n	8004bcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bb6:	f7fd ff07 	bl	80029c8 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d901      	bls.n	8004bcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e095      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bcc:	4b4c      	ldr	r3, [pc, #304]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004bce:	6a1b      	ldr	r3, [r3, #32]
 8004bd0:	f003 0302 	and.w	r3, r3, #2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1ee      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004bd8:	7dfb      	ldrb	r3, [r7, #23]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d105      	bne.n	8004bea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bde:	4b48      	ldr	r3, [pc, #288]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004be0:	69db      	ldr	r3, [r3, #28]
 8004be2:	4a47      	ldr	r2, [pc, #284]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004be4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004be8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	69db      	ldr	r3, [r3, #28]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f000 8081 	beq.w	8004cf6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bf4:	4b42      	ldr	r3, [pc, #264]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f003 030c 	and.w	r3, r3, #12
 8004bfc:	2b08      	cmp	r3, #8
 8004bfe:	d061      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d146      	bne.n	8004c96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c08:	4b3f      	ldr	r3, [pc, #252]	; (8004d08 <HAL_RCC_OscConfig+0x4fc>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0e:	f7fd fedb 	bl	80029c8 <HAL_GetTick>
 8004c12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c14:	e008      	b.n	8004c28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c16:	f7fd fed7 	bl	80029c8 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d901      	bls.n	8004c28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e067      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c28:	4b35      	ldr	r3, [pc, #212]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1f0      	bne.n	8004c16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c3c:	d108      	bne.n	8004c50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c3e:	4b30      	ldr	r3, [pc, #192]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	492d      	ldr	r1, [pc, #180]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c50:	4b2b      	ldr	r3, [pc, #172]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a19      	ldr	r1, [r3, #32]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	430b      	orrs	r3, r1
 8004c62:	4927      	ldr	r1, [pc, #156]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c68:	4b27      	ldr	r3, [pc, #156]	; (8004d08 <HAL_RCC_OscConfig+0x4fc>)
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c6e:	f7fd feab 	bl	80029c8 <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c76:	f7fd fea7 	bl	80029c8 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e037      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c88:	4b1d      	ldr	r3, [pc, #116]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0f0      	beq.n	8004c76 <HAL_RCC_OscConfig+0x46a>
 8004c94:	e02f      	b.n	8004cf6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c96:	4b1c      	ldr	r3, [pc, #112]	; (8004d08 <HAL_RCC_OscConfig+0x4fc>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c9c:	f7fd fe94 	bl	80029c8 <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ca4:	f7fd fe90 	bl	80029c8 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e020      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cb6:	4b12      	ldr	r3, [pc, #72]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1f0      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x498>
 8004cc2:	e018      	b.n	8004cf6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d101      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e013      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004cd0:	4b0b      	ldr	r3, [pc, #44]	; (8004d00 <HAL_RCC_OscConfig+0x4f4>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d106      	bne.n	8004cf2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d001      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e000      	b.n	8004cf8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	40021000 	.word	0x40021000
 8004d04:	40007000 	.word	0x40007000
 8004d08:	42420060 	.word	0x42420060

08004d0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0d0      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d20:	4b6a      	ldr	r3, [pc, #424]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d910      	bls.n	8004d50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d2e:	4b67      	ldr	r3, [pc, #412]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f023 0207 	bic.w	r2, r3, #7
 8004d36:	4965      	ldr	r1, [pc, #404]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d3e:	4b63      	ldr	r3, [pc, #396]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0307 	and.w	r3, r3, #7
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d001      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e0b8      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0302 	and.w	r3, r3, #2
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d020      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0304 	and.w	r3, r3, #4
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d005      	beq.n	8004d74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d68:	4b59      	ldr	r3, [pc, #356]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	4a58      	ldr	r2, [pc, #352]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0308 	and.w	r3, r3, #8
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d005      	beq.n	8004d8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d80:	4b53      	ldr	r3, [pc, #332]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	4a52      	ldr	r2, [pc, #328]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d86:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004d8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d8c:	4b50      	ldr	r3, [pc, #320]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	494d      	ldr	r1, [pc, #308]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d040      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d107      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004db2:	4b47      	ldr	r3, [pc, #284]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d115      	bne.n	8004dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e07f      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d107      	bne.n	8004dda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dca:	4b41      	ldr	r3, [pc, #260]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d109      	bne.n	8004dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e073      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dda:	4b3d      	ldr	r3, [pc, #244]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e06b      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dea:	4b39      	ldr	r3, [pc, #228]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f023 0203 	bic.w	r2, r3, #3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	4936      	ldr	r1, [pc, #216]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dfc:	f7fd fde4 	bl	80029c8 <HAL_GetTick>
 8004e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e02:	e00a      	b.n	8004e1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e04:	f7fd fde0 	bl	80029c8 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e053      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1a:	4b2d      	ldr	r3, [pc, #180]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f003 020c 	and.w	r2, r3, #12
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d1eb      	bne.n	8004e04 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e2c:	4b27      	ldr	r3, [pc, #156]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	683a      	ldr	r2, [r7, #0]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d210      	bcs.n	8004e5c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e3a:	4b24      	ldr	r3, [pc, #144]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f023 0207 	bic.w	r2, r3, #7
 8004e42:	4922      	ldr	r1, [pc, #136]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e4a:	4b20      	ldr	r3, [pc, #128]	; (8004ecc <HAL_RCC_ClockConfig+0x1c0>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0307 	and.w	r3, r3, #7
 8004e52:	683a      	ldr	r2, [r7, #0]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d001      	beq.n	8004e5c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e032      	b.n	8004ec2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0304 	and.w	r3, r3, #4
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d008      	beq.n	8004e7a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e68:	4b19      	ldr	r3, [pc, #100]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	4916      	ldr	r1, [pc, #88]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d009      	beq.n	8004e9a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e86:	4b12      	ldr	r3, [pc, #72]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	490e      	ldr	r1, [pc, #56]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e9a:	f000 f821 	bl	8004ee0 <HAL_RCC_GetSysClockFreq>
 8004e9e:	4601      	mov	r1, r0
 8004ea0:	4b0b      	ldr	r3, [pc, #44]	; (8004ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	091b      	lsrs	r3, r3, #4
 8004ea6:	f003 030f 	and.w	r3, r3, #15
 8004eaa:	4a0a      	ldr	r2, [pc, #40]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8004eac:	5cd3      	ldrb	r3, [r2, r3]
 8004eae:	fa21 f303 	lsr.w	r3, r1, r3
 8004eb2:	4a09      	ldr	r2, [pc, #36]	; (8004ed8 <HAL_RCC_ClockConfig+0x1cc>)
 8004eb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004eb6:	4b09      	ldr	r3, [pc, #36]	; (8004edc <HAL_RCC_ClockConfig+0x1d0>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7fd fd42 	bl	8002944 <HAL_InitTick>

  return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	40022000 	.word	0x40022000
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	08006884 	.word	0x08006884
 8004ed8:	20000040 	.word	0x20000040
 8004edc:	20000044 	.word	0x20000044

08004ee0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ee0:	b490      	push	{r4, r7}
 8004ee2:	b08a      	sub	sp, #40	; 0x28
 8004ee4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004ee6:	4b2a      	ldr	r3, [pc, #168]	; (8004f90 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004ee8:	1d3c      	adds	r4, r7, #4
 8004eea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004eec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004ef0:	4b28      	ldr	r3, [pc, #160]	; (8004f94 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004ef2:	881b      	ldrh	r3, [r3, #0]
 8004ef4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	61fb      	str	r3, [r7, #28]
 8004efa:	2300      	movs	r3, #0
 8004efc:	61bb      	str	r3, [r7, #24]
 8004efe:	2300      	movs	r3, #0
 8004f00:	627b      	str	r3, [r7, #36]	; 0x24
 8004f02:	2300      	movs	r3, #0
 8004f04:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004f06:	2300      	movs	r3, #0
 8004f08:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004f0a:	4b23      	ldr	r3, [pc, #140]	; (8004f98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	f003 030c 	and.w	r3, r3, #12
 8004f16:	2b04      	cmp	r3, #4
 8004f18:	d002      	beq.n	8004f20 <HAL_RCC_GetSysClockFreq+0x40>
 8004f1a:	2b08      	cmp	r3, #8
 8004f1c:	d003      	beq.n	8004f26 <HAL_RCC_GetSysClockFreq+0x46>
 8004f1e:	e02d      	b.n	8004f7c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f20:	4b1e      	ldr	r3, [pc, #120]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f22:	623b      	str	r3, [r7, #32]
      break;
 8004f24:	e02d      	b.n	8004f82 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	0c9b      	lsrs	r3, r3, #18
 8004f2a:	f003 030f 	and.w	r3, r3, #15
 8004f2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004f32:	4413      	add	r3, r2
 8004f34:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004f38:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d013      	beq.n	8004f6c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f44:	4b14      	ldr	r3, [pc, #80]	; (8004f98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	0c5b      	lsrs	r3, r3, #17
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004f52:	4413      	add	r3, r2
 8004f54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f58:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	4a0f      	ldr	r2, [pc, #60]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f5e:	fb02 f203 	mul.w	r2, r2, r3
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f68:	627b      	str	r3, [r7, #36]	; 0x24
 8004f6a:	e004      	b.n	8004f76 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	4a0c      	ldr	r2, [pc, #48]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004f70:	fb02 f303 	mul.w	r3, r2, r3
 8004f74:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f78:	623b      	str	r3, [r7, #32]
      break;
 8004f7a:	e002      	b.n	8004f82 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f7c:	4b07      	ldr	r3, [pc, #28]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f7e:	623b      	str	r3, [r7, #32]
      break;
 8004f80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f82:	6a3b      	ldr	r3, [r7, #32]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3728      	adds	r7, #40	; 0x28
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bc90      	pop	{r4, r7}
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	08006824 	.word	0x08006824
 8004f94:	08006834 	.word	0x08006834
 8004f98:	40021000 	.word	0x40021000
 8004f9c:	007a1200 	.word	0x007a1200
 8004fa0:	003d0900 	.word	0x003d0900

08004fa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fa8:	4b02      	ldr	r3, [pc, #8]	; (8004fb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004faa:	681b      	ldr	r3, [r3, #0]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bc80      	pop	{r7}
 8004fb2:	4770      	bx	lr
 8004fb4:	20000040 	.word	0x20000040

08004fb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fbc:	f7ff fff2 	bl	8004fa4 <HAL_RCC_GetHCLKFreq>
 8004fc0:	4601      	mov	r1, r0
 8004fc2:	4b05      	ldr	r3, [pc, #20]	; (8004fd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	f003 0307 	and.w	r3, r3, #7
 8004fcc:	4a03      	ldr	r2, [pc, #12]	; (8004fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fce:	5cd3      	ldrb	r3, [r2, r3]
 8004fd0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	08006894 	.word	0x08006894

08004fe0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004fe4:	f7ff ffde 	bl	8004fa4 <HAL_RCC_GetHCLKFreq>
 8004fe8:	4601      	mov	r1, r0
 8004fea:	4b05      	ldr	r3, [pc, #20]	; (8005000 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	0adb      	lsrs	r3, r3, #11
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	4a03      	ldr	r2, [pc, #12]	; (8005004 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ff6:	5cd3      	ldrb	r3, [r2, r3]
 8004ff8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40021000 	.word	0x40021000
 8005004:	08006894 	.word	0x08006894

08005008 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005010:	4b0a      	ldr	r3, [pc, #40]	; (800503c <RCC_Delay+0x34>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a0a      	ldr	r2, [pc, #40]	; (8005040 <RCC_Delay+0x38>)
 8005016:	fba2 2303 	umull	r2, r3, r2, r3
 800501a:	0a5b      	lsrs	r3, r3, #9
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	fb02 f303 	mul.w	r3, r2, r3
 8005022:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005024:	bf00      	nop
  }
  while (Delay --);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	1e5a      	subs	r2, r3, #1
 800502a:	60fa      	str	r2, [r7, #12]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1f9      	bne.n	8005024 <RCC_Delay+0x1c>
}
 8005030:	bf00      	nop
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	bc80      	pop	{r7}
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	20000040 	.word	0x20000040
 8005040:	10624dd3 	.word	0x10624dd3

08005044 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800504c:	2300      	movs	r3, #0
 800504e:	613b      	str	r3, [r7, #16]
 8005050:	2300      	movs	r3, #0
 8005052:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b00      	cmp	r3, #0
 800505e:	d07d      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005060:	2300      	movs	r3, #0
 8005062:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005064:	4b4f      	ldr	r3, [pc, #316]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10d      	bne.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005070:	4b4c      	ldr	r3, [pc, #304]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	4a4b      	ldr	r2, [pc, #300]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005076:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800507a:	61d3      	str	r3, [r2, #28]
 800507c:	4b49      	ldr	r3, [pc, #292]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005084:	60bb      	str	r3, [r7, #8]
 8005086:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005088:	2301      	movs	r3, #1
 800508a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800508c:	4b46      	ldr	r3, [pc, #280]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005094:	2b00      	cmp	r3, #0
 8005096:	d118      	bne.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005098:	4b43      	ldr	r3, [pc, #268]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a42      	ldr	r2, [pc, #264]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800509e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050a4:	f7fd fc90 	bl	80029c8 <HAL_GetTick>
 80050a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050aa:	e008      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ac:	f7fd fc8c 	bl	80029c8 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b64      	cmp	r3, #100	; 0x64
 80050b8:	d901      	bls.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e06d      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050be:	4b3a      	ldr	r3, [pc, #232]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d0f0      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80050ca:	4b36      	ldr	r3, [pc, #216]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d02e      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d027      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050e8:	4b2e      	ldr	r3, [pc, #184]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050f2:	4b2e      	ldr	r3, [pc, #184]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80050f4:	2201      	movs	r2, #1
 80050f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050f8:	4b2c      	ldr	r3, [pc, #176]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80050fe:	4a29      	ldr	r2, [pc, #164]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	2b00      	cmp	r3, #0
 800510c:	d014      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510e:	f7fd fc5b 	bl	80029c8 <HAL_GetTick>
 8005112:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005114:	e00a      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005116:	f7fd fc57 	bl	80029c8 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	f241 3288 	movw	r2, #5000	; 0x1388
 8005124:	4293      	cmp	r3, r2
 8005126:	d901      	bls.n	800512c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e036      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800512c:	4b1d      	ldr	r3, [pc, #116]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b00      	cmp	r3, #0
 8005136:	d0ee      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005138:	4b1a      	ldr	r3, [pc, #104]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	4917      	ldr	r1, [pc, #92]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005146:	4313      	orrs	r3, r2
 8005148:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800514a:	7dfb      	ldrb	r3, [r7, #23]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d105      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005150:	4b14      	ldr	r3, [pc, #80]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	4a13      	ldr	r2, [pc, #76]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005156:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800515a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0302 	and.w	r3, r3, #2
 8005164:	2b00      	cmp	r3, #0
 8005166:	d008      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005168:	4b0e      	ldr	r3, [pc, #56]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	490b      	ldr	r1, [pc, #44]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005176:	4313      	orrs	r3, r2
 8005178:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0310 	and.w	r3, r3, #16
 8005182:	2b00      	cmp	r3, #0
 8005184:	d008      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005186:	4b07      	ldr	r3, [pc, #28]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	4904      	ldr	r1, [pc, #16]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005194:	4313      	orrs	r3, r2
 8005196:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	40021000 	.word	0x40021000
 80051a8:	40007000 	.word	0x40007000
 80051ac:	42420440 	.word	0x42420440

080051b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80051b0:	b590      	push	{r4, r7, lr}
 80051b2:	b08d      	sub	sp, #52	; 0x34
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80051b8:	4b6b      	ldr	r3, [pc, #428]	; (8005368 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80051ba:	f107 040c 	add.w	r4, r7, #12
 80051be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80051c4:	4b69      	ldr	r3, [pc, #420]	; (800536c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	627b      	str	r3, [r7, #36]	; 0x24
 80051ce:	2300      	movs	r3, #0
 80051d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051d2:	2300      	movs	r3, #0
 80051d4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
 80051da:	2300      	movs	r3, #0
 80051dc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	3b01      	subs	r3, #1
 80051e2:	2b0f      	cmp	r3, #15
 80051e4:	f200 80b6 	bhi.w	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80051e8:	a201      	add	r2, pc, #4	; (adr r2, 80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 80051ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ee:	bf00      	nop
 80051f0:	080052d3 	.word	0x080052d3
 80051f4:	08005339 	.word	0x08005339
 80051f8:	08005355 	.word	0x08005355
 80051fc:	080052c3 	.word	0x080052c3
 8005200:	08005355 	.word	0x08005355
 8005204:	08005355 	.word	0x08005355
 8005208:	08005355 	.word	0x08005355
 800520c:	080052cb 	.word	0x080052cb
 8005210:	08005355 	.word	0x08005355
 8005214:	08005355 	.word	0x08005355
 8005218:	08005355 	.word	0x08005355
 800521c:	08005355 	.word	0x08005355
 8005220:	08005355 	.word	0x08005355
 8005224:	08005355 	.word	0x08005355
 8005228:	08005355 	.word	0x08005355
 800522c:	08005231 	.word	0x08005231
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8005230:	4b4f      	ldr	r3, [pc, #316]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005236:	4b4e      	ldr	r3, [pc, #312]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 808a 	beq.w	8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	0c9b      	lsrs	r3, r3, #18
 8005248:	f003 030f 	and.w	r3, r3, #15
 800524c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005250:	4413      	add	r3, r2
 8005252:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005256:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d018      	beq.n	8005294 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005262:	4b43      	ldr	r3, [pc, #268]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	0c5b      	lsrs	r3, r3, #17
 8005268:	f003 0301 	and.w	r3, r3, #1
 800526c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005270:	4413      	add	r3, r2
 8005272:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005276:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00d      	beq.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005282:	4a3c      	ldr	r2, [pc, #240]	; (8005374 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8005284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005286:	fbb2 f2f3 	udiv	r2, r2, r3
 800528a:	6a3b      	ldr	r3, [r7, #32]
 800528c:	fb02 f303 	mul.w	r3, r2, r3
 8005290:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005292:	e004      	b.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	4a38      	ldr	r2, [pc, #224]	; (8005378 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8005298:	fb02 f303 	mul.w	r3, r2, r3
 800529c:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800529e:	4b34      	ldr	r3, [pc, #208]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052aa:	d102      	bne.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80052ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ae:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80052b0:	e052      	b.n	8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 80052b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b4:	005b      	lsls	r3, r3, #1
 80052b6:	4a31      	ldr	r2, [pc, #196]	; (800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 80052b8:	fba2 2303 	umull	r2, r3, r2, r3
 80052bc:	085b      	lsrs	r3, r3, #1
 80052be:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80052c0:	e04a      	b.n	8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80052c2:	f7ff fe0d 	bl	8004ee0 <HAL_RCC_GetSysClockFreq>
 80052c6:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80052c8:	e049      	b.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80052ca:	f7ff fe09 	bl	8004ee0 <HAL_RCC_GetSysClockFreq>
 80052ce:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80052d0:	e045      	b.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80052d2:	4b27      	ldr	r3, [pc, #156]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052e2:	d108      	bne.n	80052f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 80052ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80052f4:	e01f      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005300:	d109      	bne.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8005302:	4b1b      	ldr	r3, [pc, #108]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 800530e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005312:	62bb      	str	r3, [r7, #40]	; 0x28
 8005314:	e00f      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800531c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005320:	d11c      	bne.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8005322:	4b13      	ldr	r3, [pc, #76]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d016      	beq.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 800532e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005332:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005334:	e012      	b.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8005336:	e011      	b.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005338:	f7ff fe52 	bl	8004fe0 <HAL_RCC_GetPCLK2Freq>
 800533c:	4602      	mov	r2, r0
 800533e:	4b0c      	ldr	r3, [pc, #48]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	0b9b      	lsrs	r3, r3, #14
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	3301      	adds	r3, #1
 800534a:	005b      	lsls	r3, r3, #1
 800534c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005350:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005352:	e004      	b.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 8005354:	bf00      	nop
 8005356:	e002      	b.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8005358:	bf00      	nop
 800535a:	e000      	b.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 800535c:	bf00      	nop
    }
  }
  return (frequency);
 800535e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005360:	4618      	mov	r0, r3
 8005362:	3734      	adds	r7, #52	; 0x34
 8005364:	46bd      	mov	sp, r7
 8005366:	bd90      	pop	{r4, r7, pc}
 8005368:	08006838 	.word	0x08006838
 800536c:	08006848 	.word	0x08006848
 8005370:	40021000 	.word	0x40021000
 8005374:	007a1200 	.word	0x007a1200
 8005378:	003d0900 	.word	0x003d0900
 800537c:	aaaaaaab 	.word	0xaaaaaaab

08005380 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d101      	bne.n	8005392 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e041      	b.n	8005416 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d106      	bne.n	80053ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f7fd f956 	bl	8002658 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2202      	movs	r2, #2
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	3304      	adds	r3, #4
 80053bc:	4619      	mov	r1, r3
 80053be:	4610      	mov	r0, r2
 80053c0:	f000 fa72 	bl	80058a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3708      	adds	r7, #8
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
	...

08005420 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	d001      	beq.n	8005438 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e044      	b.n	80054c2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68da      	ldr	r2, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f042 0201 	orr.w	r2, r2, #1
 800544e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a1d      	ldr	r2, [pc, #116]	; (80054cc <HAL_TIM_Base_Start_IT+0xac>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d018      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a1c      	ldr	r2, [pc, #112]	; (80054d0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d013      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800546c:	d00e      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a18      	ldr	r2, [pc, #96]	; (80054d4 <HAL_TIM_Base_Start_IT+0xb4>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d009      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a16      	ldr	r2, [pc, #88]	; (80054d8 <HAL_TIM_Base_Start_IT+0xb8>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d004      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a15      	ldr	r2, [pc, #84]	; (80054dc <HAL_TIM_Base_Start_IT+0xbc>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d111      	bne.n	80054b0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b06      	cmp	r3, #6
 800549c:	d010      	beq.n	80054c0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f042 0201 	orr.w	r2, r2, #1
 80054ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ae:	e007      	b.n	80054c0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f042 0201 	orr.w	r2, r2, #1
 80054be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bc80      	pop	{r7}
 80054ca:	4770      	bx	lr
 80054cc:	40012c00 	.word	0x40012c00
 80054d0:	40013400 	.word	0x40013400
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800
 80054dc:	40000c00 	.word	0x40000c00

080054e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d122      	bne.n	800553c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b02      	cmp	r3, #2
 8005502:	d11b      	bne.n	800553c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f06f 0202 	mvn.w	r2, #2
 800550c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	f003 0303 	and.w	r3, r3, #3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d003      	beq.n	800552a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f9a4 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 8005528:	e005      	b.n	8005536 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f997 	bl	800585e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 f9a6 	bl	8005882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	f003 0304 	and.w	r3, r3, #4
 8005546:	2b04      	cmp	r3, #4
 8005548:	d122      	bne.n	8005590 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f003 0304 	and.w	r3, r3, #4
 8005554:	2b04      	cmp	r3, #4
 8005556:	d11b      	bne.n	8005590 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f06f 0204 	mvn.w	r2, #4
 8005560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2202      	movs	r2, #2
 8005566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005572:	2b00      	cmp	r3, #0
 8005574:	d003      	beq.n	800557e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 f97a 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 800557c:	e005      	b.n	800558a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f96d 	bl	800585e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 f97c 	bl	8005882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	f003 0308 	and.w	r3, r3, #8
 800559a:	2b08      	cmp	r3, #8
 800559c:	d122      	bne.n	80055e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	f003 0308 	and.w	r3, r3, #8
 80055a8:	2b08      	cmp	r3, #8
 80055aa:	d11b      	bne.n	80055e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f06f 0208 	mvn.w	r2, #8
 80055b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2204      	movs	r2, #4
 80055ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	69db      	ldr	r3, [r3, #28]
 80055c2:	f003 0303 	and.w	r3, r3, #3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d003      	beq.n	80055d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f950 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 80055d0:	e005      	b.n	80055de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 f943 	bl	800585e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f000 f952 	bl	8005882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	f003 0310 	and.w	r3, r3, #16
 80055ee:	2b10      	cmp	r3, #16
 80055f0:	d122      	bne.n	8005638 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	f003 0310 	and.w	r3, r3, #16
 80055fc:	2b10      	cmp	r3, #16
 80055fe:	d11b      	bne.n	8005638 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f06f 0210 	mvn.w	r2, #16
 8005608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2208      	movs	r2, #8
 800560e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f926 	bl	8005870 <HAL_TIM_IC_CaptureCallback>
 8005624:	e005      	b.n	8005632 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f919 	bl	800585e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 f928 	bl	8005882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b01      	cmp	r3, #1
 8005644:	d10e      	bne.n	8005664 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b01      	cmp	r3, #1
 8005652:	d107      	bne.n	8005664 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f06f 0201 	mvn.w	r2, #1
 800565c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f7fc fc7e 	bl	8001f60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800566e:	2b80      	cmp	r3, #128	; 0x80
 8005670:	d10e      	bne.n	8005690 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800567c:	2b80      	cmp	r3, #128	; 0x80
 800567e:	d107      	bne.n	8005690 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 fa91 	bl	8005bb2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800569a:	2b40      	cmp	r3, #64	; 0x40
 800569c:	d10e      	bne.n	80056bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a8:	2b40      	cmp	r3, #64	; 0x40
 80056aa:	d107      	bne.n	80056bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 f8ec 	bl	8005894 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	f003 0320 	and.w	r3, r3, #32
 80056c6:	2b20      	cmp	r3, #32
 80056c8:	d10e      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	f003 0320 	and.w	r3, r3, #32
 80056d4:	2b20      	cmp	r3, #32
 80056d6:	d107      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f06f 0220 	mvn.w	r2, #32
 80056e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 fa5c 	bl	8005ba0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056e8:	bf00      	nop
 80056ea:	3708      	adds	r7, #8
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005700:	2b01      	cmp	r3, #1
 8005702:	d101      	bne.n	8005708 <HAL_TIM_ConfigClockSource+0x18>
 8005704:	2302      	movs	r3, #2
 8005706:	e0a6      	b.n	8005856 <HAL_TIM_ConfigClockSource+0x166>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2202      	movs	r2, #2
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005726:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800572e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b40      	cmp	r3, #64	; 0x40
 800573e:	d067      	beq.n	8005810 <HAL_TIM_ConfigClockSource+0x120>
 8005740:	2b40      	cmp	r3, #64	; 0x40
 8005742:	d80b      	bhi.n	800575c <HAL_TIM_ConfigClockSource+0x6c>
 8005744:	2b10      	cmp	r3, #16
 8005746:	d073      	beq.n	8005830 <HAL_TIM_ConfigClockSource+0x140>
 8005748:	2b10      	cmp	r3, #16
 800574a:	d802      	bhi.n	8005752 <HAL_TIM_ConfigClockSource+0x62>
 800574c:	2b00      	cmp	r3, #0
 800574e:	d06f      	beq.n	8005830 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005750:	e078      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005752:	2b20      	cmp	r3, #32
 8005754:	d06c      	beq.n	8005830 <HAL_TIM_ConfigClockSource+0x140>
 8005756:	2b30      	cmp	r3, #48	; 0x30
 8005758:	d06a      	beq.n	8005830 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800575a:	e073      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800575c:	2b70      	cmp	r3, #112	; 0x70
 800575e:	d00d      	beq.n	800577c <HAL_TIM_ConfigClockSource+0x8c>
 8005760:	2b70      	cmp	r3, #112	; 0x70
 8005762:	d804      	bhi.n	800576e <HAL_TIM_ConfigClockSource+0x7e>
 8005764:	2b50      	cmp	r3, #80	; 0x50
 8005766:	d033      	beq.n	80057d0 <HAL_TIM_ConfigClockSource+0xe0>
 8005768:	2b60      	cmp	r3, #96	; 0x60
 800576a:	d041      	beq.n	80057f0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800576c:	e06a      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800576e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005772:	d066      	beq.n	8005842 <HAL_TIM_ConfigClockSource+0x152>
 8005774:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005778:	d017      	beq.n	80057aa <HAL_TIM_ConfigClockSource+0xba>
      break;
 800577a:	e063      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6818      	ldr	r0, [r3, #0]
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	6899      	ldr	r1, [r3, #8]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f000 f97d 	bl	8005a8a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800579e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	609a      	str	r2, [r3, #8]
      break;
 80057a8:	e04c      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6818      	ldr	r0, [r3, #0]
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	6899      	ldr	r1, [r3, #8]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	685a      	ldr	r2, [r3, #4]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f000 f966 	bl	8005a8a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057cc:	609a      	str	r2, [r3, #8]
      break;
 80057ce:	e039      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6818      	ldr	r0, [r3, #0]
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	6859      	ldr	r1, [r3, #4]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	461a      	mov	r2, r3
 80057de:	f000 f8dd 	bl	800599c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2150      	movs	r1, #80	; 0x50
 80057e8:	4618      	mov	r0, r3
 80057ea:	f000 f934 	bl	8005a56 <TIM_ITRx_SetConfig>
      break;
 80057ee:	e029      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6818      	ldr	r0, [r3, #0]
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	6859      	ldr	r1, [r3, #4]
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	461a      	mov	r2, r3
 80057fe:	f000 f8fb 	bl	80059f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2160      	movs	r1, #96	; 0x60
 8005808:	4618      	mov	r0, r3
 800580a:	f000 f924 	bl	8005a56 <TIM_ITRx_SetConfig>
      break;
 800580e:	e019      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6818      	ldr	r0, [r3, #0]
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	6859      	ldr	r1, [r3, #4]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	461a      	mov	r2, r3
 800581e:	f000 f8bd 	bl	800599c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2140      	movs	r1, #64	; 0x40
 8005828:	4618      	mov	r0, r3
 800582a:	f000 f914 	bl	8005a56 <TIM_ITRx_SetConfig>
      break;
 800582e:	e009      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4619      	mov	r1, r3
 800583a:	4610      	mov	r0, r2
 800583c:	f000 f90b 	bl	8005a56 <TIM_ITRx_SetConfig>
        break;
 8005840:	e000      	b.n	8005844 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005842:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3710      	adds	r7, #16
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800585e:	b480      	push	{r7}
 8005860:	b083      	sub	sp, #12
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005866:	bf00      	nop
 8005868:	370c      	adds	r7, #12
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr

08005870 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	bc80      	pop	{r7}
 8005880:	4770      	bx	lr

08005882 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005882:	b480      	push	{r7}
 8005884:	b083      	sub	sp, #12
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800588a:	bf00      	nop
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	bc80      	pop	{r7}
 8005892:	4770      	bx	lr

08005894 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bc80      	pop	{r7}
 80058a4:	4770      	bx	lr
	...

080058a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a33      	ldr	r2, [pc, #204]	; (8005988 <TIM_Base_SetConfig+0xe0>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d013      	beq.n	80058e8 <TIM_Base_SetConfig+0x40>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a32      	ldr	r2, [pc, #200]	; (800598c <TIM_Base_SetConfig+0xe4>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d00f      	beq.n	80058e8 <TIM_Base_SetConfig+0x40>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ce:	d00b      	beq.n	80058e8 <TIM_Base_SetConfig+0x40>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a2f      	ldr	r2, [pc, #188]	; (8005990 <TIM_Base_SetConfig+0xe8>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d007      	beq.n	80058e8 <TIM_Base_SetConfig+0x40>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a2e      	ldr	r2, [pc, #184]	; (8005994 <TIM_Base_SetConfig+0xec>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d003      	beq.n	80058e8 <TIM_Base_SetConfig+0x40>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a2d      	ldr	r2, [pc, #180]	; (8005998 <TIM_Base_SetConfig+0xf0>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d108      	bne.n	80058fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a22      	ldr	r2, [pc, #136]	; (8005988 <TIM_Base_SetConfig+0xe0>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d013      	beq.n	800592a <TIM_Base_SetConfig+0x82>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a21      	ldr	r2, [pc, #132]	; (800598c <TIM_Base_SetConfig+0xe4>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d00f      	beq.n	800592a <TIM_Base_SetConfig+0x82>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005910:	d00b      	beq.n	800592a <TIM_Base_SetConfig+0x82>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a1e      	ldr	r2, [pc, #120]	; (8005990 <TIM_Base_SetConfig+0xe8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d007      	beq.n	800592a <TIM_Base_SetConfig+0x82>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a1d      	ldr	r2, [pc, #116]	; (8005994 <TIM_Base_SetConfig+0xec>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d003      	beq.n	800592a <TIM_Base_SetConfig+0x82>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a1c      	ldr	r2, [pc, #112]	; (8005998 <TIM_Base_SetConfig+0xf0>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d108      	bne.n	800593c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	4313      	orrs	r3, r2
 800593a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	4313      	orrs	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	689a      	ldr	r2, [r3, #8]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a09      	ldr	r2, [pc, #36]	; (8005988 <TIM_Base_SetConfig+0xe0>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_Base_SetConfig+0xc8>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a08      	ldr	r2, [pc, #32]	; (800598c <TIM_Base_SetConfig+0xe4>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d103      	bne.n	8005978 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	615a      	str	r2, [r3, #20]
}
 800597e:	bf00      	nop
 8005980:	3714      	adds	r7, #20
 8005982:	46bd      	mov	sp, r7
 8005984:	bc80      	pop	{r7}
 8005986:	4770      	bx	lr
 8005988:	40012c00 	.word	0x40012c00
 800598c:	40013400 	.word	0x40013400
 8005990:	40000400 	.word	0x40000400
 8005994:	40000800 	.word	0x40000800
 8005998:	40000c00 	.word	0x40000c00

0800599c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800599c:	b480      	push	{r7}
 800599e:	b087      	sub	sp, #28
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6a1b      	ldr	r3, [r3, #32]
 80059ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	f023 0201 	bic.w	r2, r3, #1
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	011b      	lsls	r3, r3, #4
 80059cc:	693a      	ldr	r2, [r7, #16]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	f023 030a 	bic.w	r3, r3, #10
 80059d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059da:	697a      	ldr	r2, [r7, #20]
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	4313      	orrs	r3, r2
 80059e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	697a      	ldr	r2, [r7, #20]
 80059ec:	621a      	str	r2, [r3, #32]
}
 80059ee:	bf00      	nop
 80059f0:	371c      	adds	r7, #28
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bc80      	pop	{r7}
 80059f6:	4770      	bx	lr

080059f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b087      	sub	sp, #28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6a1b      	ldr	r3, [r3, #32]
 8005a08:	f023 0210 	bic.w	r2, r3, #16
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a22:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	031b      	lsls	r3, r3, #12
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	011b      	lsls	r3, r3, #4
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	621a      	str	r2, [r3, #32]
}
 8005a4c:	bf00      	nop
 8005a4e:	371c      	adds	r7, #28
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bc80      	pop	{r7}
 8005a54:	4770      	bx	lr

08005a56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b085      	sub	sp, #20
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a6e:	683a      	ldr	r2, [r7, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	f043 0307 	orr.w	r3, r3, #7
 8005a78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	609a      	str	r2, [r3, #8]
}
 8005a80:	bf00      	nop
 8005a82:	3714      	adds	r7, #20
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bc80      	pop	{r7}
 8005a88:	4770      	bx	lr

08005a8a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b087      	sub	sp, #28
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	60f8      	str	r0, [r7, #12]
 8005a92:	60b9      	str	r1, [r7, #8]
 8005a94:	607a      	str	r2, [r7, #4]
 8005a96:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005aa4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	021a      	lsls	r2, r3, #8
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	431a      	orrs	r2, r3
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	609a      	str	r2, [r3, #8]
}
 8005abe:	bf00      	nop
 8005ac0:	371c      	adds	r7, #28
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bc80      	pop	{r7}
 8005ac6:	4770      	bx	lr

08005ac8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d101      	bne.n	8005ae0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005adc:	2302      	movs	r3, #2
 8005ade:	e050      	b.n	8005b82 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2202      	movs	r2, #2
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a1b      	ldr	r2, [pc, #108]	; (8005b8c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d018      	beq.n	8005b56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a19      	ldr	r2, [pc, #100]	; (8005b90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d013      	beq.n	8005b56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b36:	d00e      	beq.n	8005b56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a15      	ldr	r2, [pc, #84]	; (8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d009      	beq.n	8005b56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a14      	ldr	r2, [pc, #80]	; (8005b98 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d004      	beq.n	8005b56 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a12      	ldr	r2, [pc, #72]	; (8005b9c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d10c      	bne.n	8005b70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68ba      	ldr	r2, [r7, #8]
 8005b6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bc80      	pop	{r7}
 8005b8a:	4770      	bx	lr
 8005b8c:	40012c00 	.word	0x40012c00
 8005b90:	40013400 	.word	0x40013400
 8005b94:	40000400 	.word	0x40000400
 8005b98:	40000800 	.word	0x40000800
 8005b9c:	40000c00 	.word	0x40000c00

08005ba0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bc80      	pop	{r7}
 8005bb0:	4770      	bx	lr

08005bb2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	b083      	sub	sp, #12
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bba:	bf00      	nop
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bc80      	pop	{r7}
 8005bc2:	4770      	bx	lr

08005bc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e03f      	b.n	8005c56 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d106      	bne.n	8005bf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7fc fd72 	bl	80026d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2224      	movs	r2, #36	; 0x24
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68da      	ldr	r2, [r3, #12]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 fcff 	bl	800660c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	691a      	ldr	r2, [r3, #16]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	695a      	ldr	r2, [r3, #20]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68da      	ldr	r2, [r3, #12]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2220      	movs	r2, #32
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3708      	adds	r7, #8
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b084      	sub	sp, #16
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	60f8      	str	r0, [r7, #12]
 8005c66:	60b9      	str	r1, [r7, #8]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b20      	cmp	r3, #32
 8005c76:	d11d      	bne.n	8005cb4 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d002      	beq.n	8005c84 <HAL_UART_Receive_DMA+0x26>
 8005c7e:	88fb      	ldrh	r3, [r7, #6]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d101      	bne.n	8005c88 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e016      	b.n	8005cb6 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d101      	bne.n	8005c96 <HAL_UART_Receive_DMA+0x38>
 8005c92:	2302      	movs	r3, #2
 8005c94:	e00f      	b.n	8005cb6 <HAL_UART_Receive_DMA+0x58>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8005ca4:	88fb      	ldrh	r3, [r7, #6]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	68b9      	ldr	r1, [r7, #8]
 8005caa:	68f8      	ldr	r0, [r7, #12]
 8005cac:	f000 fae4 	bl	8006278 <UART_Start_Receive_DMA>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	e000      	b.n	8005cb6 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005cb4:	2302      	movs	r3, #2
  }
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b084      	sub	sp, #16
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	bf14      	ite	ne
 8005cd8:	2301      	movne	r3, #1
 8005cda:	2300      	moveq	r3, #0
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b21      	cmp	r3, #33	; 0x21
 8005cea:	d116      	bne.n	8005d1a <HAL_UART_DMAStop+0x5c>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d013      	beq.n	8005d1a <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	695a      	ldr	r2, [r3, #20]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d00:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d004      	beq.n	8005d14 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7fd fe5d 	bl	80039ce <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 fb13 	bl	8006340 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	695b      	ldr	r3, [r3, #20]
 8005d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	bf14      	ite	ne
 8005d28:	2301      	movne	r3, #1
 8005d2a:	2300      	moveq	r3, #0
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b22      	cmp	r3, #34	; 0x22
 8005d3a:	d116      	bne.n	8005d6a <HAL_UART_DMAStop+0xac>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d013      	beq.n	8005d6a <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	695a      	ldr	r2, [r3, #20]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d50:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d004      	beq.n	8005d64 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7fd fe35 	bl	80039ce <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f000 fb00 	bl	800636a <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b08a      	sub	sp, #40	; 0x28
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9e:	f003 030f 	and.w	r3, r3, #15
 8005da2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10d      	bne.n	8005dc6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dac:	f003 0320 	and.w	r3, r3, #32
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d008      	beq.n	8005dc6 <HAL_UART_IRQHandler+0x52>
 8005db4:	6a3b      	ldr	r3, [r7, #32]
 8005db6:	f003 0320 	and.w	r3, r3, #32
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 fb7a 	bl	80064b8 <UART_Receive_IT>
      return;
 8005dc4:	e17c      	b.n	80060c0 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f000 80b1 	beq.w	8005f30 <HAL_UART_IRQHandler+0x1bc>
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d105      	bne.n	8005de4 <HAL_UART_IRQHandler+0x70>
 8005dd8:	6a3b      	ldr	r3, [r7, #32]
 8005dda:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	f000 80a6 	beq.w	8005f30 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00a      	beq.n	8005e04 <HAL_UART_IRQHandler+0x90>
 8005dee:	6a3b      	ldr	r3, [r7, #32]
 8005df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfc:	f043 0201 	orr.w	r2, r3, #1
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e06:	f003 0304 	and.w	r3, r3, #4
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00a      	beq.n	8005e24 <HAL_UART_IRQHandler+0xb0>
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d005      	beq.n	8005e24 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1c:	f043 0202 	orr.w	r2, r3, #2
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e26:	f003 0302 	and.w	r3, r3, #2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00a      	beq.n	8005e44 <HAL_UART_IRQHandler+0xd0>
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	f003 0301 	and.w	r3, r3, #1
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d005      	beq.n	8005e44 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3c:	f043 0204 	orr.w	r2, r3, #4
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e46:	f003 0308 	and.w	r3, r3, #8
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00f      	beq.n	8005e6e <HAL_UART_IRQHandler+0xfa>
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	f003 0320 	and.w	r3, r3, #32
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d104      	bne.n	8005e62 <HAL_UART_IRQHandler+0xee>
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	f003 0301 	and.w	r3, r3, #1
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d005      	beq.n	8005e6e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e66:	f043 0208 	orr.w	r2, r3, #8
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 811f 	beq.w	80060b6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7a:	f003 0320 	and.w	r3, r3, #32
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d007      	beq.n	8005e92 <HAL_UART_IRQHandler+0x11e>
 8005e82:	6a3b      	ldr	r3, [r7, #32]
 8005e84:	f003 0320 	and.w	r3, r3, #32
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 fb13 	bl	80064b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	bf14      	ite	ne
 8005ea0:	2301      	movne	r3, #1
 8005ea2:	2300      	moveq	r3, #0
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eac:	f003 0308 	and.w	r3, r3, #8
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d102      	bne.n	8005eba <HAL_UART_IRQHandler+0x146>
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d031      	beq.n	8005f1e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fa55 	bl	800636a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d023      	beq.n	8005f16 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	695a      	ldr	r2, [r3, #20]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005edc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d013      	beq.n	8005f0e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eea:	4a77      	ldr	r2, [pc, #476]	; (80060c8 <HAL_UART_IRQHandler+0x354>)
 8005eec:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7fd fda6 	bl	8003a44 <HAL_DMA_Abort_IT>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d016      	beq.n	8005f2c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f08:	4610      	mov	r0, r2
 8005f0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f0c:	e00e      	b.n	8005f2c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f8ee 	bl	80060f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f14:	e00a      	b.n	8005f2c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f8ea 	bl	80060f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f1c:	e006      	b.n	8005f2c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f8e6 	bl	80060f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f2a:	e0c4      	b.n	80060b6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f2c:	bf00      	nop
    return;
 8005f2e:	e0c2      	b.n	80060b6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	f040 80a1 	bne.w	800607c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3c:	f003 0310 	and.w	r3, r3, #16
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 809b 	beq.w	800607c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005f46:	6a3b      	ldr	r3, [r7, #32]
 8005f48:	f003 0310 	and.w	r3, r3, #16
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f000 8095 	beq.w	800607c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f52:	2300      	movs	r3, #0
 8005f54:	60fb      	str	r3, [r7, #12]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	60fb      	str	r3, [r7, #12]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d04e      	beq.n	8006014 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005f80:	8a3b      	ldrh	r3, [r7, #16]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 8099 	beq.w	80060ba <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f8c:	8a3a      	ldrh	r2, [r7, #16]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	f080 8093 	bcs.w	80060ba <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	8a3a      	ldrh	r2, [r7, #16]
 8005f98:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	2b20      	cmp	r3, #32
 8005fa2:	d02b      	beq.n	8005ffc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68da      	ldr	r2, [r3, #12]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fb2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	695a      	ldr	r2, [r3, #20]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 0201 	bic.w	r2, r2, #1
 8005fc2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	695a      	ldr	r2, [r3, #20]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fd2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68da      	ldr	r2, [r3, #12]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f022 0210 	bic.w	r2, r2, #16
 8005ff0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7fd fce9 	bl	80039ce <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006004:	b29b      	uxth	r3, r3
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	b29b      	uxth	r3, r3
 800600a:	4619      	mov	r1, r3
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 f878 	bl	8006102 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006012:	e052      	b.n	80060ba <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800601c:	b29b      	uxth	r3, r3
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006026:	b29b      	uxth	r3, r3
 8006028:	2b00      	cmp	r3, #0
 800602a:	d048      	beq.n	80060be <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800602c:	8a7b      	ldrh	r3, [r7, #18]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d045      	beq.n	80060be <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68da      	ldr	r2, [r3, #12]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006040:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	695a      	ldr	r2, [r3, #20]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 0201 	bic.w	r2, r2, #1
 8006050:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2220      	movs	r2, #32
 8006056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68da      	ldr	r2, [r3, #12]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0210 	bic.w	r2, r2, #16
 800606e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006070:	8a7b      	ldrh	r3, [r7, #18]
 8006072:	4619      	mov	r1, r3
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 f844 	bl	8006102 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800607a:	e020      	b.n	80060be <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800607c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006082:	2b00      	cmp	r3, #0
 8006084:	d008      	beq.n	8006098 <HAL_UART_IRQHandler+0x324>
 8006086:	6a3b      	ldr	r3, [r7, #32]
 8006088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800608c:	2b00      	cmp	r3, #0
 800608e:	d003      	beq.n	8006098 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f000 f9aa 	bl	80063ea <UART_Transmit_IT>
    return;
 8006096:	e013      	b.n	80060c0 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00e      	beq.n	80060c0 <HAL_UART_IRQHandler+0x34c>
 80060a2:	6a3b      	ldr	r3, [r7, #32]
 80060a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d009      	beq.n	80060c0 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f000 f9eb 	bl	8006488 <UART_EndTransmit_IT>
    return;
 80060b2:	bf00      	nop
 80060b4:	e004      	b.n	80060c0 <HAL_UART_IRQHandler+0x34c>
    return;
 80060b6:	bf00      	nop
 80060b8:	e002      	b.n	80060c0 <HAL_UART_IRQHandler+0x34c>
      return;
 80060ba:	bf00      	nop
 80060bc:	e000      	b.n	80060c0 <HAL_UART_IRQHandler+0x34c>
      return;
 80060be:	bf00      	nop
  }
}
 80060c0:	3728      	adds	r7, #40	; 0x28
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	080063c3 	.word	0x080063c3

080060cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	bc80      	pop	{r7}
 80060dc:	4770      	bx	lr

080060de <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80060de:	b480      	push	{r7}
 80060e0:	b083      	sub	sp, #12
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80060e6:	bf00      	nop
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bc80      	pop	{r7}
 80060ee:	4770      	bx	lr

080060f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bc80      	pop	{r7}
 8006100:	4770      	bx	lr

08006102 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006102:	b480      	push	{r7}
 8006104:	b083      	sub	sp, #12
 8006106:	af00      	add	r7, sp, #0
 8006108:	6078      	str	r0, [r7, #4]
 800610a:	460b      	mov	r3, r1
 800610c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800610e:	bf00      	nop
 8006110:	370c      	adds	r7, #12
 8006112:	46bd      	mov	sp, r7
 8006114:	bc80      	pop	{r7}
 8006116:	4770      	bx	lr

08006118 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006124:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0320 	and.w	r3, r3, #32
 8006130:	2b00      	cmp	r3, #0
 8006132:	d12a      	bne.n	800618a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	68da      	ldr	r2, [r3, #12]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006148:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	695a      	ldr	r2, [r3, #20]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0201 	bic.w	r2, r2, #1
 8006158:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	695a      	ldr	r2, [r3, #20]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006168:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2220      	movs	r2, #32
 800616e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006176:	2b01      	cmp	r3, #1
 8006178:	d107      	bne.n	800618a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68da      	ldr	r2, [r3, #12]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f022 0210 	bic.w	r2, r2, #16
 8006188:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800618e:	2b01      	cmp	r3, #1
 8006190:	d106      	bne.n	80061a0 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006196:	4619      	mov	r1, r3
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f7ff ffb2 	bl	8006102 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800619e:	e002      	b.n	80061a6 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f7fb fecf 	bl	8001f44 <HAL_UART_RxCpltCallback>
}
 80061a6:	bf00      	nop
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}

080061ae <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b084      	sub	sp, #16
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ba:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d108      	bne.n	80061d6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80061c8:	085b      	lsrs	r3, r3, #1
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	4619      	mov	r1, r3
 80061ce:	68f8      	ldr	r0, [r7, #12]
 80061d0:	f7ff ff97 	bl	8006102 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80061d4:	e002      	b.n	80061dc <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80061d6:	68f8      	ldr	r0, [r7, #12]
 80061d8:	f7ff ff81 	bl	80060de <HAL_UART_RxHalfCpltCallback>
}
 80061dc:	bf00      	nop
 80061de:	3710      	adds	r7, #16
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80061ec:	2300      	movs	r3, #0
 80061ee:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	695b      	ldr	r3, [r3, #20]
 80061fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006200:	2b00      	cmp	r3, #0
 8006202:	bf14      	ite	ne
 8006204:	2301      	movne	r3, #1
 8006206:	2300      	moveq	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b21      	cmp	r3, #33	; 0x21
 8006216:	d108      	bne.n	800622a <UART_DMAError+0x46>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d005      	beq.n	800622a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	2200      	movs	r2, #0
 8006222:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006224:	68b8      	ldr	r0, [r7, #8]
 8006226:	f000 f88b 	bl	8006340 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	695b      	ldr	r3, [r3, #20]
 8006230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006234:	2b00      	cmp	r3, #0
 8006236:	bf14      	ite	ne
 8006238:	2301      	movne	r3, #1
 800623a:	2300      	moveq	r3, #0
 800623c:	b2db      	uxtb	r3, r3
 800623e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b22      	cmp	r3, #34	; 0x22
 800624a:	d108      	bne.n	800625e <UART_DMAError+0x7a>
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d005      	beq.n	800625e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	2200      	movs	r2, #0
 8006256:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006258:	68b8      	ldr	r0, [r7, #8]
 800625a:	f000 f886 	bl	800636a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006262:	f043 0210 	orr.w	r2, r3, #16
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800626a:	68b8      	ldr	r0, [r7, #8]
 800626c:	f7ff ff40 	bl	80060f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006270:	bf00      	nop
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	4613      	mov	r3, r2
 8006284:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	88fa      	ldrh	r2, [r7, #6]
 8006290:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2200      	movs	r2, #0
 8006296:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2222      	movs	r2, #34	; 0x22
 800629c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a4:	4a23      	ldr	r2, [pc, #140]	; (8006334 <UART_Start_Receive_DMA+0xbc>)
 80062a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ac:	4a22      	ldr	r2, [pc, #136]	; (8006338 <UART_Start_Receive_DMA+0xc0>)
 80062ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b4:	4a21      	ldr	r2, [pc, #132]	; (800633c <UART_Start_Receive_DMA+0xc4>)
 80062b6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062bc:	2200      	movs	r2, #0
 80062be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80062c0:	f107 0308 	add.w	r3, r7, #8
 80062c4:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	3304      	adds	r3, #4
 80062d0:	4619      	mov	r1, r3
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	88fb      	ldrh	r3, [r7, #6]
 80062d8:	f7fd fb1a 	bl	8003910 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80062dc:	2300      	movs	r3, #0
 80062de:	613b      	str	r3, [r7, #16]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	613b      	str	r3, [r7, #16]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	613b      	str	r3, [r7, #16]
 80062f0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68da      	ldr	r2, [r3, #12]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006308:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	695a      	ldr	r2, [r3, #20]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f042 0201 	orr.w	r2, r2, #1
 8006318:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	695a      	ldr	r2, [r3, #20]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006328:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3718      	adds	r7, #24
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	08006119 	.word	0x08006119
 8006338:	080061af 	.word	0x080061af
 800633c:	080061e5 	.word	0x080061e5

08006340 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006356:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	bc80      	pop	{r7}
 8006368:	4770      	bx	lr

0800636a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800636a:	b480      	push	{r7}
 800636c:	b083      	sub	sp, #12
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68da      	ldr	r2, [r3, #12]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006380:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	695a      	ldr	r2, [r3, #20]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0201 	bic.w	r2, r2, #1
 8006390:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006396:	2b01      	cmp	r3, #1
 8006398:	d107      	bne.n	80063aa <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68da      	ldr	r2, [r3, #12]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 0210 	bic.w	r2, r2, #16
 80063a8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2220      	movs	r2, #32
 80063ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80063b8:	bf00      	nop
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	bc80      	pop	{r7}
 80063c0:	4770      	bx	lr

080063c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b084      	sub	sp, #16
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f7ff fe87 	bl	80060f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063e2:	bf00      	nop
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}

080063ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b085      	sub	sp, #20
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b21      	cmp	r3, #33	; 0x21
 80063fc:	d13e      	bne.n	800647c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006406:	d114      	bne.n	8006432 <UART_Transmit_IT+0x48>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d110      	bne.n	8006432 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a1b      	ldr	r3, [r3, #32]
 8006414:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	881b      	ldrh	r3, [r3, #0]
 800641a:	461a      	mov	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006424:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	1c9a      	adds	r2, r3, #2
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	621a      	str	r2, [r3, #32]
 8006430:	e008      	b.n	8006444 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	1c59      	adds	r1, r3, #1
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	6211      	str	r1, [r2, #32]
 800643c:	781a      	ldrb	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006448:	b29b      	uxth	r3, r3
 800644a:	3b01      	subs	r3, #1
 800644c:	b29b      	uxth	r3, r3
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	4619      	mov	r1, r3
 8006452:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006454:	2b00      	cmp	r3, #0
 8006456:	d10f      	bne.n	8006478 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68da      	ldr	r2, [r3, #12]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006466:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006476:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006478:	2300      	movs	r3, #0
 800647a:	e000      	b.n	800647e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800647c:	2302      	movs	r3, #2
  }
}
 800647e:	4618      	mov	r0, r3
 8006480:	3714      	adds	r7, #20
 8006482:	46bd      	mov	sp, r7
 8006484:	bc80      	pop	{r7}
 8006486:	4770      	bx	lr

08006488 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800649e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f7ff fe0f 	bl	80060cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b086      	sub	sp, #24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	2b22      	cmp	r3, #34	; 0x22
 80064ca:	f040 8099 	bne.w	8006600 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064d6:	d117      	bne.n	8006508 <UART_Receive_IT+0x50>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	691b      	ldr	r3, [r3, #16]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d113      	bne.n	8006508 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80064e0:	2300      	movs	r3, #0
 80064e2:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e8:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064f6:	b29a      	uxth	r2, r3
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006500:	1c9a      	adds	r2, r3, #2
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	629a      	str	r2, [r3, #40]	; 0x28
 8006506:	e026      	b.n	8006556 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800650e:	2300      	movs	r3, #0
 8006510:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800651a:	d007      	beq.n	800652c <UART_Receive_IT+0x74>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d10a      	bne.n	800653a <UART_Receive_IT+0x82>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d106      	bne.n	800653a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	b2da      	uxtb	r2, r3
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	701a      	strb	r2, [r3, #0]
 8006538:	e008      	b.n	800654c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	b2db      	uxtb	r3, r3
 8006542:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006546:	b2da      	uxtb	r2, r3
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006550:	1c5a      	adds	r2, r3, #1
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800655a:	b29b      	uxth	r3, r3
 800655c:	3b01      	subs	r3, #1
 800655e:	b29b      	uxth	r3, r3
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	4619      	mov	r1, r3
 8006564:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006566:	2b00      	cmp	r3, #0
 8006568:	d148      	bne.n	80065fc <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68da      	ldr	r2, [r3, #12]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f022 0220 	bic.w	r2, r2, #32
 8006578:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006588:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	695a      	ldr	r2, [r3, #20]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f022 0201 	bic.w	r2, r2, #1
 8006598:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d123      	bne.n	80065f2 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 0210 	bic.w	r2, r2, #16
 80065be:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0310 	and.w	r3, r3, #16
 80065ca:	2b10      	cmp	r3, #16
 80065cc:	d10a      	bne.n	80065e4 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065ce:	2300      	movs	r3, #0
 80065d0:	60fb      	str	r3, [r7, #12]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	60fb      	str	r3, [r7, #12]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	60fb      	str	r3, [r7, #12]
 80065e2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80065e8:	4619      	mov	r1, r3
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7ff fd89 	bl	8006102 <HAL_UARTEx_RxEventCallback>
 80065f0:	e002      	b.n	80065f8 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f7fb fca6 	bl	8001f44 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80065f8:	2300      	movs	r3, #0
 80065fa:	e002      	b.n	8006602 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80065fc:	2300      	movs	r3, #0
 80065fe:	e000      	b.n	8006602 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006600:	2302      	movs	r3, #2
  }
}
 8006602:	4618      	mov	r0, r3
 8006604:	3718      	adds	r7, #24
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
	...

0800660c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	68da      	ldr	r2, [r3, #12]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	689a      	ldr	r2, [r3, #8]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	431a      	orrs	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	695b      	ldr	r3, [r3, #20]
 8006638:	4313      	orrs	r3, r2
 800663a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006646:	f023 030c 	bic.w	r3, r3, #12
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	6812      	ldr	r2, [r2, #0]
 800664e:	68b9      	ldr	r1, [r7, #8]
 8006650:	430b      	orrs	r3, r1
 8006652:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	699a      	ldr	r2, [r3, #24]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a2c      	ldr	r2, [pc, #176]	; (8006720 <UART_SetConfig+0x114>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d103      	bne.n	800667c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006674:	f7fe fcb4 	bl	8004fe0 <HAL_RCC_GetPCLK2Freq>
 8006678:	60f8      	str	r0, [r7, #12]
 800667a:	e002      	b.n	8006682 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800667c:	f7fe fc9c 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8006680:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	4613      	mov	r3, r2
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4413      	add	r3, r2
 800668a:	009a      	lsls	r2, r3, #2
 800668c:	441a      	add	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	fbb2 f3f3 	udiv	r3, r2, r3
 8006698:	4a22      	ldr	r2, [pc, #136]	; (8006724 <UART_SetConfig+0x118>)
 800669a:	fba2 2303 	umull	r2, r3, r2, r3
 800669e:	095b      	lsrs	r3, r3, #5
 80066a0:	0119      	lsls	r1, r3, #4
 80066a2:	68fa      	ldr	r2, [r7, #12]
 80066a4:	4613      	mov	r3, r2
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	4413      	add	r3, r2
 80066aa:	009a      	lsls	r2, r3, #2
 80066ac:	441a      	add	r2, r3
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80066b8:	4b1a      	ldr	r3, [pc, #104]	; (8006724 <UART_SetConfig+0x118>)
 80066ba:	fba3 0302 	umull	r0, r3, r3, r2
 80066be:	095b      	lsrs	r3, r3, #5
 80066c0:	2064      	movs	r0, #100	; 0x64
 80066c2:	fb00 f303 	mul.w	r3, r0, r3
 80066c6:	1ad3      	subs	r3, r2, r3
 80066c8:	011b      	lsls	r3, r3, #4
 80066ca:	3332      	adds	r3, #50	; 0x32
 80066cc:	4a15      	ldr	r2, [pc, #84]	; (8006724 <UART_SetConfig+0x118>)
 80066ce:	fba2 2303 	umull	r2, r3, r2, r3
 80066d2:	095b      	lsrs	r3, r3, #5
 80066d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066d8:	4419      	add	r1, r3
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	4613      	mov	r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	4413      	add	r3, r2
 80066e2:	009a      	lsls	r2, r3, #2
 80066e4:	441a      	add	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80066f0:	4b0c      	ldr	r3, [pc, #48]	; (8006724 <UART_SetConfig+0x118>)
 80066f2:	fba3 0302 	umull	r0, r3, r3, r2
 80066f6:	095b      	lsrs	r3, r3, #5
 80066f8:	2064      	movs	r0, #100	; 0x64
 80066fa:	fb00 f303 	mul.w	r3, r0, r3
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	011b      	lsls	r3, r3, #4
 8006702:	3332      	adds	r3, #50	; 0x32
 8006704:	4a07      	ldr	r2, [pc, #28]	; (8006724 <UART_SetConfig+0x118>)
 8006706:	fba2 2303 	umull	r2, r3, r2, r3
 800670a:	095b      	lsrs	r3, r3, #5
 800670c:	f003 020f 	and.w	r2, r3, #15
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	440a      	add	r2, r1
 8006716:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006718:	bf00      	nop
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	40013800 	.word	0x40013800
 8006724:	51eb851f 	.word	0x51eb851f

08006728 <__libc_init_array>:
 8006728:	b570      	push	{r4, r5, r6, lr}
 800672a:	2500      	movs	r5, #0
 800672c:	4e0c      	ldr	r6, [pc, #48]	; (8006760 <__libc_init_array+0x38>)
 800672e:	4c0d      	ldr	r4, [pc, #52]	; (8006764 <__libc_init_array+0x3c>)
 8006730:	1ba4      	subs	r4, r4, r6
 8006732:	10a4      	asrs	r4, r4, #2
 8006734:	42a5      	cmp	r5, r4
 8006736:	d109      	bne.n	800674c <__libc_init_array+0x24>
 8006738:	f000 f868 	bl	800680c <_init>
 800673c:	2500      	movs	r5, #0
 800673e:	4e0a      	ldr	r6, [pc, #40]	; (8006768 <__libc_init_array+0x40>)
 8006740:	4c0a      	ldr	r4, [pc, #40]	; (800676c <__libc_init_array+0x44>)
 8006742:	1ba4      	subs	r4, r4, r6
 8006744:	10a4      	asrs	r4, r4, #2
 8006746:	42a5      	cmp	r5, r4
 8006748:	d105      	bne.n	8006756 <__libc_init_array+0x2e>
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006750:	4798      	blx	r3
 8006752:	3501      	adds	r5, #1
 8006754:	e7ee      	b.n	8006734 <__libc_init_array+0xc>
 8006756:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800675a:	4798      	blx	r3
 800675c:	3501      	adds	r5, #1
 800675e:	e7f2      	b.n	8006746 <__libc_init_array+0x1e>
 8006760:	0800689c 	.word	0x0800689c
 8006764:	0800689c 	.word	0x0800689c
 8006768:	0800689c 	.word	0x0800689c
 800676c:	080068a0 	.word	0x080068a0

08006770 <memset>:
 8006770:	4603      	mov	r3, r0
 8006772:	4402      	add	r2, r0
 8006774:	4293      	cmp	r3, r2
 8006776:	d100      	bne.n	800677a <memset+0xa>
 8006778:	4770      	bx	lr
 800677a:	f803 1b01 	strb.w	r1, [r3], #1
 800677e:	e7f9      	b.n	8006774 <memset+0x4>

08006780 <round>:
 8006780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006782:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006786:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 800678a:	2c13      	cmp	r4, #19
 800678c:	4606      	mov	r6, r0
 800678e:	460d      	mov	r5, r1
 8006790:	460b      	mov	r3, r1
 8006792:	468c      	mov	ip, r1
 8006794:	4602      	mov	r2, r0
 8006796:	dc17      	bgt.n	80067c8 <round+0x48>
 8006798:	2c00      	cmp	r4, #0
 800679a:	da09      	bge.n	80067b0 <round+0x30>
 800679c:	3401      	adds	r4, #1
 800679e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80067a2:	d103      	bne.n	80067ac <round+0x2c>
 80067a4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80067a8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80067ac:	2200      	movs	r2, #0
 80067ae:	e028      	b.n	8006802 <round+0x82>
 80067b0:	4915      	ldr	r1, [pc, #84]	; (8006808 <round+0x88>)
 80067b2:	4121      	asrs	r1, r4
 80067b4:	420d      	tst	r5, r1
 80067b6:	d100      	bne.n	80067ba <round+0x3a>
 80067b8:	b178      	cbz	r0, 80067da <round+0x5a>
 80067ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80067be:	4123      	asrs	r3, r4
 80067c0:	4463      	add	r3, ip
 80067c2:	ea23 0301 	bic.w	r3, r3, r1
 80067c6:	e7f1      	b.n	80067ac <round+0x2c>
 80067c8:	2c33      	cmp	r4, #51	; 0x33
 80067ca:	dd09      	ble.n	80067e0 <round+0x60>
 80067cc:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80067d0:	d103      	bne.n	80067da <round+0x5a>
 80067d2:	f7f9 fd2f 	bl	8000234 <__adddf3>
 80067d6:	4606      	mov	r6, r0
 80067d8:	460d      	mov	r5, r1
 80067da:	4630      	mov	r0, r6
 80067dc:	4629      	mov	r1, r5
 80067de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067e0:	f04f 30ff 	mov.w	r0, #4294967295
 80067e4:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80067e8:	40f8      	lsrs	r0, r7
 80067ea:	4206      	tst	r6, r0
 80067ec:	d0f5      	beq.n	80067da <round+0x5a>
 80067ee:	2101      	movs	r1, #1
 80067f0:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80067f4:	fa01 f404 	lsl.w	r4, r1, r4
 80067f8:	1932      	adds	r2, r6, r4
 80067fa:	bf28      	it	cs
 80067fc:	185b      	addcs	r3, r3, r1
 80067fe:	ea22 0200 	bic.w	r2, r2, r0
 8006802:	4619      	mov	r1, r3
 8006804:	4610      	mov	r0, r2
 8006806:	e7e6      	b.n	80067d6 <round+0x56>
 8006808:	000fffff 	.word	0x000fffff

0800680c <_init>:
 800680c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800680e:	bf00      	nop
 8006810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006812:	bc08      	pop	{r3}
 8006814:	469e      	mov	lr, r3
 8006816:	4770      	bx	lr

08006818 <_fini>:
 8006818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800681a:	bf00      	nop
 800681c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800681e:	bc08      	pop	{r3}
 8006820:	469e      	mov	lr, r3
 8006822:	4770      	bx	lr
