{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477613949526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477613949534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 22:19:08 2016 " "Processing started: Thu Oct 27 22:19:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477613949534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613949534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613949534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477613951316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessor-behavior " "Found design unit 1: microprocessor-behavior" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477613998809 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477613998809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613998809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477613999044 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display_segs6 microprocessor.vhd(9) " "VHDL Signal Declaration warning at microprocessor.vhd(9): used implicit default value for signal \"display_segs6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477613999135 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_all microprocessor.vhd(65) " "Verilog HDL or VHDL warning at microprocessor.vhd(65): object \"reset_all\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477613999344 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slow_clock microprocessor.vhd(101) " "VHDL Process Statement warning at microprocessor.vhd(101): signal \"slow_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999346 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(129) " "VHDL Process Statement warning at microprocessor.vhd(129): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999347 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(201) " "VHDL Process Statement warning at microprocessor.vhd(201): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999401 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC microprocessor.vhd(203) " "VHDL Process Statement warning at microprocessor.vhd(203): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999401 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(205) " "VHDL Process Statement warning at microprocessor.vhd(205): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999402 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC microprocessor.vhd(207) " "VHDL Process Statement warning at microprocessor.vhd(207): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999402 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(209) " "VHDL Process Statement warning at microprocessor.vhd(209): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999402 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 microprocessor.vhd(211) " "VHDL Process Statement warning at microprocessor.vhd(211): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999402 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(216) " "VHDL Process Statement warning at microprocessor.vhd(216): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999403 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 microprocessor.vhd(218) " "VHDL Process Statement warning at microprocessor.vhd(218): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999403 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(220) " "VHDL Process Statement warning at microprocessor.vhd(220): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999403 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(224) " "VHDL Process Statement warning at microprocessor.vhd(224): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999403 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR microprocessor.vhd(227) " "VHDL Process Statement warning at microprocessor.vhd(227): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999403 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(229) " "VHDL Process Statement warning at microprocessor.vhd(229): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999403 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDM microprocessor.vhd(231) " "VHDL Process Statement warning at microprocessor.vhd(231): signal \"RDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999404 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(242) " "VHDL Process Statement warning at microprocessor.vhd(242): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999405 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA1 microprocessor.vhd(244) " "VHDL Process Statement warning at microprocessor.vhd(244): signal \"BUS_ULA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999405 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA2 microprocessor.vhd(244) " "VHDL Process Statement warning at microprocessor.vhd(244): signal \"BUS_ULA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999405 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(246) " "VHDL Process Statement warning at microprocessor.vhd(246): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999407 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA1 microprocessor.vhd(248) " "VHDL Process Statement warning at microprocessor.vhd(248): signal \"BUS_ULA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999407 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA2 microprocessor.vhd(248) " "VHDL Process Statement warning at microprocessor.vhd(248): signal \"BUS_ULA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999407 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA1 microprocessor.vhd(252) " "VHDL Process Statement warning at microprocessor.vhd(252): signal \"BUS_ULA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999408 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA2 microprocessor.vhd(252) " "VHDL Process Statement warning at microprocessor.vhd(252): signal \"BUS_ULA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999408 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(259) " "VHDL Process Statement warning at microprocessor.vhd(259): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999408 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(261) " "VHDL Process Statement warning at microprocessor.vhd(261): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999409 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(265) " "VHDL Process Statement warning at microprocessor.vhd(265): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999409 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(267) " "VHDL Process Statement warning at microprocessor.vhd(267): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999409 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(271) " "VHDL Process Statement warning at microprocessor.vhd(271): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999409 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(273) " "VHDL Process Statement warning at microprocessor.vhd(273): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999409 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(277) " "VHDL Process Statement warning at microprocessor.vhd(277): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999409 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(279) " "VHDL Process Statement warning at microprocessor.vhd(279): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999410 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(283) " "VHDL Process Statement warning at microprocessor.vhd(283): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999410 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(285) " "VHDL Process Statement warning at microprocessor.vhd(285): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999410 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(289) " "VHDL Process Statement warning at microprocessor.vhd(289): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999410 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(291) " "VHDL Process Statement warning at microprocessor.vhd(291): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999410 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(299) " "VHDL Process Statement warning at microprocessor.vhd(299): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999411 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PRIN_MEM microprocessor.vhd(301) " "VHDL Process Statement warning at microprocessor.vhd(301): signal \"PRIN_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999411 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REM1 microprocessor.vhd(301) " "VHDL Process Statement warning at microprocessor.vhd(301): signal \"REM1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999411 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(303) " "VHDL Process Statement warning at microprocessor.vhd(303): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999411 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDM microprocessor.vhd(305) " "VHDL Process Statement warning at microprocessor.vhd(305): signal \"RDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999411 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REM1 microprocessor.vhd(305) " "VHDL Process Statement warning at microprocessor.vhd(305): signal \"REM1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999411 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(310) " "VHDL Process Statement warning at microprocessor.vhd(310): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999412 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDM microprocessor.vhd(312) " "VHDL Process Statement warning at microprocessor.vhd(312): signal \"RDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999412 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(321) " "VHDL Process Statement warning at microprocessor.vhd(321): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999412 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(326) " "VHDL Process Statement warning at microprocessor.vhd(326): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999412 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC microprocessor.vhd(329) " "VHDL Process Statement warning at microprocessor.vhd(329): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999413 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(340) " "VHDL Process Statement warning at microprocessor.vhd(340): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999413 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC microprocessor.vhd(343) " "VHDL Process Statement warning at microprocessor.vhd(343): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999413 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(353) " "VHDL Process Statement warning at microprocessor.vhd(353): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999414 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR microprocessor.vhd(355) " "VHDL Process Statement warning at microprocessor.vhd(355): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999414 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(359) " "VHDL Process Statement warning at microprocessor.vhd(359): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999415 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(361) " "VHDL Process Statement warning at microprocessor.vhd(361): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999415 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(363) " "VHDL Process Statement warning at microprocessor.vhd(363): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999415 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(365) " "VHDL Process Statement warning at microprocessor.vhd(365): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999415 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT1 microprocessor.vhd(370) " "VHDL Process Statement warning at microprocessor.vhd(370): signal \"BUS_INT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999415 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT2 microprocessor.vhd(370) " "VHDL Process Statement warning at microprocessor.vhd(370): signal \"BUS_INT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999415 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT3 microprocessor.vhd(377) " "VHDL Process Statement warning at microprocessor.vhd(377): signal \"BUS_INT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999416 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(379) " "VHDL Process Statement warning at microprocessor.vhd(379): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999416 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIC_MEM microprocessor.vhd(380) " "VHDL Process Statement warning at microprocessor.vhd(380): signal \"MIC_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999416 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(380) " "VHDL Process Statement warning at microprocessor.vhd(380): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477613999416 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MIC_MEM microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"MIC_MEM\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999481 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA1 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_ULA1\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999527 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA2 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_ULA2\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999528 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_EXT3 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_EXT3\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999528 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999528 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ACC microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"ACC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999529 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999529 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999529 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RDM microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"RDM\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999530 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REM1 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"REM1\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999530 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999531 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT1 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_INT1\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999532 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT2 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_INT2\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999532 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT3 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_INT3\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999532 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MPC microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"MPC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999533 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SC microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"SC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477613999534 "|microprocessor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MIC_MEM\[5..10\] microprocessor.vhd(35) " "Using initial value X (don't care) for net \"MIC_MEM\[5..10\]\" at microprocessor.vhd(35)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999592 "|microprocessor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MIC_MEM\[17..1023\] microprocessor.vhd(35) " "Using initial value X (don't care) for net \"MIC_MEM\[17..1023\]\" at microprocessor.vhd(35)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999595 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[1\] microprocessor.vhd(162) " "Inferred latch for \"SC\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999652 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[2\] microprocessor.vhd(162) " "Inferred latch for \"SC\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999652 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[3\] microprocessor.vhd(162) " "Inferred latch for \"SC\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999652 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[4\] microprocessor.vhd(162) " "Inferred latch for \"SC\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999653 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[5\] microprocessor.vhd(162) " "Inferred latch for \"SC\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999653 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[6\] microprocessor.vhd(162) " "Inferred latch for \"SC\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999654 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[7\] microprocessor.vhd(162) " "Inferred latch for \"SC\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999655 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[8\] microprocessor.vhd(162) " "Inferred latch for \"SC\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999655 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[9\] microprocessor.vhd(162) " "Inferred latch for \"SC\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999656 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[10\] microprocessor.vhd(162) " "Inferred latch for \"SC\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999656 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[11\] microprocessor.vhd(162) " "Inferred latch for \"SC\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999657 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[12\] microprocessor.vhd(162) " "Inferred latch for \"SC\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999658 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[13\] microprocessor.vhd(162) " "Inferred latch for \"SC\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999658 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[14\] microprocessor.vhd(162) " "Inferred latch for \"SC\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999659 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[15\] microprocessor.vhd(162) " "Inferred latch for \"SC\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999660 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[16\] microprocessor.vhd(162) " "Inferred latch for \"SC\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999660 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[17\] microprocessor.vhd(162) " "Inferred latch for \"SC\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999660 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[18\] microprocessor.vhd(162) " "Inferred latch for \"SC\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999661 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[19\] microprocessor.vhd(162) " "Inferred latch for \"SC\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999661 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[20\] microprocessor.vhd(162) " "Inferred latch for \"SC\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999662 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[21\] microprocessor.vhd(162) " "Inferred latch for \"SC\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999662 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[22\] microprocessor.vhd(162) " "Inferred latch for \"SC\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999663 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[23\] microprocessor.vhd(162) " "Inferred latch for \"SC\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999663 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[24\] microprocessor.vhd(162) " "Inferred latch for \"SC\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999664 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[0\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999664 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[1\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999665 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[2\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999665 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[3\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999665 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[4\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999666 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[5\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999666 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[6\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999666 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[7\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999666 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[8\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999666 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[9\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999667 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999667 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999667 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999667 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999667 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999667 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999668 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999668 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999668 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999668 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999668 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999668 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999669 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999669 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999669 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999669 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999669 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999670 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999670 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999670 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999671 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999671 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999671 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999672 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999672 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999673 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999673 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999673 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999673 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999674 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999674 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] microprocessor.vhd(162) " "Inferred latch for \"IR\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999674 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] microprocessor.vhd(162) " "Inferred latch for \"IR\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999674 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] microprocessor.vhd(162) " "Inferred latch for \"IR\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999674 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] microprocessor.vhd(162) " "Inferred latch for \"IR\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999674 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] microprocessor.vhd(162) " "Inferred latch for \"IR\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999675 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] microprocessor.vhd(162) " "Inferred latch for \"IR\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999675 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] microprocessor.vhd(162) " "Inferred latch for \"IR\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999675 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] microprocessor.vhd(162) " "Inferred latch for \"IR\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999675 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] microprocessor.vhd(162) " "Inferred latch for \"IR\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999675 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] microprocessor.vhd(162) " "Inferred latch for \"IR\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999675 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] microprocessor.vhd(162) " "Inferred latch for \"IR\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999676 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] microprocessor.vhd(162) " "Inferred latch for \"IR\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999676 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] microprocessor.vhd(162) " "Inferred latch for \"IR\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999676 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] microprocessor.vhd(162) " "Inferred latch for \"IR\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999676 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] microprocessor.vhd(162) " "Inferred latch for \"IR\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999676 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] microprocessor.vhd(162) " "Inferred latch for \"IR\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999676 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[4\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999676 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[5\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999677 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[6\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999677 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[7\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999677 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[8\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999677 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[9\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999677 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[10\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999677 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[11\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999678 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[12\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999678 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[13\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999678 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[14\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999678 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[15\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999678 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[0\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999679 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[1\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999679 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[2\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999679 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[3\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999679 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[4\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999680 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[5\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999680 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[6\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999680 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[7\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999680 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[8\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999680 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[9\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999681 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[10\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999681 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[11\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999681 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[12\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999681 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[13\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999681 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[14\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999682 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[15\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999682 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] microprocessor.vhd(162) " "Inferred latch for \"R2\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999682 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] microprocessor.vhd(162) " "Inferred latch for \"R2\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999682 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] microprocessor.vhd(162) " "Inferred latch for \"R2\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999682 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] microprocessor.vhd(162) " "Inferred latch for \"R2\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999682 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] microprocessor.vhd(162) " "Inferred latch for \"R2\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999683 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] microprocessor.vhd(162) " "Inferred latch for \"R2\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999683 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] microprocessor.vhd(162) " "Inferred latch for \"R2\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999683 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] microprocessor.vhd(162) " "Inferred latch for \"R2\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999683 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[8\] microprocessor.vhd(162) " "Inferred latch for \"R2\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999683 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[9\] microprocessor.vhd(162) " "Inferred latch for \"R2\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999684 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[10\] microprocessor.vhd(162) " "Inferred latch for \"R2\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999684 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[11\] microprocessor.vhd(162) " "Inferred latch for \"R2\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999684 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[12\] microprocessor.vhd(162) " "Inferred latch for \"R2\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999684 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[13\] microprocessor.vhd(162) " "Inferred latch for \"R2\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999684 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[14\] microprocessor.vhd(162) " "Inferred latch for \"R2\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999684 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[15\] microprocessor.vhd(162) " "Inferred latch for \"R2\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999685 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] microprocessor.vhd(162) " "Inferred latch for \"R1\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999685 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] microprocessor.vhd(162) " "Inferred latch for \"R1\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999685 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] microprocessor.vhd(162) " "Inferred latch for \"R1\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999685 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] microprocessor.vhd(162) " "Inferred latch for \"R1\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999685 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] microprocessor.vhd(162) " "Inferred latch for \"R1\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999685 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] microprocessor.vhd(162) " "Inferred latch for \"R1\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999686 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] microprocessor.vhd(162) " "Inferred latch for \"R1\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999686 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] microprocessor.vhd(162) " "Inferred latch for \"R1\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999686 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[8\] microprocessor.vhd(162) " "Inferred latch for \"R1\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999686 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[9\] microprocessor.vhd(162) " "Inferred latch for \"R1\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999686 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[10\] microprocessor.vhd(162) " "Inferred latch for \"R1\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999687 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[11\] microprocessor.vhd(162) " "Inferred latch for \"R1\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999687 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[12\] microprocessor.vhd(162) " "Inferred latch for \"R1\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999687 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[13\] microprocessor.vhd(162) " "Inferred latch for \"R1\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999687 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[14\] microprocessor.vhd(162) " "Inferred latch for \"R1\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999688 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[15\] microprocessor.vhd(162) " "Inferred latch for \"R1\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999688 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[0\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999688 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[1\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999688 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[2\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999689 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[3\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999689 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[4\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999689 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[5\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999689 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[6\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999689 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[7\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999690 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[8\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999690 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[9\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999690 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[10\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999691 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[11\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999691 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[12\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999691 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[13\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999692 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[14\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999692 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[15\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999692 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] microprocessor.vhd(162) " "Inferred latch for \"PC\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999693 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] microprocessor.vhd(162) " "Inferred latch for \"PC\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999693 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] microprocessor.vhd(162) " "Inferred latch for \"PC\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999693 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] microprocessor.vhd(162) " "Inferred latch for \"PC\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999693 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] microprocessor.vhd(162) " "Inferred latch for \"PC\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999694 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] microprocessor.vhd(162) " "Inferred latch for \"PC\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999694 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] microprocessor.vhd(162) " "Inferred latch for \"PC\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999694 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] microprocessor.vhd(162) " "Inferred latch for \"PC\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999694 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] microprocessor.vhd(162) " "Inferred latch for \"PC\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999694 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] microprocessor.vhd(162) " "Inferred latch for \"PC\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999695 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] microprocessor.vhd(162) " "Inferred latch for \"PC\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999695 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] microprocessor.vhd(162) " "Inferred latch for \"PC\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999695 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] microprocessor.vhd(162) " "Inferred latch for \"PC\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999695 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] microprocessor.vhd(162) " "Inferred latch for \"PC\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999695 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] microprocessor.vhd(162) " "Inferred latch for \"PC\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999696 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] microprocessor.vhd(162) " "Inferred latch for \"PC\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999696 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999696 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999696 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999697 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999697 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999697 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999697 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999698 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999698 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999699 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999699 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[10\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999699 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[11\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999699 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[12\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999699 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[13\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999700 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[14\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999700 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[15\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999700 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999700 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999701 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999701 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999701 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999702 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999702 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999702 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999702 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999703 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999703 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[10\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999703 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[11\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999703 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[12\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999703 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[13\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999704 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[14\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999704 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[15\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999705 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999705 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999706 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999706 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999707 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999707 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999707 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999708 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999708 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999708 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999708 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[10\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999709 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[11\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999709 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[12\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999709 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[13\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999710 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[14\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999710 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[15\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999710 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999710 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999710 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999711 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999711 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999711 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999712 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999712 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999712 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999712 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999712 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999713 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999713 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999713 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999714 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999714 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999714 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999714 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999714 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999715 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999715 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999715 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999715 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999715 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999716 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999716 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999716 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999716 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999716 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999716 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999717 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999717 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999717 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999717 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999717 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999718 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999718 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999718 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999719 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999719 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999719 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999720 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999720 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999720 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999720 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999721 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999721 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999721 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999722 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999722 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999722 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999723 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999723 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999723 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999724 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999724 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999724 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999725 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999725 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999725 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999726 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999726 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999726 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999727 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999727 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999728 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999728 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999728 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999729 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999729 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999729 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999730 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999730 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999731 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999731 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999731 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999732 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999732 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999732 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999732 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999733 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999733 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999734 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999734 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999734 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999735 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999735 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999735 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999736 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999736 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999736 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999737 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999737 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999738 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999738 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999739 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999739 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999739 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999740 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999740 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999740 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999741 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999741 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999741 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999742 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999742 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999742 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999742 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999743 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999743 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999743 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999743 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999744 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999744 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999744 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999744 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999745 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999745 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999745 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999745 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999746 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999746 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999746 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999746 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999747 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999747 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999747 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999747 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999747 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999748 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999748 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999748 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999748 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999749 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999749 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999749 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999749 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999749 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999750 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999750 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999750 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999750 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999750 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999751 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999751 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999751 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999751 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999752 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999752 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999752 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999753 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999753 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999753 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999753 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999754 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999754 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999754 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999755 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999755 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999756 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999756 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999757 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999757 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999757 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999758 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999758 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999758 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999758 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999759 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999759 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999760 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999760 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999760 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999760 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999760 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999761 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999761 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999761 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999761 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999762 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999762 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999762 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999762 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999762 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999763 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999763 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999764 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999764 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999764 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999765 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999765 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999766 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999766 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999767 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999767 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999767 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999768 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999768 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999768 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999769 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999769 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999769 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999770 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999770 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999770 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999771 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999771 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999772 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999772 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999773 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999773 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999773 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999773 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999774 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999774 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999774 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999775 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999775 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999775 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999775 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999776 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999776 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999777 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999777 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999777 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999778 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999778 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999778 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999778 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999778 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999779 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999779 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999779 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999779 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999779 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999780 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999780 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999780 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999780 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999781 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999781 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999781 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999782 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999782 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999782 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999783 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999783 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999783 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999784 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999784 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999784 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999785 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999785 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999785 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999786 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999786 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999786 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999787 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999787 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999787 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999787 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999788 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999788 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999788 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477613999789 "|microprocessor"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[1\] " "LATCH primitive \"R2\[1\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001565 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[2\] " "LATCH primitive \"R2\[2\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001565 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[3\] " "LATCH primitive \"R2\[3\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001565 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[4\] " "LATCH primitive \"R2\[4\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001565 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[5\] " "LATCH primitive \"R2\[5\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[6\] " "LATCH primitive \"R2\[6\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[7\] " "LATCH primitive \"R2\[7\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[8\] " "LATCH primitive \"R2\[8\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[9\] " "LATCH primitive \"R2\[9\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[10\] " "LATCH primitive \"R2\[10\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[11\] " "LATCH primitive \"R2\[11\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[12\] " "LATCH primitive \"R2\[12\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[13\] " "LATCH primitive \"R2\[13\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[14\] " "LATCH primitive \"R2\[14\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[15\] " "LATCH primitive \"R2\[15\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[1\] " "LATCH primitive \"R1\[1\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[2\] " "LATCH primitive \"R1\[2\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[3\] " "LATCH primitive \"R1\[3\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[4\] " "LATCH primitive \"R1\[4\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[5\] " "LATCH primitive \"R1\[5\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[6\] " "LATCH primitive \"R1\[6\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[7\] " "LATCH primitive \"R1\[7\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[8\] " "LATCH primitive \"R1\[8\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[9\] " "LATCH primitive \"R1\[9\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[10\] " "LATCH primitive \"R1\[10\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[11\] " "LATCH primitive \"R1\[11\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[12\] " "LATCH primitive \"R1\[12\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[13\] " "LATCH primitive \"R1\[13\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[14\] " "LATCH primitive \"R1\[14\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[15\] " "LATCH primitive \"R1\[15\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[0\] " "LATCH primitive \"R1\[0\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001569 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[15\] " "LATCH primitive \"R1\[15\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[14\] " "LATCH primitive \"R1\[14\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[13\] " "LATCH primitive \"R1\[13\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[12\] " "LATCH primitive \"R1\[12\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[11\] " "LATCH primitive \"R1\[11\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[10\] " "LATCH primitive \"R1\[10\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[9\] " "LATCH primitive \"R1\[9\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[8\] " "LATCH primitive \"R1\[8\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[7\] " "LATCH primitive \"R1\[7\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[6\] " "LATCH primitive \"R1\[6\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[5\] " "LATCH primitive \"R1\[5\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[4\] " "LATCH primitive \"R1\[4\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[3\] " "LATCH primitive \"R1\[3\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[2\] " "LATCH primitive \"R1\[2\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[1\] " "LATCH primitive \"R1\[1\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[0\] " "LATCH primitive \"R1\[0\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477614001752 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[0\] GND " "Pin \"display_segs6\[0\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477614003323 "|microprocessor|display_segs6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[1\] GND " "Pin \"display_segs6\[1\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477614003323 "|microprocessor|display_segs6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[2\] GND " "Pin \"display_segs6\[2\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477614003323 "|microprocessor|display_segs6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[3\] GND " "Pin \"display_segs6\[3\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477614003323 "|microprocessor|display_segs6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[4\] GND " "Pin \"display_segs6\[4\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477614003323 "|microprocessor|display_segs6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[5\] GND " "Pin \"display_segs6\[5\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477614003323 "|microprocessor|display_segs6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[6\] GND " "Pin \"display_segs6\[6\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477614003323 "|microprocessor|display_segs6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1477614003323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477614003666 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477614005202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477614006203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477614006203 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477614006614 "|microprocessor|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477614006614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477614006619 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477614006619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477614006619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477614006619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477614006803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 22:20:06 2016 " "Processing ended: Thu Oct 27 22:20:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477614006803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477614006803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477614006803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477614006803 ""}
