// Seed: 3020247927
program module_0;
  assign id_1 = id_1;
  wire id_2;
  reg
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28;
  always @(posedge 1) begin : LABEL_0
    if (1'b0) begin : LABEL_0
      id_4 <= 1'h0;
    end else if (1'b0 | id_10) id_11 <= 1;
  end
  tri  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  =  id_51  ;
  assign id_52 = 1'b0;
endprogram
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5,
    output uwire id_6
    , id_20,
    input tri id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    output wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri id_17,
    output wand id_18
);
  wire id_21;
  assign id_20 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_29 = 0;
  wire id_22;
endmodule
