

================================================================
== Vitis HLS Report for 'process_block_111_112'
================================================================
* Date:           Mon Mar  4 11:08:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  5.832 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  4.900 us|  4.900 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1  |       48|       48|         2|          -|          -|    24|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%Aso = alloca i32 1"   --->   Operation 4 'alloca' 'Aso' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%Asi = alloca i32 1"   --->   Operation 5 'alloca' 'Asi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%Ase = alloca i32 1"   --->   Operation 6 'alloca' 'Ase' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%Asa = alloca i32 1"   --->   Operation 7 'alloca' 'Asa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Amu = alloca i32 1"   --->   Operation 8 'alloca' 'Amu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Amo = alloca i32 1"   --->   Operation 9 'alloca' 'Amo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Ami = alloca i32 1"   --->   Operation 10 'alloca' 'Ami' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Ame = alloca i32 1"   --->   Operation 11 'alloca' 'Ame' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Ama = alloca i32 1"   --->   Operation 12 'alloca' 'Ama' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Aku = alloca i32 1"   --->   Operation 13 'alloca' 'Aku' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Ako = alloca i32 1"   --->   Operation 14 'alloca' 'Ako' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Aki = alloca i32 1"   --->   Operation 15 'alloca' 'Aki' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Ake = alloca i32 1"   --->   Operation 16 'alloca' 'Ake' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Aka = alloca i32 1"   --->   Operation 17 'alloca' 'Aka' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Agu = alloca i32 1"   --->   Operation 18 'alloca' 'Agu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Ago = alloca i32 1"   --->   Operation 19 'alloca' 'Ago' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Agi = alloca i32 1"   --->   Operation 20 'alloca' 'Agi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Age = alloca i32 1"   --->   Operation 21 'alloca' 'Age' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Aga = alloca i32 1"   --->   Operation 22 'alloca' 'Aga' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Abu = alloca i32 1"   --->   Operation 23 'alloca' 'Abu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Abo = alloca i32 1"   --->   Operation 24 'alloca' 'Abo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Abi = alloca i32 1"   --->   Operation 25 'alloca' 'Abi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Abe = alloca i32 1"   --->   Operation 26 'alloca' 'Abe' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Aba = alloca i32 1"   --->   Operation 27 'alloca' 'Aba' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Asu = alloca i32 1"   --->   Operation 28 'alloca' 'Asu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%round = alloca i32 1"   --->   Operation 29 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%state_24_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_24_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 30 'read' 'state_24_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%state_2325_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_2325_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 31 'read' 'state_2325_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%state_22_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_22_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 32 'read' 'state_22_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%state_21_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_21_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 33 'read' 'state_21_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%state_20_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_20_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 34 'read' 'state_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%state_19_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_19_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 35 'read' 'state_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%state_18_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_18_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 36 'read' 'state_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%state_17_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_17_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 37 'read' 'state_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%state_16_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_16_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 38 'read' 'state_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%state_15_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_15_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 39 'read' 'state_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%state_14_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_14_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 40 'read' 'state_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%state_13_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_13_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 41 'read' 'state_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%state_1213_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_1213_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 42 'read' 'state_1213_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%state_11_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_11_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 43 'read' 'state_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%state_10_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_10_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 44 'read' 'state_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%state_9_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_9_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 45 'read' 'state_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%state_8_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_8_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 46 'read' 'state_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%state_7_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_7_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 47 'read' 'state_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%state_6_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_6_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 48 'read' 'state_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%state_5_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_5_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 49 'read' 'state_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%state_4_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_4_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 50 'read' 'state_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%state_3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_3_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 51 'read' 'state_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%state_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_2_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 52 'read' 'state_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%state_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_1_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 53 'read' 'state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%state_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_0_read" [../FalconHLS/code_hls/shake.c:64]   --->   Operation 54 'read' 'state_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln104 = store i5 0, i5 %round" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 55 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_24_read_1, i64 %Asu" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 56 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_0_read_1, i64 %Aba" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 57 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_1_read_1, i64 %Abe" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 58 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_2_read_1, i64 %Abi" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 59 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_3_read_1, i64 %Abo" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 60 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_4_read_1, i64 %Abu" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 61 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_5_read_1, i64 %Aga" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 62 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_6_read_1, i64 %Age" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 63 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_7_read_1, i64 %Agi" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 64 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_8_read_1, i64 %Ago" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 65 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_9_read_1, i64 %Agu" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 66 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_10_read_1, i64 %Aka" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 67 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_11_read_1, i64 %Ake" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 68 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_1213_read_1, i64 %Aki" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 69 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_13_read_1, i64 %Ako" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 70 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_14_read_1, i64 %Aku" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 71 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_15_read_1, i64 %Ama" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 72 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_16_read_1, i64 %Ame" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 73 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_17_read_1, i64 %Ami" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 74 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_18_read_1, i64 %Amo" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 75 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_19_read_1, i64 %Amu" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 76 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_20_read_1, i64 %Asa" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 77 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_21_read_1, i64 %Ase" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 78 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_22_read_1, i64 %Asi" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 79 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %state_2325_read_1, i64 %Aso" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 80 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 81 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%round_1 = load i5 %round" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 82 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i5 %round_1" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 83 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.36ns)   --->   "%icmp_ln104 = icmp_eq  i5 %round_1, i5 24" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 84 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.78ns)   --->   "%add_ln104 = add i5 %round_1, i5 1" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 86 'add' 'add_ln104' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc.split, void %for.end" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 87 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%RC_addr = getelementptr i64 %RC, i64 0, i64 %zext_ln104" [../FalconHLS/code_hls/shake.c:130]   --->   Operation 88 'getelementptr' 'RC_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%RC_load = load i5 %RC_addr" [../FalconHLS/code_hls/shake.c:130]   --->   Operation 89 'load' 'RC_load' <Predicate = (!icmp_ln104)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_2 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln104 = store i5 %add_ln104, i5 %round" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 90 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%Aso_load_1 = load i64 %Aso" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 91 'load' 'Aso_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%Asi_load_1 = load i64 %Asi" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 92 'load' 'Asi_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%Ase_load_1 = load i64 %Ase" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 93 'load' 'Ase_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%Asa_load_1 = load i64 %Asa" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 94 'load' 'Asa_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%Amu_load_1 = load i64 %Amu" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 95 'load' 'Amu_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%Amo_load_1 = load i64 %Amo" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 96 'load' 'Amo_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%Ami_load_1 = load i64 %Ami" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 97 'load' 'Ami_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%Ame_load_1 = load i64 %Ame" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 98 'load' 'Ame_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%Ama_load_1 = load i64 %Ama" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 99 'load' 'Ama_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%Aku_load_1 = load i64 %Aku" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 100 'load' 'Aku_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%Ako_load_1 = load i64 %Ako" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 101 'load' 'Ako_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%Aki_load_1 = load i64 %Aki" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 102 'load' 'Aki_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%Ake_load_1 = load i64 %Ake" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 103 'load' 'Ake_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%Aka_load_1 = load i64 %Aka" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 104 'load' 'Aka_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%Agu_load_1 = load i64 %Agu" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 105 'load' 'Agu_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%Ago_load_1 = load i64 %Ago" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 106 'load' 'Ago_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%Agi_load_1 = load i64 %Agi" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 107 'load' 'Agi_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%Age_load_1 = load i64 %Age" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 108 'load' 'Age_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%Aga_load_1 = load i64 %Aga" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 109 'load' 'Aga_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%Abu_load_1 = load i64 %Abu" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 110 'load' 'Abu_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%Abo_load_1 = load i64 %Abo" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 111 'load' 'Abo_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%Abi_load_1 = load i64 %Abi" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 112 'load' 'Abi_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%Abe_load_1 = load i64 %Abe" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 113 'load' 'Abe_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%Aba_load_1 = load i64 %Aba" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 114 'load' 'Aba_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%Asu_load_1 = load i64 %Asu" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 115 'load' 'Asu_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1600 <undef>, i64 %Aba_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 116 'insertvalue' 'mrv' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1600 %mrv, i64 %Abe_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 117 'insertvalue' 'mrv_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1600 %mrv_1, i64 %Abi_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 118 'insertvalue' 'mrv_2' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1600 %mrv_2, i64 %Abo_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 119 'insertvalue' 'mrv_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1600 %mrv_3, i64 %Abu_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 120 'insertvalue' 'mrv_4' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1600 %mrv_4, i64 %Aga_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 121 'insertvalue' 'mrv_5' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1600 %mrv_5, i64 %Age_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 122 'insertvalue' 'mrv_6' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1600 %mrv_6, i64 %Agi_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 123 'insertvalue' 'mrv_7' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1600 %mrv_7, i64 %Ago_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 124 'insertvalue' 'mrv_8' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1600 %mrv_8, i64 %Agu_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 125 'insertvalue' 'mrv_9' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1600 %mrv_9, i64 %Aka_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 126 'insertvalue' 'mrv_s' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1600 %mrv_s, i64 %Ake_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 127 'insertvalue' 'mrv_10' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1600 %mrv_10, i64 %Aki_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 128 'insertvalue' 'mrv_11' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1600 %mrv_11, i64 %Ako_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 129 'insertvalue' 'mrv_12' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1600 %mrv_12, i64 %Aku_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 130 'insertvalue' 'mrv_13' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1600 %mrv_13, i64 %Ama_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 131 'insertvalue' 'mrv_14' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1600 %mrv_14, i64 %Ame_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 132 'insertvalue' 'mrv_15' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1600 %mrv_15, i64 %Ami_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 133 'insertvalue' 'mrv_16' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1600 %mrv_16, i64 %Amo_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 134 'insertvalue' 'mrv_17' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1600 %mrv_17, i64 %Amu_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 135 'insertvalue' 'mrv_18' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1600 %mrv_18, i64 %Asa_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 136 'insertvalue' 'mrv_19' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1600 %mrv_19, i64 %Ase_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 137 'insertvalue' 'mrv_20' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1600 %mrv_20, i64 %Asi_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 138 'insertvalue' 'mrv_21' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1600 %mrv_21, i64 %Aso_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 139 'insertvalue' 'mrv_22' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1600 %mrv_22, i64 %Asu_load_1" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 140 'insertvalue' 'mrv_23' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln775 = ret i1600 %mrv_23" [../FalconHLS/code_hls/shake.c:775]   --->   Operation 141 'ret' 'ret_ln775' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.83>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%Aso_load = load i64 %Aso" [../FalconHLS/code_hls/shake.c:176]   --->   Operation 142 'load' 'Aso_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%Asi_load = load i64 %Asi" [../FalconHLS/code_hls/shake.c:144]   --->   Operation 143 'load' 'Asi_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%Ase_load = load i64 %Ase" [../FalconHLS/code_hls/shake.c:192]   --->   Operation 144 'load' 'Ase_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%Asa_load = load i64 %Asa" [../FalconHLS/code_hls/shake.c:160]   --->   Operation 145 'load' 'Asa_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%Amu_load = load i64 %Amu" [../FalconHLS/code_hls/shake.c:158]   --->   Operation 146 'load' 'Amu_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%Amo_load = load i64 %Amo" [../FalconHLS/code_hls/shake.c:125]   --->   Operation 147 'load' 'Amo_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%Ami_load = load i64 %Ami" [../FalconHLS/code_hls/shake.c:174]   --->   Operation 148 'load' 'Ami_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%Ame_load = load i64 %Ame" [../FalconHLS/code_hls/shake.c:142]   --->   Operation 149 'load' 'Ame_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%Ama_load = load i64 %Ama" [../FalconHLS/code_hls/shake.c:190]   --->   Operation 150 'load' 'Ama_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%Aku_load = load i64 %Aku" [../FalconHLS/code_hls/shake.c:188]   --->   Operation 151 'load' 'Aku_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%Ako_load = load i64 %Ako" [../FalconHLS/code_hls/shake.c:156]   --->   Operation 152 'load' 'Ako_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%Aki_load = load i64 %Aki" [../FalconHLS/code_hls/shake.c:123]   --->   Operation 153 'load' 'Aki_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%Ake_load = load i64 %Ake" [../FalconHLS/code_hls/shake.c:172]   --->   Operation 154 'load' 'Ake_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%Aka_load = load i64 %Aka" [../FalconHLS/code_hls/shake.c:140]   --->   Operation 155 'load' 'Aka_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%Agu_load = load i64 %Agu" [../FalconHLS/code_hls/shake.c:138]   --->   Operation 156 'load' 'Agu_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%Ago_load = load i64 %Ago" [../FalconHLS/code_hls/shake.c:186]   --->   Operation 157 'load' 'Ago_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%Agi_load = load i64 %Agi" [../FalconHLS/code_hls/shake.c:154]   --->   Operation 158 'load' 'Agi_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%Age_load = load i64 %Age" [../FalconHLS/code_hls/shake.c:121]   --->   Operation 159 'load' 'Age_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%Aga_load = load i64 %Aga" [../FalconHLS/code_hls/shake.c:170]   --->   Operation 160 'load' 'Aga_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%Abu_load = load i64 %Abu" [../FalconHLS/code_hls/shake.c:168]   --->   Operation 161 'load' 'Abu_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%Abo_load = load i64 %Abo" [../FalconHLS/code_hls/shake.c:136]   --->   Operation 162 'load' 'Abo_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%Abi_load = load i64 %Abi" [../FalconHLS/code_hls/shake.c:184]   --->   Operation 163 'load' 'Abi_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%Abe_load = load i64 %Abe" [../FalconHLS/code_hls/shake.c:152]   --->   Operation 164 'load' 'Abe_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%Aba_load = load i64 %Aba" [../FalconHLS/code_hls/shake.c:119]   --->   Operation 165 'load' 'Aba_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%Asu_load = load i64 %Asu" [../FalconHLS/code_hls/shake.c:127]   --->   Operation 166 'load' 'Asu_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../FalconHLS/code_hls/shake.c:68]   --->   Operation 167 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln106 = xor i64 %Aka_load, i64 %Ama_load" [../FalconHLS/code_hls/shake.c:106]   --->   Operation 168 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln106_1 = xor i64 %Aga_load, i64 %Asa_load" [../FalconHLS/code_hls/shake.c:106]   --->   Operation 169 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln106_2 = xor i64 %xor_ln106_1, i64 %Aba_load" [../FalconHLS/code_hls/shake.c:106]   --->   Operation 170 'xor' 'xor_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCa = xor i64 %xor_ln106_2, i64 %xor_ln106" [../FalconHLS/code_hls/shake.c:106]   --->   Operation 171 'xor' 'BCa' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln107 = xor i64 %Ake_load, i64 %Ame_load" [../FalconHLS/code_hls/shake.c:107]   --->   Operation 172 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln107_1 = xor i64 %Age_load, i64 %Ase_load" [../FalconHLS/code_hls/shake.c:107]   --->   Operation 173 'xor' 'xor_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln107_2 = xor i64 %xor_ln107_1, i64 %Abe_load" [../FalconHLS/code_hls/shake.c:107]   --->   Operation 174 'xor' 'xor_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCe = xor i64 %xor_ln107_2, i64 %xor_ln107" [../FalconHLS/code_hls/shake.c:107]   --->   Operation 175 'xor' 'BCe' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln108 = xor i64 %Aki_load, i64 %Ami_load" [../FalconHLS/code_hls/shake.c:108]   --->   Operation 176 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln108_1 = xor i64 %Agi_load, i64 %Asi_load" [../FalconHLS/code_hls/shake.c:108]   --->   Operation 177 'xor' 'xor_ln108_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln108_2 = xor i64 %xor_ln108_1, i64 %Abi_load" [../FalconHLS/code_hls/shake.c:108]   --->   Operation 178 'xor' 'xor_ln108_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCi = xor i64 %xor_ln108_2, i64 %xor_ln108" [../FalconHLS/code_hls/shake.c:108]   --->   Operation 179 'xor' 'BCi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln109 = xor i64 %Ako_load, i64 %Amo_load" [../FalconHLS/code_hls/shake.c:109]   --->   Operation 180 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln109_1 = xor i64 %Ago_load, i64 %Aso_load" [../FalconHLS/code_hls/shake.c:109]   --->   Operation 181 'xor' 'xor_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln109_2 = xor i64 %xor_ln109_1, i64 %Abo_load" [../FalconHLS/code_hls/shake.c:109]   --->   Operation 182 'xor' 'xor_ln109_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCo = xor i64 %xor_ln109_2, i64 %xor_ln109" [../FalconHLS/code_hls/shake.c:109]   --->   Operation 183 'xor' 'BCo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln110 = xor i64 %Agu_load, i64 %Aku_load" [../FalconHLS/code_hls/shake.c:110]   --->   Operation 184 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln110_1 = xor i64 %Abu_load, i64 %Amu_load" [../FalconHLS/code_hls/shake.c:110]   --->   Operation 185 'xor' 'xor_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln110_2 = xor i64 %xor_ln110_1, i64 %Asu_load" [../FalconHLS/code_hls/shake.c:110]   --->   Operation 186 'xor' 'xor_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCu = xor i64 %xor_ln110_2, i64 %xor_ln110" [../FalconHLS/code_hls/shake.c:110]   --->   Operation 187 'xor' 'BCu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %BCe" [../FalconHLS/code_hls/shake.c:113]   --->   Operation 188 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCe, i32 63" [../FalconHLS/code_hls/shake.c:113]   --->   Operation 189 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln113, i1 %tmp" [../FalconHLS/code_hls/shake.c:113]   --->   Operation 190 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.99ns)   --->   "%Da = xor i64 %or_ln, i64 %BCu" [../FalconHLS/code_hls/shake.c:113]   --->   Operation 191 'xor' 'Da' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i64 %BCi" [../FalconHLS/code_hls/shake.c:114]   --->   Operation 192 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCi, i32 63" [../FalconHLS/code_hls/shake.c:114]   --->   Operation 193 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln114, i1 %tmp_166" [../FalconHLS/code_hls/shake.c:114]   --->   Operation 194 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.99ns)   --->   "%De = xor i64 %or_ln5, i64 %BCa" [../FalconHLS/code_hls/shake.c:114]   --->   Operation 195 'xor' 'De' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i64 %BCo" [../FalconHLS/code_hls/shake.c:115]   --->   Operation 196 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCo, i32 63" [../FalconHLS/code_hls/shake.c:115]   --->   Operation 197 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln115, i1 %tmp_167" [../FalconHLS/code_hls/shake.c:115]   --->   Operation 198 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.99ns)   --->   "%Di = xor i64 %or_ln6, i64 %BCe" [../FalconHLS/code_hls/shake.c:115]   --->   Operation 199 'xor' 'Di' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i64 %BCu" [../FalconHLS/code_hls/shake.c:116]   --->   Operation 200 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCu, i32 63" [../FalconHLS/code_hls/shake.c:116]   --->   Operation 201 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln116, i1 %tmp_168" [../FalconHLS/code_hls/shake.c:116]   --->   Operation 202 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.99ns)   --->   "%Do = xor i64 %BCi, i64 %or_ln7" [../FalconHLS/code_hls/shake.c:116]   --->   Operation 203 'xor' 'Do' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i64 %BCa" [../FalconHLS/code_hls/shake.c:117]   --->   Operation 204 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCa, i32 63" [../FalconHLS/code_hls/shake.c:117]   --->   Operation 205 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln117, i1 %tmp_169" [../FalconHLS/code_hls/shake.c:117]   --->   Operation 206 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.99ns)   --->   "%Du = xor i64 %BCo, i64 %or_ln8" [../FalconHLS/code_hls/shake.c:117]   --->   Operation 207 'xor' 'Du' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.99ns)   --->   "%Aba_3 = xor i64 %Da, i64 %Aba_load" [../FalconHLS/code_hls/shake.c:119]   --->   Operation 208 'xor' 'Aba_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.99ns)   --->   "%Age_1 = xor i64 %De, i64 %Age_load" [../FalconHLS/code_hls/shake.c:121]   --->   Operation 209 'xor' 'Age_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i64 %Age_1" [../FalconHLS/code_hls/shake.c:122]   --->   Operation 210 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %Age_1, i32 20, i32 63" [../FalconHLS/code_hls/shake.c:122]   --->   Operation 211 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%BCe_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln122, i44 %lshr_ln" [../FalconHLS/code_hls/shake.c:122]   --->   Operation 212 'bitconcatenate' 'BCe_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.99ns)   --->   "%Aki_1 = xor i64 %Di, i64 %Aki_load" [../FalconHLS/code_hls/shake.c:123]   --->   Operation 213 'xor' 'Aki_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i64 %Aki_1" [../FalconHLS/code_hls/shake.c:124]   --->   Operation 214 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%lshr_ln27 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %Aki_1, i32 21, i32 63" [../FalconHLS/code_hls/shake.c:124]   --->   Operation 215 'partselect' 'lshr_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%BCi_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln124, i43 %lshr_ln27" [../FalconHLS/code_hls/shake.c:124]   --->   Operation 216 'bitconcatenate' 'BCi_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.99ns)   --->   "%Amo_1 = xor i64 %Do, i64 %Amo_load" [../FalconHLS/code_hls/shake.c:125]   --->   Operation 217 'xor' 'Amo_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i64 %Amo_1" [../FalconHLS/code_hls/shake.c:126]   --->   Operation 218 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%lshr_ln28 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %Amo_1, i32 43, i32 63" [../FalconHLS/code_hls/shake.c:126]   --->   Operation 219 'partselect' 'lshr_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%BCo_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln126, i21 %lshr_ln28" [../FalconHLS/code_hls/shake.c:126]   --->   Operation 220 'bitconcatenate' 'BCo_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.99ns)   --->   "%Asu_1 = xor i64 %Du, i64 %Asu_load" [../FalconHLS/code_hls/shake.c:127]   --->   Operation 221 'xor' 'Asu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i64 %Asu_1" [../FalconHLS/code_hls/shake.c:128]   --->   Operation 222 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%lshr_ln29 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %Asu_1, i32 50, i32 63" [../FalconHLS/code_hls/shake.c:128]   --->   Operation 223 'partselect' 'lshr_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%BCu_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln128, i14 %lshr_ln29" [../FalconHLS/code_hls/shake.c:128]   --->   Operation 224 'bitconcatenate' 'BCu_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%xor_ln129 = xor i64 %BCe_1, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:129]   --->   Operation 225 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%and_ln129 = and i64 %BCi_1, i64 %xor_ln129" [../FalconHLS/code_hls/shake.c:129]   --->   Operation 226 'and' 'and_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/2] (3.25ns)   --->   "%RC_load = load i5 %RC_addr" [../FalconHLS/code_hls/shake.c:130]   --->   Operation 227 'load' 'RC_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%xor_ln130 = xor i64 %and_ln129, i64 %Aba_3" [../FalconHLS/code_hls/shake.c:130]   --->   Operation 228 'xor' 'xor_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eba = xor i64 %xor_ln130, i64 %RC_load" [../FalconHLS/code_hls/shake.c:130]   --->   Operation 229 'xor' 'Eba' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%xor_ln131 = xor i64 %BCi_1, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:131]   --->   Operation 230 'xor' 'xor_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%and_ln131 = and i64 %BCo_1, i64 %xor_ln131" [../FalconHLS/code_hls/shake.c:131]   --->   Operation 231 'and' 'and_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebe = xor i64 %and_ln131, i64 %BCe_1" [../FalconHLS/code_hls/shake.c:131]   --->   Operation 232 'xor' 'Ebe' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%xor_ln132 = xor i64 %BCo_1, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:132]   --->   Operation 233 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%and_ln132 = and i64 %BCu_1, i64 %xor_ln132" [../FalconHLS/code_hls/shake.c:132]   --->   Operation 234 'and' 'and_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebi = xor i64 %BCi_1, i64 %and_ln132" [../FalconHLS/code_hls/shake.c:132]   --->   Operation 235 'xor' 'Ebi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%xor_ln133 = xor i64 %BCu_1, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:133]   --->   Operation 236 'xor' 'xor_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%and_ln133 = and i64 %Aba_3, i64 %xor_ln133" [../FalconHLS/code_hls/shake.c:133]   --->   Operation 237 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebo = xor i64 %and_ln133, i64 %BCo_1" [../FalconHLS/code_hls/shake.c:133]   --->   Operation 238 'xor' 'Ebo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%xor_ln134 = xor i64 %Aba_3, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:134]   --->   Operation 239 'xor' 'xor_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%and_ln134 = and i64 %BCe_1, i64 %xor_ln134" [../FalconHLS/code_hls/shake.c:134]   --->   Operation 240 'and' 'and_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebu = xor i64 %and_ln134, i64 %BCu_1" [../FalconHLS/code_hls/shake.c:134]   --->   Operation 241 'xor' 'Ebu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.99ns)   --->   "%Abo_1 = xor i64 %Do, i64 %Abo_load" [../FalconHLS/code_hls/shake.c:136]   --->   Operation 242 'xor' 'Abo_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i64 %Abo_1" [../FalconHLS/code_hls/shake.c:137]   --->   Operation 243 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%lshr_ln30 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %Abo_1, i32 36, i32 63" [../FalconHLS/code_hls/shake.c:137]   --->   Operation 244 'partselect' 'lshr_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%BCa_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln137, i28 %lshr_ln30" [../FalconHLS/code_hls/shake.c:137]   --->   Operation 245 'bitconcatenate' 'BCa_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.99ns)   --->   "%Agu_1 = xor i64 %Du, i64 %Agu_load" [../FalconHLS/code_hls/shake.c:138]   --->   Operation 246 'xor' 'Agu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i64 %Agu_1" [../FalconHLS/code_hls/shake.c:139]   --->   Operation 247 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%lshr_ln31 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %Agu_1, i32 44, i32 63" [../FalconHLS/code_hls/shake.c:139]   --->   Operation 248 'partselect' 'lshr_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%BCe_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln139, i20 %lshr_ln31" [../FalconHLS/code_hls/shake.c:139]   --->   Operation 249 'bitconcatenate' 'BCe_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.99ns)   --->   "%Aka_1 = xor i64 %Da, i64 %Aka_load" [../FalconHLS/code_hls/shake.c:140]   --->   Operation 250 'xor' 'Aka_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i64 %Aka_1" [../FalconHLS/code_hls/shake.c:141]   --->   Operation 251 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%lshr_ln32 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %Aka_1, i32 61, i32 63" [../FalconHLS/code_hls/shake.c:141]   --->   Operation 252 'partselect' 'lshr_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%BCi_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln141, i3 %lshr_ln32" [../FalconHLS/code_hls/shake.c:141]   --->   Operation 253 'bitconcatenate' 'BCi_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.99ns)   --->   "%Ame_1 = xor i64 %De, i64 %Ame_load" [../FalconHLS/code_hls/shake.c:142]   --->   Operation 254 'xor' 'Ame_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i64 %Ame_1" [../FalconHLS/code_hls/shake.c:143]   --->   Operation 255 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%lshr_ln33 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %Ame_1, i32 19, i32 63" [../FalconHLS/code_hls/shake.c:143]   --->   Operation 256 'partselect' 'lshr_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%BCo_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln143, i45 %lshr_ln33" [../FalconHLS/code_hls/shake.c:143]   --->   Operation 257 'bitconcatenate' 'BCo_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.99ns)   --->   "%Asi_1 = xor i64 %Di, i64 %Asi_load" [../FalconHLS/code_hls/shake.c:144]   --->   Operation 258 'xor' 'Asi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %Asi_1" [../FalconHLS/code_hls/shake.c:145]   --->   Operation 259 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%lshr_ln34 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %Asi_1, i32 3, i32 63" [../FalconHLS/code_hls/shake.c:145]   --->   Operation 260 'partselect' 'lshr_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%BCu_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln145, i61 %lshr_ln34" [../FalconHLS/code_hls/shake.c:145]   --->   Operation 261 'bitconcatenate' 'BCu_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%xor_ln146 = xor i64 %BCe_2, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:146]   --->   Operation 262 'xor' 'xor_ln146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%and_ln146 = and i64 %BCi_2, i64 %xor_ln146" [../FalconHLS/code_hls/shake.c:146]   --->   Operation 263 'and' 'and_ln146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ega = xor i64 %and_ln146, i64 %BCa_2" [../FalconHLS/code_hls/shake.c:146]   --->   Operation 264 'xor' 'Ega' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%xor_ln147 = xor i64 %BCi_2, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:147]   --->   Operation 265 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%and_ln147 = and i64 %BCo_2, i64 %xor_ln147" [../FalconHLS/code_hls/shake.c:147]   --->   Operation 266 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ege = xor i64 %and_ln147, i64 %BCe_2" [../FalconHLS/code_hls/shake.c:147]   --->   Operation 267 'xor' 'Ege' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%xor_ln148 = xor i64 %BCo_2, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:148]   --->   Operation 268 'xor' 'xor_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%and_ln148 = and i64 %BCu_2, i64 %xor_ln148" [../FalconHLS/code_hls/shake.c:148]   --->   Operation 269 'and' 'and_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.99ns) (out node of the LUT)   --->   "%Egi = xor i64 %and_ln148, i64 %BCi_2" [../FalconHLS/code_hls/shake.c:148]   --->   Operation 270 'xor' 'Egi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%xor_ln149 = xor i64 %BCu_2, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:149]   --->   Operation 271 'xor' 'xor_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%and_ln149 = and i64 %BCa_2, i64 %xor_ln149" [../FalconHLS/code_hls/shake.c:149]   --->   Operation 272 'and' 'and_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ego = xor i64 %and_ln149, i64 %BCo_2" [../FalconHLS/code_hls/shake.c:149]   --->   Operation 273 'xor' 'Ego' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%xor_ln150 = xor i64 %BCa_2, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:150]   --->   Operation 274 'xor' 'xor_ln150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%and_ln150 = and i64 %BCe_2, i64 %xor_ln150" [../FalconHLS/code_hls/shake.c:150]   --->   Operation 275 'and' 'and_ln150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.99ns) (out node of the LUT)   --->   "%Egu = xor i64 %BCu_2, i64 %and_ln150" [../FalconHLS/code_hls/shake.c:150]   --->   Operation 276 'xor' 'Egu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.99ns)   --->   "%Abe_1 = xor i64 %De, i64 %Abe_load" [../FalconHLS/code_hls/shake.c:152]   --->   Operation 277 'xor' 'Abe_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i64 %Abe_1" [../FalconHLS/code_hls/shake.c:153]   --->   Operation 278 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %Abe_1, i32 63" [../FalconHLS/code_hls/shake.c:153]   --->   Operation 279 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%BCa_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln153, i1 %tmp_170" [../FalconHLS/code_hls/shake.c:153]   --->   Operation 280 'bitconcatenate' 'BCa_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.99ns)   --->   "%Agi_1 = xor i64 %Di, i64 %Agi_load" [../FalconHLS/code_hls/shake.c:154]   --->   Operation 281 'xor' 'Agi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i64 %Agi_1" [../FalconHLS/code_hls/shake.c:155]   --->   Operation 282 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%lshr_ln35 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %Agi_1, i32 58, i32 63" [../FalconHLS/code_hls/shake.c:155]   --->   Operation 283 'partselect' 'lshr_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%BCe_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln155, i6 %lshr_ln35" [../FalconHLS/code_hls/shake.c:155]   --->   Operation 284 'bitconcatenate' 'BCe_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.99ns)   --->   "%Ako_1 = xor i64 %Do, i64 %Ako_load" [../FalconHLS/code_hls/shake.c:156]   --->   Operation 285 'xor' 'Ako_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i64 %Ako_1" [../FalconHLS/code_hls/shake.c:157]   --->   Operation 286 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%lshr_ln36 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %Ako_1, i32 39, i32 63" [../FalconHLS/code_hls/shake.c:157]   --->   Operation 287 'partselect' 'lshr_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%BCi_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln157, i25 %lshr_ln36" [../FalconHLS/code_hls/shake.c:157]   --->   Operation 288 'bitconcatenate' 'BCi_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.99ns)   --->   "%Amu_1 = xor i64 %Du, i64 %Amu_load" [../FalconHLS/code_hls/shake.c:158]   --->   Operation 289 'xor' 'Amu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i64 %Amu_1" [../FalconHLS/code_hls/shake.c:159]   --->   Operation 290 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%lshr_ln37 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %Amu_1, i32 56, i32 63" [../FalconHLS/code_hls/shake.c:159]   --->   Operation 291 'partselect' 'lshr_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%BCo_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln159, i8 %lshr_ln37" [../FalconHLS/code_hls/shake.c:159]   --->   Operation 292 'bitconcatenate' 'BCo_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.99ns)   --->   "%Asa_1 = xor i64 %Da, i64 %Asa_load" [../FalconHLS/code_hls/shake.c:160]   --->   Operation 293 'xor' 'Asa_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i64 %Asa_1" [../FalconHLS/code_hls/shake.c:161]   --->   Operation 294 'trunc' 'trunc_ln161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%lshr_ln38 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %Asa_1, i32 46, i32 63" [../FalconHLS/code_hls/shake.c:161]   --->   Operation 295 'partselect' 'lshr_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%BCu_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln161, i18 %lshr_ln38" [../FalconHLS/code_hls/shake.c:161]   --->   Operation 296 'bitconcatenate' 'BCu_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%xor_ln162 = xor i64 %BCe_3, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:162]   --->   Operation 297 'xor' 'xor_ln162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%and_ln162 = and i64 %BCi_3, i64 %xor_ln162" [../FalconHLS/code_hls/shake.c:162]   --->   Operation 298 'and' 'and_ln162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eka = xor i64 %and_ln162, i64 %BCa_3" [../FalconHLS/code_hls/shake.c:162]   --->   Operation 299 'xor' 'Eka' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%xor_ln163 = xor i64 %BCi_3, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:163]   --->   Operation 300 'xor' 'xor_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%and_ln163 = and i64 %BCo_3, i64 %xor_ln163" [../FalconHLS/code_hls/shake.c:163]   --->   Operation 301 'and' 'and_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eke = xor i64 %BCe_3, i64 %and_ln163" [../FalconHLS/code_hls/shake.c:163]   --->   Operation 302 'xor' 'Eke' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%xor_ln164 = xor i64 %BCo_3, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:164]   --->   Operation 303 'xor' 'xor_ln164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%and_ln164 = and i64 %BCu_3, i64 %xor_ln164" [../FalconHLS/code_hls/shake.c:164]   --->   Operation 304 'and' 'and_ln164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eki = xor i64 %and_ln164, i64 %BCi_3" [../FalconHLS/code_hls/shake.c:164]   --->   Operation 305 'xor' 'Eki' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%xor_ln165 = xor i64 %BCu_3, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:165]   --->   Operation 306 'xor' 'xor_ln165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%and_ln165 = and i64 %BCa_3, i64 %xor_ln165" [../FalconHLS/code_hls/shake.c:165]   --->   Operation 307 'and' 'and_ln165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eko = xor i64 %and_ln165, i64 %BCo_3" [../FalconHLS/code_hls/shake.c:165]   --->   Operation 308 'xor' 'Eko' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%xor_ln166 = xor i64 %BCa_3, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:166]   --->   Operation 309 'xor' 'xor_ln166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%and_ln166 = and i64 %BCe_3, i64 %xor_ln166" [../FalconHLS/code_hls/shake.c:166]   --->   Operation 310 'and' 'and_ln166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eku = xor i64 %and_ln166, i64 %BCu_3" [../FalconHLS/code_hls/shake.c:166]   --->   Operation 311 'xor' 'Eku' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.99ns)   --->   "%Abu_1 = xor i64 %Du, i64 %Abu_load" [../FalconHLS/code_hls/shake.c:168]   --->   Operation 312 'xor' 'Abu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i64 %Abu_1" [../FalconHLS/code_hls/shake.c:169]   --->   Operation 313 'trunc' 'trunc_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln39 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %Abu_1, i32 37, i32 63" [../FalconHLS/code_hls/shake.c:169]   --->   Operation 314 'partselect' 'lshr_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%BCa_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln169, i27 %lshr_ln39" [../FalconHLS/code_hls/shake.c:169]   --->   Operation 315 'bitconcatenate' 'BCa_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.99ns)   --->   "%Aga_1 = xor i64 %Da, i64 %Aga_load" [../FalconHLS/code_hls/shake.c:170]   --->   Operation 316 'xor' 'Aga_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i64 %Aga_1" [../FalconHLS/code_hls/shake.c:171]   --->   Operation 317 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%lshr_ln40 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %Aga_1, i32 28, i32 63" [../FalconHLS/code_hls/shake.c:171]   --->   Operation 318 'partselect' 'lshr_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%BCe_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln171, i36 %lshr_ln40" [../FalconHLS/code_hls/shake.c:171]   --->   Operation 319 'bitconcatenate' 'BCe_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.99ns)   --->   "%Ake_1 = xor i64 %De, i64 %Ake_load" [../FalconHLS/code_hls/shake.c:172]   --->   Operation 320 'xor' 'Ake_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i64 %Ake_1" [../FalconHLS/code_hls/shake.c:173]   --->   Operation 321 'trunc' 'trunc_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%lshr_ln41 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %Ake_1, i32 54, i32 63" [../FalconHLS/code_hls/shake.c:173]   --->   Operation 322 'partselect' 'lshr_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%BCi_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln173, i10 %lshr_ln41" [../FalconHLS/code_hls/shake.c:173]   --->   Operation 323 'bitconcatenate' 'BCi_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.99ns)   --->   "%Ami_1 = xor i64 %Di, i64 %Ami_load" [../FalconHLS/code_hls/shake.c:174]   --->   Operation 324 'xor' 'Ami_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i64 %Ami_1" [../FalconHLS/code_hls/shake.c:175]   --->   Operation 325 'trunc' 'trunc_ln175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%lshr_ln42 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %Ami_1, i32 49, i32 63" [../FalconHLS/code_hls/shake.c:175]   --->   Operation 326 'partselect' 'lshr_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%BCo_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln175, i15 %lshr_ln42" [../FalconHLS/code_hls/shake.c:175]   --->   Operation 327 'bitconcatenate' 'BCo_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.99ns)   --->   "%Aso_1 = xor i64 %Do, i64 %Aso_load" [../FalconHLS/code_hls/shake.c:176]   --->   Operation 328 'xor' 'Aso_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i64 %Aso_1" [../FalconHLS/code_hls/shake.c:177]   --->   Operation 329 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%lshr_ln43 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %Aso_1, i32 8, i32 63" [../FalconHLS/code_hls/shake.c:177]   --->   Operation 330 'partselect' 'lshr_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%BCu_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln177, i56 %lshr_ln43" [../FalconHLS/code_hls/shake.c:177]   --->   Operation 331 'bitconcatenate' 'BCu_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%xor_ln178 = xor i64 %BCe_4, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:178]   --->   Operation 332 'xor' 'xor_ln178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%and_ln178 = and i64 %BCi_4, i64 %xor_ln178" [../FalconHLS/code_hls/shake.c:178]   --->   Operation 333 'and' 'and_ln178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ema = xor i64 %and_ln178, i64 %BCa_4" [../FalconHLS/code_hls/shake.c:178]   --->   Operation 334 'xor' 'Ema' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%xor_ln179 = xor i64 %BCi_4, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:179]   --->   Operation 335 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%and_ln179 = and i64 %BCo_4, i64 %xor_ln179" [../FalconHLS/code_hls/shake.c:179]   --->   Operation 336 'and' 'and_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eme = xor i64 %and_ln179, i64 %BCe_4" [../FalconHLS/code_hls/shake.c:179]   --->   Operation 337 'xor' 'Eme' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%xor_ln180 = xor i64 %BCo_4, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:180]   --->   Operation 338 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%and_ln180 = and i64 %BCu_4, i64 %xor_ln180" [../FalconHLS/code_hls/shake.c:180]   --->   Operation 339 'and' 'and_ln180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emi = xor i64 %and_ln180, i64 %BCi_4" [../FalconHLS/code_hls/shake.c:180]   --->   Operation 340 'xor' 'Emi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%xor_ln181 = xor i64 %BCu_4, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:181]   --->   Operation 341 'xor' 'xor_ln181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%and_ln181 = and i64 %BCa_4, i64 %xor_ln181" [../FalconHLS/code_hls/shake.c:181]   --->   Operation 342 'and' 'and_ln181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emo = xor i64 %BCo_4, i64 %and_ln181" [../FalconHLS/code_hls/shake.c:181]   --->   Operation 343 'xor' 'Emo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%xor_ln182 = xor i64 %BCa_4, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:182]   --->   Operation 344 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%and_ln182 = and i64 %BCe_4, i64 %xor_ln182" [../FalconHLS/code_hls/shake.c:182]   --->   Operation 345 'and' 'and_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emu = xor i64 %and_ln182, i64 %BCu_4" [../FalconHLS/code_hls/shake.c:182]   --->   Operation 346 'xor' 'Emu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.99ns)   --->   "%Abi_1 = xor i64 %Di, i64 %Abi_load" [../FalconHLS/code_hls/shake.c:184]   --->   Operation 347 'xor' 'Abi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %Abi_1" [../FalconHLS/code_hls/shake.c:185]   --->   Operation 348 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%lshr_ln44 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Abi_1, i32 2, i32 63" [../FalconHLS/code_hls/shake.c:185]   --->   Operation 349 'partselect' 'lshr_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%BCa_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln185, i62 %lshr_ln44" [../FalconHLS/code_hls/shake.c:185]   --->   Operation 350 'bitconcatenate' 'BCa_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.99ns)   --->   "%Ago_1 = xor i64 %Do, i64 %Ago_load" [../FalconHLS/code_hls/shake.c:186]   --->   Operation 351 'xor' 'Ago_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %Ago_1" [../FalconHLS/code_hls/shake.c:187]   --->   Operation 352 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%lshr_ln45 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %Ago_1, i32 9, i32 63" [../FalconHLS/code_hls/shake.c:187]   --->   Operation 353 'partselect' 'lshr_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%BCe_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln187, i55 %lshr_ln45" [../FalconHLS/code_hls/shake.c:187]   --->   Operation 354 'bitconcatenate' 'BCe_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.99ns)   --->   "%Aku_1 = xor i64 %Du, i64 %Aku_load" [../FalconHLS/code_hls/shake.c:188]   --->   Operation 355 'xor' 'Aku_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %Aku_1" [../FalconHLS/code_hls/shake.c:189]   --->   Operation 356 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%lshr_ln46 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %Aku_1, i32 25, i32 63" [../FalconHLS/code_hls/shake.c:189]   --->   Operation 357 'partselect' 'lshr_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%BCi_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln189, i39 %lshr_ln46" [../FalconHLS/code_hls/shake.c:189]   --->   Operation 358 'bitconcatenate' 'BCi_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.99ns)   --->   "%Ama_1 = xor i64 %Da, i64 %Ama_load" [../FalconHLS/code_hls/shake.c:190]   --->   Operation 359 'xor' 'Ama_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %Ama_1" [../FalconHLS/code_hls/shake.c:191]   --->   Operation 360 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%lshr_ln47 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %Ama_1, i32 23, i32 63" [../FalconHLS/code_hls/shake.c:191]   --->   Operation 361 'partselect' 'lshr_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%BCo_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln191, i41 %lshr_ln47" [../FalconHLS/code_hls/shake.c:191]   --->   Operation 362 'bitconcatenate' 'BCo_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.99ns)   --->   "%Ase_1 = xor i64 %De, i64 %Ase_load" [../FalconHLS/code_hls/shake.c:192]   --->   Operation 363 'xor' 'Ase_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %Ase_1" [../FalconHLS/code_hls/shake.c:193]   --->   Operation 364 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%lshr_ln48 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %Ase_1, i32 62, i32 63" [../FalconHLS/code_hls/shake.c:193]   --->   Operation 365 'partselect' 'lshr_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%BCu_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln193, i2 %lshr_ln48" [../FalconHLS/code_hls/shake.c:193]   --->   Operation 366 'bitconcatenate' 'BCu_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%xor_ln194 = xor i64 %BCe_5, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:194]   --->   Operation 367 'xor' 'xor_ln194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%and_ln194 = and i64 %BCi_5, i64 %xor_ln194" [../FalconHLS/code_hls/shake.c:194]   --->   Operation 368 'and' 'and_ln194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esa = xor i64 %BCa_5, i64 %and_ln194" [../FalconHLS/code_hls/shake.c:194]   --->   Operation 369 'xor' 'Esa' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%xor_ln195 = xor i64 %BCi_5, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:195]   --->   Operation 370 'xor' 'xor_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%and_ln195 = and i64 %BCo_5, i64 %xor_ln195" [../FalconHLS/code_hls/shake.c:195]   --->   Operation 371 'and' 'and_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ese = xor i64 %and_ln195, i64 %BCe_5" [../FalconHLS/code_hls/shake.c:195]   --->   Operation 372 'xor' 'Ese' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%xor_ln196 = xor i64 %BCo_5, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:196]   --->   Operation 373 'xor' 'xor_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%and_ln196 = and i64 %BCu_5, i64 %xor_ln196" [../FalconHLS/code_hls/shake.c:196]   --->   Operation 374 'and' 'and_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esi = xor i64 %and_ln196, i64 %BCi_5" [../FalconHLS/code_hls/shake.c:196]   --->   Operation 375 'xor' 'Esi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%xor_ln197 = xor i64 %BCu_5, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:197]   --->   Operation 376 'xor' 'xor_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%and_ln197 = and i64 %BCa_5, i64 %xor_ln197" [../FalconHLS/code_hls/shake.c:197]   --->   Operation 377 'and' 'and_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eso = xor i64 %and_ln197, i64 %BCo_5" [../FalconHLS/code_hls/shake.c:197]   --->   Operation 378 'xor' 'Eso' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%xor_ln198 = xor i64 %BCa_5, i64 18446744073709551615" [../FalconHLS/code_hls/shake.c:198]   --->   Operation 379 'xor' 'xor_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%and_ln198 = and i64 %BCe_5, i64 %xor_ln198" [../FalconHLS/code_hls/shake.c:198]   --->   Operation 380 'and' 'and_ln198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esu = xor i64 %and_ln198, i64 %BCu_5" [../FalconHLS/code_hls/shake.c:198]   --->   Operation 381 'xor' 'Esu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Esu, i64 %Asu" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 382 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 383 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Eba, i64 %Aba" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 383 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 384 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ebe, i64 %Abe" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 384 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 385 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ebi, i64 %Abi" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 385 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 386 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ebo, i64 %Abo" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 386 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 387 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ebu, i64 %Abu" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 387 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 388 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ega, i64 %Aga" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 388 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 389 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ege, i64 %Age" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 389 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 390 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Egi, i64 %Agi" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 390 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 391 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ego, i64 %Ago" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 391 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 392 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Egu, i64 %Agu" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 392 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 393 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Eka, i64 %Aka" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 393 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 394 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Eke, i64 %Ake" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 394 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 395 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Eki, i64 %Aki" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 395 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 396 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Eko, i64 %Ako" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 396 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 397 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Eku, i64 %Aku" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 397 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 398 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ema, i64 %Ama" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 398 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 399 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Eme, i64 %Ame" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 399 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 400 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Emi, i64 %Ami" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 400 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 401 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Emo, i64 %Amo" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 401 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 402 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Emu, i64 %Amu" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 402 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 403 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Esa, i64 %Asa" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 403 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 404 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Ese, i64 %Ase" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 404 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 405 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Esi, i64 %Asi" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 405 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 406 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %Eso, i64 %Aso" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 406 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc" [../FalconHLS/code_hls/shake.c:104]   --->   Operation 407 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('round') [52]  (0 ns)
	'store' operation ('store_ln104', ../FalconHLS/code_hls/shake.c:104) of constant 0 on local variable 'round' [78]  (1.59 ns)

 <State 2>: 3.37ns
The critical path consists of the following:
	'load' operation ('round', ../FalconHLS/code_hls/shake.c:104) on local variable 'round' [106]  (0 ns)
	'add' operation ('add_ln104', ../FalconHLS/code_hls/shake.c:104) [110]  (1.78 ns)
	'store' operation ('store_ln104', ../FalconHLS/code_hls/shake.c:104) of variable 'add_ln104', ../FalconHLS/code_hls/shake.c:104 on local variable 'round' [354]  (1.59 ns)

 <State 3>: 5.83ns
The critical path consists of the following:
	'load' operation ('RC_load', ../FalconHLS/code_hls/shake.c:130) on array 'RC' [199]  (3.25 ns)
	'xor' operation ('Eba', ../FalconHLS/code_hls/shake.c:130) [201]  (0.99 ns)
	'store' operation ('store_ln104', ../FalconHLS/code_hls/shake.c:104) of variable 'Eba', ../FalconHLS/code_hls/shake.c:130 on local variable 'Aba' [356]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
