
TFT_01_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b9c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000203c  08002d3c  08002d3c  00012d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d78  08004d78  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004d78  08004d78  00014d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d80  08004d80  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d80  08004d80  00014d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d84  08004d84  00014d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004d88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000070  08004df8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08004df8  0002012c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac48  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f29  00000000  00000000  0002ace8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c8  00000000  00000000  0002cc18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00002fb2  00000000  00000000  0002d3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000c300  00000000  00000000  00030392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00085f27  00000000  00000000  0003c692  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000c25b9  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000006b8  00000000  00000000  000c2610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000020d4  00000000  00000000  000c2cc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002d24 	.word	0x08002d24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08002d24 	.word	0x08002d24

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <GFX_WriteLine>:
	}
}
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, ColorType color)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b08c      	sub	sp, #48	; 0x30
 800058c:	af00      	add	r7, sp, #0
 800058e:	60f8      	str	r0, [r7, #12]
 8000590:	60b9      	str	r1, [r7, #8]
 8000592:	607a      	str	r2, [r7, #4]
 8000594:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 8000596:	683a      	ldr	r2, [r7, #0]
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80005a0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80005a4:	6879      	ldr	r1, [r7, #4]
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	1acb      	subs	r3, r1, r3
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	bfb8      	it	lt
 80005ae:	425b      	neglt	r3, r3
 80005b0:	429a      	cmp	r2, r3
 80005b2:	bfcc      	ite	gt
 80005b4:	2301      	movgt	r3, #1
 80005b6:	2300      	movle	r3, #0
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 80005bc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d00b      	beq.n	80005dc <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	627b      	str	r3, [r7, #36]	; 0x24
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ce:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	623b      	str	r3, [r7, #32]
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	6a3b      	ldr	r3, [r7, #32]
 80005da:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 80005dc:	68fa      	ldr	r2, [r7, #12]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	dd0b      	ble.n	80005fc <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	61fb      	str	r3, [r7, #28]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	69fb      	ldr	r3, [r7, #28]
 80005ee:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	61bb      	str	r3, [r7, #24]
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	60bb      	str	r3, [r7, #8]
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	b29a      	uxth	r2, r3
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	b29b      	uxth	r3, r3
 8000604:	1ad3      	subs	r3, r2, r3
 8000606:	b29b      	uxth	r3, r3
 8000608:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 800060a:	683a      	ldr	r2, [r7, #0]
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	1ad3      	subs	r3, r2, r3
 8000610:	2b00      	cmp	r3, #0
 8000612:	bfb8      	it	lt
 8000614:	425b      	neglt	r3, r3
 8000616:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 8000618:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800061c:	0fda      	lsrs	r2, r3, #31
 800061e:	4413      	add	r3, r2
 8000620:	105b      	asrs	r3, r3, #1
 8000622:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8000624:	68ba      	ldr	r2, [r7, #8]
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	429a      	cmp	r2, r3
 800062a:	da02      	bge.n	8000632 <GFX_WriteLine+0xaa>
	        ystep = 1;
 800062c:	2301      	movs	r3, #1
 800062e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8000630:	e02e      	b.n	8000690 <GFX_WriteLine+0x108>
	    } else {
	        ystep = -1;
 8000632:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000636:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 8000638:	e02a      	b.n	8000690 <GFX_WriteLine+0x108>
	        if (steep) {
 800063a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800063e:	2b00      	cmp	r3, #0
 8000640:	d008      	beq.n	8000654 <GFX_WriteLine+0xcc>
	        	GFX_DrawPixel(y_start, x_start, color);
 8000642:	68bb      	ldr	r3, [r7, #8]
 8000644:	b21b      	sxth	r3, r3
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	b211      	sxth	r1, r2
 800064a:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fc07 	bl	8000e60 <ILI9341_WritePixel>
 8000652:	e007      	b.n	8000664 <GFX_WriteLine+0xdc>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	b21b      	sxth	r3, r3
 8000658:	68ba      	ldr	r2, [r7, #8]
 800065a:	b211      	sxth	r1, r2
 800065c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800065e:	4618      	mov	r0, r3
 8000660:	f000 fbfe 	bl	8000e60 <ILI9341_WritePixel>
	        }
	        err -= dy;
 8000664:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000666:	8abb      	ldrh	r3, [r7, #20]
 8000668:	1ad3      	subs	r3, r2, r3
 800066a:	b29b      	uxth	r3, r3
 800066c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 800066e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8000672:	2b00      	cmp	r3, #0
 8000674:	da09      	bge.n	800068a <GFX_WriteLine+0x102>
	            y_start += ystep;
 8000676:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	4413      	add	r3, r2
 800067e:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8000680:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000682:	8afb      	ldrh	r3, [r7, #22]
 8000684:	4413      	add	r3, r2
 8000686:	b29b      	uxth	r3, r3
 8000688:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	3301      	adds	r3, #1
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fa      	ldr	r2, [r7, #12]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	429a      	cmp	r2, r3
 8000696:	ddd0      	ble.n	800063a <GFX_WriteLine+0xb2>
	        }
	    }
}
 8000698:	bf00      	nop
 800069a:	bf00      	nop
 800069c:	3730      	adds	r7, #48	; 0x30
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, ColorType color)
{
 80006a2:	b580      	push	{r7, lr}
 80006a4:	b086      	sub	sp, #24
 80006a6:	af02      	add	r7, sp, #8
 80006a8:	60f8      	str	r0, [r7, #12]
 80006aa:	60b9      	str	r1, [r7, #8]
 80006ac:	607a      	str	r2, [r7, #4]
 80006ae:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 80006b0:	68ba      	ldr	r2, [r7, #8]
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4413      	add	r3, r2
 80006b6:	1e5a      	subs	r2, r3, #1
 80006b8:	887b      	ldrh	r3, [r7, #2]
 80006ba:	9300      	str	r3, [sp, #0]
 80006bc:	4613      	mov	r3, r2
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	68b9      	ldr	r1, [r7, #8]
 80006c2:	68f8      	ldr	r0, [r7, #12]
 80006c4:	f7ff ff60 	bl	8000588 <GFX_WriteLine>
}
 80006c8:	bf00      	nop
 80006ca:	3710      	adds	r7, #16
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, ColorType color)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	4611      	mov	r1, r2
 80006dc:	461a      	mov	r2, r3
 80006de:	460b      	mov	r3, r1
 80006e0:	80fb      	strh	r3, [r7, #6]
 80006e2:	4613      	mov	r3, r2
 80006e4:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	617b      	str	r3, [r7, #20]
 80006ea:	e008      	b.n	80006fe <GFX_DrawFillRectangle+0x2e>
    	GFX_DrawFastVLine(i, y, h, color);
 80006ec:	88ba      	ldrh	r2, [r7, #4]
 80006ee:	8c3b      	ldrh	r3, [r7, #32]
 80006f0:	68b9      	ldr	r1, [r7, #8]
 80006f2:	6978      	ldr	r0, [r7, #20]
 80006f4:	f7ff ffd5 	bl	80006a2 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	3301      	adds	r3, #1
 80006fc:	617b      	str	r3, [r7, #20]
 80006fe:	88fa      	ldrh	r2, [r7, #6]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	4413      	add	r3, r2
 8000704:	697a      	ldr	r2, [r7, #20]
 8000706:	429a      	cmp	r2, r3
 8000708:	dbf0      	blt.n	80006ec <GFX_DrawFillRectangle+0x1c>
    }

}
 800070a:	bf00      	nop
 800070c:	bf00      	nop
 800070e:	3718      	adds	r7, #24
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <EF_SetFont>:
#include "string.h"

const FONT_INFO *CurrentFont;

void EF_SetFont(const FONT_INFO *Font)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
	CurrentFont = Font;
 800071c:	4a04      	ldr	r2, [pc, #16]	; (8000730 <EF_SetFont+0x1c>)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	6013      	str	r3, [r2, #0]
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	20000098 	.word	0x20000098

08000734 <EF_GetFontHeight>:

uint8_t EF_GetFontHeight(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
	return CurrentFont->CharHeight;
 8000738:	4b03      	ldr	r3, [pc, #12]	; (8000748 <EF_GetFontHeight+0x14>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	781b      	ldrb	r3, [r3, #0]
}
 800073e:	4618      	mov	r0, r3
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	20000098 	.word	0x20000098

0800074c <EF_GetFontStartChar>:

uint8_t EF_GetFontStartChar(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
	return CurrentFont->StartChar;
 8000750:	4b03      	ldr	r3, [pc, #12]	; (8000760 <EF_GetFontStartChar+0x14>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	785b      	ldrb	r3, [r3, #1]
}
 8000756:	4618      	mov	r0, r3
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	20000098 	.word	0x20000098

08000764 <EF_GetFontEndChar>:

uint8_t EF_GetFontEndChar(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
	return CurrentFont->EndChar;
 8000768:	4b03      	ldr	r3, [pc, #12]	; (8000778 <EF_GetFontEndChar+0x14>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	789b      	ldrb	r3, [r3, #2]
}
 800076e:	4618      	mov	r0, r3
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr
 8000778:	20000098 	.word	0x20000098

0800077c <EF_GetFontSpaceWidth>:

uint8_t EF_GetFontSpaceWidth(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
	return CurrentFont->SpaceWidth;
 8000780:	4b03      	ldr	r3, [pc, #12]	; (8000790 <EF_GetFontSpaceWidth+0x14>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	78db      	ldrb	r3, [r3, #3]
}
 8000786:	4618      	mov	r0, r3
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	20000098 	.word	0x20000098

08000794 <EF_DecodePolish>:

char EF_DecodePolish(uint8_t chMsb, uint8_t chLsb)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	460a      	mov	r2, r1
 800079e:	71fb      	strb	r3, [r7, #7]
 80007a0:	4613      	mov	r3, r2
 80007a2:	71bb      	strb	r3, [r7, #6]
	switch(chMsb) // Check first byte
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	2bc5      	cmp	r3, #197	; 0xc5
 80007a8:	d052      	beq.n	8000850 <EF_DecodePolish+0xbc>
 80007aa:	2bc5      	cmp	r3, #197	; 0xc5
 80007ac:	f300 80e7 	bgt.w	800097e <EF_DecodePolish+0x1ea>
 80007b0:	2bc3      	cmp	r3, #195	; 0xc3
 80007b2:	d002      	beq.n	80007ba <EF_DecodePolish+0x26>
 80007b4:	2bc4      	cmp	r3, #196	; 0xc4
 80007b6:	d00a      	beq.n	80007ce <EF_DecodePolish+0x3a>
 80007b8:	e0e1      	b.n	800097e <EF_DecodePolish+0x1ea>
	{
	case 0xC3: // Ó, ó
		switch(chLsb) // Check second byte
 80007ba:	79bb      	ldrb	r3, [r7, #6]
 80007bc:	2b93      	cmp	r3, #147	; 0x93
 80007be:	d002      	beq.n	80007c6 <EF_DecodePolish+0x32>
 80007c0:	2bb3      	cmp	r3, #179	; 0xb3
 80007c2:	d002      	beq.n	80007ca <EF_DecodePolish+0x36>
			break;
		case 0xB3: // ó
			return 0x8D;
			break;
		}
		break;
 80007c4:	e0db      	b.n	800097e <EF_DecodePolish+0x1ea>
			return 0x84;
 80007c6:	2384      	movs	r3, #132	; 0x84
 80007c8:	e0da      	b.n	8000980 <EF_DecodePolish+0x1ec>
			return 0x8D;
 80007ca:	238d      	movs	r3, #141	; 0x8d
 80007cc:	e0d8      	b.n	8000980 <EF_DecodePolish+0x1ec>
	case 0xC4: // Ą, Ę, Ć, ą, ę, ć
		switch(chLsb) // Check second byte
 80007ce:	79bb      	ldrb	r3, [r7, #6]
 80007d0:	3b84      	subs	r3, #132	; 0x84
 80007d2:	2b15      	cmp	r3, #21
 80007d4:	f200 80d0 	bhi.w	8000978 <EF_DecodePolish+0x1e4>
 80007d8:	a201      	add	r2, pc, #4	; (adr r2, 80007e0 <EF_DecodePolish+0x4c>)
 80007da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007de:	bf00      	nop
 80007e0:	08000839 	.word	0x08000839
 80007e4:	08000845 	.word	0x08000845
 80007e8:	08000841 	.word	0x08000841
 80007ec:	0800084d 	.word	0x0800084d
 80007f0:	08000979 	.word	0x08000979
 80007f4:	08000979 	.word	0x08000979
 80007f8:	08000979 	.word	0x08000979
 80007fc:	08000979 	.word	0x08000979
 8000800:	08000979 	.word	0x08000979
 8000804:	08000979 	.word	0x08000979
 8000808:	08000979 	.word	0x08000979
 800080c:	08000979 	.word	0x08000979
 8000810:	08000979 	.word	0x08000979
 8000814:	08000979 	.word	0x08000979
 8000818:	08000979 	.word	0x08000979
 800081c:	08000979 	.word	0x08000979
 8000820:	08000979 	.word	0x08000979
 8000824:	08000979 	.word	0x08000979
 8000828:	08000979 	.word	0x08000979
 800082c:	08000979 	.word	0x08000979
 8000830:	0800083d 	.word	0x0800083d
 8000834:	08000849 	.word	0x08000849
		{
		case 0x84: // Ą
			return 0x7F;
 8000838:	237f      	movs	r3, #127	; 0x7f
 800083a:	e0a1      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x98: // Ę
			return 0x81;
 800083c:	2381      	movs	r3, #129	; 0x81
 800083e:	e09f      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x86: // Ć
			return 0x80;
 8000840:	2380      	movs	r3, #128	; 0x80
 8000842:	e09d      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x85: // ą
			return 0x88;
 8000844:	2388      	movs	r3, #136	; 0x88
 8000846:	e09b      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x99: // ę
			return 0x8A;
 8000848:	238a      	movs	r3, #138	; 0x8a
 800084a:	e099      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x87: // ć
			return 0x89;
 800084c:	2389      	movs	r3, #137	; 0x89
 800084e:	e097      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		}
		break;
	case 0xC5: // Ł, Ń, Ś, Ź, Ż, ł, ń, ś, ź, ż
		switch(chLsb) // Check second byte
 8000850:	79bb      	ldrb	r3, [r7, #6]
 8000852:	3b81      	subs	r3, #129	; 0x81
 8000854:	2b3b      	cmp	r3, #59	; 0x3b
 8000856:	f200 8091 	bhi.w	800097c <EF_DecodePolish+0x1e8>
 800085a:	a201      	add	r2, pc, #4	; (adr r2, 8000860 <EF_DecodePolish+0xcc>)
 800085c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000860:	08000951 	.word	0x08000951
 8000864:	08000965 	.word	0x08000965
 8000868:	08000955 	.word	0x08000955
 800086c:	08000969 	.word	0x08000969
 8000870:	0800097d 	.word	0x0800097d
 8000874:	0800097d 	.word	0x0800097d
 8000878:	0800097d 	.word	0x0800097d
 800087c:	0800097d 	.word	0x0800097d
 8000880:	0800097d 	.word	0x0800097d
 8000884:	0800097d 	.word	0x0800097d
 8000888:	0800097d 	.word	0x0800097d
 800088c:	0800097d 	.word	0x0800097d
 8000890:	0800097d 	.word	0x0800097d
 8000894:	0800097d 	.word	0x0800097d
 8000898:	0800097d 	.word	0x0800097d
 800089c:	0800097d 	.word	0x0800097d
 80008a0:	0800097d 	.word	0x0800097d
 80008a4:	0800097d 	.word	0x0800097d
 80008a8:	0800097d 	.word	0x0800097d
 80008ac:	0800097d 	.word	0x0800097d
 80008b0:	0800097d 	.word	0x0800097d
 80008b4:	0800097d 	.word	0x0800097d
 80008b8:	0800097d 	.word	0x0800097d
 80008bc:	0800097d 	.word	0x0800097d
 80008c0:	0800097d 	.word	0x0800097d
 80008c4:	08000959 	.word	0x08000959
 80008c8:	0800096d 	.word	0x0800096d
 80008cc:	0800097d 	.word	0x0800097d
 80008d0:	0800097d 	.word	0x0800097d
 80008d4:	0800097d 	.word	0x0800097d
 80008d8:	0800097d 	.word	0x0800097d
 80008dc:	0800097d 	.word	0x0800097d
 80008e0:	0800097d 	.word	0x0800097d
 80008e4:	0800097d 	.word	0x0800097d
 80008e8:	0800097d 	.word	0x0800097d
 80008ec:	0800097d 	.word	0x0800097d
 80008f0:	0800097d 	.word	0x0800097d
 80008f4:	0800097d 	.word	0x0800097d
 80008f8:	0800097d 	.word	0x0800097d
 80008fc:	0800097d 	.word	0x0800097d
 8000900:	0800097d 	.word	0x0800097d
 8000904:	0800097d 	.word	0x0800097d
 8000908:	0800097d 	.word	0x0800097d
 800090c:	0800097d 	.word	0x0800097d
 8000910:	0800097d 	.word	0x0800097d
 8000914:	0800097d 	.word	0x0800097d
 8000918:	0800097d 	.word	0x0800097d
 800091c:	0800097d 	.word	0x0800097d
 8000920:	0800097d 	.word	0x0800097d
 8000924:	0800097d 	.word	0x0800097d
 8000928:	0800097d 	.word	0x0800097d
 800092c:	0800097d 	.word	0x0800097d
 8000930:	0800097d 	.word	0x0800097d
 8000934:	0800097d 	.word	0x0800097d
 8000938:	0800097d 	.word	0x0800097d
 800093c:	0800097d 	.word	0x0800097d
 8000940:	0800095d 	.word	0x0800095d
 8000944:	08000971 	.word	0x08000971
 8000948:	08000961 	.word	0x08000961
 800094c:	08000975 	.word	0x08000975
		{
		case 0x81: // Ł
			return 0x82;
 8000950:	2382      	movs	r3, #130	; 0x82
 8000952:	e015      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x83: // Ń
			return 0x83;
 8000954:	2383      	movs	r3, #131	; 0x83
 8000956:	e013      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x9A: // Ś
			return 0x85;
 8000958:	2385      	movs	r3, #133	; 0x85
 800095a:	e011      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0xB9: // Ź
			return 0x86;
 800095c:	2386      	movs	r3, #134	; 0x86
 800095e:	e00f      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0xBB: // Ż
			return 0x87;
 8000960:	2387      	movs	r3, #135	; 0x87
 8000962:	e00d      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x82: // ł
			return 0x8B;
 8000964:	238b      	movs	r3, #139	; 0x8b
 8000966:	e00b      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x84: // ń
			return 0x8C;
 8000968:	238c      	movs	r3, #140	; 0x8c
 800096a:	e009      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0x9B: // ś
			return 0x8E;
 800096c:	238e      	movs	r3, #142	; 0x8e
 800096e:	e007      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0xBA: // ź
			return 0x8F;
 8000970:	238f      	movs	r3, #143	; 0x8f
 8000972:	e005      	b.n	8000980 <EF_DecodePolish+0x1ec>
			break;
		case 0xBC: // ż
			return 0x90;
 8000974:	2390      	movs	r3, #144	; 0x90
 8000976:	e003      	b.n	8000980 <EF_DecodePolish+0x1ec>
		break;
 8000978:	bf00      	nop
 800097a:	e000      	b.n	800097e <EF_DecodePolish+0x1ea>
			break;
		}
		break;
 800097c:	bf00      	nop
	}

	return 0;
 800097e:	2300      	movs	r3, #0
}
 8000980:	4618      	mov	r0, r3
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <EF_PutChar>:

uint8_t EF_PutChar(char ch, uint16_t PosX, uint16_t PosY, uint16_t Fcolor, BG_FONT Btransparent, uint16_t Bcolor)
{
 800098c:	b5b0      	push	{r4, r5, r7, lr}
 800098e:	b08a      	sub	sp, #40	; 0x28
 8000990:	af02      	add	r7, sp, #8
 8000992:	4604      	mov	r4, r0
 8000994:	4608      	mov	r0, r1
 8000996:	4611      	mov	r1, r2
 8000998:	461a      	mov	r2, r3
 800099a:	4623      	mov	r3, r4
 800099c:	71fb      	strb	r3, [r7, #7]
 800099e:	4603      	mov	r3, r0
 80009a0:	80bb      	strh	r3, [r7, #4]
 80009a2:	460b      	mov	r3, r1
 80009a4:	807b      	strh	r3, [r7, #2]
 80009a6:	4613      	mov	r3, r2
 80009a8:	803b      	strh	r3, [r7, #0]
	uint16_t PixelHeight;
	uint8_t WidthLoops, CharBits, CharBitsLeft;
	uint8_t CharNumber = ch - EF_GetFontStartChar();
 80009aa:	f7ff fecf 	bl	800074c <EF_GetFontStartChar>
 80009ae:	4603      	mov	r3, r0
 80009b0:	461a      	mov	r2, r3
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	1a9b      	subs	r3, r3, r2
 80009b6:	747b      	strb	r3, [r7, #17]

	if(ch == ' ') // Check if we have a Space char
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	2b20      	cmp	r3, #32
 80009bc:	d120      	bne.n	8000a00 <EF_PutChar+0x74>
	{
		if(Btransparent == BG_COLOR) // If draw BG by color...
 80009be:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d114      	bne.n	80009f0 <EF_PutChar+0x64>
		{
			// Draw filled rectangle on Space char
			GFX_DrawFillRectangle(PosX, PosY, SPACE_WIDHT * EF_GetFontSpaceWidth(), CurrentFont->CharHeight,  Bcolor);
 80009c6:	88bc      	ldrh	r4, [r7, #4]
 80009c8:	887d      	ldrh	r5, [r7, #2]
 80009ca:	f7ff fed7 	bl	800077c <EF_GetFontSpaceWidth>
 80009ce:	4603      	mov	r3, r0
 80009d0:	b29b      	uxth	r3, r3
 80009d2:	461a      	mov	r2, r3
 80009d4:	0052      	lsls	r2, r2, #1
 80009d6:	4413      	add	r3, r2
 80009d8:	b29a      	uxth	r2, r3
 80009da:	4b5a      	ldr	r3, [pc, #360]	; (8000b44 <EF_PutChar+0x1b8>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	b299      	uxth	r1, r3
 80009e2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80009e4:	9300      	str	r3, [sp, #0]
 80009e6:	460b      	mov	r3, r1
 80009e8:	4629      	mov	r1, r5
 80009ea:	4620      	mov	r0, r4
 80009ec:	f7ff fe70 	bl	80006d0 <GFX_DrawFillRectangle>
		}
		// Return width for String function
		return SPACE_WIDHT * EF_GetFontSpaceWidth();
 80009f0:	f7ff fec4 	bl	800077c <EF_GetFontSpaceWidth>
 80009f4:	4603      	mov	r3, r0
 80009f6:	461a      	mov	r2, r3
 80009f8:	0052      	lsls	r2, r2, #1
 80009fa:	4413      	add	r3, r2
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	e09c      	b.n	8000b3a <EF_PutChar+0x1ae>
	}

	// Return if char is not in our font  (smaller than the first)
	if(ch < EF_GetFontStartChar())
 8000a00:	f7ff fea4 	bl	800074c <EF_GetFontStartChar>
 8000a04:	4603      	mov	r3, r0
 8000a06:	461a      	mov	r2, r3
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d201      	bcs.n	8000a12 <EF_PutChar+0x86>
	{
		return 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	e093      	b.n	8000b3a <EF_PutChar+0x1ae>
	}

	// Return if char is not in our font (bigger than the lastlast)
	if(CharNumber > EF_GetFontEndChar())
 8000a12:	f7ff fea7 	bl	8000764 <EF_GetFontEndChar>
 8000a16:	4603      	mov	r3, r0
 8000a18:	461a      	mov	r2, r3
 8000a1a:	7c7b      	ldrb	r3, [r7, #17]
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d901      	bls.n	8000a24 <EF_PutChar+0x98>
	{
		return 0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	e08a      	b.n	8000b3a <EF_PutChar+0x1ae>
	}

	// Get Current char info descriptor - {width, bitmap start byte}
	const FONT_CHAR_INFO *CurrentChar = &CurrentFont->CharDescription[CharNumber];
 8000a24:	4b47      	ldr	r3, [pc, #284]	; (8000b44 <EF_PutChar+0x1b8>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	685a      	ldr	r2, [r3, #4]
 8000a2a:	7c7b      	ldrb	r3, [r7, #17]
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	4413      	add	r3, r2
 8000a30:	60fb      	str	r3, [r7, #12]
	// Get bitmap pointer for our char
	uint8_t *CharPointer = (uint8_t*)&CurrentFont->CharBitmaps[CurrentFont->CharDescription[CharNumber].CharOffset];
 8000a32:	4b44      	ldr	r3, [pc, #272]	; (8000b44 <EF_PutChar+0x1b8>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	689b      	ldr	r3, [r3, #8]
 8000a38:	4a42      	ldr	r2, [pc, #264]	; (8000b44 <EF_PutChar+0x1b8>)
 8000a3a:	6812      	ldr	r2, [r2, #0]
 8000a3c:	6851      	ldr	r1, [r2, #4]
 8000a3e:	7c7a      	ldrb	r2, [r7, #17]
 8000a40:	0092      	lsls	r2, r2, #2
 8000a42:	440a      	add	r2, r1
 8000a44:	8852      	ldrh	r2, [r2, #2]
 8000a46:	4413      	add	r3, r2
 8000a48:	617b      	str	r3, [r7, #20]

	// 1st iteration - for each Row by Height
	for(PixelHeight = 0; PixelHeight < CurrentFont->CharHeight; PixelHeight++)
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	83fb      	strh	r3, [r7, #30]
 8000a4e:	e066      	b.n	8000b1e <EF_PutChar+0x192>
	{
		// Check how many bits left to draw in current Row
		CharBitsLeft = CurrentChar->CharWidth;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	76fb      	strb	r3, [r7, #27]

		// 2nd Iterator - For each byte in that Row
		for(WidthLoops = 0; WidthLoops <= (CurrentChar->CharWidth-1) / 8; WidthLoops++)
 8000a56:	2300      	movs	r3, #0
 8000a58:	777b      	strb	r3, [r7, #29]
 8000a5a:	e053      	b.n	8000b04 <EF_PutChar+0x178>
		{
			// Take one line
			uint8_t line = (uint8_t)*CharPointer;
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	74fb      	strb	r3, [r7, #19]
			// Define how many bit to draw - full byte or less
			if(CharBitsLeft >= 8)
 8000a62:	7efb      	ldrb	r3, [r7, #27]
 8000a64:	2b07      	cmp	r3, #7
 8000a66:	d905      	bls.n	8000a74 <EF_PutChar+0xe8>
			{
				CharBits = 8; // Full byte
 8000a68:	2308      	movs	r3, #8
 8000a6a:	773b      	strb	r3, [r7, #28]
				CharBitsLeft -= 8; // Decrease bits left counter
 8000a6c:	7efb      	ldrb	r3, [r7, #27]
 8000a6e:	3b08      	subs	r3, #8
 8000a70:	76fb      	strb	r3, [r7, #27]
 8000a72:	e001      	b.n	8000a78 <EF_PutChar+0xec>
			}
			else
			{
				// If less than byte - only few bits
				CharBits = CharBitsLeft;
 8000a74:	7efb      	ldrb	r3, [r7, #27]
 8000a76:	773b      	strb	r3, [r7, #28]
			}

			// 3rd Iterator - for each bit in current byte in current row ;)
			for(uint8_t i = 0; i < CharBits; i++, line <<= 1)
 8000a78:	2300      	movs	r3, #0
 8000a7a:	74bb      	strb	r3, [r7, #18]
 8000a7c:	e038      	b.n	8000af0 <EF_PutChar+0x164>
			{
				// Check bit first from left
				if(line & 0x80)
 8000a7e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	da15      	bge.n	8000ab2 <EF_PutChar+0x126>
				{
					// If pixel exists - draw it
					GFX_DrawPixel(PosX + (WidthLoops*8) + i,  PosY + PixelHeight, Fcolor);
 8000a86:	7f7b      	ldrb	r3, [r7, #29]
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	00db      	lsls	r3, r3, #3
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	88bb      	ldrh	r3, [r7, #4]
 8000a90:	4413      	add	r3, r2
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	7cbb      	ldrb	r3, [r7, #18]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	4413      	add	r3, r2
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	b218      	sxth	r0, r3
 8000a9e:	887a      	ldrh	r2, [r7, #2]
 8000aa0:	8bfb      	ldrh	r3, [r7, #30]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	b21b      	sxth	r3, r3
 8000aa8:	883a      	ldrh	r2, [r7, #0]
 8000aaa:	4619      	mov	r1, r3
 8000aac:	f000 f9d8 	bl	8000e60 <ILI9341_WritePixel>
 8000ab0:	e018      	b.n	8000ae4 <EF_PutChar+0x158>
				}
				else if(Btransparent == BG_COLOR) // Check if we want to draw background
 8000ab2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d114      	bne.n	8000ae4 <EF_PutChar+0x158>
				{
					// If no character pixel, then BG pixel
					GFX_DrawPixel(PosX + (WidthLoops*8) + i, PosY + PixelHeight, Bcolor);
 8000aba:	7f7b      	ldrb	r3, [r7, #29]
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	00db      	lsls	r3, r3, #3
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	88bb      	ldrh	r3, [r7, #4]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	7cbb      	ldrb	r3, [r7, #18]
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	4413      	add	r3, r2
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	b218      	sxth	r0, r3
 8000ad2:	887a      	ldrh	r2, [r7, #2]
 8000ad4:	8bfb      	ldrh	r3, [r7, #30]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	b21b      	sxth	r3, r3
 8000adc:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8000ade:	4619      	mov	r1, r3
 8000ae0:	f000 f9be 	bl	8000e60 <ILI9341_WritePixel>
			for(uint8_t i = 0; i < CharBits; i++, line <<= 1)
 8000ae4:	7cbb      	ldrb	r3, [r7, #18]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	74bb      	strb	r3, [r7, #18]
 8000aea:	7cfb      	ldrb	r3, [r7, #19]
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	74fb      	strb	r3, [r7, #19]
 8000af0:	7cba      	ldrb	r2, [r7, #18]
 8000af2:	7f3b      	ldrb	r3, [r7, #28]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d3c2      	bcc.n	8000a7e <EF_PutChar+0xf2>
				}
			}

			// Take next byte in current char bitmap
			CharPointer++;
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	3301      	adds	r3, #1
 8000afc:	617b      	str	r3, [r7, #20]
		for(WidthLoops = 0; WidthLoops <= (CurrentChar->CharWidth-1) / 8; WidthLoops++)
 8000afe:	7f7b      	ldrb	r3, [r7, #29]
 8000b00:	3301      	adds	r3, #1
 8000b02:	777b      	strb	r3, [r7, #29]
 8000b04:	7f7a      	ldrb	r2, [r7, #29]
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	3b01      	subs	r3, #1
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	da00      	bge.n	8000b12 <EF_PutChar+0x186>
 8000b10:	3307      	adds	r3, #7
 8000b12:	10db      	asrs	r3, r3, #3
 8000b14:	429a      	cmp	r2, r3
 8000b16:	dda1      	ble.n	8000a5c <EF_PutChar+0xd0>
	for(PixelHeight = 0; PixelHeight < CurrentFont->CharHeight; PixelHeight++)
 8000b18:	8bfb      	ldrh	r3, [r7, #30]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	83fb      	strh	r3, [r7, #30]
 8000b1e:	4b09      	ldr	r3, [pc, #36]	; (8000b44 <EF_PutChar+0x1b8>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	8bfa      	ldrh	r2, [r7, #30]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d391      	bcc.n	8000a50 <EF_PutChar+0xc4>
		}
	}
	// Return char width for String function
	return CurrentFont->CharDescription[CharNumber].CharWidth;
 8000b2c:	4b05      	ldr	r3, [pc, #20]	; (8000b44 <EF_PutChar+0x1b8>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	685a      	ldr	r2, [r3, #4]
 8000b32:	7c7b      	ldrb	r3, [r7, #17]
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	4413      	add	r3, r2
 8000b38:	781b      	ldrb	r3, [r3, #0]
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3720      	adds	r7, #32
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bdb0      	pop	{r4, r5, r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000098 	.word	0x20000098

08000b48 <EF_PutString>:

uint8_t EF_PutString(const uint8_t *pStr, uint16_t PosX, uint16_t PosY, uint16_t Fcolor, BG_FONT Btransparent, uint16_t Bcolor)
{
 8000b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b4a:	b089      	sub	sp, #36	; 0x24
 8000b4c:	af02      	add	r7, sp, #8
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	4608      	mov	r0, r1
 8000b52:	4611      	mov	r1, r2
 8000b54:	461a      	mov	r2, r3
 8000b56:	4603      	mov	r3, r0
 8000b58:	817b      	strh	r3, [r7, #10]
 8000b5a:	460b      	mov	r3, r1
 8000b5c:	813b      	strh	r3, [r7, #8]
 8000b5e:	4613      	mov	r3, r2
 8000b60:	80fb      	strh	r3, [r7, #6]
	uint8_t Lenght = strlen((char*)pStr); // Take a string length in bytes
 8000b62:	68f8      	ldr	r0, [r7, #12]
 8000b64:	f7ff fb3c 	bl	80001e0 <strlen>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	74bb      	strb	r3, [r7, #18]

	uint8_t Loop; // Loop Iterator for current char
	uint16_t Shift = 0; // Shift in X-axis for each char drawing - przesunięcie
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	82bb      	strh	r3, [r7, #20]
	uint8_t CharWidth; // Current char width
	uint8_t CharToPrint; // Current char to print

	for(Loop = 0; Loop < Lenght; Loop++) // Go threw each char
 8000b70:	2300      	movs	r3, #0
 8000b72:	75fb      	strb	r3, [r7, #23]
 8000b74:	e05a      	b.n	8000c2c <EF_PutString+0xe4>
	{

		if((pStr[Loop] <= 0xC5) && (pStr[Loop] >= 0xC3)) // check if current char is a Polish sign
 8000b76:	7dfb      	ldrb	r3, [r7, #23]
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2bc5      	cmp	r3, #197	; 0xc5
 8000b80:	d817      	bhi.n	8000bb2 <EF_PutString+0x6a>
 8000b82:	7dfb      	ldrb	r3, [r7, #23]
 8000b84:	68fa      	ldr	r2, [r7, #12]
 8000b86:	4413      	add	r3, r2
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2bc2      	cmp	r3, #194	; 0xc2
 8000b8c:	d911      	bls.n	8000bb2 <EF_PutString+0x6a>
		{
			// If yes - decode that char
			CharToPrint = EF_DecodePolish(pStr[Loop], pStr[Loop+1]);
 8000b8e:	7dfb      	ldrb	r3, [r7, #23]
 8000b90:	68fa      	ldr	r2, [r7, #12]
 8000b92:	4413      	add	r3, r2
 8000b94:	7818      	ldrb	r0, [r3, #0]
 8000b96:	7dfb      	ldrb	r3, [r7, #23]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f7ff fdf7 	bl	8000794 <EF_DecodePolish>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	74fb      	strb	r3, [r7, #19]
			// Skip one byte - Polish chars are 2-bytes
			Loop++;
 8000baa:	7dfb      	ldrb	r3, [r7, #23]
 8000bac:	3301      	adds	r3, #1
 8000bae:	75fb      	strb	r3, [r7, #23]
 8000bb0:	e004      	b.n	8000bbc <EF_PutString+0x74>
		}
		else
		{
			// If not polish - just take that char
			CharToPrint = pStr[Loop];
 8000bb2:	7dfb      	ldrb	r3, [r7, #23]
 8000bb4:	68fa      	ldr	r2, [r7, #12]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	74fb      	strb	r3, [r7, #19]
		}

		// Draw char and take its width
		CharWidth = EF_PutChar(CharToPrint, PosX + Shift, PosY, Fcolor, Btransparent, Bcolor);
 8000bbc:	897a      	ldrh	r2, [r7, #10]
 8000bbe:	8abb      	ldrh	r3, [r7, #20]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	b299      	uxth	r1, r3
 8000bc4:	88fc      	ldrh	r4, [r7, #6]
 8000bc6:	893a      	ldrh	r2, [r7, #8]
 8000bc8:	7cf8      	ldrb	r0, [r7, #19]
 8000bca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000bcc:	9301      	str	r3, [sp, #4]
 8000bce:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	4623      	mov	r3, r4
 8000bd6:	f7ff fed9 	bl	800098c <EF_PutChar>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	747b      	strb	r3, [r7, #17]

		// Add last char width to drawing Shift
		Shift = Shift + CharWidth;
 8000bde:	7c7b      	ldrb	r3, [r7, #17]
 8000be0:	b29a      	uxth	r2, r3
 8000be2:	8abb      	ldrh	r3, [r7, #20]
 8000be4:	4413      	add	r3, r2
 8000be6:	82bb      	strh	r3, [r7, #20]

		if(Btransparent == BG_COLOR)
 8000be8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d113      	bne.n	8000c18 <EF_PutString+0xd0>
		{
			// If draw background - draw the BG color between chars
			GFX_DrawFillRectangle(PosX + Shift, PosY, EF_GetFontSpaceWidth(), EF_GetFontHeight(), Bcolor);
 8000bf0:	897a      	ldrh	r2, [r7, #10]
 8000bf2:	8abb      	ldrh	r3, [r7, #20]
 8000bf4:	18d4      	adds	r4, r2, r3
 8000bf6:	893d      	ldrh	r5, [r7, #8]
 8000bf8:	f7ff fdc0 	bl	800077c <EF_GetFontSpaceWidth>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	b29e      	uxth	r6, r3
 8000c00:	f7ff fd98 	bl	8000734 <EF_GetFontHeight>
 8000c04:	4603      	mov	r3, r0
 8000c06:	b29a      	uxth	r2, r3
 8000c08:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	4632      	mov	r2, r6
 8000c10:	4629      	mov	r1, r5
 8000c12:	4620      	mov	r0, r4
 8000c14:	f7ff fd5c 	bl	80006d0 <GFX_DrawFillRectangle>
		}

		// Add between-char distance to Shift
		Shift = Shift + EF_GetFontSpaceWidth();
 8000c18:	f7ff fdb0 	bl	800077c <EF_GetFontSpaceWidth>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	8abb      	ldrh	r3, [r7, #20]
 8000c22:	4413      	add	r3, r2
 8000c24:	82bb      	strh	r3, [r7, #20]
	for(Loop = 0; Loop < Lenght; Loop++) // Go threw each char
 8000c26:	7dfb      	ldrb	r3, [r7, #23]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	75fb      	strb	r3, [r7, #23]
 8000c2c:	7dfa      	ldrb	r2, [r7, #23]
 8000c2e:	7cbb      	ldrb	r3, [r7, #18]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d3a0      	bcc.n	8000b76 <EF_PutString+0x2e>
	}
	// Return whole String shift - if you want to use it higher in app.
	return Shift - EF_GetFontSpaceWidth();
 8000c34:	8abb      	ldrh	r3, [r7, #20]
 8000c36:	b2dc      	uxtb	r4, r3
 8000c38:	f7ff fda0 	bl	800077c <EF_GetFontSpaceWidth>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	1ae3      	subs	r3, r4, r3
 8000c40:	b2db      	uxtb	r3, r3
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	371c      	adds	r7, #28
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c4a <ILI9341_Delay>:
//Basic Function - napisz je dla swojego mikrokontrolera (write those for your MCU)
//
////////////////////////////////////////////////////////////////////////////////////

static void ILI9341_Delay(uint32_t ms)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f000 fcc0 	bl	80015d8 <HAL_Delay>
}
 8000c58:	bf00      	nop
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <ILI9341_SendToTFT>:

static void ILI9341_SendToTFT(uint8_t *Byte, uint32_t Length)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	// That is taken from HAL Transmit function
    while (Length > 0U)
 8000c6a:	e014      	b.n	8000c96 <ILI9341_SendToTFT+0x36>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE)) // TXE -flaga tranfer ready
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <ILI9341_SendToTFT+0x5c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	f003 0302 	and.w	r3, r3, #2
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d10c      	bne.n	8000c96 <ILI9341_SendToTFT+0x36>
      {
    	//Fill Data Register in SPI
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (*Byte);
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <ILI9341_SendToTFT+0x5c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	330c      	adds	r3, #12
 8000c84:	687a      	ldr	r2, [r7, #4]
 8000c86:	7812      	ldrb	r2, [r2, #0]
 8000c88:	701a      	strb	r2, [r3, #0]
        // Next byte
        Byte++;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	607b      	str	r3, [r7, #4]
        // Length decrement
        Length--;
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	603b      	str	r3, [r7, #0]
    while (Length > 0U)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d1e7      	bne.n	8000c6c <ILI9341_SendToTFT+0xc>
      }
    }

    // Wait for Transfer end
	while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8000c9c:	bf00      	nop
 8000c9e:	4b07      	ldr	r3, [pc, #28]	; (8000cbc <ILI9341_SendToTFT+0x5c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000caa:	2b80      	cmp	r3, #128	; 0x80
 8000cac:	d0f7      	beq.n	8000c9e <ILI9341_SendToTFT+0x3e>

	}
#else
	HAL_SPI_Transmit(Tft_hspi, Byte, Length, ILI9341_SPI_TIMEOUT); 	// Send the command byte
#endif
}
 8000cae:	bf00      	nop
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	2000009c 	.word	0x2000009c

08000cc0 <ILI9341_SendComand>:



static void ILI9341_SendComand(uint8_t Command)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
	// CS LOW
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cd0:	480b      	ldr	r0, [pc, #44]	; (8000d00 <ILI9341_SendComand+0x40>)
 8000cd2:	f000 ff0f 	bl	8001af4 <HAL_GPIO_WritePin>
#endif

	// DC to Command - DC to LOW
	ILI9341_DC_LOW;
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cdc:	4808      	ldr	r0, [pc, #32]	; (8000d00 <ILI9341_SendComand+0x40>)
 8000cde:	f000 ff09 	bl	8001af4 <HAL_GPIO_WritePin>

	// Sent to TFT by SPI 1byte
	ILI9341_SendToTFT(&Command, 1);
 8000ce2:	1dfb      	adds	r3, r7, #7
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ffba 	bl	8000c60 <ILI9341_SendToTFT>

	// CS HIGH
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cf2:	4803      	ldr	r0, [pc, #12]	; (8000d00 <ILI9341_SendComand+0x40>)
 8000cf4:	f000 fefe 	bl	8001af4 <HAL_GPIO_WritePin>
#endif
}
 8000cf8:	bf00      	nop
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40020400 	.word	0x40020400

08000d04 <ILI9341_SendCommandAndData>:


static void ILI9341_SendCommandAndData(uint8_t Command, uint8_t *Data, uint32_t Length)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
 8000d10:	73fb      	strb	r3, [r7, #15]
	// CS LOW
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d18:	4811      	ldr	r0, [pc, #68]	; (8000d60 <ILI9341_SendCommandAndData+0x5c>)
 8000d1a:	f000 feeb 	bl	8001af4 <HAL_GPIO_WritePin>
#endif

	// DC to Command - DC to LOW
	ILI9341_DC_LOW;
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d24:	480e      	ldr	r0, [pc, #56]	; (8000d60 <ILI9341_SendCommandAndData+0x5c>)
 8000d26:	f000 fee5 	bl	8001af4 <HAL_GPIO_WritePin>

	// Sent to TFT by SPI 1byte - wysylamy 1 bajt danych
	ILI9341_SendToTFT(&Command, 1);
 8000d2a:	f107 030f 	add.w	r3, r7, #15
 8000d2e:	2101      	movs	r1, #1
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff ff95 	bl	8000c60 <ILI9341_SendToTFT>

	// DC to Data - DC to HIGH
	ILI9341_DC_HIGH;
 8000d36:	2201      	movs	r2, #1
 8000d38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d3c:	4808      	ldr	r0, [pc, #32]	; (8000d60 <ILI9341_SendCommandAndData+0x5c>)
 8000d3e:	f000 fed9 	bl	8001af4 <HAL_GPIO_WritePin>

	//Send to TFT Length byte - wysylamy "Length" ilosci danych
	ILI9341_SendToTFT(Data, Length);
 8000d42:	6879      	ldr	r1, [r7, #4]
 8000d44:	68b8      	ldr	r0, [r7, #8]
 8000d46:	f7ff ff8b 	bl	8000c60 <ILI9341_SendToTFT>

	// CS HIGH
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d50:	4803      	ldr	r0, [pc, #12]	; (8000d60 <ILI9341_SendCommandAndData+0x5c>)
 8000d52:	f000 fecf 	bl	8001af4 <HAL_GPIO_WritePin>
#endif

}
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40020400 	.word	0x40020400

08000d64 <ILI9341_SetRotation>:
// TFT Functions
//
////////////////////////////////////////////////////////////////////////////////////

void ILI9341_SetRotation(uint8_t Rotation)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
	if(Rotation > 3)
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	2b03      	cmp	r3, #3
 8000d72:	d820      	bhi.n	8000db6 <ILI9341_SetRotation+0x52>
		return;

	//
	// Set appropriate bits for Rotation
	//
	switch(Rotation)
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	d816      	bhi.n	8000da8 <ILI9341_SetRotation+0x44>
 8000d7a:	a201      	add	r2, pc, #4	; (adr r2, 8000d80 <ILI9341_SetRotation+0x1c>)
 8000d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d80:	08000d91 	.word	0x08000d91
 8000d84:	08000d97 	.word	0x08000d97
 8000d88:	08000d9d 	.word	0x08000d9d
 8000d8c:	08000da3 	.word	0x08000da3
	{
	case 0:
		Rotation = (MADCTL_MX | MADCTL_BGR);
 8000d90:	2348      	movs	r3, #72	; 0x48
 8000d92:	71fb      	strb	r3, [r7, #7]
		break;
 8000d94:	e008      	b.n	8000da8 <ILI9341_SetRotation+0x44>
	case 1:
		Rotation = (MADCTL_MV | MADCTL_BGR);
 8000d96:	2328      	movs	r3, #40	; 0x28
 8000d98:	71fb      	strb	r3, [r7, #7]
		break;
 8000d9a:	e005      	b.n	8000da8 <ILI9341_SetRotation+0x44>
	case 2:
		Rotation = (MADCTL_MY | MADCTL_BGR);
 8000d9c:	2388      	movs	r3, #136	; 0x88
 8000d9e:	71fb      	strb	r3, [r7, #7]
		break;
 8000da0:	e002      	b.n	8000da8 <ILI9341_SetRotation+0x44>
	case 3:
		Rotation = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8000da2:	23e8      	movs	r3, #232	; 0xe8
 8000da4:	71fb      	strb	r3, [r7, #7]
		break;
 8000da6:	bf00      	nop
	}

	// Write indo MAD Control register our Rotation data
	ILI9341_SendCommandAndData(ILI9341_MADCTL, &Rotation, 1);
 8000da8:	1dfb      	adds	r3, r7, #7
 8000daa:	2201      	movs	r2, #1
 8000dac:	4619      	mov	r1, r3
 8000dae:	2036      	movs	r0, #54	; 0x36
 8000db0:	f7ff ffa8 	bl	8000d04 <ILI9341_SendCommandAndData>
 8000db4:	e000      	b.n	8000db8 <ILI9341_SetRotation+0x54>
		return;
 8000db6:	bf00      	nop
}
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop

08000dc0 <ILI9341_SetAddrWindow>:


// ustawienie adresu obszaru rysowania
void ILI9341_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h)
{
 8000dc0:	b590      	push	{r4, r7, lr}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	4608      	mov	r0, r1
 8000dca:	4611      	mov	r1, r2
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4623      	mov	r3, r4
 8000dd0:	80fb      	strh	r3, [r7, #6]
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80bb      	strh	r3, [r7, #4]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	807b      	strh	r3, [r7, #2]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	803b      	strh	r3, [r7, #0]
	uint8_t DataToTransfer[4];
	// Calculate end ranges
	uint16_t x2 = (x1 + w - 1), y2 = (y1 + h - 1);
 8000dde:	88fa      	ldrh	r2, [r7, #6]
 8000de0:	887b      	ldrh	r3, [r7, #2]
 8000de2:	4413      	add	r3, r2
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	3b01      	subs	r3, #1
 8000de8:	81fb      	strh	r3, [r7, #14]
 8000dea:	88ba      	ldrh	r2, [r7, #4]
 8000dec:	883b      	ldrh	r3, [r7, #0]
 8000dee:	4413      	add	r3, r2
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	3b01      	subs	r3, #1
 8000df4:	81bb      	strh	r3, [r7, #12]

	// Fulfill X's buffer
	DataToTransfer[0] = x1 >> 8;
 8000df6:	88fb      	ldrh	r3, [r7, #6]
 8000df8:	0a1b      	lsrs	r3, r3, #8
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	723b      	strb	r3, [r7, #8]
	DataToTransfer[1] = x1 & 0xFF;
 8000e00:	88fb      	ldrh	r3, [r7, #6]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	727b      	strb	r3, [r7, #9]
	DataToTransfer[2] = x2 >> 8;
 8000e06:	89fb      	ldrh	r3, [r7, #14]
 8000e08:	0a1b      	lsrs	r3, r3, #8
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	72bb      	strb	r3, [r7, #10]
	DataToTransfer[3] = x2 & 0xFF;
 8000e10:	89fb      	ldrh	r3, [r7, #14]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	72fb      	strb	r3, [r7, #11]
	// Push X's buffer
	ILI9341_SendCommandAndData(ILI9341_CASET, DataToTransfer, 4); // Ustawienie adresu kolumny
 8000e16:	f107 0308 	add.w	r3, r7, #8
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	202a      	movs	r0, #42	; 0x2a
 8000e20:	f7ff ff70 	bl	8000d04 <ILI9341_SendCommandAndData>

	// Fulfill Y's buffer
	DataToTransfer[0] = y1 >> 8;
 8000e24:	88bb      	ldrh	r3, [r7, #4]
 8000e26:	0a1b      	lsrs	r3, r3, #8
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	723b      	strb	r3, [r7, #8]
	DataToTransfer[1] = y1 & 0xFF;
 8000e2e:	88bb      	ldrh	r3, [r7, #4]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	727b      	strb	r3, [r7, #9]
	DataToTransfer[2] = y2 >> 8;
 8000e34:	89bb      	ldrh	r3, [r7, #12]
 8000e36:	0a1b      	lsrs	r3, r3, #8
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	72bb      	strb	r3, [r7, #10]
	DataToTransfer[3] = y2 & 0xFF;
 8000e3e:	89bb      	ldrh	r3, [r7, #12]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	72fb      	strb	r3, [r7, #11]
	// Push Y's buffer
	ILI9341_SendCommandAndData(ILI9341_PASET, DataToTransfer, 4); // Ustawienie adresu wiersza
 8000e44:	f107 0308 	add.w	r3, r7, #8
 8000e48:	2204      	movs	r2, #4
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	202b      	movs	r0, #43	; 0x2b
 8000e4e:	f7ff ff59 	bl	8000d04 <ILI9341_SendCommandAndData>

	ILI9341_SendComand(ILI9341_RAMWR); // zapisujemy to do RAMu
 8000e52:	202c      	movs	r0, #44	; 0x2c
 8000e54:	f7ff ff34 	bl	8000cc0 <ILI9341_SendComand>

}
 8000e58:	bf00      	nop
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd90      	pop	{r4, r7, pc}

08000e60 <ILI9341_WritePixel>:

void ILI9341_WritePixel(int16_t x, int16_t y, uint16_t color)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	80fb      	strh	r3, [r7, #6]
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	80bb      	strh	r3, [r7, #4]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	807b      	strh	r3, [r7, #2]
	uint8_t DataToTransfer[2];

	if ((x >= 0) && (x < ILI9341_TFTWIDTH) && (y >= 0) && (y < ILI9341_TFTHEIGHT)) // sprawdza czy nie wyszlismy poza podzakres
 8000e72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	db21      	blt.n	8000ebe <ILI9341_WritePixel+0x5e>
 8000e7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e7e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000e82:	da1c      	bge.n	8000ebe <ILI9341_WritePixel+0x5e>
 8000e84:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	db18      	blt.n	8000ebe <ILI9341_WritePixel+0x5e>
 8000e8c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e90:	2bef      	cmp	r3, #239	; 0xef
 8000e92:	dc14      	bgt.n	8000ebe <ILI9341_WritePixel+0x5e>
	{
		// Set Window for 1x1 pixel
		ILI9341_SetAddrWindow(x, y, 1, 1);
 8000e94:	88f8      	ldrh	r0, [r7, #6]
 8000e96:	88b9      	ldrh	r1, [r7, #4]
 8000e98:	2301      	movs	r3, #1
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f7ff ff90 	bl	8000dc0 <ILI9341_SetAddrWindow>

		// Fulfill buffer with color
		DataToTransfer[0] = color >> 8;
 8000ea0:	887b      	ldrh	r3, [r7, #2]
 8000ea2:	0a1b      	lsrs	r3, r3, #8
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	733b      	strb	r3, [r7, #12]
		DataToTransfer[1] = color & 0xFF;
 8000eaa:	887b      	ldrh	r3, [r7, #2]
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	737b      	strb	r3, [r7, #13]
		// Push color bytes to RAM
		ILI9341_SendCommandAndData(ILI9341_RAMWR, DataToTransfer, 2);
 8000eb0:	f107 030c 	add.w	r3, r7, #12
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	202c      	movs	r0, #44	; 0x2c
 8000eba:	f7ff ff23 	bl	8000d04 <ILI9341_SendCommandAndData>
	}

}
 8000ebe:	bf00      	nop
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
	...

08000ec8 <ILI9341_ClearDisplay>:
	}
}


void ILI9341_ClearDisplay(uint16_t Color)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	80fb      	strh	r3, [r7, #6]
	// Set window for whole screen
	ILI9341_SetAddrWindow(0, 0, ILI9341_TFTWIDTH, ILI9341_TFTHEIGHT);
 8000ed2:	23f0      	movs	r3, #240	; 0xf0
 8000ed4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000ed8:	2100      	movs	r1, #0
 8000eda:	2000      	movs	r0, #0
 8000edc:	f7ff ff70 	bl	8000dc0 <ILI9341_SetAddrWindow>
	// Set RAM writing
	ILI9341_SendComand(ILI9341_RAMWR);
 8000ee0:	202c      	movs	r0, #44	; 0x2c
 8000ee2:	f7ff feed 	bl	8000cc0 <ILI9341_SendComand>

#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	uint32_t Length = ILI9341_TFTWIDTH * ILI9341_TFTHEIGHT;
 8000ee6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8000eea:	60fb      	str	r3, [r7, #12]

#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8000eec:	2200      	movs	r2, #0
 8000eee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ef2:	4822      	ldr	r0, [pc, #136]	; (8000f7c <ILI9341_ClearDisplay+0xb4>)
 8000ef4:	f000 fdfe 	bl	8001af4 <HAL_GPIO_WritePin>
#endif
	ILI9341_DC_HIGH;	// Data mode
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000efe:	481f      	ldr	r0, [pc, #124]	; (8000f7c <ILI9341_ClearDisplay+0xb4>)
 8000f00:	f000 fdf8 	bl	8001af4 <HAL_GPIO_WritePin>

    while (Length > 0U)
 8000f04:	e023      	b.n	8000f4e <ILI9341_ClearDisplay+0x86>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE))
 8000f06:	4b1e      	ldr	r3, [pc, #120]	; (8000f80 <ILI9341_ClearDisplay+0xb8>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	689b      	ldr	r3, [r3, #8]
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d11b      	bne.n	8000f4e <ILI9341_ClearDisplay+0x86>
      {
    	  // Write higher byte of color to DR
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (Color >> 8);
 8000f16:	88fb      	ldrh	r3, [r7, #6]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <ILI9341_ClearDisplay+0xb8>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	330c      	adds	r3, #12
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	701a      	strb	r2, [r3, #0]
        // Wait for transfer
        while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE) != SET)
 8000f28:	bf00      	nop
 8000f2a:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <ILI9341_ClearDisplay+0xb8>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	f003 0302 	and.w	r3, r3, #2
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d1f7      	bne.n	8000f2a <ILI9341_ClearDisplay+0x62>
        {}
        // Write lower byt of color to DR
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (Color & 0xFF);
 8000f3a:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <ILI9341_ClearDisplay+0xb8>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	330c      	adds	r3, #12
 8000f42:	88fa      	ldrh	r2, [r7, #6]
 8000f44:	b2d2      	uxtb	r2, r2
 8000f46:	701a      	strb	r2, [r3, #0]
        // Decrease Lenght
        Length--;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	60fb      	str	r3, [r7, #12]
    while (Length > 0U)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1d8      	bne.n	8000f06 <ILI9341_ClearDisplay+0x3e>
      }
    }

    // Wait for the end of transfer
	while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8000f54:	bf00      	nop
 8000f56:	4b0a      	ldr	r3, [pc, #40]	; (8000f80 <ILI9341_ClearDisplay+0xb8>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f62:	2b80      	cmp	r3, #128	; 0x80
 8000f64:	d0f7      	beq.n	8000f56 <ILI9341_ClearDisplay+0x8e>
	{

	}

#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8000f66:	2201      	movs	r2, #1
 8000f68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f6c:	4803      	ldr	r0, [pc, #12]	; (8000f7c <ILI9341_ClearDisplay+0xb4>)
 8000f6e:	f000 fdc1 	bl	8001af4 <HAL_GPIO_WritePin>
		ILI9341_SendData16(Color);
	}
#endif


}
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40020400 	.word	0x40020400
 8000f80:	2000009c 	.word	0x2000009c

08000f84 <ILI9341_Init>:
  0x00                                   // End of list
};


void ILI9341_Init(SPI_HandleTypeDef *hspi)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	Tft_hspi = hspi;
 8000f8c:	4a24      	ldr	r2, [pc, #144]	; (8001020 <ILI9341_Init+0x9c>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6013      	str	r3, [r2, #0]
	uint8_t cmd, x, numArgs;
	const uint8_t *addr = initcmd;
 8000f92:	4b24      	ldr	r3, [pc, #144]	; (8001024 <ILI9341_Init+0xa0>)
 8000f94:	60fb      	str	r3, [r7, #12]
#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	__HAL_SPI_ENABLE(hspi);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000fa4:	601a      	str	r2, [r3, #0]
#endif

	//Resetowanie kontrolera TFT
#if (ILI9341_USE_HW_RESET == 1) // uzywamy hardwer resetu
	ILI9341_RST_LOW;
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fac:	481e      	ldr	r0, [pc, #120]	; (8001028 <ILI9341_Init+0xa4>)
 8000fae:	f000 fda1 	bl	8001af4 <HAL_GPIO_WritePin>
	ILI9341_Delay(10);
 8000fb2:	200a      	movs	r0, #10
 8000fb4:	f7ff fe49 	bl	8000c4a <ILI9341_Delay>
	ILI9341_RST_HIGH;
 8000fb8:	2201      	movs	r2, #1
 8000fba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fbe:	481a      	ldr	r0, [pc, #104]	; (8001028 <ILI9341_Init+0xa4>)
 8000fc0:	f000 fd98 	bl	8001af4 <HAL_GPIO_WritePin>
	ILI9341_Delay(10);
 8000fc4:	200a      	movs	r0, #10
 8000fc6:	f7ff fe40 	bl	8000c4a <ILI9341_Delay>
	ILI9341_SendCommand(ILI9341_SWRESET); // wyslij komende softwerowego resetu
	ILI9341_Delay(150); // oczekiwanie na inicjalizacje
#endif


	while ((cmd = *(addr++)) > 0)
 8000fca:	e019      	b.n	8001000 <ILI9341_Init+0x7c>
	    {
	      x = *(addr++);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	1c5a      	adds	r2, r3, #1
 8000fd0:	60fa      	str	r2, [r7, #12]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	72bb      	strb	r3, [r7, #10]
	      numArgs = x & 0x7F;
 8000fd6:	7abb      	ldrb	r3, [r7, #10]
 8000fd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000fdc:	727b      	strb	r3, [r7, #9]
	      // Push Init data
	      ILI9341_SendCommandAndData(cmd, (uint8_t *)addr, numArgs); // (komenda, wskaznik na dane z tablicy initcmd ^^, i
 8000fde:	7a7a      	ldrb	r2, [r7, #9]
 8000fe0:	7afb      	ldrb	r3, [r7, #11]
 8000fe2:	68f9      	ldr	r1, [r7, #12]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fe8d 	bl	8000d04 <ILI9341_SendCommandAndData>
	      	  	  	  	  	  	  	  	  	  	  	  	  	  	  	 //ilosc danych do wyslania

	      addr += numArgs;
 8000fea:	7a7b      	ldrb	r3, [r7, #9]
 8000fec:	68fa      	ldr	r2, [r7, #12]
 8000fee:	4413      	add	r3, r2
 8000ff0:	60fb      	str	r3, [r7, #12]

	      if (x & 0x80) // po komendzie sleep out trzeba odczekac 150ms
 8000ff2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	da02      	bge.n	8001000 <ILI9341_Init+0x7c>
	      {
	    	  ILI9341_Delay(150);
 8000ffa:	2096      	movs	r0, #150	; 0x96
 8000ffc:	f7ff fe25 	bl	8000c4a <ILI9341_Delay>
	while ((cmd = *(addr++)) > 0)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	1c5a      	adds	r2, r3, #1
 8001004:	60fa      	str	r2, [r7, #12]
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	72fb      	strb	r3, [r7, #11]
 800100a:	7afb      	ldrb	r3, [r7, #11]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d1dd      	bne.n	8000fcc <ILI9341_Init+0x48>
	      }
	    }
	ILI9341_SetRotation(ILI9341_ROTATION);
 8001010:	2003      	movs	r0, #3
 8001012:	f7ff fea7 	bl	8000d64 <ILI9341_SetRotation>
}
 8001016:	bf00      	nop
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	2000009c 	.word	0x2000009c
 8001024:	08004cc4 	.word	0x08004cc4
 8001028:	40020400 	.word	0x40020400

0800102c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08a      	sub	sp, #40	; 0x28
 8001030:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	4b32      	ldr	r3, [pc, #200]	; (8001110 <MX_GPIO_Init+0xe4>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	4a31      	ldr	r2, [pc, #196]	; (8001110 <MX_GPIO_Init+0xe4>)
 800104c:	f043 0304 	orr.w	r3, r3, #4
 8001050:	6313      	str	r3, [r2, #48]	; 0x30
 8001052:	4b2f      	ldr	r3, [pc, #188]	; (8001110 <MX_GPIO_Init+0xe4>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	f003 0304 	and.w	r3, r3, #4
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	4b2b      	ldr	r3, [pc, #172]	; (8001110 <MX_GPIO_Init+0xe4>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a2a      	ldr	r2, [pc, #168]	; (8001110 <MX_GPIO_Init+0xe4>)
 8001068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b28      	ldr	r3, [pc, #160]	; (8001110 <MX_GPIO_Init+0xe4>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	4b24      	ldr	r3, [pc, #144]	; (8001110 <MX_GPIO_Init+0xe4>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a23      	ldr	r2, [pc, #140]	; (8001110 <MX_GPIO_Init+0xe4>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b21      	ldr	r3, [pc, #132]	; (8001110 <MX_GPIO_Init+0xe4>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	4b1d      	ldr	r3, [pc, #116]	; (8001110 <MX_GPIO_Init+0xe4>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a1c      	ldr	r2, [pc, #112]	; (8001110 <MX_GPIO_Init+0xe4>)
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b1a      	ldr	r3, [pc, #104]	; (8001110 <MX_GPIO_Init+0xe4>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BP_USER_LED_GPIO_Port, BP_USER_LED_Pin, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010b8:	4816      	ldr	r0, [pc, #88]	; (8001114 <MX_GPIO_Init+0xe8>)
 80010ba:	f000 fd1b 	bl	8001af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_CS_Pin|TFT_RST_Pin|TFT_DC_Pin, GPIO_PIN_RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80010c4:	4814      	ldr	r0, [pc, #80]	; (8001118 <MX_GPIO_Init+0xec>)
 80010c6:	f000 fd15 	bl	8001af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BP_USER_LED_Pin;
 80010ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d0:	2301      	movs	r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BP_USER_LED_GPIO_Port, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	480c      	ldr	r0, [pc, #48]	; (8001114 <MX_GPIO_Init+0xe8>)
 80010e4:	f000 fb82 	bl	80017ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TFT_CS_Pin|TFT_RST_Pin|TFT_DC_Pin;
 80010e8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ee:	2301      	movs	r3, #1
 80010f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f6:	2300      	movs	r3, #0
 80010f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	4619      	mov	r1, r3
 8001100:	4805      	ldr	r0, [pc, #20]	; (8001118 <MX_GPIO_Init+0xec>)
 8001102:	f000 fb73 	bl	80017ec <HAL_GPIO_Init>

}
 8001106:	bf00      	nop
 8001108:	3728      	adds	r7, #40	; 0x28
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40023800 	.word	0x40023800
 8001114:	40020800 	.word	0x40020800
 8001118:	40020400 	.word	0x40020400

0800111c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001122:	f000 f9e7 	bl	80014f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001126:	f000 f835 	bl	8001194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112a:	f7ff ff7f 	bl	800102c <MX_GPIO_Init>
  MX_SPI1_Init();
 800112e:	f000 f89f 	bl	8001270 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init(&hspi1);
 8001132:	4813      	ldr	r0, [pc, #76]	; (8001180 <main+0x64>)
 8001134:	f7ff ff26 	bl	8000f84 <ILI9341_Init>
  ILI9341_ClearDisplay(ILI9341_NAVY);
 8001138:	200f      	movs	r0, #15
 800113a:	f7ff fec5 	bl	8000ec8 <ILI9341_ClearDisplay>
  EF_SetFont(&arialBlack_20ptFontInfo);
 800113e:	4811      	ldr	r0, [pc, #68]	; (8001184 <main+0x68>)
 8001140:	f7ff fae8 	bl	8000714 <EF_SetFont>
  sprintf(Msg, "CZEŚĆ");
 8001144:	4910      	ldr	r1, [pc, #64]	; (8001188 <main+0x6c>)
 8001146:	4811      	ldr	r0, [pc, #68]	; (800118c <main+0x70>)
 8001148:	f001 f9be 	bl	80024c8 <siprintf>
  EF_PutString(Msg, 0, 0, ILI9341_WHITE, BG_TRANSPARENT, ILI9341_BLACK);
 800114c:	2300      	movs	r3, #0
 800114e:	9301      	str	r3, [sp, #4]
 8001150:	2300      	movs	r3, #0
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001158:	2200      	movs	r2, #0
 800115a:	2100      	movs	r1, #0
 800115c:	480b      	ldr	r0, [pc, #44]	; (800118c <main+0x70>)
 800115e:	f7ff fcf3 	bl	8000b48 <EF_PutString>
  sprintf(Msg, "GRAD");
 8001162:	490b      	ldr	r1, [pc, #44]	; (8001190 <main+0x74>)
 8001164:	4809      	ldr	r0, [pc, #36]	; (800118c <main+0x70>)
 8001166:	f001 f9af 	bl	80024c8 <siprintf>
  EF_PutString(Msg, 120, 90, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_BLACK);
 800116a:	2300      	movs	r3, #0
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	2300      	movs	r3, #0
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	2300      	movs	r3, #0
 8001174:	225a      	movs	r2, #90	; 0x5a
 8001176:	2178      	movs	r1, #120	; 0x78
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <main+0x70>)
 800117a:	f7ff fce5 	bl	8000b48 <EF_PutString>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800117e:	e7fe      	b.n	800117e <main+0x62>
 8001180:	200000c0 	.word	0x200000c0
 8001184:	08004cb8 	.word	0x08004cb8
 8001188:	08002d3c 	.word	0x08002d3c
 800118c:	200000a0 	.word	0x200000a0
 8001190:	08002d44 	.word	0x08002d44

08001194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b094      	sub	sp, #80	; 0x50
 8001198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119a:	f107 0320 	add.w	r3, r7, #32
 800119e:	2230      	movs	r2, #48	; 0x30
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f001 f988 	bl	80024b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b8:	2300      	movs	r3, #0
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	4b27      	ldr	r3, [pc, #156]	; (800125c <SystemClock_Config+0xc8>)
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	4a26      	ldr	r2, [pc, #152]	; (800125c <SystemClock_Config+0xc8>)
 80011c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c6:	6413      	str	r3, [r2, #64]	; 0x40
 80011c8:	4b24      	ldr	r3, [pc, #144]	; (800125c <SystemClock_Config+0xc8>)
 80011ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	4b21      	ldr	r3, [pc, #132]	; (8001260 <SystemClock_Config+0xcc>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a20      	ldr	r2, [pc, #128]	; (8001260 <SystemClock_Config+0xcc>)
 80011de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	4b1e      	ldr	r3, [pc, #120]	; (8001260 <SystemClock_Config+0xcc>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011f0:	2301      	movs	r3, #1
 80011f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011fa:	2302      	movs	r3, #2
 80011fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001202:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001204:	230f      	movs	r3, #15
 8001206:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001208:	2360      	movs	r3, #96	; 0x60
 800120a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800120c:	2302      	movs	r3, #2
 800120e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001210:	2304      	movs	r3, #4
 8001212:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001214:	f107 0320 	add.w	r3, r7, #32
 8001218:	4618      	mov	r0, r3
 800121a:	f000 fc85 	bl	8001b28 <HAL_RCC_OscConfig>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001224:	f000 f81e 	bl	8001264 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001228:	230f      	movs	r3, #15
 800122a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800122c:	2302      	movs	r3, #2
 800122e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001234:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001238:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800123e:	f107 030c 	add.w	r3, r7, #12
 8001242:	2102      	movs	r1, #2
 8001244:	4618      	mov	r0, r3
 8001246:	f000 fee7 	bl	8002018 <HAL_RCC_ClockConfig>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001250:	f000 f808 	bl	8001264 <Error_Handler>
  }
}
 8001254:	bf00      	nop
 8001256:	3750      	adds	r7, #80	; 0x50
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40023800 	.word	0x40023800
 8001260:	40007000 	.word	0x40007000

08001264 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001268:	b672      	cpsid	i
}
 800126a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800126c:	e7fe      	b.n	800126c <Error_Handler+0x8>
	...

08001270 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <MX_SPI1_Init+0x64>)
 8001276:	4a18      	ldr	r2, [pc, #96]	; (80012d8 <MX_SPI1_Init+0x68>)
 8001278:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800127a:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <MX_SPI1_Init+0x64>)
 800127c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001280:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001282:	4b14      	ldr	r3, [pc, #80]	; (80012d4 <MX_SPI1_Init+0x64>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001288:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <MX_SPI1_Init+0x64>)
 800128a:	2200      	movs	r2, #0
 800128c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800128e:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <MX_SPI1_Init+0x64>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001294:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <MX_SPI1_Init+0x64>)
 8001296:	2200      	movs	r2, #0
 8001298:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <MX_SPI1_Init+0x64>)
 800129c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <MX_SPI1_Init+0x64>)
 80012a4:	2210      	movs	r2, #16
 80012a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <MX_SPI1_Init+0x64>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <MX_SPI1_Init+0x64>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <MX_SPI1_Init+0x64>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <MX_SPI1_Init+0x64>)
 80012bc:	220a      	movs	r2, #10
 80012be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	; (80012d4 <MX_SPI1_Init+0x64>)
 80012c2:	f001 f845 	bl	8002350 <HAL_SPI_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012cc:	f7ff ffca 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200000c0 	.word	0x200000c0
 80012d8:	40013000 	.word	0x40013000

080012dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08a      	sub	sp, #40	; 0x28
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a19      	ldr	r2, [pc, #100]	; (8001360 <HAL_SPI_MspInit+0x84>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d12b      	bne.n	8001356 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
 8001302:	4b18      	ldr	r3, [pc, #96]	; (8001364 <HAL_SPI_MspInit+0x88>)
 8001304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001306:	4a17      	ldr	r2, [pc, #92]	; (8001364 <HAL_SPI_MspInit+0x88>)
 8001308:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800130c:	6453      	str	r3, [r2, #68]	; 0x44
 800130e:	4b15      	ldr	r3, [pc, #84]	; (8001364 <HAL_SPI_MspInit+0x88>)
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	4b11      	ldr	r3, [pc, #68]	; (8001364 <HAL_SPI_MspInit+0x88>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4a10      	ldr	r2, [pc, #64]	; (8001364 <HAL_SPI_MspInit+0x88>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6313      	str	r3, [r2, #48]	; 0x30
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <HAL_SPI_MspInit+0x88>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001336:	23e0      	movs	r3, #224	; 0xe0
 8001338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133a:	2302      	movs	r3, #2
 800133c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001342:	2303      	movs	r3, #3
 8001344:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001346:	2305      	movs	r3, #5
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	4619      	mov	r1, r3
 8001350:	4805      	ldr	r0, [pc, #20]	; (8001368 <HAL_SPI_MspInit+0x8c>)
 8001352:	f000 fa4b 	bl	80017ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001356:	bf00      	nop
 8001358:	3728      	adds	r7, #40	; 0x28
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40013000 	.word	0x40013000
 8001364:	40023800 	.word	0x40023800
 8001368:	40020000 	.word	0x40020000

0800136c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
 8001376:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <HAL_MspInit+0x4c>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137a:	4a0f      	ldr	r2, [pc, #60]	; (80013b8 <HAL_MspInit+0x4c>)
 800137c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001380:	6453      	str	r3, [r2, #68]	; 0x44
 8001382:	4b0d      	ldr	r3, [pc, #52]	; (80013b8 <HAL_MspInit+0x4c>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	603b      	str	r3, [r7, #0]
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <HAL_MspInit+0x4c>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	4a08      	ldr	r2, [pc, #32]	; (80013b8 <HAL_MspInit+0x4c>)
 8001398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800139c:	6413      	str	r3, [r2, #64]	; 0x40
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_MspInit+0x4c>)
 80013a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40023800 	.word	0x40023800

080013bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <NMI_Handler+0x4>

080013c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013c6:	e7fe      	b.n	80013c6 <HardFault_Handler+0x4>

080013c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <MemManage_Handler+0x4>

080013ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <BusFault_Handler+0x4>

080013d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <UsageFault_Handler+0x4>

080013da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001408:	f000 f8c6 	bl	8001598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}

08001410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001418:	4a14      	ldr	r2, [pc, #80]	; (800146c <_sbrk+0x5c>)
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <_sbrk+0x60>)
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001424:	4b13      	ldr	r3, [pc, #76]	; (8001474 <_sbrk+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d102      	bne.n	8001432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800142c:	4b11      	ldr	r3, [pc, #68]	; (8001474 <_sbrk+0x64>)
 800142e:	4a12      	ldr	r2, [pc, #72]	; (8001478 <_sbrk+0x68>)
 8001430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001432:	4b10      	ldr	r3, [pc, #64]	; (8001474 <_sbrk+0x64>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	429a      	cmp	r2, r3
 800143e:	d207      	bcs.n	8001450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001440:	f001 f810 	bl	8002464 <__errno>
 8001444:	4603      	mov	r3, r0
 8001446:	220c      	movs	r2, #12
 8001448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
 800144e:	e009      	b.n	8001464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <_sbrk+0x64>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001456:	4b07      	ldr	r3, [pc, #28]	; (8001474 <_sbrk+0x64>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	4a05      	ldr	r2, [pc, #20]	; (8001474 <_sbrk+0x64>)
 8001460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001462:	68fb      	ldr	r3, [r7, #12]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20020000 	.word	0x20020000
 8001470:	00000400 	.word	0x00000400
 8001474:	2000008c 	.word	0x2000008c
 8001478:	20000130 	.word	0x20000130

0800147c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <SystemInit+0x20>)
 8001482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001486:	4a05      	ldr	r2, [pc, #20]	; (800149c <SystemInit+0x20>)
 8001488:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800148c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014a4:	480d      	ldr	r0, [pc, #52]	; (80014dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014a6:	490e      	ldr	r1, [pc, #56]	; (80014e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014a8:	4a0e      	ldr	r2, [pc, #56]	; (80014e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014ac:	e002      	b.n	80014b4 <LoopCopyDataInit>

080014ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b2:	3304      	adds	r3, #4

080014b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014b8:	d3f9      	bcc.n	80014ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ba:	4a0b      	ldr	r2, [pc, #44]	; (80014e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014bc:	4c0b      	ldr	r4, [pc, #44]	; (80014ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80014be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c0:	e001      	b.n	80014c6 <LoopFillZerobss>

080014c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c4:	3204      	adds	r2, #4

080014c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014c8:	d3fb      	bcc.n	80014c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014ca:	f7ff ffd7 	bl	800147c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ce:	f000 ffcf 	bl	8002470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014d2:	f7ff fe23 	bl	800111c <main>
  bx  lr    
 80014d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014e0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80014e4:	08004d88 	.word	0x08004d88
  ldr r2, =_sbss
 80014e8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80014ec:	2000012c 	.word	0x2000012c

080014f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014f0:	e7fe      	b.n	80014f0 <ADC_IRQHandler>
	...

080014f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014f8:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <HAL_Init+0x40>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a0d      	ldr	r2, [pc, #52]	; (8001534 <HAL_Init+0x40>)
 80014fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001502:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001504:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <HAL_Init+0x40>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <HAL_Init+0x40>)
 800150a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800150e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <HAL_Init+0x40>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a07      	ldr	r2, [pc, #28]	; (8001534 <HAL_Init+0x40>)
 8001516:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800151a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800151c:	2003      	movs	r0, #3
 800151e:	f000 f931 	bl	8001784 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001522:	2000      	movs	r0, #0
 8001524:	f000 f808 	bl	8001538 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001528:	f7ff ff20 	bl	800136c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40023c00 	.word	0x40023c00

08001538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_InitTick+0x54>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_InitTick+0x58>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800154e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001552:	fbb2 f3f3 	udiv	r3, r2, r3
 8001556:	4618      	mov	r0, r3
 8001558:	f000 f93b 	bl	80017d2 <HAL_SYSTICK_Config>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e00e      	b.n	8001584 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b0f      	cmp	r3, #15
 800156a:	d80a      	bhi.n	8001582 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800156c:	2200      	movs	r2, #0
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	f04f 30ff 	mov.w	r0, #4294967295
 8001574:	f000 f911 	bl	800179a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001578:	4a06      	ldr	r2, [pc, #24]	; (8001594 <HAL_InitTick+0x5c>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	e000      	b.n	8001584 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000000 	.word	0x20000000
 8001590:	20000008 	.word	0x20000008
 8001594:	20000004 	.word	0x20000004

08001598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <HAL_IncTick+0x20>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <HAL_IncTick+0x24>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	4a04      	ldr	r2, [pc, #16]	; (80015bc <HAL_IncTick+0x24>)
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	20000008 	.word	0x20000008
 80015bc:	20000118 	.word	0x20000118

080015c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return uwTick;
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <HAL_GetTick+0x14>)
 80015c6:	681b      	ldr	r3, [r3, #0]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	20000118 	.word	0x20000118

080015d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015e0:	f7ff ffee 	bl	80015c0 <HAL_GetTick>
 80015e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015f0:	d005      	beq.n	80015fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015f2:	4b0a      	ldr	r3, [pc, #40]	; (800161c <HAL_Delay+0x44>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4413      	add	r3, r2
 80015fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80015fe:	bf00      	nop
 8001600:	f7ff ffde 	bl	80015c0 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	429a      	cmp	r2, r3
 800160e:	d8f7      	bhi.n	8001600 <HAL_Delay+0x28>
  {
  }
}
 8001610:	bf00      	nop
 8001612:	bf00      	nop
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000008 	.word	0x20000008

08001620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800163c:	4013      	ands	r3, r2
 800163e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001648:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800164c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001652:	4a04      	ldr	r2, [pc, #16]	; (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	60d3      	str	r3, [r2, #12]
}
 8001658:	bf00      	nop
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800166c:	4b04      	ldr	r3, [pc, #16]	; (8001680 <__NVIC_GetPriorityGrouping+0x18>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	f003 0307 	and.w	r3, r3, #7
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	6039      	str	r1, [r7, #0]
 800168e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001694:	2b00      	cmp	r3, #0
 8001696:	db0a      	blt.n	80016ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	b2da      	uxtb	r2, r3
 800169c:	490c      	ldr	r1, [pc, #48]	; (80016d0 <__NVIC_SetPriority+0x4c>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	0112      	lsls	r2, r2, #4
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	440b      	add	r3, r1
 80016a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016ac:	e00a      	b.n	80016c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	4908      	ldr	r1, [pc, #32]	; (80016d4 <__NVIC_SetPriority+0x50>)
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	f003 030f 	and.w	r3, r3, #15
 80016ba:	3b04      	subs	r3, #4
 80016bc:	0112      	lsls	r2, r2, #4
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	440b      	add	r3, r1
 80016c2:	761a      	strb	r2, [r3, #24]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000e100 	.word	0xe000e100
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016d8:	b480      	push	{r7}
 80016da:	b089      	sub	sp, #36	; 0x24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f1c3 0307 	rsb	r3, r3, #7
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	bf28      	it	cs
 80016f6:	2304      	movcs	r3, #4
 80016f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	3304      	adds	r3, #4
 80016fe:	2b06      	cmp	r3, #6
 8001700:	d902      	bls.n	8001708 <NVIC_EncodePriority+0x30>
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3b03      	subs	r3, #3
 8001706:	e000      	b.n	800170a <NVIC_EncodePriority+0x32>
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	f04f 32ff 	mov.w	r2, #4294967295
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	43da      	mvns	r2, r3
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	401a      	ands	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001720:	f04f 31ff 	mov.w	r1, #4294967295
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	fa01 f303 	lsl.w	r3, r1, r3
 800172a:	43d9      	mvns	r1, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001730:	4313      	orrs	r3, r2
         );
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	; 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3b01      	subs	r3, #1
 800174c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001750:	d301      	bcc.n	8001756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001752:	2301      	movs	r3, #1
 8001754:	e00f      	b.n	8001776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001756:	4a0a      	ldr	r2, [pc, #40]	; (8001780 <SysTick_Config+0x40>)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3b01      	subs	r3, #1
 800175c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800175e:	210f      	movs	r1, #15
 8001760:	f04f 30ff 	mov.w	r0, #4294967295
 8001764:	f7ff ff8e 	bl	8001684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <SysTick_Config+0x40>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800176e:	4b04      	ldr	r3, [pc, #16]	; (8001780 <SysTick_Config+0x40>)
 8001770:	2207      	movs	r2, #7
 8001772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	e000e010 	.word	0xe000e010

08001784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ff47 	bl	8001620 <__NVIC_SetPriorityGrouping>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
 80017a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ac:	f7ff ff5c 	bl	8001668 <__NVIC_GetPriorityGrouping>
 80017b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	68b9      	ldr	r1, [r7, #8]
 80017b6:	6978      	ldr	r0, [r7, #20]
 80017b8:	f7ff ff8e 	bl	80016d8 <NVIC_EncodePriority>
 80017bc:	4602      	mov	r2, r0
 80017be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c2:	4611      	mov	r1, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff ff5d 	bl	8001684 <__NVIC_SetPriority>
}
 80017ca:	bf00      	nop
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff ffb0 	bl	8001740 <SysTick_Config>
 80017e0:	4603      	mov	r3, r0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b089      	sub	sp, #36	; 0x24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017fe:	2300      	movs	r3, #0
 8001800:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	e159      	b.n	8001abc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001808:	2201      	movs	r2, #1
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	697a      	ldr	r2, [r7, #20]
 8001818:	4013      	ands	r3, r2
 800181a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	429a      	cmp	r2, r3
 8001822:	f040 8148 	bne.w	8001ab6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 0303 	and.w	r3, r3, #3
 800182e:	2b01      	cmp	r3, #1
 8001830:	d005      	beq.n	800183e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800183a:	2b02      	cmp	r3, #2
 800183c:	d130      	bne.n	80018a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	2203      	movs	r2, #3
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4013      	ands	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	68da      	ldr	r2, [r3, #12]
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4313      	orrs	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001874:	2201      	movs	r2, #1
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	43db      	mvns	r3, r3
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	4013      	ands	r3, r2
 8001882:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	091b      	lsrs	r3, r3, #4
 800188a:	f003 0201 	and.w	r2, r3, #1
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4313      	orrs	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 0303 	and.w	r3, r3, #3
 80018a8:	2b03      	cmp	r3, #3
 80018aa:	d017      	beq.n	80018dc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	2203      	movs	r2, #3
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	43db      	mvns	r3, r3
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	4013      	ands	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d123      	bne.n	8001930 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	08da      	lsrs	r2, r3, #3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3208      	adds	r2, #8
 80018f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	f003 0307 	and.w	r3, r3, #7
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	220f      	movs	r2, #15
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4013      	ands	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	691a      	ldr	r2, [r3, #16]
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4313      	orrs	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	08da      	lsrs	r2, r3, #3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3208      	adds	r2, #8
 800192a:	69b9      	ldr	r1, [r7, #24]
 800192c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	2203      	movs	r2, #3
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4013      	ands	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f003 0203 	and.w	r2, r3, #3
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196c:	2b00      	cmp	r3, #0
 800196e:	f000 80a2 	beq.w	8001ab6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	4b57      	ldr	r3, [pc, #348]	; (8001ad4 <HAL_GPIO_Init+0x2e8>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197a:	4a56      	ldr	r2, [pc, #344]	; (8001ad4 <HAL_GPIO_Init+0x2e8>)
 800197c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001980:	6453      	str	r3, [r2, #68]	; 0x44
 8001982:	4b54      	ldr	r3, [pc, #336]	; (8001ad4 <HAL_GPIO_Init+0x2e8>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800198e:	4a52      	ldr	r2, [pc, #328]	; (8001ad8 <HAL_GPIO_Init+0x2ec>)
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	089b      	lsrs	r3, r3, #2
 8001994:	3302      	adds	r3, #2
 8001996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800199a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	220f      	movs	r2, #15
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	4013      	ands	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a49      	ldr	r2, [pc, #292]	; (8001adc <HAL_GPIO_Init+0x2f0>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d019      	beq.n	80019ee <HAL_GPIO_Init+0x202>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a48      	ldr	r2, [pc, #288]	; (8001ae0 <HAL_GPIO_Init+0x2f4>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d013      	beq.n	80019ea <HAL_GPIO_Init+0x1fe>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a47      	ldr	r2, [pc, #284]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d00d      	beq.n	80019e6 <HAL_GPIO_Init+0x1fa>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a46      	ldr	r2, [pc, #280]	; (8001ae8 <HAL_GPIO_Init+0x2fc>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d007      	beq.n	80019e2 <HAL_GPIO_Init+0x1f6>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a45      	ldr	r2, [pc, #276]	; (8001aec <HAL_GPIO_Init+0x300>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d101      	bne.n	80019de <HAL_GPIO_Init+0x1f2>
 80019da:	2304      	movs	r3, #4
 80019dc:	e008      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019de:	2307      	movs	r3, #7
 80019e0:	e006      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019e2:	2303      	movs	r3, #3
 80019e4:	e004      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019e6:	2302      	movs	r3, #2
 80019e8:	e002      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019ea:	2301      	movs	r3, #1
 80019ec:	e000      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019ee:	2300      	movs	r3, #0
 80019f0:	69fa      	ldr	r2, [r7, #28]
 80019f2:	f002 0203 	and.w	r2, r2, #3
 80019f6:	0092      	lsls	r2, r2, #2
 80019f8:	4093      	lsls	r3, r2
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a00:	4935      	ldr	r1, [pc, #212]	; (8001ad8 <HAL_GPIO_Init+0x2ec>)
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	089b      	lsrs	r3, r3, #2
 8001a06:	3302      	adds	r3, #2
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a0e:	4b38      	ldr	r3, [pc, #224]	; (8001af0 <HAL_GPIO_Init+0x304>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a32:	4a2f      	ldr	r2, [pc, #188]	; (8001af0 <HAL_GPIO_Init+0x304>)
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a38:	4b2d      	ldr	r3, [pc, #180]	; (8001af0 <HAL_GPIO_Init+0x304>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4013      	ands	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a5c:	4a24      	ldr	r2, [pc, #144]	; (8001af0 <HAL_GPIO_Init+0x304>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a62:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <HAL_GPIO_Init+0x304>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d003      	beq.n	8001a86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a86:	4a1a      	ldr	r2, [pc, #104]	; (8001af0 <HAL_GPIO_Init+0x304>)
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a8c:	4b18      	ldr	r3, [pc, #96]	; (8001af0 <HAL_GPIO_Init+0x304>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	43db      	mvns	r3, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ab0:	4a0f      	ldr	r2, [pc, #60]	; (8001af0 <HAL_GPIO_Init+0x304>)
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	61fb      	str	r3, [r7, #28]
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	2b0f      	cmp	r3, #15
 8001ac0:	f67f aea2 	bls.w	8001808 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	3724      	adds	r7, #36	; 0x24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40013800 	.word	0x40013800
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40020400 	.word	0x40020400
 8001ae4:	40020800 	.word	0x40020800
 8001ae8:	40020c00 	.word	0x40020c00
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40013c00 	.word	0x40013c00

08001af4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	807b      	strh	r3, [r7, #2]
 8001b00:	4613      	mov	r3, r2
 8001b02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b04:	787b      	ldrb	r3, [r7, #1]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b0a:	887a      	ldrh	r2, [r7, #2]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b10:	e003      	b.n	8001b1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b12:	887b      	ldrh	r3, [r7, #2]
 8001b14:	041a      	lsls	r2, r3, #16
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	619a      	str	r2, [r3, #24]
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d101      	bne.n	8001b3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e264      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d075      	beq.n	8001c32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b46:	4ba3      	ldr	r3, [pc, #652]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f003 030c 	and.w	r3, r3, #12
 8001b4e:	2b04      	cmp	r3, #4
 8001b50:	d00c      	beq.n	8001b6c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b52:	4ba0      	ldr	r3, [pc, #640]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b5a:	2b08      	cmp	r3, #8
 8001b5c:	d112      	bne.n	8001b84 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b5e:	4b9d      	ldr	r3, [pc, #628]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b6a:	d10b      	bne.n	8001b84 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b6c:	4b99      	ldr	r3, [pc, #612]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d05b      	beq.n	8001c30 <HAL_RCC_OscConfig+0x108>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d157      	bne.n	8001c30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e23f      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b8c:	d106      	bne.n	8001b9c <HAL_RCC_OscConfig+0x74>
 8001b8e:	4b91      	ldr	r3, [pc, #580]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a90      	ldr	r2, [pc, #576]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	e01d      	b.n	8001bd8 <HAL_RCC_OscConfig+0xb0>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ba4:	d10c      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x98>
 8001ba6:	4b8b      	ldr	r3, [pc, #556]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a8a      	ldr	r2, [pc, #552]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001bac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bb0:	6013      	str	r3, [r2, #0]
 8001bb2:	4b88      	ldr	r3, [pc, #544]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a87      	ldr	r2, [pc, #540]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	e00b      	b.n	8001bd8 <HAL_RCC_OscConfig+0xb0>
 8001bc0:	4b84      	ldr	r3, [pc, #528]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a83      	ldr	r2, [pc, #524]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001bc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bca:	6013      	str	r3, [r2, #0]
 8001bcc:	4b81      	ldr	r3, [pc, #516]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a80      	ldr	r2, [pc, #512]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001bd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d013      	beq.n	8001c08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7ff fcee 	bl	80015c0 <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001be8:	f7ff fcea 	bl	80015c0 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b64      	cmp	r3, #100	; 0x64
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e204      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bfa:	4b76      	ldr	r3, [pc, #472]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0f0      	beq.n	8001be8 <HAL_RCC_OscConfig+0xc0>
 8001c06:	e014      	b.n	8001c32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c08:	f7ff fcda 	bl	80015c0 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c10:	f7ff fcd6 	bl	80015c0 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b64      	cmp	r3, #100	; 0x64
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e1f0      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c22:	4b6c      	ldr	r3, [pc, #432]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1f0      	bne.n	8001c10 <HAL_RCC_OscConfig+0xe8>
 8001c2e:	e000      	b.n	8001c32 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d063      	beq.n	8001d06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c3e:	4b65      	ldr	r3, [pc, #404]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00b      	beq.n	8001c62 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c4a:	4b62      	ldr	r3, [pc, #392]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c52:	2b08      	cmp	r3, #8
 8001c54:	d11c      	bne.n	8001c90 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c56:	4b5f      	ldr	r3, [pc, #380]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d116      	bne.n	8001c90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c62:	4b5c      	ldr	r3, [pc, #368]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d005      	beq.n	8001c7a <HAL_RCC_OscConfig+0x152>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d001      	beq.n	8001c7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e1c4      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7a:	4b56      	ldr	r3, [pc, #344]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	4952      	ldr	r1, [pc, #328]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8e:	e03a      	b.n	8001d06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d020      	beq.n	8001cda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c98:	4b4f      	ldr	r3, [pc, #316]	; (8001dd8 <HAL_RCC_OscConfig+0x2b0>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9e:	f7ff fc8f 	bl	80015c0 <HAL_GetTick>
 8001ca2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca4:	e008      	b.n	8001cb8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca6:	f7ff fc8b 	bl	80015c0 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e1a5      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb8:	4b46      	ldr	r3, [pc, #280]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0f0      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc4:	4b43      	ldr	r3, [pc, #268]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	691b      	ldr	r3, [r3, #16]
 8001cd0:	00db      	lsls	r3, r3, #3
 8001cd2:	4940      	ldr	r1, [pc, #256]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	600b      	str	r3, [r1, #0]
 8001cd8:	e015      	b.n	8001d06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cda:	4b3f      	ldr	r3, [pc, #252]	; (8001dd8 <HAL_RCC_OscConfig+0x2b0>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7ff fc6e 	bl	80015c0 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce8:	f7ff fc6a 	bl	80015c0 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e184      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cfa:	4b36      	ldr	r3, [pc, #216]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1f0      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0308 	and.w	r3, r3, #8
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d030      	beq.n	8001d74 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d016      	beq.n	8001d48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d1a:	4b30      	ldr	r3, [pc, #192]	; (8001ddc <HAL_RCC_OscConfig+0x2b4>)
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d20:	f7ff fc4e 	bl	80015c0 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d28:	f7ff fc4a 	bl	80015c0 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e164      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d3a:	4b26      	ldr	r3, [pc, #152]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001d3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d0f0      	beq.n	8001d28 <HAL_RCC_OscConfig+0x200>
 8001d46:	e015      	b.n	8001d74 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d48:	4b24      	ldr	r3, [pc, #144]	; (8001ddc <HAL_RCC_OscConfig+0x2b4>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4e:	f7ff fc37 	bl	80015c0 <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d56:	f7ff fc33 	bl	80015c0 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e14d      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d68:	4b1a      	ldr	r3, [pc, #104]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001d6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1f0      	bne.n	8001d56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 80a0 	beq.w	8001ec2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d86:	4b13      	ldr	r3, [pc, #76]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d10f      	bne.n	8001db2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	60bb      	str	r3, [r7, #8]
 8001d96:	4b0f      	ldr	r3, [pc, #60]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9a:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da0:	6413      	str	r3, [r2, #64]	; 0x40
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <HAL_RCC_OscConfig+0x2ac>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001daa:	60bb      	str	r3, [r7, #8]
 8001dac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dae:	2301      	movs	r3, #1
 8001db0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db2:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <HAL_RCC_OscConfig+0x2b8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d121      	bne.n	8001e02 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dbe:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <HAL_RCC_OscConfig+0x2b8>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a07      	ldr	r2, [pc, #28]	; (8001de0 <HAL_RCC_OscConfig+0x2b8>)
 8001dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dca:	f7ff fbf9 	bl	80015c0 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd0:	e011      	b.n	8001df6 <HAL_RCC_OscConfig+0x2ce>
 8001dd2:	bf00      	nop
 8001dd4:	40023800 	.word	0x40023800
 8001dd8:	42470000 	.word	0x42470000
 8001ddc:	42470e80 	.word	0x42470e80
 8001de0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001de4:	f7ff fbec 	bl	80015c0 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e106      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df6:	4b85      	ldr	r3, [pc, #532]	; (800200c <HAL_RCC_OscConfig+0x4e4>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d0f0      	beq.n	8001de4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d106      	bne.n	8001e18 <HAL_RCC_OscConfig+0x2f0>
 8001e0a:	4b81      	ldr	r3, [pc, #516]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0e:	4a80      	ldr	r2, [pc, #512]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6713      	str	r3, [r2, #112]	; 0x70
 8001e16:	e01c      	b.n	8001e52 <HAL_RCC_OscConfig+0x32a>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	2b05      	cmp	r3, #5
 8001e1e:	d10c      	bne.n	8001e3a <HAL_RCC_OscConfig+0x312>
 8001e20:	4b7b      	ldr	r3, [pc, #492]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e24:	4a7a      	ldr	r2, [pc, #488]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e26:	f043 0304 	orr.w	r3, r3, #4
 8001e2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e2c:	4b78      	ldr	r3, [pc, #480]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e30:	4a77      	ldr	r2, [pc, #476]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e32:	f043 0301 	orr.w	r3, r3, #1
 8001e36:	6713      	str	r3, [r2, #112]	; 0x70
 8001e38:	e00b      	b.n	8001e52 <HAL_RCC_OscConfig+0x32a>
 8001e3a:	4b75      	ldr	r3, [pc, #468]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e3e:	4a74      	ldr	r2, [pc, #464]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e40:	f023 0301 	bic.w	r3, r3, #1
 8001e44:	6713      	str	r3, [r2, #112]	; 0x70
 8001e46:	4b72      	ldr	r3, [pc, #456]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e4a:	4a71      	ldr	r2, [pc, #452]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e4c:	f023 0304 	bic.w	r3, r3, #4
 8001e50:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d015      	beq.n	8001e86 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5a:	f7ff fbb1 	bl	80015c0 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e60:	e00a      	b.n	8001e78 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e62:	f7ff fbad 	bl	80015c0 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e0c5      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e78:	4b65      	ldr	r3, [pc, #404]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0ee      	beq.n	8001e62 <HAL_RCC_OscConfig+0x33a>
 8001e84:	e014      	b.n	8001eb0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e86:	f7ff fb9b 	bl	80015c0 <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e8c:	e00a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e8e:	f7ff fb97 	bl	80015c0 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e0af      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea4:	4b5a      	ldr	r3, [pc, #360]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1ee      	bne.n	8001e8e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001eb0:	7dfb      	ldrb	r3, [r7, #23]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d105      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eb6:	4b56      	ldr	r3, [pc, #344]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	4a55      	ldr	r2, [pc, #340]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001ebc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 809b 	beq.w	8002002 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ecc:	4b50      	ldr	r3, [pc, #320]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f003 030c 	and.w	r3, r3, #12
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d05c      	beq.n	8001f92 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d141      	bne.n	8001f64 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee0:	4b4c      	ldr	r3, [pc, #304]	; (8002014 <HAL_RCC_OscConfig+0x4ec>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee6:	f7ff fb6b 	bl	80015c0 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eec:	e008      	b.n	8001f00 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eee:	f7ff fb67 	bl	80015c0 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e081      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f00:	4b43      	ldr	r3, [pc, #268]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1f0      	bne.n	8001eee <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69da      	ldr	r2, [r3, #28]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	431a      	orrs	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f1a:	019b      	lsls	r3, r3, #6
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	3b01      	subs	r3, #1
 8001f26:	041b      	lsls	r3, r3, #16
 8001f28:	431a      	orrs	r2, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2e:	061b      	lsls	r3, r3, #24
 8001f30:	4937      	ldr	r1, [pc, #220]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f36:	4b37      	ldr	r3, [pc, #220]	; (8002014 <HAL_RCC_OscConfig+0x4ec>)
 8001f38:	2201      	movs	r2, #1
 8001f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3c:	f7ff fb40 	bl	80015c0 <HAL_GetTick>
 8001f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f44:	f7ff fb3c 	bl	80015c0 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e056      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f56:	4b2e      	ldr	r3, [pc, #184]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0f0      	beq.n	8001f44 <HAL_RCC_OscConfig+0x41c>
 8001f62:	e04e      	b.n	8002002 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f64:	4b2b      	ldr	r3, [pc, #172]	; (8002014 <HAL_RCC_OscConfig+0x4ec>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6a:	f7ff fb29 	bl	80015c0 <HAL_GetTick>
 8001f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f72:	f7ff fb25 	bl	80015c0 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e03f      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f84:	4b22      	ldr	r3, [pc, #136]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1f0      	bne.n	8001f72 <HAL_RCC_OscConfig+0x44a>
 8001f90:	e037      	b.n	8002002 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d101      	bne.n	8001f9e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e032      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f9e:	4b1c      	ldr	r3, [pc, #112]	; (8002010 <HAL_RCC_OscConfig+0x4e8>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d028      	beq.n	8001ffe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d121      	bne.n	8001ffe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d11a      	bne.n	8001ffe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fce:	4013      	ands	r3, r2
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fd4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d111      	bne.n	8001ffe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe4:	085b      	lsrs	r3, r3, #1
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d107      	bne.n	8001ffe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ff8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d001      	beq.n	8002002 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40007000 	.word	0x40007000
 8002010:	40023800 	.word	0x40023800
 8002014:	42470060 	.word	0x42470060

08002018 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d101      	bne.n	800202c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e0cc      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800202c:	4b68      	ldr	r3, [pc, #416]	; (80021d0 <HAL_RCC_ClockConfig+0x1b8>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	429a      	cmp	r2, r3
 8002038:	d90c      	bls.n	8002054 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203a:	4b65      	ldr	r3, [pc, #404]	; (80021d0 <HAL_RCC_ClockConfig+0x1b8>)
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002042:	4b63      	ldr	r3, [pc, #396]	; (80021d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e0b8      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d020      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	d005      	beq.n	8002078 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800206c:	4b59      	ldr	r3, [pc, #356]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	4a58      	ldr	r2, [pc, #352]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002076:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0308 	and.w	r3, r3, #8
 8002080:	2b00      	cmp	r3, #0
 8002082:	d005      	beq.n	8002090 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002084:	4b53      	ldr	r3, [pc, #332]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	4a52      	ldr	r2, [pc, #328]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 800208a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800208e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002090:	4b50      	ldr	r3, [pc, #320]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	494d      	ldr	r1, [pc, #308]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d044      	beq.n	8002138 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d107      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b6:	4b47      	ldr	r3, [pc, #284]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d119      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e07f      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d003      	beq.n	80020d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020d2:	2b03      	cmp	r3, #3
 80020d4:	d107      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d6:	4b3f      	ldr	r3, [pc, #252]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d109      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e06f      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e6:	4b3b      	ldr	r3, [pc, #236]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e067      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f6:	4b37      	ldr	r3, [pc, #220]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f023 0203 	bic.w	r2, r3, #3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	4934      	ldr	r1, [pc, #208]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002104:	4313      	orrs	r3, r2
 8002106:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002108:	f7ff fa5a 	bl	80015c0 <HAL_GetTick>
 800210c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210e:	e00a      	b.n	8002126 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002110:	f7ff fa56 	bl	80015c0 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	f241 3288 	movw	r2, #5000	; 0x1388
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e04f      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002126:	4b2b      	ldr	r3, [pc, #172]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f003 020c 	and.w	r2, r3, #12
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	429a      	cmp	r2, r3
 8002136:	d1eb      	bne.n	8002110 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002138:	4b25      	ldr	r3, [pc, #148]	; (80021d0 <HAL_RCC_ClockConfig+0x1b8>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0307 	and.w	r3, r3, #7
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d20c      	bcs.n	8002160 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002146:	4b22      	ldr	r3, [pc, #136]	; (80021d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800214e:	4b20      	ldr	r3, [pc, #128]	; (80021d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	429a      	cmp	r2, r3
 800215a:	d001      	beq.n	8002160 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e032      	b.n	80021c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0304 	and.w	r3, r3, #4
 8002168:	2b00      	cmp	r3, #0
 800216a:	d008      	beq.n	800217e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800216c:	4b19      	ldr	r3, [pc, #100]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	4916      	ldr	r1, [pc, #88]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 800217a:	4313      	orrs	r3, r2
 800217c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d009      	beq.n	800219e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800218a:	4b12      	ldr	r3, [pc, #72]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	490e      	ldr	r1, [pc, #56]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 800219a:	4313      	orrs	r3, r2
 800219c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800219e:	f000 f821 	bl	80021e4 <HAL_RCC_GetSysClockFreq>
 80021a2:	4602      	mov	r2, r0
 80021a4:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <HAL_RCC_ClockConfig+0x1bc>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	091b      	lsrs	r3, r3, #4
 80021aa:	f003 030f 	and.w	r3, r3, #15
 80021ae:	490a      	ldr	r1, [pc, #40]	; (80021d8 <HAL_RCC_ClockConfig+0x1c0>)
 80021b0:	5ccb      	ldrb	r3, [r1, r3]
 80021b2:	fa22 f303 	lsr.w	r3, r2, r3
 80021b6:	4a09      	ldr	r2, [pc, #36]	; (80021dc <HAL_RCC_ClockConfig+0x1c4>)
 80021b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021ba:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <HAL_RCC_ClockConfig+0x1c8>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff f9ba 	bl	8001538 <HAL_InitTick>

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40023c00 	.word	0x40023c00
 80021d4:	40023800 	.word	0x40023800
 80021d8:	08004d34 	.word	0x08004d34
 80021dc:	20000000 	.word	0x20000000
 80021e0:	20000004 	.word	0x20000004

080021e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e4:	b5b0      	push	{r4, r5, r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021ea:	2100      	movs	r1, #0
 80021ec:	6079      	str	r1, [r7, #4]
 80021ee:	2100      	movs	r1, #0
 80021f0:	60f9      	str	r1, [r7, #12]
 80021f2:	2100      	movs	r1, #0
 80021f4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80021f6:	2100      	movs	r1, #0
 80021f8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021fa:	4952      	ldr	r1, [pc, #328]	; (8002344 <HAL_RCC_GetSysClockFreq+0x160>)
 80021fc:	6889      	ldr	r1, [r1, #8]
 80021fe:	f001 010c 	and.w	r1, r1, #12
 8002202:	2908      	cmp	r1, #8
 8002204:	d00d      	beq.n	8002222 <HAL_RCC_GetSysClockFreq+0x3e>
 8002206:	2908      	cmp	r1, #8
 8002208:	f200 8094 	bhi.w	8002334 <HAL_RCC_GetSysClockFreq+0x150>
 800220c:	2900      	cmp	r1, #0
 800220e:	d002      	beq.n	8002216 <HAL_RCC_GetSysClockFreq+0x32>
 8002210:	2904      	cmp	r1, #4
 8002212:	d003      	beq.n	800221c <HAL_RCC_GetSysClockFreq+0x38>
 8002214:	e08e      	b.n	8002334 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002216:	4b4c      	ldr	r3, [pc, #304]	; (8002348 <HAL_RCC_GetSysClockFreq+0x164>)
 8002218:	60bb      	str	r3, [r7, #8]
       break;
 800221a:	e08e      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800221c:	4b4b      	ldr	r3, [pc, #300]	; (800234c <HAL_RCC_GetSysClockFreq+0x168>)
 800221e:	60bb      	str	r3, [r7, #8]
      break;
 8002220:	e08b      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002222:	4948      	ldr	r1, [pc, #288]	; (8002344 <HAL_RCC_GetSysClockFreq+0x160>)
 8002224:	6849      	ldr	r1, [r1, #4]
 8002226:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800222a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800222c:	4945      	ldr	r1, [pc, #276]	; (8002344 <HAL_RCC_GetSysClockFreq+0x160>)
 800222e:	6849      	ldr	r1, [r1, #4]
 8002230:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002234:	2900      	cmp	r1, #0
 8002236:	d024      	beq.n	8002282 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002238:	4942      	ldr	r1, [pc, #264]	; (8002344 <HAL_RCC_GetSysClockFreq+0x160>)
 800223a:	6849      	ldr	r1, [r1, #4]
 800223c:	0989      	lsrs	r1, r1, #6
 800223e:	4608      	mov	r0, r1
 8002240:	f04f 0100 	mov.w	r1, #0
 8002244:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002248:	f04f 0500 	mov.w	r5, #0
 800224c:	ea00 0204 	and.w	r2, r0, r4
 8002250:	ea01 0305 	and.w	r3, r1, r5
 8002254:	493d      	ldr	r1, [pc, #244]	; (800234c <HAL_RCC_GetSysClockFreq+0x168>)
 8002256:	fb01 f003 	mul.w	r0, r1, r3
 800225a:	2100      	movs	r1, #0
 800225c:	fb01 f102 	mul.w	r1, r1, r2
 8002260:	1844      	adds	r4, r0, r1
 8002262:	493a      	ldr	r1, [pc, #232]	; (800234c <HAL_RCC_GetSysClockFreq+0x168>)
 8002264:	fba2 0101 	umull	r0, r1, r2, r1
 8002268:	1863      	adds	r3, r4, r1
 800226a:	4619      	mov	r1, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	461a      	mov	r2, r3
 8002270:	f04f 0300 	mov.w	r3, #0
 8002274:	f7fe f80c 	bl	8000290 <__aeabi_uldivmod>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4613      	mov	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	e04a      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002282:	4b30      	ldr	r3, [pc, #192]	; (8002344 <HAL_RCC_GetSysClockFreq+0x160>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	099b      	lsrs	r3, r3, #6
 8002288:	461a      	mov	r2, r3
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002292:	f04f 0100 	mov.w	r1, #0
 8002296:	ea02 0400 	and.w	r4, r2, r0
 800229a:	ea03 0501 	and.w	r5, r3, r1
 800229e:	4620      	mov	r0, r4
 80022a0:	4629      	mov	r1, r5
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	014b      	lsls	r3, r1, #5
 80022ac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80022b0:	0142      	lsls	r2, r0, #5
 80022b2:	4610      	mov	r0, r2
 80022b4:	4619      	mov	r1, r3
 80022b6:	1b00      	subs	r0, r0, r4
 80022b8:	eb61 0105 	sbc.w	r1, r1, r5
 80022bc:	f04f 0200 	mov.w	r2, #0
 80022c0:	f04f 0300 	mov.w	r3, #0
 80022c4:	018b      	lsls	r3, r1, #6
 80022c6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80022ca:	0182      	lsls	r2, r0, #6
 80022cc:	1a12      	subs	r2, r2, r0
 80022ce:	eb63 0301 	sbc.w	r3, r3, r1
 80022d2:	f04f 0000 	mov.w	r0, #0
 80022d6:	f04f 0100 	mov.w	r1, #0
 80022da:	00d9      	lsls	r1, r3, #3
 80022dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022e0:	00d0      	lsls	r0, r2, #3
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	1912      	adds	r2, r2, r4
 80022e8:	eb45 0303 	adc.w	r3, r5, r3
 80022ec:	f04f 0000 	mov.w	r0, #0
 80022f0:	f04f 0100 	mov.w	r1, #0
 80022f4:	0299      	lsls	r1, r3, #10
 80022f6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80022fa:	0290      	lsls	r0, r2, #10
 80022fc:	4602      	mov	r2, r0
 80022fe:	460b      	mov	r3, r1
 8002300:	4610      	mov	r0, r2
 8002302:	4619      	mov	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	461a      	mov	r2, r3
 8002308:	f04f 0300 	mov.w	r3, #0
 800230c:	f7fd ffc0 	bl	8000290 <__aeabi_uldivmod>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4613      	mov	r3, r2
 8002316:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002318:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <HAL_RCC_GetSysClockFreq+0x160>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	0c1b      	lsrs	r3, r3, #16
 800231e:	f003 0303 	and.w	r3, r3, #3
 8002322:	3301      	adds	r3, #1
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002330:	60bb      	str	r3, [r7, #8]
      break;
 8002332:	e002      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002334:	4b04      	ldr	r3, [pc, #16]	; (8002348 <HAL_RCC_GetSysClockFreq+0x164>)
 8002336:	60bb      	str	r3, [r7, #8]
      break;
 8002338:	bf00      	nop
    }
  }
  return sysclockfreq;
 800233a:	68bb      	ldr	r3, [r7, #8]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bdb0      	pop	{r4, r5, r7, pc}
 8002344:	40023800 	.word	0x40023800
 8002348:	00f42400 	.word	0x00f42400
 800234c:	017d7840 	.word	0x017d7840

08002350 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e07b      	b.n	800245a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002366:	2b00      	cmp	r3, #0
 8002368:	d108      	bne.n	800237c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002372:	d009      	beq.n	8002388 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	61da      	str	r2, [r3, #28]
 800237a:	e005      	b.n	8002388 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d106      	bne.n	80023a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f7fe ff9a 	bl	80012dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80023d0:	431a      	orrs	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	f003 0302 	and.w	r3, r3, #2
 80023e4:	431a      	orrs	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023f8:	431a      	orrs	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800240c:	ea42 0103 	orr.w	r1, r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002414:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	430a      	orrs	r2, r1
 800241e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	0c1b      	lsrs	r3, r3, #16
 8002426:	f003 0104 	and.w	r1, r3, #4
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	f003 0210 	and.w	r2, r3, #16
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	69da      	ldr	r2, [r3, #28]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002448:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <__errno>:
 8002464:	4b01      	ldr	r3, [pc, #4]	; (800246c <__errno+0x8>)
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	2000000c 	.word	0x2000000c

08002470 <__libc_init_array>:
 8002470:	b570      	push	{r4, r5, r6, lr}
 8002472:	4d0d      	ldr	r5, [pc, #52]	; (80024a8 <__libc_init_array+0x38>)
 8002474:	4c0d      	ldr	r4, [pc, #52]	; (80024ac <__libc_init_array+0x3c>)
 8002476:	1b64      	subs	r4, r4, r5
 8002478:	10a4      	asrs	r4, r4, #2
 800247a:	2600      	movs	r6, #0
 800247c:	42a6      	cmp	r6, r4
 800247e:	d109      	bne.n	8002494 <__libc_init_array+0x24>
 8002480:	4d0b      	ldr	r5, [pc, #44]	; (80024b0 <__libc_init_array+0x40>)
 8002482:	4c0c      	ldr	r4, [pc, #48]	; (80024b4 <__libc_init_array+0x44>)
 8002484:	f000 fc4e 	bl	8002d24 <_init>
 8002488:	1b64      	subs	r4, r4, r5
 800248a:	10a4      	asrs	r4, r4, #2
 800248c:	2600      	movs	r6, #0
 800248e:	42a6      	cmp	r6, r4
 8002490:	d105      	bne.n	800249e <__libc_init_array+0x2e>
 8002492:	bd70      	pop	{r4, r5, r6, pc}
 8002494:	f855 3b04 	ldr.w	r3, [r5], #4
 8002498:	4798      	blx	r3
 800249a:	3601      	adds	r6, #1
 800249c:	e7ee      	b.n	800247c <__libc_init_array+0xc>
 800249e:	f855 3b04 	ldr.w	r3, [r5], #4
 80024a2:	4798      	blx	r3
 80024a4:	3601      	adds	r6, #1
 80024a6:	e7f2      	b.n	800248e <__libc_init_array+0x1e>
 80024a8:	08004d80 	.word	0x08004d80
 80024ac:	08004d80 	.word	0x08004d80
 80024b0:	08004d80 	.word	0x08004d80
 80024b4:	08004d84 	.word	0x08004d84

080024b8 <memset>:
 80024b8:	4402      	add	r2, r0
 80024ba:	4603      	mov	r3, r0
 80024bc:	4293      	cmp	r3, r2
 80024be:	d100      	bne.n	80024c2 <memset+0xa>
 80024c0:	4770      	bx	lr
 80024c2:	f803 1b01 	strb.w	r1, [r3], #1
 80024c6:	e7f9      	b.n	80024bc <memset+0x4>

080024c8 <siprintf>:
 80024c8:	b40e      	push	{r1, r2, r3}
 80024ca:	b500      	push	{lr}
 80024cc:	b09c      	sub	sp, #112	; 0x70
 80024ce:	ab1d      	add	r3, sp, #116	; 0x74
 80024d0:	9002      	str	r0, [sp, #8]
 80024d2:	9006      	str	r0, [sp, #24]
 80024d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80024d8:	4809      	ldr	r0, [pc, #36]	; (8002500 <siprintf+0x38>)
 80024da:	9107      	str	r1, [sp, #28]
 80024dc:	9104      	str	r1, [sp, #16]
 80024de:	4909      	ldr	r1, [pc, #36]	; (8002504 <siprintf+0x3c>)
 80024e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80024e4:	9105      	str	r1, [sp, #20]
 80024e6:	6800      	ldr	r0, [r0, #0]
 80024e8:	9301      	str	r3, [sp, #4]
 80024ea:	a902      	add	r1, sp, #8
 80024ec:	f000 f868 	bl	80025c0 <_svfiprintf_r>
 80024f0:	9b02      	ldr	r3, [sp, #8]
 80024f2:	2200      	movs	r2, #0
 80024f4:	701a      	strb	r2, [r3, #0]
 80024f6:	b01c      	add	sp, #112	; 0x70
 80024f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80024fc:	b003      	add	sp, #12
 80024fe:	4770      	bx	lr
 8002500:	2000000c 	.word	0x2000000c
 8002504:	ffff0208 	.word	0xffff0208

08002508 <__ssputs_r>:
 8002508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800250c:	688e      	ldr	r6, [r1, #8]
 800250e:	429e      	cmp	r6, r3
 8002510:	4682      	mov	sl, r0
 8002512:	460c      	mov	r4, r1
 8002514:	4690      	mov	r8, r2
 8002516:	461f      	mov	r7, r3
 8002518:	d838      	bhi.n	800258c <__ssputs_r+0x84>
 800251a:	898a      	ldrh	r2, [r1, #12]
 800251c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002520:	d032      	beq.n	8002588 <__ssputs_r+0x80>
 8002522:	6825      	ldr	r5, [r4, #0]
 8002524:	6909      	ldr	r1, [r1, #16]
 8002526:	eba5 0901 	sub.w	r9, r5, r1
 800252a:	6965      	ldr	r5, [r4, #20]
 800252c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002530:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002534:	3301      	adds	r3, #1
 8002536:	444b      	add	r3, r9
 8002538:	106d      	asrs	r5, r5, #1
 800253a:	429d      	cmp	r5, r3
 800253c:	bf38      	it	cc
 800253e:	461d      	movcc	r5, r3
 8002540:	0553      	lsls	r3, r2, #21
 8002542:	d531      	bpl.n	80025a8 <__ssputs_r+0xa0>
 8002544:	4629      	mov	r1, r5
 8002546:	f000 fb47 	bl	8002bd8 <_malloc_r>
 800254a:	4606      	mov	r6, r0
 800254c:	b950      	cbnz	r0, 8002564 <__ssputs_r+0x5c>
 800254e:	230c      	movs	r3, #12
 8002550:	f8ca 3000 	str.w	r3, [sl]
 8002554:	89a3      	ldrh	r3, [r4, #12]
 8002556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800255a:	81a3      	strh	r3, [r4, #12]
 800255c:	f04f 30ff 	mov.w	r0, #4294967295
 8002560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002564:	6921      	ldr	r1, [r4, #16]
 8002566:	464a      	mov	r2, r9
 8002568:	f000 fabe 	bl	8002ae8 <memcpy>
 800256c:	89a3      	ldrh	r3, [r4, #12]
 800256e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002572:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002576:	81a3      	strh	r3, [r4, #12]
 8002578:	6126      	str	r6, [r4, #16]
 800257a:	6165      	str	r5, [r4, #20]
 800257c:	444e      	add	r6, r9
 800257e:	eba5 0509 	sub.w	r5, r5, r9
 8002582:	6026      	str	r6, [r4, #0]
 8002584:	60a5      	str	r5, [r4, #8]
 8002586:	463e      	mov	r6, r7
 8002588:	42be      	cmp	r6, r7
 800258a:	d900      	bls.n	800258e <__ssputs_r+0x86>
 800258c:	463e      	mov	r6, r7
 800258e:	4632      	mov	r2, r6
 8002590:	6820      	ldr	r0, [r4, #0]
 8002592:	4641      	mov	r1, r8
 8002594:	f000 fab6 	bl	8002b04 <memmove>
 8002598:	68a3      	ldr	r3, [r4, #8]
 800259a:	6822      	ldr	r2, [r4, #0]
 800259c:	1b9b      	subs	r3, r3, r6
 800259e:	4432      	add	r2, r6
 80025a0:	60a3      	str	r3, [r4, #8]
 80025a2:	6022      	str	r2, [r4, #0]
 80025a4:	2000      	movs	r0, #0
 80025a6:	e7db      	b.n	8002560 <__ssputs_r+0x58>
 80025a8:	462a      	mov	r2, r5
 80025aa:	f000 fb6f 	bl	8002c8c <_realloc_r>
 80025ae:	4606      	mov	r6, r0
 80025b0:	2800      	cmp	r0, #0
 80025b2:	d1e1      	bne.n	8002578 <__ssputs_r+0x70>
 80025b4:	6921      	ldr	r1, [r4, #16]
 80025b6:	4650      	mov	r0, sl
 80025b8:	f000 fabe 	bl	8002b38 <_free_r>
 80025bc:	e7c7      	b.n	800254e <__ssputs_r+0x46>
	...

080025c0 <_svfiprintf_r>:
 80025c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025c4:	4698      	mov	r8, r3
 80025c6:	898b      	ldrh	r3, [r1, #12]
 80025c8:	061b      	lsls	r3, r3, #24
 80025ca:	b09d      	sub	sp, #116	; 0x74
 80025cc:	4607      	mov	r7, r0
 80025ce:	460d      	mov	r5, r1
 80025d0:	4614      	mov	r4, r2
 80025d2:	d50e      	bpl.n	80025f2 <_svfiprintf_r+0x32>
 80025d4:	690b      	ldr	r3, [r1, #16]
 80025d6:	b963      	cbnz	r3, 80025f2 <_svfiprintf_r+0x32>
 80025d8:	2140      	movs	r1, #64	; 0x40
 80025da:	f000 fafd 	bl	8002bd8 <_malloc_r>
 80025de:	6028      	str	r0, [r5, #0]
 80025e0:	6128      	str	r0, [r5, #16]
 80025e2:	b920      	cbnz	r0, 80025ee <_svfiprintf_r+0x2e>
 80025e4:	230c      	movs	r3, #12
 80025e6:	603b      	str	r3, [r7, #0]
 80025e8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ec:	e0d1      	b.n	8002792 <_svfiprintf_r+0x1d2>
 80025ee:	2340      	movs	r3, #64	; 0x40
 80025f0:	616b      	str	r3, [r5, #20]
 80025f2:	2300      	movs	r3, #0
 80025f4:	9309      	str	r3, [sp, #36]	; 0x24
 80025f6:	2320      	movs	r3, #32
 80025f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80025fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8002600:	2330      	movs	r3, #48	; 0x30
 8002602:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80027ac <_svfiprintf_r+0x1ec>
 8002606:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800260a:	f04f 0901 	mov.w	r9, #1
 800260e:	4623      	mov	r3, r4
 8002610:	469a      	mov	sl, r3
 8002612:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002616:	b10a      	cbz	r2, 800261c <_svfiprintf_r+0x5c>
 8002618:	2a25      	cmp	r2, #37	; 0x25
 800261a:	d1f9      	bne.n	8002610 <_svfiprintf_r+0x50>
 800261c:	ebba 0b04 	subs.w	fp, sl, r4
 8002620:	d00b      	beq.n	800263a <_svfiprintf_r+0x7a>
 8002622:	465b      	mov	r3, fp
 8002624:	4622      	mov	r2, r4
 8002626:	4629      	mov	r1, r5
 8002628:	4638      	mov	r0, r7
 800262a:	f7ff ff6d 	bl	8002508 <__ssputs_r>
 800262e:	3001      	adds	r0, #1
 8002630:	f000 80aa 	beq.w	8002788 <_svfiprintf_r+0x1c8>
 8002634:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002636:	445a      	add	r2, fp
 8002638:	9209      	str	r2, [sp, #36]	; 0x24
 800263a:	f89a 3000 	ldrb.w	r3, [sl]
 800263e:	2b00      	cmp	r3, #0
 8002640:	f000 80a2 	beq.w	8002788 <_svfiprintf_r+0x1c8>
 8002644:	2300      	movs	r3, #0
 8002646:	f04f 32ff 	mov.w	r2, #4294967295
 800264a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800264e:	f10a 0a01 	add.w	sl, sl, #1
 8002652:	9304      	str	r3, [sp, #16]
 8002654:	9307      	str	r3, [sp, #28]
 8002656:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800265a:	931a      	str	r3, [sp, #104]	; 0x68
 800265c:	4654      	mov	r4, sl
 800265e:	2205      	movs	r2, #5
 8002660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002664:	4851      	ldr	r0, [pc, #324]	; (80027ac <_svfiprintf_r+0x1ec>)
 8002666:	f7fd fdc3 	bl	80001f0 <memchr>
 800266a:	9a04      	ldr	r2, [sp, #16]
 800266c:	b9d8      	cbnz	r0, 80026a6 <_svfiprintf_r+0xe6>
 800266e:	06d0      	lsls	r0, r2, #27
 8002670:	bf44      	itt	mi
 8002672:	2320      	movmi	r3, #32
 8002674:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002678:	0711      	lsls	r1, r2, #28
 800267a:	bf44      	itt	mi
 800267c:	232b      	movmi	r3, #43	; 0x2b
 800267e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002682:	f89a 3000 	ldrb.w	r3, [sl]
 8002686:	2b2a      	cmp	r3, #42	; 0x2a
 8002688:	d015      	beq.n	80026b6 <_svfiprintf_r+0xf6>
 800268a:	9a07      	ldr	r2, [sp, #28]
 800268c:	4654      	mov	r4, sl
 800268e:	2000      	movs	r0, #0
 8002690:	f04f 0c0a 	mov.w	ip, #10
 8002694:	4621      	mov	r1, r4
 8002696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800269a:	3b30      	subs	r3, #48	; 0x30
 800269c:	2b09      	cmp	r3, #9
 800269e:	d94e      	bls.n	800273e <_svfiprintf_r+0x17e>
 80026a0:	b1b0      	cbz	r0, 80026d0 <_svfiprintf_r+0x110>
 80026a2:	9207      	str	r2, [sp, #28]
 80026a4:	e014      	b.n	80026d0 <_svfiprintf_r+0x110>
 80026a6:	eba0 0308 	sub.w	r3, r0, r8
 80026aa:	fa09 f303 	lsl.w	r3, r9, r3
 80026ae:	4313      	orrs	r3, r2
 80026b0:	9304      	str	r3, [sp, #16]
 80026b2:	46a2      	mov	sl, r4
 80026b4:	e7d2      	b.n	800265c <_svfiprintf_r+0x9c>
 80026b6:	9b03      	ldr	r3, [sp, #12]
 80026b8:	1d19      	adds	r1, r3, #4
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	9103      	str	r1, [sp, #12]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	bfbb      	ittet	lt
 80026c2:	425b      	neglt	r3, r3
 80026c4:	f042 0202 	orrlt.w	r2, r2, #2
 80026c8:	9307      	strge	r3, [sp, #28]
 80026ca:	9307      	strlt	r3, [sp, #28]
 80026cc:	bfb8      	it	lt
 80026ce:	9204      	strlt	r2, [sp, #16]
 80026d0:	7823      	ldrb	r3, [r4, #0]
 80026d2:	2b2e      	cmp	r3, #46	; 0x2e
 80026d4:	d10c      	bne.n	80026f0 <_svfiprintf_r+0x130>
 80026d6:	7863      	ldrb	r3, [r4, #1]
 80026d8:	2b2a      	cmp	r3, #42	; 0x2a
 80026da:	d135      	bne.n	8002748 <_svfiprintf_r+0x188>
 80026dc:	9b03      	ldr	r3, [sp, #12]
 80026de:	1d1a      	adds	r2, r3, #4
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	9203      	str	r2, [sp, #12]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	bfb8      	it	lt
 80026e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80026ec:	3402      	adds	r4, #2
 80026ee:	9305      	str	r3, [sp, #20]
 80026f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80027bc <_svfiprintf_r+0x1fc>
 80026f4:	7821      	ldrb	r1, [r4, #0]
 80026f6:	2203      	movs	r2, #3
 80026f8:	4650      	mov	r0, sl
 80026fa:	f7fd fd79 	bl	80001f0 <memchr>
 80026fe:	b140      	cbz	r0, 8002712 <_svfiprintf_r+0x152>
 8002700:	2340      	movs	r3, #64	; 0x40
 8002702:	eba0 000a 	sub.w	r0, r0, sl
 8002706:	fa03 f000 	lsl.w	r0, r3, r0
 800270a:	9b04      	ldr	r3, [sp, #16]
 800270c:	4303      	orrs	r3, r0
 800270e:	3401      	adds	r4, #1
 8002710:	9304      	str	r3, [sp, #16]
 8002712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002716:	4826      	ldr	r0, [pc, #152]	; (80027b0 <_svfiprintf_r+0x1f0>)
 8002718:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800271c:	2206      	movs	r2, #6
 800271e:	f7fd fd67 	bl	80001f0 <memchr>
 8002722:	2800      	cmp	r0, #0
 8002724:	d038      	beq.n	8002798 <_svfiprintf_r+0x1d8>
 8002726:	4b23      	ldr	r3, [pc, #140]	; (80027b4 <_svfiprintf_r+0x1f4>)
 8002728:	bb1b      	cbnz	r3, 8002772 <_svfiprintf_r+0x1b2>
 800272a:	9b03      	ldr	r3, [sp, #12]
 800272c:	3307      	adds	r3, #7
 800272e:	f023 0307 	bic.w	r3, r3, #7
 8002732:	3308      	adds	r3, #8
 8002734:	9303      	str	r3, [sp, #12]
 8002736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002738:	4433      	add	r3, r6
 800273a:	9309      	str	r3, [sp, #36]	; 0x24
 800273c:	e767      	b.n	800260e <_svfiprintf_r+0x4e>
 800273e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002742:	460c      	mov	r4, r1
 8002744:	2001      	movs	r0, #1
 8002746:	e7a5      	b.n	8002694 <_svfiprintf_r+0xd4>
 8002748:	2300      	movs	r3, #0
 800274a:	3401      	adds	r4, #1
 800274c:	9305      	str	r3, [sp, #20]
 800274e:	4619      	mov	r1, r3
 8002750:	f04f 0c0a 	mov.w	ip, #10
 8002754:	4620      	mov	r0, r4
 8002756:	f810 2b01 	ldrb.w	r2, [r0], #1
 800275a:	3a30      	subs	r2, #48	; 0x30
 800275c:	2a09      	cmp	r2, #9
 800275e:	d903      	bls.n	8002768 <_svfiprintf_r+0x1a8>
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0c5      	beq.n	80026f0 <_svfiprintf_r+0x130>
 8002764:	9105      	str	r1, [sp, #20]
 8002766:	e7c3      	b.n	80026f0 <_svfiprintf_r+0x130>
 8002768:	fb0c 2101 	mla	r1, ip, r1, r2
 800276c:	4604      	mov	r4, r0
 800276e:	2301      	movs	r3, #1
 8002770:	e7f0      	b.n	8002754 <_svfiprintf_r+0x194>
 8002772:	ab03      	add	r3, sp, #12
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	462a      	mov	r2, r5
 8002778:	4b0f      	ldr	r3, [pc, #60]	; (80027b8 <_svfiprintf_r+0x1f8>)
 800277a:	a904      	add	r1, sp, #16
 800277c:	4638      	mov	r0, r7
 800277e:	f3af 8000 	nop.w
 8002782:	1c42      	adds	r2, r0, #1
 8002784:	4606      	mov	r6, r0
 8002786:	d1d6      	bne.n	8002736 <_svfiprintf_r+0x176>
 8002788:	89ab      	ldrh	r3, [r5, #12]
 800278a:	065b      	lsls	r3, r3, #25
 800278c:	f53f af2c 	bmi.w	80025e8 <_svfiprintf_r+0x28>
 8002790:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002792:	b01d      	add	sp, #116	; 0x74
 8002794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002798:	ab03      	add	r3, sp, #12
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	462a      	mov	r2, r5
 800279e:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <_svfiprintf_r+0x1f8>)
 80027a0:	a904      	add	r1, sp, #16
 80027a2:	4638      	mov	r0, r7
 80027a4:	f000 f87a 	bl	800289c <_printf_i>
 80027a8:	e7eb      	b.n	8002782 <_svfiprintf_r+0x1c2>
 80027aa:	bf00      	nop
 80027ac:	08004d44 	.word	0x08004d44
 80027b0:	08004d4e 	.word	0x08004d4e
 80027b4:	00000000 	.word	0x00000000
 80027b8:	08002509 	.word	0x08002509
 80027bc:	08004d4a 	.word	0x08004d4a

080027c0 <_printf_common>:
 80027c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027c4:	4616      	mov	r6, r2
 80027c6:	4699      	mov	r9, r3
 80027c8:	688a      	ldr	r2, [r1, #8]
 80027ca:	690b      	ldr	r3, [r1, #16]
 80027cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80027d0:	4293      	cmp	r3, r2
 80027d2:	bfb8      	it	lt
 80027d4:	4613      	movlt	r3, r2
 80027d6:	6033      	str	r3, [r6, #0]
 80027d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80027dc:	4607      	mov	r7, r0
 80027de:	460c      	mov	r4, r1
 80027e0:	b10a      	cbz	r2, 80027e6 <_printf_common+0x26>
 80027e2:	3301      	adds	r3, #1
 80027e4:	6033      	str	r3, [r6, #0]
 80027e6:	6823      	ldr	r3, [r4, #0]
 80027e8:	0699      	lsls	r1, r3, #26
 80027ea:	bf42      	ittt	mi
 80027ec:	6833      	ldrmi	r3, [r6, #0]
 80027ee:	3302      	addmi	r3, #2
 80027f0:	6033      	strmi	r3, [r6, #0]
 80027f2:	6825      	ldr	r5, [r4, #0]
 80027f4:	f015 0506 	ands.w	r5, r5, #6
 80027f8:	d106      	bne.n	8002808 <_printf_common+0x48>
 80027fa:	f104 0a19 	add.w	sl, r4, #25
 80027fe:	68e3      	ldr	r3, [r4, #12]
 8002800:	6832      	ldr	r2, [r6, #0]
 8002802:	1a9b      	subs	r3, r3, r2
 8002804:	42ab      	cmp	r3, r5
 8002806:	dc26      	bgt.n	8002856 <_printf_common+0x96>
 8002808:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800280c:	1e13      	subs	r3, r2, #0
 800280e:	6822      	ldr	r2, [r4, #0]
 8002810:	bf18      	it	ne
 8002812:	2301      	movne	r3, #1
 8002814:	0692      	lsls	r2, r2, #26
 8002816:	d42b      	bmi.n	8002870 <_printf_common+0xb0>
 8002818:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800281c:	4649      	mov	r1, r9
 800281e:	4638      	mov	r0, r7
 8002820:	47c0      	blx	r8
 8002822:	3001      	adds	r0, #1
 8002824:	d01e      	beq.n	8002864 <_printf_common+0xa4>
 8002826:	6823      	ldr	r3, [r4, #0]
 8002828:	68e5      	ldr	r5, [r4, #12]
 800282a:	6832      	ldr	r2, [r6, #0]
 800282c:	f003 0306 	and.w	r3, r3, #6
 8002830:	2b04      	cmp	r3, #4
 8002832:	bf08      	it	eq
 8002834:	1aad      	subeq	r5, r5, r2
 8002836:	68a3      	ldr	r3, [r4, #8]
 8002838:	6922      	ldr	r2, [r4, #16]
 800283a:	bf0c      	ite	eq
 800283c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002840:	2500      	movne	r5, #0
 8002842:	4293      	cmp	r3, r2
 8002844:	bfc4      	itt	gt
 8002846:	1a9b      	subgt	r3, r3, r2
 8002848:	18ed      	addgt	r5, r5, r3
 800284a:	2600      	movs	r6, #0
 800284c:	341a      	adds	r4, #26
 800284e:	42b5      	cmp	r5, r6
 8002850:	d11a      	bne.n	8002888 <_printf_common+0xc8>
 8002852:	2000      	movs	r0, #0
 8002854:	e008      	b.n	8002868 <_printf_common+0xa8>
 8002856:	2301      	movs	r3, #1
 8002858:	4652      	mov	r2, sl
 800285a:	4649      	mov	r1, r9
 800285c:	4638      	mov	r0, r7
 800285e:	47c0      	blx	r8
 8002860:	3001      	adds	r0, #1
 8002862:	d103      	bne.n	800286c <_printf_common+0xac>
 8002864:	f04f 30ff 	mov.w	r0, #4294967295
 8002868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800286c:	3501      	adds	r5, #1
 800286e:	e7c6      	b.n	80027fe <_printf_common+0x3e>
 8002870:	18e1      	adds	r1, r4, r3
 8002872:	1c5a      	adds	r2, r3, #1
 8002874:	2030      	movs	r0, #48	; 0x30
 8002876:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800287a:	4422      	add	r2, r4
 800287c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002880:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002884:	3302      	adds	r3, #2
 8002886:	e7c7      	b.n	8002818 <_printf_common+0x58>
 8002888:	2301      	movs	r3, #1
 800288a:	4622      	mov	r2, r4
 800288c:	4649      	mov	r1, r9
 800288e:	4638      	mov	r0, r7
 8002890:	47c0      	blx	r8
 8002892:	3001      	adds	r0, #1
 8002894:	d0e6      	beq.n	8002864 <_printf_common+0xa4>
 8002896:	3601      	adds	r6, #1
 8002898:	e7d9      	b.n	800284e <_printf_common+0x8e>
	...

0800289c <_printf_i>:
 800289c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028a0:	460c      	mov	r4, r1
 80028a2:	4691      	mov	r9, r2
 80028a4:	7e27      	ldrb	r7, [r4, #24]
 80028a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80028a8:	2f78      	cmp	r7, #120	; 0x78
 80028aa:	4680      	mov	r8, r0
 80028ac:	469a      	mov	sl, r3
 80028ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80028b2:	d807      	bhi.n	80028c4 <_printf_i+0x28>
 80028b4:	2f62      	cmp	r7, #98	; 0x62
 80028b6:	d80a      	bhi.n	80028ce <_printf_i+0x32>
 80028b8:	2f00      	cmp	r7, #0
 80028ba:	f000 80d8 	beq.w	8002a6e <_printf_i+0x1d2>
 80028be:	2f58      	cmp	r7, #88	; 0x58
 80028c0:	f000 80a3 	beq.w	8002a0a <_printf_i+0x16e>
 80028c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80028c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80028cc:	e03a      	b.n	8002944 <_printf_i+0xa8>
 80028ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80028d2:	2b15      	cmp	r3, #21
 80028d4:	d8f6      	bhi.n	80028c4 <_printf_i+0x28>
 80028d6:	a001      	add	r0, pc, #4	; (adr r0, 80028dc <_printf_i+0x40>)
 80028d8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80028dc:	08002935 	.word	0x08002935
 80028e0:	08002949 	.word	0x08002949
 80028e4:	080028c5 	.word	0x080028c5
 80028e8:	080028c5 	.word	0x080028c5
 80028ec:	080028c5 	.word	0x080028c5
 80028f0:	080028c5 	.word	0x080028c5
 80028f4:	08002949 	.word	0x08002949
 80028f8:	080028c5 	.word	0x080028c5
 80028fc:	080028c5 	.word	0x080028c5
 8002900:	080028c5 	.word	0x080028c5
 8002904:	080028c5 	.word	0x080028c5
 8002908:	08002a55 	.word	0x08002a55
 800290c:	08002979 	.word	0x08002979
 8002910:	08002a37 	.word	0x08002a37
 8002914:	080028c5 	.word	0x080028c5
 8002918:	080028c5 	.word	0x080028c5
 800291c:	08002a77 	.word	0x08002a77
 8002920:	080028c5 	.word	0x080028c5
 8002924:	08002979 	.word	0x08002979
 8002928:	080028c5 	.word	0x080028c5
 800292c:	080028c5 	.word	0x080028c5
 8002930:	08002a3f 	.word	0x08002a3f
 8002934:	680b      	ldr	r3, [r1, #0]
 8002936:	1d1a      	adds	r2, r3, #4
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	600a      	str	r2, [r1, #0]
 800293c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002940:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002944:	2301      	movs	r3, #1
 8002946:	e0a3      	b.n	8002a90 <_printf_i+0x1f4>
 8002948:	6825      	ldr	r5, [r4, #0]
 800294a:	6808      	ldr	r0, [r1, #0]
 800294c:	062e      	lsls	r6, r5, #24
 800294e:	f100 0304 	add.w	r3, r0, #4
 8002952:	d50a      	bpl.n	800296a <_printf_i+0xce>
 8002954:	6805      	ldr	r5, [r0, #0]
 8002956:	600b      	str	r3, [r1, #0]
 8002958:	2d00      	cmp	r5, #0
 800295a:	da03      	bge.n	8002964 <_printf_i+0xc8>
 800295c:	232d      	movs	r3, #45	; 0x2d
 800295e:	426d      	negs	r5, r5
 8002960:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002964:	485e      	ldr	r0, [pc, #376]	; (8002ae0 <_printf_i+0x244>)
 8002966:	230a      	movs	r3, #10
 8002968:	e019      	b.n	800299e <_printf_i+0x102>
 800296a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800296e:	6805      	ldr	r5, [r0, #0]
 8002970:	600b      	str	r3, [r1, #0]
 8002972:	bf18      	it	ne
 8002974:	b22d      	sxthne	r5, r5
 8002976:	e7ef      	b.n	8002958 <_printf_i+0xbc>
 8002978:	680b      	ldr	r3, [r1, #0]
 800297a:	6825      	ldr	r5, [r4, #0]
 800297c:	1d18      	adds	r0, r3, #4
 800297e:	6008      	str	r0, [r1, #0]
 8002980:	0628      	lsls	r0, r5, #24
 8002982:	d501      	bpl.n	8002988 <_printf_i+0xec>
 8002984:	681d      	ldr	r5, [r3, #0]
 8002986:	e002      	b.n	800298e <_printf_i+0xf2>
 8002988:	0669      	lsls	r1, r5, #25
 800298a:	d5fb      	bpl.n	8002984 <_printf_i+0xe8>
 800298c:	881d      	ldrh	r5, [r3, #0]
 800298e:	4854      	ldr	r0, [pc, #336]	; (8002ae0 <_printf_i+0x244>)
 8002990:	2f6f      	cmp	r7, #111	; 0x6f
 8002992:	bf0c      	ite	eq
 8002994:	2308      	moveq	r3, #8
 8002996:	230a      	movne	r3, #10
 8002998:	2100      	movs	r1, #0
 800299a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800299e:	6866      	ldr	r6, [r4, #4]
 80029a0:	60a6      	str	r6, [r4, #8]
 80029a2:	2e00      	cmp	r6, #0
 80029a4:	bfa2      	ittt	ge
 80029a6:	6821      	ldrge	r1, [r4, #0]
 80029a8:	f021 0104 	bicge.w	r1, r1, #4
 80029ac:	6021      	strge	r1, [r4, #0]
 80029ae:	b90d      	cbnz	r5, 80029b4 <_printf_i+0x118>
 80029b0:	2e00      	cmp	r6, #0
 80029b2:	d04d      	beq.n	8002a50 <_printf_i+0x1b4>
 80029b4:	4616      	mov	r6, r2
 80029b6:	fbb5 f1f3 	udiv	r1, r5, r3
 80029ba:	fb03 5711 	mls	r7, r3, r1, r5
 80029be:	5dc7      	ldrb	r7, [r0, r7]
 80029c0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80029c4:	462f      	mov	r7, r5
 80029c6:	42bb      	cmp	r3, r7
 80029c8:	460d      	mov	r5, r1
 80029ca:	d9f4      	bls.n	80029b6 <_printf_i+0x11a>
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d10b      	bne.n	80029e8 <_printf_i+0x14c>
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	07df      	lsls	r7, r3, #31
 80029d4:	d508      	bpl.n	80029e8 <_printf_i+0x14c>
 80029d6:	6923      	ldr	r3, [r4, #16]
 80029d8:	6861      	ldr	r1, [r4, #4]
 80029da:	4299      	cmp	r1, r3
 80029dc:	bfde      	ittt	le
 80029de:	2330      	movle	r3, #48	; 0x30
 80029e0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80029e4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80029e8:	1b92      	subs	r2, r2, r6
 80029ea:	6122      	str	r2, [r4, #16]
 80029ec:	f8cd a000 	str.w	sl, [sp]
 80029f0:	464b      	mov	r3, r9
 80029f2:	aa03      	add	r2, sp, #12
 80029f4:	4621      	mov	r1, r4
 80029f6:	4640      	mov	r0, r8
 80029f8:	f7ff fee2 	bl	80027c0 <_printf_common>
 80029fc:	3001      	adds	r0, #1
 80029fe:	d14c      	bne.n	8002a9a <_printf_i+0x1fe>
 8002a00:	f04f 30ff 	mov.w	r0, #4294967295
 8002a04:	b004      	add	sp, #16
 8002a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a0a:	4835      	ldr	r0, [pc, #212]	; (8002ae0 <_printf_i+0x244>)
 8002a0c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002a10:	6823      	ldr	r3, [r4, #0]
 8002a12:	680e      	ldr	r6, [r1, #0]
 8002a14:	061f      	lsls	r7, r3, #24
 8002a16:	f856 5b04 	ldr.w	r5, [r6], #4
 8002a1a:	600e      	str	r6, [r1, #0]
 8002a1c:	d514      	bpl.n	8002a48 <_printf_i+0x1ac>
 8002a1e:	07d9      	lsls	r1, r3, #31
 8002a20:	bf44      	itt	mi
 8002a22:	f043 0320 	orrmi.w	r3, r3, #32
 8002a26:	6023      	strmi	r3, [r4, #0]
 8002a28:	b91d      	cbnz	r5, 8002a32 <_printf_i+0x196>
 8002a2a:	6823      	ldr	r3, [r4, #0]
 8002a2c:	f023 0320 	bic.w	r3, r3, #32
 8002a30:	6023      	str	r3, [r4, #0]
 8002a32:	2310      	movs	r3, #16
 8002a34:	e7b0      	b.n	8002998 <_printf_i+0xfc>
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	f043 0320 	orr.w	r3, r3, #32
 8002a3c:	6023      	str	r3, [r4, #0]
 8002a3e:	2378      	movs	r3, #120	; 0x78
 8002a40:	4828      	ldr	r0, [pc, #160]	; (8002ae4 <_printf_i+0x248>)
 8002a42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002a46:	e7e3      	b.n	8002a10 <_printf_i+0x174>
 8002a48:	065e      	lsls	r6, r3, #25
 8002a4a:	bf48      	it	mi
 8002a4c:	b2ad      	uxthmi	r5, r5
 8002a4e:	e7e6      	b.n	8002a1e <_printf_i+0x182>
 8002a50:	4616      	mov	r6, r2
 8002a52:	e7bb      	b.n	80029cc <_printf_i+0x130>
 8002a54:	680b      	ldr	r3, [r1, #0]
 8002a56:	6826      	ldr	r6, [r4, #0]
 8002a58:	6960      	ldr	r0, [r4, #20]
 8002a5a:	1d1d      	adds	r5, r3, #4
 8002a5c:	600d      	str	r5, [r1, #0]
 8002a5e:	0635      	lsls	r5, r6, #24
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	d501      	bpl.n	8002a68 <_printf_i+0x1cc>
 8002a64:	6018      	str	r0, [r3, #0]
 8002a66:	e002      	b.n	8002a6e <_printf_i+0x1d2>
 8002a68:	0671      	lsls	r1, r6, #25
 8002a6a:	d5fb      	bpl.n	8002a64 <_printf_i+0x1c8>
 8002a6c:	8018      	strh	r0, [r3, #0]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	6123      	str	r3, [r4, #16]
 8002a72:	4616      	mov	r6, r2
 8002a74:	e7ba      	b.n	80029ec <_printf_i+0x150>
 8002a76:	680b      	ldr	r3, [r1, #0]
 8002a78:	1d1a      	adds	r2, r3, #4
 8002a7a:	600a      	str	r2, [r1, #0]
 8002a7c:	681e      	ldr	r6, [r3, #0]
 8002a7e:	6862      	ldr	r2, [r4, #4]
 8002a80:	2100      	movs	r1, #0
 8002a82:	4630      	mov	r0, r6
 8002a84:	f7fd fbb4 	bl	80001f0 <memchr>
 8002a88:	b108      	cbz	r0, 8002a8e <_printf_i+0x1f2>
 8002a8a:	1b80      	subs	r0, r0, r6
 8002a8c:	6060      	str	r0, [r4, #4]
 8002a8e:	6863      	ldr	r3, [r4, #4]
 8002a90:	6123      	str	r3, [r4, #16]
 8002a92:	2300      	movs	r3, #0
 8002a94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a98:	e7a8      	b.n	80029ec <_printf_i+0x150>
 8002a9a:	6923      	ldr	r3, [r4, #16]
 8002a9c:	4632      	mov	r2, r6
 8002a9e:	4649      	mov	r1, r9
 8002aa0:	4640      	mov	r0, r8
 8002aa2:	47d0      	blx	sl
 8002aa4:	3001      	adds	r0, #1
 8002aa6:	d0ab      	beq.n	8002a00 <_printf_i+0x164>
 8002aa8:	6823      	ldr	r3, [r4, #0]
 8002aaa:	079b      	lsls	r3, r3, #30
 8002aac:	d413      	bmi.n	8002ad6 <_printf_i+0x23a>
 8002aae:	68e0      	ldr	r0, [r4, #12]
 8002ab0:	9b03      	ldr	r3, [sp, #12]
 8002ab2:	4298      	cmp	r0, r3
 8002ab4:	bfb8      	it	lt
 8002ab6:	4618      	movlt	r0, r3
 8002ab8:	e7a4      	b.n	8002a04 <_printf_i+0x168>
 8002aba:	2301      	movs	r3, #1
 8002abc:	4632      	mov	r2, r6
 8002abe:	4649      	mov	r1, r9
 8002ac0:	4640      	mov	r0, r8
 8002ac2:	47d0      	blx	sl
 8002ac4:	3001      	adds	r0, #1
 8002ac6:	d09b      	beq.n	8002a00 <_printf_i+0x164>
 8002ac8:	3501      	adds	r5, #1
 8002aca:	68e3      	ldr	r3, [r4, #12]
 8002acc:	9903      	ldr	r1, [sp, #12]
 8002ace:	1a5b      	subs	r3, r3, r1
 8002ad0:	42ab      	cmp	r3, r5
 8002ad2:	dcf2      	bgt.n	8002aba <_printf_i+0x21e>
 8002ad4:	e7eb      	b.n	8002aae <_printf_i+0x212>
 8002ad6:	2500      	movs	r5, #0
 8002ad8:	f104 0619 	add.w	r6, r4, #25
 8002adc:	e7f5      	b.n	8002aca <_printf_i+0x22e>
 8002ade:	bf00      	nop
 8002ae0:	08004d55 	.word	0x08004d55
 8002ae4:	08004d66 	.word	0x08004d66

08002ae8 <memcpy>:
 8002ae8:	440a      	add	r2, r1
 8002aea:	4291      	cmp	r1, r2
 8002aec:	f100 33ff 	add.w	r3, r0, #4294967295
 8002af0:	d100      	bne.n	8002af4 <memcpy+0xc>
 8002af2:	4770      	bx	lr
 8002af4:	b510      	push	{r4, lr}
 8002af6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002afa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002afe:	4291      	cmp	r1, r2
 8002b00:	d1f9      	bne.n	8002af6 <memcpy+0xe>
 8002b02:	bd10      	pop	{r4, pc}

08002b04 <memmove>:
 8002b04:	4288      	cmp	r0, r1
 8002b06:	b510      	push	{r4, lr}
 8002b08:	eb01 0402 	add.w	r4, r1, r2
 8002b0c:	d902      	bls.n	8002b14 <memmove+0x10>
 8002b0e:	4284      	cmp	r4, r0
 8002b10:	4623      	mov	r3, r4
 8002b12:	d807      	bhi.n	8002b24 <memmove+0x20>
 8002b14:	1e43      	subs	r3, r0, #1
 8002b16:	42a1      	cmp	r1, r4
 8002b18:	d008      	beq.n	8002b2c <memmove+0x28>
 8002b1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002b22:	e7f8      	b.n	8002b16 <memmove+0x12>
 8002b24:	4402      	add	r2, r0
 8002b26:	4601      	mov	r1, r0
 8002b28:	428a      	cmp	r2, r1
 8002b2a:	d100      	bne.n	8002b2e <memmove+0x2a>
 8002b2c:	bd10      	pop	{r4, pc}
 8002b2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002b36:	e7f7      	b.n	8002b28 <memmove+0x24>

08002b38 <_free_r>:
 8002b38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b3a:	2900      	cmp	r1, #0
 8002b3c:	d048      	beq.n	8002bd0 <_free_r+0x98>
 8002b3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b42:	9001      	str	r0, [sp, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f1a1 0404 	sub.w	r4, r1, #4
 8002b4a:	bfb8      	it	lt
 8002b4c:	18e4      	addlt	r4, r4, r3
 8002b4e:	f000 f8d3 	bl	8002cf8 <__malloc_lock>
 8002b52:	4a20      	ldr	r2, [pc, #128]	; (8002bd4 <_free_r+0x9c>)
 8002b54:	9801      	ldr	r0, [sp, #4]
 8002b56:	6813      	ldr	r3, [r2, #0]
 8002b58:	4615      	mov	r5, r2
 8002b5a:	b933      	cbnz	r3, 8002b6a <_free_r+0x32>
 8002b5c:	6063      	str	r3, [r4, #4]
 8002b5e:	6014      	str	r4, [r2, #0]
 8002b60:	b003      	add	sp, #12
 8002b62:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b66:	f000 b8cd 	b.w	8002d04 <__malloc_unlock>
 8002b6a:	42a3      	cmp	r3, r4
 8002b6c:	d90b      	bls.n	8002b86 <_free_r+0x4e>
 8002b6e:	6821      	ldr	r1, [r4, #0]
 8002b70:	1862      	adds	r2, r4, r1
 8002b72:	4293      	cmp	r3, r2
 8002b74:	bf04      	itt	eq
 8002b76:	681a      	ldreq	r2, [r3, #0]
 8002b78:	685b      	ldreq	r3, [r3, #4]
 8002b7a:	6063      	str	r3, [r4, #4]
 8002b7c:	bf04      	itt	eq
 8002b7e:	1852      	addeq	r2, r2, r1
 8002b80:	6022      	streq	r2, [r4, #0]
 8002b82:	602c      	str	r4, [r5, #0]
 8002b84:	e7ec      	b.n	8002b60 <_free_r+0x28>
 8002b86:	461a      	mov	r2, r3
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	b10b      	cbz	r3, 8002b90 <_free_r+0x58>
 8002b8c:	42a3      	cmp	r3, r4
 8002b8e:	d9fa      	bls.n	8002b86 <_free_r+0x4e>
 8002b90:	6811      	ldr	r1, [r2, #0]
 8002b92:	1855      	adds	r5, r2, r1
 8002b94:	42a5      	cmp	r5, r4
 8002b96:	d10b      	bne.n	8002bb0 <_free_r+0x78>
 8002b98:	6824      	ldr	r4, [r4, #0]
 8002b9a:	4421      	add	r1, r4
 8002b9c:	1854      	adds	r4, r2, r1
 8002b9e:	42a3      	cmp	r3, r4
 8002ba0:	6011      	str	r1, [r2, #0]
 8002ba2:	d1dd      	bne.n	8002b60 <_free_r+0x28>
 8002ba4:	681c      	ldr	r4, [r3, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	6053      	str	r3, [r2, #4]
 8002baa:	4421      	add	r1, r4
 8002bac:	6011      	str	r1, [r2, #0]
 8002bae:	e7d7      	b.n	8002b60 <_free_r+0x28>
 8002bb0:	d902      	bls.n	8002bb8 <_free_r+0x80>
 8002bb2:	230c      	movs	r3, #12
 8002bb4:	6003      	str	r3, [r0, #0]
 8002bb6:	e7d3      	b.n	8002b60 <_free_r+0x28>
 8002bb8:	6825      	ldr	r5, [r4, #0]
 8002bba:	1961      	adds	r1, r4, r5
 8002bbc:	428b      	cmp	r3, r1
 8002bbe:	bf04      	itt	eq
 8002bc0:	6819      	ldreq	r1, [r3, #0]
 8002bc2:	685b      	ldreq	r3, [r3, #4]
 8002bc4:	6063      	str	r3, [r4, #4]
 8002bc6:	bf04      	itt	eq
 8002bc8:	1949      	addeq	r1, r1, r5
 8002bca:	6021      	streq	r1, [r4, #0]
 8002bcc:	6054      	str	r4, [r2, #4]
 8002bce:	e7c7      	b.n	8002b60 <_free_r+0x28>
 8002bd0:	b003      	add	sp, #12
 8002bd2:	bd30      	pop	{r4, r5, pc}
 8002bd4:	20000090 	.word	0x20000090

08002bd8 <_malloc_r>:
 8002bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bda:	1ccd      	adds	r5, r1, #3
 8002bdc:	f025 0503 	bic.w	r5, r5, #3
 8002be0:	3508      	adds	r5, #8
 8002be2:	2d0c      	cmp	r5, #12
 8002be4:	bf38      	it	cc
 8002be6:	250c      	movcc	r5, #12
 8002be8:	2d00      	cmp	r5, #0
 8002bea:	4606      	mov	r6, r0
 8002bec:	db01      	blt.n	8002bf2 <_malloc_r+0x1a>
 8002bee:	42a9      	cmp	r1, r5
 8002bf0:	d903      	bls.n	8002bfa <_malloc_r+0x22>
 8002bf2:	230c      	movs	r3, #12
 8002bf4:	6033      	str	r3, [r6, #0]
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bfa:	f000 f87d 	bl	8002cf8 <__malloc_lock>
 8002bfe:	4921      	ldr	r1, [pc, #132]	; (8002c84 <_malloc_r+0xac>)
 8002c00:	680a      	ldr	r2, [r1, #0]
 8002c02:	4614      	mov	r4, r2
 8002c04:	b99c      	cbnz	r4, 8002c2e <_malloc_r+0x56>
 8002c06:	4f20      	ldr	r7, [pc, #128]	; (8002c88 <_malloc_r+0xb0>)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	b923      	cbnz	r3, 8002c16 <_malloc_r+0x3e>
 8002c0c:	4621      	mov	r1, r4
 8002c0e:	4630      	mov	r0, r6
 8002c10:	f000 f862 	bl	8002cd8 <_sbrk_r>
 8002c14:	6038      	str	r0, [r7, #0]
 8002c16:	4629      	mov	r1, r5
 8002c18:	4630      	mov	r0, r6
 8002c1a:	f000 f85d 	bl	8002cd8 <_sbrk_r>
 8002c1e:	1c43      	adds	r3, r0, #1
 8002c20:	d123      	bne.n	8002c6a <_malloc_r+0x92>
 8002c22:	230c      	movs	r3, #12
 8002c24:	6033      	str	r3, [r6, #0]
 8002c26:	4630      	mov	r0, r6
 8002c28:	f000 f86c 	bl	8002d04 <__malloc_unlock>
 8002c2c:	e7e3      	b.n	8002bf6 <_malloc_r+0x1e>
 8002c2e:	6823      	ldr	r3, [r4, #0]
 8002c30:	1b5b      	subs	r3, r3, r5
 8002c32:	d417      	bmi.n	8002c64 <_malloc_r+0x8c>
 8002c34:	2b0b      	cmp	r3, #11
 8002c36:	d903      	bls.n	8002c40 <_malloc_r+0x68>
 8002c38:	6023      	str	r3, [r4, #0]
 8002c3a:	441c      	add	r4, r3
 8002c3c:	6025      	str	r5, [r4, #0]
 8002c3e:	e004      	b.n	8002c4a <_malloc_r+0x72>
 8002c40:	6863      	ldr	r3, [r4, #4]
 8002c42:	42a2      	cmp	r2, r4
 8002c44:	bf0c      	ite	eq
 8002c46:	600b      	streq	r3, [r1, #0]
 8002c48:	6053      	strne	r3, [r2, #4]
 8002c4a:	4630      	mov	r0, r6
 8002c4c:	f000 f85a 	bl	8002d04 <__malloc_unlock>
 8002c50:	f104 000b 	add.w	r0, r4, #11
 8002c54:	1d23      	adds	r3, r4, #4
 8002c56:	f020 0007 	bic.w	r0, r0, #7
 8002c5a:	1ac2      	subs	r2, r0, r3
 8002c5c:	d0cc      	beq.n	8002bf8 <_malloc_r+0x20>
 8002c5e:	1a1b      	subs	r3, r3, r0
 8002c60:	50a3      	str	r3, [r4, r2]
 8002c62:	e7c9      	b.n	8002bf8 <_malloc_r+0x20>
 8002c64:	4622      	mov	r2, r4
 8002c66:	6864      	ldr	r4, [r4, #4]
 8002c68:	e7cc      	b.n	8002c04 <_malloc_r+0x2c>
 8002c6a:	1cc4      	adds	r4, r0, #3
 8002c6c:	f024 0403 	bic.w	r4, r4, #3
 8002c70:	42a0      	cmp	r0, r4
 8002c72:	d0e3      	beq.n	8002c3c <_malloc_r+0x64>
 8002c74:	1a21      	subs	r1, r4, r0
 8002c76:	4630      	mov	r0, r6
 8002c78:	f000 f82e 	bl	8002cd8 <_sbrk_r>
 8002c7c:	3001      	adds	r0, #1
 8002c7e:	d1dd      	bne.n	8002c3c <_malloc_r+0x64>
 8002c80:	e7cf      	b.n	8002c22 <_malloc_r+0x4a>
 8002c82:	bf00      	nop
 8002c84:	20000090 	.word	0x20000090
 8002c88:	20000094 	.word	0x20000094

08002c8c <_realloc_r>:
 8002c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8e:	4607      	mov	r7, r0
 8002c90:	4614      	mov	r4, r2
 8002c92:	460e      	mov	r6, r1
 8002c94:	b921      	cbnz	r1, 8002ca0 <_realloc_r+0x14>
 8002c96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	f7ff bf9c 	b.w	8002bd8 <_malloc_r>
 8002ca0:	b922      	cbnz	r2, 8002cac <_realloc_r+0x20>
 8002ca2:	f7ff ff49 	bl	8002b38 <_free_r>
 8002ca6:	4625      	mov	r5, r4
 8002ca8:	4628      	mov	r0, r5
 8002caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cac:	f000 f830 	bl	8002d10 <_malloc_usable_size_r>
 8002cb0:	42a0      	cmp	r0, r4
 8002cb2:	d20f      	bcs.n	8002cd4 <_realloc_r+0x48>
 8002cb4:	4621      	mov	r1, r4
 8002cb6:	4638      	mov	r0, r7
 8002cb8:	f7ff ff8e 	bl	8002bd8 <_malloc_r>
 8002cbc:	4605      	mov	r5, r0
 8002cbe:	2800      	cmp	r0, #0
 8002cc0:	d0f2      	beq.n	8002ca8 <_realloc_r+0x1c>
 8002cc2:	4631      	mov	r1, r6
 8002cc4:	4622      	mov	r2, r4
 8002cc6:	f7ff ff0f 	bl	8002ae8 <memcpy>
 8002cca:	4631      	mov	r1, r6
 8002ccc:	4638      	mov	r0, r7
 8002cce:	f7ff ff33 	bl	8002b38 <_free_r>
 8002cd2:	e7e9      	b.n	8002ca8 <_realloc_r+0x1c>
 8002cd4:	4635      	mov	r5, r6
 8002cd6:	e7e7      	b.n	8002ca8 <_realloc_r+0x1c>

08002cd8 <_sbrk_r>:
 8002cd8:	b538      	push	{r3, r4, r5, lr}
 8002cda:	4d06      	ldr	r5, [pc, #24]	; (8002cf4 <_sbrk_r+0x1c>)
 8002cdc:	2300      	movs	r3, #0
 8002cde:	4604      	mov	r4, r0
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	602b      	str	r3, [r5, #0]
 8002ce4:	f7fe fb94 	bl	8001410 <_sbrk>
 8002ce8:	1c43      	adds	r3, r0, #1
 8002cea:	d102      	bne.n	8002cf2 <_sbrk_r+0x1a>
 8002cec:	682b      	ldr	r3, [r5, #0]
 8002cee:	b103      	cbz	r3, 8002cf2 <_sbrk_r+0x1a>
 8002cf0:	6023      	str	r3, [r4, #0]
 8002cf2:	bd38      	pop	{r3, r4, r5, pc}
 8002cf4:	2000011c 	.word	0x2000011c

08002cf8 <__malloc_lock>:
 8002cf8:	4801      	ldr	r0, [pc, #4]	; (8002d00 <__malloc_lock+0x8>)
 8002cfa:	f000 b811 	b.w	8002d20 <__retarget_lock_acquire_recursive>
 8002cfe:	bf00      	nop
 8002d00:	20000124 	.word	0x20000124

08002d04 <__malloc_unlock>:
 8002d04:	4801      	ldr	r0, [pc, #4]	; (8002d0c <__malloc_unlock+0x8>)
 8002d06:	f000 b80c 	b.w	8002d22 <__retarget_lock_release_recursive>
 8002d0a:	bf00      	nop
 8002d0c:	20000124 	.word	0x20000124

08002d10 <_malloc_usable_size_r>:
 8002d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d14:	1f18      	subs	r0, r3, #4
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	bfbc      	itt	lt
 8002d1a:	580b      	ldrlt	r3, [r1, r0]
 8002d1c:	18c0      	addlt	r0, r0, r3
 8002d1e:	4770      	bx	lr

08002d20 <__retarget_lock_acquire_recursive>:
 8002d20:	4770      	bx	lr

08002d22 <__retarget_lock_release_recursive>:
 8002d22:	4770      	bx	lr

08002d24 <_init>:
 8002d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d26:	bf00      	nop
 8002d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d2a:	bc08      	pop	{r3}
 8002d2c:	469e      	mov	lr, r3
 8002d2e:	4770      	bx	lr

08002d30 <_fini>:
 8002d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d32:	bf00      	nop
 8002d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d36:	bc08      	pop	{r3}
 8002d38:	469e      	mov	lr, r3
 8002d3a:	4770      	bx	lr
