#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x282d3f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x282d580 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28202d0 .functor NOT 1, L_0x287a550, C4<0>, C4<0>, C4<0>;
L_0x287a330 .functor XOR 2, L_0x287a1d0, L_0x287a290, C4<00>, C4<00>;
L_0x287a440 .functor XOR 2, L_0x287a330, L_0x287a3a0, C4<00>, C4<00>;
v0x28760b0_0 .net *"_ivl_10", 1 0, L_0x287a3a0;  1 drivers
v0x28761b0_0 .net *"_ivl_12", 1 0, L_0x287a440;  1 drivers
v0x2876290_0 .net *"_ivl_2", 1 0, L_0x2879420;  1 drivers
v0x2876350_0 .net *"_ivl_4", 1 0, L_0x287a1d0;  1 drivers
v0x2876430_0 .net *"_ivl_6", 1 0, L_0x287a290;  1 drivers
v0x2876560_0 .net *"_ivl_8", 1 0, L_0x287a330;  1 drivers
v0x2876640_0 .net "a", 0 0, v0x28733a0_0;  1 drivers
v0x28766e0_0 .net "b", 0 0, v0x2873440_0;  1 drivers
v0x2876780_0 .net "c", 0 0, v0x28734e0_0;  1 drivers
v0x2876820_0 .var "clk", 0 0;
v0x28768c0_0 .net "d", 0 0, v0x2873620_0;  1 drivers
v0x2876960_0 .net "out_pos_dut", 0 0, L_0x287a0a0;  1 drivers
v0x2876a00_0 .net "out_pos_ref", 0 0, L_0x2877f30;  1 drivers
v0x2876aa0_0 .net "out_sop_dut", 0 0, L_0x2879bd0;  1 drivers
v0x2876b40_0 .net "out_sop_ref", 0 0, L_0x284db50;  1 drivers
v0x2876be0_0 .var/2u "stats1", 223 0;
v0x2876c80_0 .var/2u "strobe", 0 0;
v0x2876d20_0 .net "tb_match", 0 0, L_0x287a550;  1 drivers
v0x2876df0_0 .net "tb_mismatch", 0 0, L_0x28202d0;  1 drivers
v0x2876e90_0 .net "wavedrom_enable", 0 0, v0x28738f0_0;  1 drivers
v0x2876f60_0 .net "wavedrom_title", 511 0, v0x2873990_0;  1 drivers
L_0x2879420 .concat [ 1 1 0 0], L_0x2877f30, L_0x284db50;
L_0x287a1d0 .concat [ 1 1 0 0], L_0x2877f30, L_0x284db50;
L_0x287a290 .concat [ 1 1 0 0], L_0x287a0a0, L_0x2879bd0;
L_0x287a3a0 .concat [ 1 1 0 0], L_0x2877f30, L_0x284db50;
L_0x287a550 .cmp/eeq 2, L_0x2879420, L_0x287a440;
S_0x282d710 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x282d580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28206b0 .functor AND 1, v0x28734e0_0, v0x2873620_0, C4<1>, C4<1>;
L_0x2820a90 .functor NOT 1, v0x28733a0_0, C4<0>, C4<0>, C4<0>;
L_0x2820e70 .functor NOT 1, v0x2873440_0, C4<0>, C4<0>, C4<0>;
L_0x28210f0 .functor AND 1, L_0x2820a90, L_0x2820e70, C4<1>, C4<1>;
L_0x2838090 .functor AND 1, L_0x28210f0, v0x28734e0_0, C4<1>, C4<1>;
L_0x284db50 .functor OR 1, L_0x28206b0, L_0x2838090, C4<0>, C4<0>;
L_0x28773b0 .functor NOT 1, v0x2873440_0, C4<0>, C4<0>, C4<0>;
L_0x2877420 .functor OR 1, L_0x28773b0, v0x2873620_0, C4<0>, C4<0>;
L_0x2877530 .functor AND 1, v0x28734e0_0, L_0x2877420, C4<1>, C4<1>;
L_0x28775f0 .functor NOT 1, v0x28733a0_0, C4<0>, C4<0>, C4<0>;
L_0x28776c0 .functor OR 1, L_0x28775f0, v0x2873440_0, C4<0>, C4<0>;
L_0x2877730 .functor AND 1, L_0x2877530, L_0x28776c0, C4<1>, C4<1>;
L_0x28778b0 .functor NOT 1, v0x2873440_0, C4<0>, C4<0>, C4<0>;
L_0x2877920 .functor OR 1, L_0x28778b0, v0x2873620_0, C4<0>, C4<0>;
L_0x2877840 .functor AND 1, v0x28734e0_0, L_0x2877920, C4<1>, C4<1>;
L_0x2877ab0 .functor NOT 1, v0x28733a0_0, C4<0>, C4<0>, C4<0>;
L_0x2877bb0 .functor OR 1, L_0x2877ab0, v0x2873620_0, C4<0>, C4<0>;
L_0x2877c70 .functor AND 1, L_0x2877840, L_0x2877bb0, C4<1>, C4<1>;
L_0x2877e20 .functor XNOR 1, L_0x2877730, L_0x2877c70, C4<0>, C4<0>;
v0x281fc00_0 .net *"_ivl_0", 0 0, L_0x28206b0;  1 drivers
v0x2820000_0 .net *"_ivl_12", 0 0, L_0x28773b0;  1 drivers
v0x28203e0_0 .net *"_ivl_14", 0 0, L_0x2877420;  1 drivers
v0x28207c0_0 .net *"_ivl_16", 0 0, L_0x2877530;  1 drivers
v0x2820ba0_0 .net *"_ivl_18", 0 0, L_0x28775f0;  1 drivers
v0x2820f80_0 .net *"_ivl_2", 0 0, L_0x2820a90;  1 drivers
v0x2821200_0 .net *"_ivl_20", 0 0, L_0x28776c0;  1 drivers
v0x2871910_0 .net *"_ivl_24", 0 0, L_0x28778b0;  1 drivers
v0x28719f0_0 .net *"_ivl_26", 0 0, L_0x2877920;  1 drivers
v0x2871ad0_0 .net *"_ivl_28", 0 0, L_0x2877840;  1 drivers
v0x2871bb0_0 .net *"_ivl_30", 0 0, L_0x2877ab0;  1 drivers
v0x2871c90_0 .net *"_ivl_32", 0 0, L_0x2877bb0;  1 drivers
v0x2871d70_0 .net *"_ivl_36", 0 0, L_0x2877e20;  1 drivers
L_0x7f9306454018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2871e30_0 .net *"_ivl_38", 0 0, L_0x7f9306454018;  1 drivers
v0x2871f10_0 .net *"_ivl_4", 0 0, L_0x2820e70;  1 drivers
v0x2871ff0_0 .net *"_ivl_6", 0 0, L_0x28210f0;  1 drivers
v0x28720d0_0 .net *"_ivl_8", 0 0, L_0x2838090;  1 drivers
v0x28721b0_0 .net "a", 0 0, v0x28733a0_0;  alias, 1 drivers
v0x2872270_0 .net "b", 0 0, v0x2873440_0;  alias, 1 drivers
v0x2872330_0 .net "c", 0 0, v0x28734e0_0;  alias, 1 drivers
v0x28723f0_0 .net "d", 0 0, v0x2873620_0;  alias, 1 drivers
v0x28724b0_0 .net "out_pos", 0 0, L_0x2877f30;  alias, 1 drivers
v0x2872570_0 .net "out_sop", 0 0, L_0x284db50;  alias, 1 drivers
v0x2872630_0 .net "pos0", 0 0, L_0x2877730;  1 drivers
v0x28726f0_0 .net "pos1", 0 0, L_0x2877c70;  1 drivers
L_0x2877f30 .functor MUXZ 1, L_0x7f9306454018, L_0x2877730, L_0x2877e20, C4<>;
S_0x2872870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x282d580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28733a0_0 .var "a", 0 0;
v0x2873440_0 .var "b", 0 0;
v0x28734e0_0 .var "c", 0 0;
v0x2873580_0 .net "clk", 0 0, v0x2876820_0;  1 drivers
v0x2873620_0 .var "d", 0 0;
v0x2873710_0 .var/2u "fail", 0 0;
v0x28737b0_0 .var/2u "fail1", 0 0;
v0x2873850_0 .net "tb_match", 0 0, L_0x287a550;  alias, 1 drivers
v0x28738f0_0 .var "wavedrom_enable", 0 0;
v0x2873990_0 .var "wavedrom_title", 511 0;
E_0x282bdb0/0 .event negedge, v0x2873580_0;
E_0x282bdb0/1 .event posedge, v0x2873580_0;
E_0x282bdb0 .event/or E_0x282bdb0/0, E_0x282bdb0/1;
S_0x2872ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2872870;
 .timescale -12 -12;
v0x2872de0_0 .var/2s "i", 31 0;
E_0x282bc50 .event posedge, v0x2873580_0;
S_0x2872ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2872870;
 .timescale -12 -12;
v0x28730e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28731c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2872870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2873b70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x282d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28780e0 .functor AND 1, v0x28733a0_0, v0x2873440_0, C4<1>, C4<1>;
L_0x2878280 .functor AND 1, L_0x28780e0, v0x28734e0_0, C4<1>, C4<1>;
L_0x2878470 .functor AND 1, L_0x2878280, v0x2873620_0, C4<1>, C4<1>;
L_0x2878640 .functor NOT 1, v0x28733a0_0, C4<0>, C4<0>, C4<0>;
L_0x28787f0 .functor NOT 1, v0x2873440_0, C4<0>, C4<0>, C4<0>;
L_0x2878860 .functor AND 1, L_0x2878640, L_0x28787f0, C4<1>, C4<1>;
L_0x28789b0 .functor NOT 1, v0x28734e0_0, C4<0>, C4<0>, C4<0>;
L_0x2878a20 .functor AND 1, L_0x2878860, L_0x28789b0, C4<1>, C4<1>;
L_0x2878b80 .functor AND 1, L_0x2878a20, v0x2873620_0, C4<1>, C4<1>;
L_0x2878c40 .functor OR 1, L_0x2878470, L_0x2878b80, C4<0>, C4<0>;
L_0x2878db0 .functor NOT 1, v0x28733a0_0, C4<0>, C4<0>, C4<0>;
L_0x2878e20 .functor NOT 1, v0x2873440_0, C4<0>, C4<0>, C4<0>;
L_0x2878f00 .functor AND 1, L_0x2878db0, L_0x2878e20, C4<1>, C4<1>;
L_0x2878fc0 .functor AND 1, L_0x2878f00, v0x28734e0_0, C4<1>, C4<1>;
L_0x2878e90 .functor NOT 1, v0x2873620_0, C4<0>, C4<0>, C4<0>;
L_0x2879100 .functor AND 1, L_0x2878fc0, L_0x2878e90, C4<1>, C4<1>;
L_0x28792a0 .functor OR 1, L_0x2878c40, L_0x2879100, C4<0>, C4<0>;
L_0x28793b0 .functor NOT 1, v0x28733a0_0, C4<0>, C4<0>, C4<0>;
L_0x28794c0 .functor AND 1, L_0x28793b0, v0x2873440_0, C4<1>, C4<1>;
L_0x2879580 .functor NOT 1, v0x28734e0_0, C4<0>, C4<0>, C4<0>;
L_0x28796a0 .functor AND 1, L_0x28794c0, L_0x2879580, C4<1>, C4<1>;
L_0x28797b0 .functor NOT 1, v0x2873620_0, C4<0>, C4<0>, C4<0>;
L_0x28798e0 .functor AND 1, L_0x28796a0, L_0x28797b0, C4<1>, C4<1>;
L_0x28799f0 .functor OR 1, L_0x28792a0, L_0x28798e0, C4<0>, C4<0>;
L_0x2879bd0 .functor NOT 1, L_0x28799f0, C4<0>, C4<0>, C4<0>;
L_0x2879ce0 .functor OR 1, v0x28733a0_0, v0x2873440_0, C4<0>, C4<0>;
L_0x2879e30 .functor AND 1, v0x28734e0_0, v0x2873620_0, C4<1>, C4<1>;
L_0x2879ea0 .functor OR 1, L_0x2879ce0, L_0x2879e30, C4<0>, C4<0>;
L_0x287a0a0 .functor NOT 1, L_0x2879ea0, C4<0>, C4<0>, C4<0>;
v0x2873d30_0 .net *"_ivl_0", 0 0, L_0x28780e0;  1 drivers
v0x2873e10_0 .net *"_ivl_10", 0 0, L_0x2878860;  1 drivers
v0x2873ef0_0 .net *"_ivl_12", 0 0, L_0x28789b0;  1 drivers
v0x2873fe0_0 .net *"_ivl_14", 0 0, L_0x2878a20;  1 drivers
v0x28740c0_0 .net *"_ivl_16", 0 0, L_0x2878b80;  1 drivers
v0x28741f0_0 .net *"_ivl_18", 0 0, L_0x2878c40;  1 drivers
v0x28742d0_0 .net *"_ivl_2", 0 0, L_0x2878280;  1 drivers
v0x28743b0_0 .net *"_ivl_20", 0 0, L_0x2878db0;  1 drivers
v0x2874490_0 .net *"_ivl_22", 0 0, L_0x2878e20;  1 drivers
v0x2874600_0 .net *"_ivl_24", 0 0, L_0x2878f00;  1 drivers
v0x28746e0_0 .net *"_ivl_26", 0 0, L_0x2878fc0;  1 drivers
v0x28747c0_0 .net *"_ivl_28", 0 0, L_0x2878e90;  1 drivers
v0x28748a0_0 .net *"_ivl_30", 0 0, L_0x2879100;  1 drivers
v0x2874980_0 .net *"_ivl_32", 0 0, L_0x28792a0;  1 drivers
v0x2874a60_0 .net *"_ivl_34", 0 0, L_0x28793b0;  1 drivers
v0x2874b40_0 .net *"_ivl_36", 0 0, L_0x28794c0;  1 drivers
v0x2874c20_0 .net *"_ivl_38", 0 0, L_0x2879580;  1 drivers
v0x2874e10_0 .net *"_ivl_4", 0 0, L_0x2878470;  1 drivers
v0x2874ef0_0 .net *"_ivl_40", 0 0, L_0x28796a0;  1 drivers
v0x2874fd0_0 .net *"_ivl_42", 0 0, L_0x28797b0;  1 drivers
v0x28750b0_0 .net *"_ivl_44", 0 0, L_0x28798e0;  1 drivers
v0x2875190_0 .net *"_ivl_46", 0 0, L_0x28799f0;  1 drivers
v0x2875270_0 .net *"_ivl_50", 0 0, L_0x2879ce0;  1 drivers
v0x2875350_0 .net *"_ivl_52", 0 0, L_0x2879e30;  1 drivers
v0x2875430_0 .net *"_ivl_54", 0 0, L_0x2879ea0;  1 drivers
v0x2875510_0 .net *"_ivl_6", 0 0, L_0x2878640;  1 drivers
v0x28755f0_0 .net *"_ivl_8", 0 0, L_0x28787f0;  1 drivers
v0x28756d0_0 .net "a", 0 0, v0x28733a0_0;  alias, 1 drivers
v0x2875770_0 .net "b", 0 0, v0x2873440_0;  alias, 1 drivers
v0x2875860_0 .net "c", 0 0, v0x28734e0_0;  alias, 1 drivers
v0x2875950_0 .net "d", 0 0, v0x2873620_0;  alias, 1 drivers
v0x2875a40_0 .net "out_pos", 0 0, L_0x287a0a0;  alias, 1 drivers
v0x2875b00_0 .net "out_sop", 0 0, L_0x2879bd0;  alias, 1 drivers
S_0x2875e90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x282d580;
 .timescale -12 -12;
E_0x28159f0 .event anyedge, v0x2876c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2876c80_0;
    %nor/r;
    %assign/vec4 v0x2876c80_0, 0;
    %wait E_0x28159f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2872870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2873710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28737b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2872870;
T_4 ;
    %wait E_0x282bdb0;
    %load/vec4 v0x2873850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2873710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2872870;
T_5 ;
    %wait E_0x282bc50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %wait E_0x282bc50;
    %load/vec4 v0x2873710_0;
    %store/vec4 v0x28737b0_0, 0, 1;
    %fork t_1, S_0x2872ba0;
    %jmp t_0;
    .scope S_0x2872ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2872de0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2872de0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x282bc50;
    %load/vec4 v0x2872de0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2872de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2872de0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2872870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x282bdb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2873620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2873440_0, 0;
    %assign/vec4 v0x28733a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2873710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28737b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x282d580;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2876820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2876c80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x282d580;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2876820_0;
    %inv;
    %store/vec4 v0x2876820_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x282d580;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2873580_0, v0x2876df0_0, v0x2876640_0, v0x28766e0_0, v0x2876780_0, v0x28768c0_0, v0x2876b40_0, v0x2876aa0_0, v0x2876a00_0, v0x2876960_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x282d580;
T_9 ;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x282d580;
T_10 ;
    %wait E_0x282bdb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2876be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876be0_0, 4, 32;
    %load/vec4 v0x2876d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876be0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2876be0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876be0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2876b40_0;
    %load/vec4 v0x2876b40_0;
    %load/vec4 v0x2876aa0_0;
    %xor;
    %load/vec4 v0x2876b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876be0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876be0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2876a00_0;
    %load/vec4 v0x2876a00_0;
    %load/vec4 v0x2876960_0;
    %xor;
    %load/vec4 v0x2876a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876be0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2876be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2876be0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth1/human/ece241_2013_q2/iter1/response0/top_module.sv";
