{
  "module_name": "sm6350.c",
  "hash_id": "911888cbb47a1a9db420f172e4ca5b01935c055b3a5150f1be17e0e99cae5af4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sm6350.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect.h>\n#include <linux/interconnect-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/interconnect/qcom,sm6350.h>\n\n#include \"bcm-voter.h\"\n#include \"icc-rpmh.h\"\n#include \"sm6350.h\"\n\nstatic struct qcom_icc_node qhm_a1noc_cfg = {\n\t.name = \"qhm_a1noc_cfg\",\n\t.id = SM6350_MASTER_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_SERVICE_A1NOC },\n};\n\nstatic struct qcom_icc_node qhm_qup_0 = {\n\t.name = \"qhm_qup_0\",\n\t.id = SM6350_MASTER_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_emmc = {\n\t.name = \"xm_emmc\",\n\t.id = SM6350_MASTER_EMMC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_ufs_mem = {\n\t.name = \"xm_ufs_mem\",\n\t.id = SM6350_MASTER_UFS_MEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qhm_a2noc_cfg = {\n\t.name = \"qhm_a2noc_cfg\",\n\t.id = SM6350_MASTER_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_SERVICE_A2NOC },\n};\n\nstatic struct qcom_icc_node qhm_qdss_bam = {\n\t.name = \"qhm_qdss_bam\",\n\t.id = SM6350_MASTER_QDSS_BAM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qhm_qup_1 = {\n\t.name = \"qhm_qup_1\",\n\t.id = SM6350_MASTER_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qxm_crypto = {\n\t.name = \"qxm_crypto\",\n\t.id = SM6350_MASTER_CRYPTO_CORE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qxm_ipa = {\n\t.name = \"qxm_ipa\",\n\t.id = SM6350_MASTER_IPA,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr = {\n\t.name = \"xm_qdss_etr\",\n\t.id = SM6350_MASTER_QDSS_ETR,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_sdc2 = {\n\t.name = \"xm_sdc2\",\n\t.id = SM6350_MASTER_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_usb3_0 = {\n\t.name = \"xm_usb3_0\",\n\t.id = SM6350_MASTER_USB3,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_hf0_uncomp = {\n\t.name = \"qxm_camnoc_hf0_uncomp\",\n\t.id = SM6350_MASTER_CAMNOC_HF0_UNCOMP,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_CAMNOC_UNCOMP },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_icp_uncomp = {\n\t.name = \"qxm_camnoc_icp_uncomp\",\n\t.id = SM6350_MASTER_CAMNOC_ICP_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_CAMNOC_UNCOMP },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_sf_uncomp = {\n\t.name = \"qxm_camnoc_sf_uncomp\",\n\t.id = SM6350_MASTER_CAMNOC_SF_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_CAMNOC_UNCOMP },\n};\n\nstatic struct qcom_icc_node qup0_core_master = {\n\t.name = \"qup0_core_master\",\n\t.id = SM6350_MASTER_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_QUP_CORE_0 },\n};\n\nstatic struct qcom_icc_node qup1_core_master = {\n\t.name = \"qup1_core_master\",\n\t.id = SM6350_MASTER_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_QUP_CORE_1 },\n};\n\nstatic struct qcom_icc_node qnm_npu = {\n\t.name = \"qnm_npu\",\n\t.id = SM6350_MASTER_NPU,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_CDSP_GEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_npu_dsp = {\n\t.name = \"qxm_npu_dsp\",\n\t.id = SM6350_MASTER_NPU_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_CDSP_GEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_snoc = {\n\t.name = \"qnm_snoc\",\n\t.id = SM6350_SNOC_CNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 42,\n\t.links = { SM6350_SLAVE_CAMERA_CFG,\n\t\t   SM6350_SLAVE_SDCC_2,\n\t\t   SM6350_SLAVE_CNOC_MNOC_CFG,\n\t\t   SM6350_SLAVE_UFS_MEM_CFG,\n\t\t   SM6350_SLAVE_QM_CFG,\n\t\t   SM6350_SLAVE_SNOC_CFG,\n\t\t   SM6350_SLAVE_QM_MPU_CFG,\n\t\t   SM6350_SLAVE_GLM,\n\t\t   SM6350_SLAVE_PDM,\n\t\t   SM6350_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\t\t   SM6350_SLAVE_A2NOC_CFG,\n\t\t   SM6350_SLAVE_QDSS_CFG,\n\t\t   SM6350_SLAVE_VSENSE_CTRL_CFG,\n\t\t   SM6350_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\t\t   SM6350_SLAVE_DISPLAY_CFG,\n\t\t   SM6350_SLAVE_TCSR,\n\t\t   SM6350_SLAVE_DCC_CFG,\n\t\t   SM6350_SLAVE_CNOC_DDRSS,\n\t\t   SM6350_SLAVE_DISPLAY_THROTTLE_CFG,\n\t\t   SM6350_SLAVE_NPU_CFG,\n\t\t   SM6350_SLAVE_AHB2PHY,\n\t\t   SM6350_SLAVE_GRAPHICS_3D_CFG,\n\t\t   SM6350_SLAVE_BOOT_ROM,\n\t\t   SM6350_SLAVE_VENUS_CFG,\n\t\t   SM6350_SLAVE_IPA_CFG,\n\t\t   SM6350_SLAVE_SECURITY,\n\t\t   SM6350_SLAVE_IMEM_CFG,\n\t\t   SM6350_SLAVE_CNOC_MSS,\n\t\t   SM6350_SLAVE_SERVICE_CNOC,\n\t\t   SM6350_SLAVE_USB3,\n\t\t   SM6350_SLAVE_VENUS_THROTTLE_CFG,\n\t\t   SM6350_SLAVE_RBCPR_CX_CFG,\n\t\t   SM6350_SLAVE_A1NOC_CFG,\n\t\t   SM6350_SLAVE_AOSS,\n\t\t   SM6350_SLAVE_PRNG,\n\t\t   SM6350_SLAVE_EMMC_CFG,\n\t\t   SM6350_SLAVE_CRYPTO_0_CFG,\n\t\t   SM6350_SLAVE_PIMEM_CFG,\n\t\t   SM6350_SLAVE_RBCPR_MX_CFG,\n\t\t   SM6350_SLAVE_QUP_0,\n\t\t   SM6350_SLAVE_QUP_1,\n\t\t   SM6350_SLAVE_CLK_CTL\n\t},\n};\n\nstatic struct qcom_icc_node xm_qdss_dap = {\n\t.name = \"xm_qdss_dap\",\n\t.id = SM6350_MASTER_QDSS_DAP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 42,\n\t.links = { SM6350_SLAVE_CAMERA_CFG,\n\t\t   SM6350_SLAVE_SDCC_2,\n\t\t   SM6350_SLAVE_CNOC_MNOC_CFG,\n\t\t   SM6350_SLAVE_UFS_MEM_CFG,\n\t\t   SM6350_SLAVE_QM_CFG,\n\t\t   SM6350_SLAVE_SNOC_CFG,\n\t\t   SM6350_SLAVE_QM_MPU_CFG,\n\t\t   SM6350_SLAVE_GLM,\n\t\t   SM6350_SLAVE_PDM,\n\t\t   SM6350_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\t\t   SM6350_SLAVE_A2NOC_CFG,\n\t\t   SM6350_SLAVE_QDSS_CFG,\n\t\t   SM6350_SLAVE_VSENSE_CTRL_CFG,\n\t\t   SM6350_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\t\t   SM6350_SLAVE_DISPLAY_CFG,\n\t\t   SM6350_SLAVE_TCSR,\n\t\t   SM6350_SLAVE_DCC_CFG,\n\t\t   SM6350_SLAVE_CNOC_DDRSS,\n\t\t   SM6350_SLAVE_DISPLAY_THROTTLE_CFG,\n\t\t   SM6350_SLAVE_NPU_CFG,\n\t\t   SM6350_SLAVE_AHB2PHY,\n\t\t   SM6350_SLAVE_GRAPHICS_3D_CFG,\n\t\t   SM6350_SLAVE_BOOT_ROM,\n\t\t   SM6350_SLAVE_VENUS_CFG,\n\t\t   SM6350_SLAVE_IPA_CFG,\n\t\t   SM6350_SLAVE_SECURITY,\n\t\t   SM6350_SLAVE_IMEM_CFG,\n\t\t   SM6350_SLAVE_CNOC_MSS,\n\t\t   SM6350_SLAVE_SERVICE_CNOC,\n\t\t   SM6350_SLAVE_USB3,\n\t\t   SM6350_SLAVE_VENUS_THROTTLE_CFG,\n\t\t   SM6350_SLAVE_RBCPR_CX_CFG,\n\t\t   SM6350_SLAVE_A1NOC_CFG,\n\t\t   SM6350_SLAVE_AOSS,\n\t\t   SM6350_SLAVE_PRNG,\n\t\t   SM6350_SLAVE_EMMC_CFG,\n\t\t   SM6350_SLAVE_CRYPTO_0_CFG,\n\t\t   SM6350_SLAVE_PIMEM_CFG,\n\t\t   SM6350_SLAVE_RBCPR_MX_CFG,\n\t\t   SM6350_SLAVE_QUP_0,\n\t\t   SM6350_SLAVE_QUP_1,\n\t\t   SM6350_SLAVE_CLK_CTL\n\t},\n};\n\nstatic struct qcom_icc_node qhm_cnoc_dc_noc = {\n\t.name = \"qhm_cnoc_dc_noc\",\n\t.id = SM6350_MASTER_CNOC_DC_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 2,\n\t.links = { SM6350_SLAVE_LLCC_CFG,\n\t\t   SM6350_SLAVE_GEM_NOC_CFG\n\t},\n};\n\nstatic struct qcom_icc_node acm_apps = {\n\t.name = \"acm_apps\",\n\t.id = SM6350_MASTER_AMPSS_M0,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 2,\n\t.links = { SM6350_SLAVE_LLCC,\n\t\t   SM6350_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node acm_sys_tcu = {\n\t.name = \"acm_sys_tcu\",\n\t.id = SM6350_MASTER_SYS_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SM6350_SLAVE_LLCC,\n\t\t   SM6350_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qhm_gemnoc_cfg = {\n\t.name = \"qhm_gemnoc_cfg\",\n\t.id = SM6350_MASTER_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 3,\n\t.links = { SM6350_SLAVE_MCDMA_MS_MPU_CFG,\n\t\t   SM6350_SLAVE_SERVICE_GEM_NOC,\n\t\t   SM6350_SLAVE_MSS_PROC_MS_MPU_CFG\n\t},\n};\n\nstatic struct qcom_icc_node qnm_cmpnoc = {\n\t.name = \"qnm_cmpnoc\",\n\t.id = SM6350_MASTER_COMPUTE_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM6350_SLAVE_LLCC,\n\t\t   SM6350_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_mnoc_hf = {\n\t.name = \"qnm_mnoc_hf\",\n\t.id = SM6350_MASTER_MNOC_HF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM6350_SLAVE_LLCC,\n\t\t   SM6350_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_mnoc_sf = {\n\t.name = \"qnm_mnoc_sf\",\n\t.id = SM6350_MASTER_MNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM6350_SLAVE_LLCC,\n\t\t   SM6350_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_snoc_gc = {\n\t.name = \"qnm_snoc_gc\",\n\t.id = SM6350_MASTER_SNOC_GC_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_snoc_sf = {\n\t.name = \"qnm_snoc_sf\",\n\t.id = SM6350_MASTER_SNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qxm_gpu = {\n\t.name = \"qxm_gpu\",\n\t.id = SM6350_MASTER_GRAPHICS_3D,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM6350_SLAVE_LLCC,\n\t\t   SM6350_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node llcc_mc = {\n\t.name = \"llcc_mc\",\n\t.id = SM6350_MASTER_LLCC,\n\t.channels = 2,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_EBI_CH0 },\n};\n\nstatic struct qcom_icc_node qhm_mnoc_cfg = {\n\t.name = \"qhm_mnoc_cfg\",\n\t.id = SM6350_MASTER_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_SERVICE_MNOC },\n};\n\nstatic struct qcom_icc_node qnm_video0 = {\n\t.name = \"qnm_video0\",\n\t.id = SM6350_MASTER_VIDEO_P0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video_cvp = {\n\t.name = \"qnm_video_cvp\",\n\t.id = SM6350_MASTER_VIDEO_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_hf = {\n\t.name = \"qxm_camnoc_hf\",\n\t.id = SM6350_MASTER_CAMNOC_HF,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_icp = {\n\t.name = \"qxm_camnoc_icp\",\n\t.id = SM6350_MASTER_CAMNOC_ICP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_camnoc_sf = {\n\t.name = \"qxm_camnoc_sf\",\n\t.id = SM6350_MASTER_CAMNOC_SF,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_mdp0 = {\n\t.name = \"qxm_mdp0\",\n\t.id = SM6350_MASTER_MDP_PORT0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node amm_npu_sys = {\n\t.name = \"amm_npu_sys\",\n\t.id = SM6350_MASTER_NPU_SYS,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_NPU_COMPUTE_NOC },\n};\n\nstatic struct qcom_icc_node qhm_npu_cfg = {\n\t.name = \"qhm_npu_cfg\",\n\t.id = SM6350_MASTER_NPU_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 8,\n\t.links = { SM6350_SLAVE_SERVICE_NPU_NOC,\n\t\t   SM6350_SLAVE_ISENSE_CFG,\n\t\t   SM6350_SLAVE_NPU_LLM_CFG,\n\t\t   SM6350_SLAVE_NPU_INT_DMA_BWMON_CFG,\n\t\t   SM6350_SLAVE_NPU_CP,\n\t\t   SM6350_SLAVE_NPU_TCM,\n\t\t   SM6350_SLAVE_NPU_CAL_DP0,\n\t\t   SM6350_SLAVE_NPU_DPM\n\t},\n};\n\nstatic struct qcom_icc_node qhm_snoc_cfg = {\n\t.name = \"qhm_snoc_cfg\",\n\t.id = SM6350_MASTER_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_SERVICE_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_aggre1_noc = {\n\t.name = \"qnm_aggre1_noc\",\n\t.id = SM6350_A1NOC_SNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 6,\n\t.links = { SM6350_SLAVE_SNOC_GEM_NOC_SF,\n\t\t   SM6350_SLAVE_PIMEM,\n\t\t   SM6350_SLAVE_OCIMEM,\n\t\t   SM6350_SLAVE_APPSS,\n\t\t   SM6350_SNOC_CNOC_SLV,\n\t\t   SM6350_SLAVE_QDSS_STM\n\t},\n};\n\nstatic struct qcom_icc_node qnm_aggre2_noc = {\n\t.name = \"qnm_aggre2_noc\",\n\t.id = SM6350_A2NOC_SNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 7,\n\t.links = { SM6350_SLAVE_SNOC_GEM_NOC_SF,\n\t\t   SM6350_SLAVE_PIMEM,\n\t\t   SM6350_SLAVE_OCIMEM,\n\t\t   SM6350_SLAVE_APPSS,\n\t\t   SM6350_SNOC_CNOC_SLV,\n\t\t   SM6350_SLAVE_TCU,\n\t\t   SM6350_SLAVE_QDSS_STM\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gemnoc = {\n\t.name = \"qnm_gemnoc\",\n\t.id = SM6350_MASTER_GEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 6,\n\t.links = { SM6350_SLAVE_PIMEM,\n\t\t   SM6350_SLAVE_OCIMEM,\n\t\t   SM6350_SLAVE_APPSS,\n\t\t   SM6350_SNOC_CNOC_SLV,\n\t\t   SM6350_SLAVE_TCU,\n\t\t   SM6350_SLAVE_QDSS_STM\n\t},\n};\n\nstatic struct qcom_icc_node qxm_pimem = {\n\t.name = \"qxm_pimem\",\n\t.id = SM6350_MASTER_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SM6350_SLAVE_SNOC_GEM_NOC_GC,\n\t\t   SM6350_SLAVE_OCIMEM\n\t},\n};\n\nstatic struct qcom_icc_node xm_gic = {\n\t.name = \"xm_gic\",\n\t.id = SM6350_MASTER_GIC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node qns_a1noc_snoc = {\n\t.name = \"qns_a1noc_snoc\",\n\t.id = SM6350_A1NOC_SNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM6350_A1NOC_SNOC_MAS },\n};\n\nstatic struct qcom_icc_node srvc_aggre1_noc = {\n\t.name = \"srvc_aggre1_noc\",\n\t.id = SM6350_SLAVE_SERVICE_A1NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_a2noc_snoc = {\n\t.name = \"qns_a2noc_snoc\",\n\t.id = SM6350_A2NOC_SNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM6350_A2NOC_SNOC_MAS },\n};\n\nstatic struct qcom_icc_node srvc_aggre2_noc = {\n\t.name = \"srvc_aggre2_noc\",\n\t.id = SM6350_SLAVE_SERVICE_A2NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_camnoc_uncomp = {\n\t.name = \"qns_camnoc_uncomp\",\n\t.id = SM6350_SLAVE_CAMNOC_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node qup0_core_slave = {\n\t.name = \"qup0_core_slave\",\n\t.id = SM6350_SLAVE_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup1_core_slave = {\n\t.name = \"qup1_core_slave\",\n\t.id = SM6350_SLAVE_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_cdsp_gemnoc = {\n\t.name = \"qns_cdsp_gemnoc\",\n\t.id = SM6350_SLAVE_CDSP_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_COMPUTE_NOC },\n};\n\nstatic struct qcom_icc_node qhs_a1_noc_cfg = {\n\t.name = \"qhs_a1_noc_cfg\",\n\t.id = SM6350_SLAVE_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_A1NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_a2_noc_cfg = {\n\t.name = \"qhs_a2_noc_cfg\",\n\t.id = SM6350_SLAVE_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_A2NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy0 = {\n\t.name = \"qhs_ahb2phy0\",\n\t.id = SM6350_SLAVE_AHB2PHY,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy2 = {\n\t.name = \"qhs_ahb2phy2\",\n\t.id = SM6350_SLAVE_AHB2PHY_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_aoss = {\n\t.name = \"qhs_aoss\",\n\t.id = SM6350_SLAVE_AOSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_boot_rom = {\n\t.name = \"qhs_boot_rom\",\n\t.id = SM6350_SLAVE_BOOT_ROM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_camera_cfg = {\n\t.name = \"qhs_camera_cfg\",\n\t.id = SM6350_SLAVE_CAMERA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_camera_nrt_thrott_cfg = {\n\t.name = \"qhs_camera_nrt_thrott_cfg\",\n\t.id = SM6350_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_camera_rt_throttle_cfg = {\n\t.name = \"qhs_camera_rt_throttle_cfg\",\n\t.id = SM6350_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_clk_ctl = {\n\t.name = \"qhs_clk_ctl\",\n\t.id = SM6350_SLAVE_CLK_CTL,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_cx = {\n\t.name = \"qhs_cpr_cx\",\n\t.id = SM6350_SLAVE_RBCPR_CX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mx = {\n\t.name = \"qhs_cpr_mx\",\n\t.id = SM6350_SLAVE_RBCPR_MX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_crypto0_cfg = {\n\t.name = \"qhs_crypto0_cfg\",\n\t.id = SM6350_SLAVE_CRYPTO_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_dcc_cfg = {\n\t.name = \"qhs_dcc_cfg\",\n\t.id = SM6350_SLAVE_DCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ddrss_cfg = {\n\t.name = \"qhs_ddrss_cfg\",\n\t.id = SM6350_SLAVE_CNOC_DDRSS,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_CNOC_DC_NOC },\n};\n\nstatic struct qcom_icc_node qhs_display_cfg = {\n\t.name = \"qhs_display_cfg\",\n\t.id = SM6350_SLAVE_DISPLAY_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_display_throttle_cfg = {\n\t.name = \"qhs_display_throttle_cfg\",\n\t.id = SM6350_SLAVE_DISPLAY_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_emmc_cfg = {\n\t.name = \"qhs_emmc_cfg\",\n\t.id = SM6350_SLAVE_EMMC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_glm = {\n\t.name = \"qhs_glm\",\n\t.id = SM6350_SLAVE_GLM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gpuss_cfg = {\n\t.name = \"qhs_gpuss_cfg\",\n\t.id = SM6350_SLAVE_GRAPHICS_3D_CFG,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_imem_cfg = {\n\t.name = \"qhs_imem_cfg\",\n\t.id = SM6350_SLAVE_IMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipa = {\n\t.name = \"qhs_ipa\",\n\t.id = SM6350_SLAVE_IPA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mnoc_cfg = {\n\t.name = \"qhs_mnoc_cfg\",\n\t.id = SM6350_SLAVE_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_CNOC_MNOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_mss_cfg = {\n\t.name = \"qhs_mss_cfg\",\n\t.id = SM6350_SLAVE_CNOC_MSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_npu_cfg = {\n\t.name = \"qhs_npu_cfg\",\n\t.id = SM6350_SLAVE_NPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_NPU_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_pdm = {\n\t.name = \"qhs_pdm\",\n\t.id = SM6350_SLAVE_PDM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pimem_cfg = {\n\t.name = \"qhs_pimem_cfg\",\n\t.id = SM6350_SLAVE_PIMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_prng = {\n\t.name = \"qhs_prng\",\n\t.id = SM6350_SLAVE_PRNG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qdss_cfg = {\n\t.name = \"qhs_qdss_cfg\",\n\t.id = SM6350_SLAVE_QDSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qm_cfg = {\n\t.name = \"qhs_qm_cfg\",\n\t.id = SM6350_SLAVE_QM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qm_mpu_cfg = {\n\t.name = \"qhs_qm_mpu_cfg\",\n\t.id = SM6350_SLAVE_QM_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup0 = {\n\t.name = \"qhs_qup0\",\n\t.id = SM6350_SLAVE_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup1 = {\n\t.name = \"qhs_qup1\",\n\t.id = SM6350_SLAVE_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc2 = {\n\t.name = \"qhs_sdc2\",\n\t.id = SM6350_SLAVE_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_security = {\n\t.name = \"qhs_security\",\n\t.id = SM6350_SLAVE_SECURITY,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_snoc_cfg = {\n\t.name = \"qhs_snoc_cfg\",\n\t.id = SM6350_SLAVE_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_SNOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_tcsr = {\n\t.name = \"qhs_tcsr\",\n\t.id = SM6350_SLAVE_TCSR,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ufs_mem_cfg = {\n\t.name = \"qhs_ufs_mem_cfg\",\n\t.id = SM6350_SLAVE_UFS_MEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_0 = {\n\t.name = \"qhs_usb3_0\",\n\t.id = SM6350_SLAVE_USB3,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_cfg = {\n\t.name = \"qhs_venus_cfg\",\n\t.id = SM6350_SLAVE_VENUS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_throttle_cfg = {\n\t.name = \"qhs_venus_throttle_cfg\",\n\t.id = SM6350_SLAVE_VENUS_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_vsense_ctrl_cfg = {\n\t.name = \"qhs_vsense_ctrl_cfg\",\n\t.id = SM6350_SLAVE_VSENSE_CTRL_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_cnoc = {\n\t.name = \"srvc_cnoc\",\n\t.id = SM6350_SLAVE_SERVICE_CNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gemnoc = {\n\t.name = \"qhs_gemnoc\",\n\t.id = SM6350_SLAVE_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_GEM_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_llcc = {\n\t.name = \"qhs_llcc\",\n\t.id = SM6350_SLAVE_LLCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mcdma_ms_mpu_cfg = {\n\t.name = \"qhs_mcdma_ms_mpu_cfg\",\n\t.id = SM6350_SLAVE_MCDMA_MS_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mdsp_ms_mpu_cfg = {\n\t.name = \"qhs_mdsp_ms_mpu_cfg\",\n\t.id = SM6350_SLAVE_MSS_PROC_MS_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_gem_noc_snoc = {\n\t.name = \"qns_gem_noc_snoc\",\n\t.id = SM6350_SLAVE_GEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_GEM_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qns_llcc = {\n\t.name = \"qns_llcc\",\n\t.id = SM6350_SLAVE_LLCC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_LLCC },\n};\n\nstatic struct qcom_icc_node srvc_gemnoc = {\n\t.name = \"srvc_gemnoc\",\n\t.id = SM6350_SLAVE_SERVICE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node ebi = {\n\t.name = \"ebi\",\n\t.id = SM6350_SLAVE_EBI_CH0,\n\t.channels = 2,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_mem_noc_hf = {\n\t.name = \"qns_mem_noc_hf\",\n\t.id = SM6350_SLAVE_MNOC_HF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_mem_noc_sf = {\n\t.name = \"qns_mem_noc_sf\",\n\t.id = SM6350_SLAVE_MNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_mnoc = {\n\t.name = \"srvc_mnoc\",\n\t.id = SM6350_SLAVE_SERVICE_MNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cal_dp0 = {\n\t.name = \"qhs_cal_dp0\",\n\t.id = SM6350_SLAVE_NPU_CAL_DP0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cp = {\n\t.name = \"qhs_cp\",\n\t.id = SM6350_SLAVE_NPU_CP,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_dma_bwmon = {\n\t.name = \"qhs_dma_bwmon\",\n\t.id = SM6350_SLAVE_NPU_INT_DMA_BWMON_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_dpm = {\n\t.name = \"qhs_dpm\",\n\t.id = SM6350_SLAVE_NPU_DPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_isense = {\n\t.name = \"qhs_isense\",\n\t.id = SM6350_SLAVE_ISENSE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_llm = {\n\t.name = \"qhs_llm\",\n\t.id = SM6350_SLAVE_NPU_LLM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tcm = {\n\t.name = \"qhs_tcm\",\n\t.id = SM6350_SLAVE_NPU_TCM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_npu_sys = {\n\t.name = \"qns_npu_sys\",\n\t.id = SM6350_SLAVE_NPU_COMPUTE_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node srvc_noc = {\n\t.name = \"srvc_noc\",\n\t.id = SM6350_SLAVE_SERVICE_NPU_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_apss = {\n\t.name = \"qhs_apss\",\n\t.id = SM6350_SLAVE_APPSS,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qns_cnoc = {\n\t.name = \"qns_cnoc\",\n\t.id = SM6350_SNOC_CNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_SNOC_CNOC_MAS },\n};\n\nstatic struct qcom_icc_node qns_gemnoc_gc = {\n\t.name = \"qns_gemnoc_gc\",\n\t.id = SM6350_SLAVE_SNOC_GEM_NOC_GC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_SNOC_GC_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_gemnoc_sf = {\n\t.name = \"qns_gemnoc_sf\",\n\t.id = SM6350_SLAVE_SNOC_GEM_NOC_SF,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM6350_MASTER_SNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxs_imem = {\n\t.name = \"qxs_imem\",\n\t.id = SM6350_SLAVE_OCIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qxs_pimem = {\n\t.name = \"qxs_pimem\",\n\t.id = SM6350_SLAVE_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node srvc_snoc = {\n\t.name = \"srvc_snoc\",\n\t.id = SM6350_SLAVE_SERVICE_SNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_qdss_stm = {\n\t.name = \"xs_qdss_stm\",\n\t.id = SM6350_SLAVE_QDSS_STM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_sys_tcu_cfg = {\n\t.name = \"xs_sys_tcu_cfg\",\n\t.id = SM6350_SLAVE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_bcm bcm_acv = {\n\t.name = \"ACV\",\n\t.enable_mask = BIT(3),\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_ce0 = {\n\t.name = \"CE0\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxm_crypto },\n};\n\nstatic struct qcom_icc_bcm bcm_cn0 = {\n\t.name = \"CN0\",\n\t.keepalive = true,\n\t.num_nodes = 41,\n\t.nodes = { &qnm_snoc,\n\t\t   &xm_qdss_dap,\n\t\t   &qhs_a1_noc_cfg,\n\t\t   &qhs_a2_noc_cfg,\n\t\t   &qhs_ahb2phy0,\n\t\t   &qhs_aoss,\n\t\t   &qhs_boot_rom,\n\t\t   &qhs_camera_cfg,\n\t\t   &qhs_camera_nrt_thrott_cfg,\n\t\t   &qhs_camera_rt_throttle_cfg,\n\t\t   &qhs_clk_ctl,\n\t\t   &qhs_cpr_cx,\n\t\t   &qhs_cpr_mx,\n\t\t   &qhs_crypto0_cfg,\n\t\t   &qhs_dcc_cfg,\n\t\t   &qhs_ddrss_cfg,\n\t\t   &qhs_display_cfg,\n\t\t   &qhs_display_throttle_cfg,\n\t\t   &qhs_glm,\n\t\t   &qhs_gpuss_cfg,\n\t\t   &qhs_imem_cfg,\n\t\t   &qhs_ipa,\n\t\t   &qhs_mnoc_cfg,\n\t\t   &qhs_mss_cfg,\n\t\t   &qhs_npu_cfg,\n\t\t   &qhs_pimem_cfg,\n\t\t   &qhs_prng,\n\t\t   &qhs_qdss_cfg,\n\t\t   &qhs_qm_cfg,\n\t\t   &qhs_qm_mpu_cfg,\n\t\t   &qhs_qup0,\n\t\t   &qhs_qup1,\n\t\t   &qhs_security,\n\t\t   &qhs_snoc_cfg,\n\t\t   &qhs_tcsr,\n\t\t   &qhs_ufs_mem_cfg,\n\t\t   &qhs_usb3_0,\n\t\t   &qhs_venus_cfg,\n\t\t   &qhs_venus_throttle_cfg,\n\t\t   &qhs_vsense_ctrl_cfg,\n\t\t   &srvc_cnoc\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_cn1 = {\n\t.name = \"CN1\",\n\t.keepalive = false,\n\t.num_nodes = 6,\n\t.nodes = { &xm_emmc,\n\t\t   &xm_sdc2,\n\t\t   &qhs_ahb2phy2,\n\t\t   &qhs_emmc_cfg,\n\t\t   &qhs_pdm,\n\t\t   &qhs_sdc2\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_co0 = {\n\t.name = \"CO0\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_cdsp_gemnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_co2 = {\n\t.name = \"CO2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_npu },\n};\n\nstatic struct qcom_icc_bcm bcm_co3 = {\n\t.name = \"CO3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxm_npu_dsp },\n};\n\nstatic struct qcom_icc_bcm bcm_mc0 = {\n\t.name = \"MC0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_mm0 = {\n\t.name = \"MM0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_mem_noc_hf },\n};\n\nstatic struct qcom_icc_bcm bcm_mm1 = {\n\t.name = \"MM1\",\n\t.keepalive = true,\n\t.num_nodes = 5,\n\t.nodes = { &qxm_camnoc_hf0_uncomp,\n\t\t   &qxm_camnoc_icp_uncomp,\n\t\t   &qxm_camnoc_sf_uncomp,\n\t\t   &qxm_camnoc_hf,\n\t\t   &qxm_mdp0\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_mm2 = {\n\t.name = \"MM2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_mem_noc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_mm3 = {\n\t.name = \"MM3\",\n\t.keepalive = false,\n\t.num_nodes = 4,\n\t.nodes = { &qhm_mnoc_cfg, &qnm_video0, &qnm_video_cvp, &qxm_camnoc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_qup0 = {\n\t.name = \"QUP0\",\n\t.keepalive = false,\n\t.num_nodes = 4,\n\t.nodes = { &qup0_core_master, &qup1_core_master, &qup0_core_slave, &qup1_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_sh0 = {\n\t.name = \"SH0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_llcc },\n};\n\nstatic struct qcom_icc_bcm bcm_sh2 = {\n\t.name = \"SH2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &acm_sys_tcu },\n};\n\nstatic struct qcom_icc_bcm bcm_sh3 = {\n\t.name = \"SH3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_cmpnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_sh4 = {\n\t.name = \"SH4\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &acm_apps },\n};\n\nstatic struct qcom_icc_bcm bcm_sn0 = {\n\t.name = \"SN0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_sn1 = {\n\t.name = \"SN1\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxs_imem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn2 = {\n\t.name = \"SN2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_gc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn3 = {\n\t.name = \"SN3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxs_pimem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn4 = {\n\t.name = \"SN4\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xs_qdss_stm },\n};\n\nstatic struct qcom_icc_bcm bcm_sn5 = {\n\t.name = \"SN5\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_aggre1_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn6 = {\n\t.name = \"SN6\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_aggre2_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn10 = {\n\t.name = \"SN10\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_gemnoc },\n};\n\nstatic struct qcom_icc_bcm * const aggre1_noc_bcms[] = {\n\t&bcm_cn1,\n};\n\nstatic struct qcom_icc_node * const aggre1_noc_nodes[] = {\n\t[MASTER_A1NOC_CFG] = &qhm_a1noc_cfg,\n\t[MASTER_QUP_0] = &qhm_qup_0,\n\t[MASTER_EMMC] = &xm_emmc,\n\t[MASTER_UFS_MEM] = &xm_ufs_mem,\n\t[A1NOC_SNOC_SLV] = &qns_a1noc_snoc,\n\t[SLAVE_SERVICE_A1NOC] = &srvc_aggre1_noc,\n};\n\nstatic const struct qcom_icc_desc sm6350_aggre1_noc = {\n\t.nodes = aggre1_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre1_noc_nodes),\n\t.bcms = aggre1_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre1_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const aggre2_noc_bcms[] = {\n\t&bcm_ce0,\n\t&bcm_cn1,\n};\n\nstatic struct qcom_icc_node * const aggre2_noc_nodes[] = {\n\t[MASTER_A2NOC_CFG] = &qhm_a2noc_cfg,\n\t[MASTER_QDSS_BAM] = &qhm_qdss_bam,\n\t[MASTER_QUP_1] = &qhm_qup_1,\n\t[MASTER_CRYPTO_CORE_0] = &qxm_crypto,\n\t[MASTER_IPA] = &qxm_ipa,\n\t[MASTER_QDSS_ETR] = &xm_qdss_etr,\n\t[MASTER_SDCC_2] = &xm_sdc2,\n\t[MASTER_USB3] = &xm_usb3_0,\n\t[A2NOC_SNOC_SLV] = &qns_a2noc_snoc,\n\t[SLAVE_SERVICE_A2NOC] = &srvc_aggre2_noc,\n};\n\nstatic const struct qcom_icc_desc sm6350_aggre2_noc = {\n\t.nodes = aggre2_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre2_noc_nodes),\n\t.bcms = aggre2_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre2_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const clk_virt_bcms[] = {\n\t&bcm_acv,\n\t&bcm_mc0,\n\t&bcm_mm1,\n\t&bcm_qup0,\n};\n\nstatic struct qcom_icc_node * const clk_virt_nodes[] = {\n\t[MASTER_CAMNOC_HF0_UNCOMP] = &qxm_camnoc_hf0_uncomp,\n\t[MASTER_CAMNOC_ICP_UNCOMP] = &qxm_camnoc_icp_uncomp,\n\t[MASTER_CAMNOC_SF_UNCOMP] = &qxm_camnoc_sf_uncomp,\n\t[MASTER_QUP_CORE_0] = &qup0_core_master,\n\t[MASTER_QUP_CORE_1] = &qup1_core_master,\n\t[MASTER_LLCC] = &llcc_mc,\n\t[SLAVE_CAMNOC_UNCOMP] = &qns_camnoc_uncomp,\n\t[SLAVE_QUP_CORE_0] = &qup0_core_slave,\n\t[SLAVE_QUP_CORE_1] = &qup1_core_slave,\n\t[SLAVE_EBI_CH0] = &ebi,\n};\n\nstatic const struct qcom_icc_desc sm6350_clk_virt = {\n\t.nodes = clk_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(clk_virt_nodes),\n\t.bcms = clk_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(clk_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm * const compute_noc_bcms[] = {\n\t&bcm_co0,\n\t&bcm_co2,\n\t&bcm_co3,\n};\n\nstatic struct qcom_icc_node * const compute_noc_nodes[] = {\n\t[MASTER_NPU] = &qnm_npu,\n\t[MASTER_NPU_PROC] = &qxm_npu_dsp,\n\t[SLAVE_CDSP_GEM_NOC] = &qns_cdsp_gemnoc,\n};\n\nstatic const struct qcom_icc_desc sm6350_compute_noc = {\n\t.nodes = compute_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(compute_noc_nodes),\n\t.bcms = compute_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(compute_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const config_noc_bcms[] = {\n\t&bcm_cn0,\n\t&bcm_cn1,\n};\n\nstatic struct qcom_icc_node * const config_noc_nodes[] = {\n\t[SNOC_CNOC_MAS] = &qnm_snoc,\n\t[MASTER_QDSS_DAP] = &xm_qdss_dap,\n\t[SLAVE_A1NOC_CFG] = &qhs_a1_noc_cfg,\n\t[SLAVE_A2NOC_CFG] = &qhs_a2_noc_cfg,\n\t[SLAVE_AHB2PHY] = &qhs_ahb2phy0,\n\t[SLAVE_AHB2PHY_2] = &qhs_ahb2phy2,\n\t[SLAVE_AOSS] = &qhs_aoss,\n\t[SLAVE_BOOT_ROM] = &qhs_boot_rom,\n\t[SLAVE_CAMERA_CFG] = &qhs_camera_cfg,\n\t[SLAVE_CAMERA_NRT_THROTTLE_CFG] = &qhs_camera_nrt_thrott_cfg,\n\t[SLAVE_CAMERA_RT_THROTTLE_CFG] = &qhs_camera_rt_throttle_cfg,\n\t[SLAVE_CLK_CTL] = &qhs_clk_ctl,\n\t[SLAVE_RBCPR_CX_CFG] = &qhs_cpr_cx,\n\t[SLAVE_RBCPR_MX_CFG] = &qhs_cpr_mx,\n\t[SLAVE_CRYPTO_0_CFG] = &qhs_crypto0_cfg,\n\t[SLAVE_DCC_CFG] = &qhs_dcc_cfg,\n\t[SLAVE_CNOC_DDRSS] = &qhs_ddrss_cfg,\n\t[SLAVE_DISPLAY_CFG] = &qhs_display_cfg,\n\t[SLAVE_DISPLAY_THROTTLE_CFG] = &qhs_display_throttle_cfg,\n\t[SLAVE_EMMC_CFG] = &qhs_emmc_cfg,\n\t[SLAVE_GLM] = &qhs_glm,\n\t[SLAVE_GRAPHICS_3D_CFG] = &qhs_gpuss_cfg,\n\t[SLAVE_IMEM_CFG] = &qhs_imem_cfg,\n\t[SLAVE_IPA_CFG] = &qhs_ipa,\n\t[SLAVE_CNOC_MNOC_CFG] = &qhs_mnoc_cfg,\n\t[SLAVE_CNOC_MSS] = &qhs_mss_cfg,\n\t[SLAVE_NPU_CFG] = &qhs_npu_cfg,\n\t[SLAVE_PDM] = &qhs_pdm,\n\t[SLAVE_PIMEM_CFG] = &qhs_pimem_cfg,\n\t[SLAVE_PRNG] = &qhs_prng,\n\t[SLAVE_QDSS_CFG] = &qhs_qdss_cfg,\n\t[SLAVE_QM_CFG] = &qhs_qm_cfg,\n\t[SLAVE_QM_MPU_CFG] = &qhs_qm_mpu_cfg,\n\t[SLAVE_QUP_0] = &qhs_qup0,\n\t[SLAVE_QUP_1] = &qhs_qup1,\n\t[SLAVE_SDCC_2] = &qhs_sdc2,\n\t[SLAVE_SECURITY] = &qhs_security,\n\t[SLAVE_SNOC_CFG] = &qhs_snoc_cfg,\n\t[SLAVE_TCSR] = &qhs_tcsr,\n\t[SLAVE_UFS_MEM_CFG] = &qhs_ufs_mem_cfg,\n\t[SLAVE_USB3] = &qhs_usb3_0,\n\t[SLAVE_VENUS_CFG] = &qhs_venus_cfg,\n\t[SLAVE_VENUS_THROTTLE_CFG] = &qhs_venus_throttle_cfg,\n\t[SLAVE_VSENSE_CTRL_CFG] = &qhs_vsense_ctrl_cfg,\n\t[SLAVE_SERVICE_CNOC] = &srvc_cnoc,\n};\n\nstatic const struct qcom_icc_desc sm6350_config_noc = {\n\t.nodes = config_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(config_noc_nodes),\n\t.bcms = config_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(config_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const dc_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const dc_noc_nodes[] = {\n\t[MASTER_CNOC_DC_NOC] = &qhm_cnoc_dc_noc,\n\t[SLAVE_GEM_NOC_CFG] = &qhs_gemnoc,\n\t[SLAVE_LLCC_CFG] = &qhs_llcc,\n};\n\nstatic const struct qcom_icc_desc sm6350_dc_noc = {\n\t.nodes = dc_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(dc_noc_nodes),\n\t.bcms = dc_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(dc_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const gem_noc_bcms[] = {\n\t&bcm_sh0,\n\t&bcm_sh2,\n\t&bcm_sh3,\n\t&bcm_sh4,\n};\n\nstatic struct qcom_icc_node * const gem_noc_nodes[] = {\n\t[MASTER_AMPSS_M0] = &acm_apps,\n\t[MASTER_SYS_TCU] = &acm_sys_tcu,\n\t[MASTER_GEM_NOC_CFG] = &qhm_gemnoc_cfg,\n\t[MASTER_COMPUTE_NOC] = &qnm_cmpnoc,\n\t[MASTER_MNOC_HF_MEM_NOC] = &qnm_mnoc_hf,\n\t[MASTER_MNOC_SF_MEM_NOC] = &qnm_mnoc_sf,\n\t[MASTER_SNOC_GC_MEM_NOC] = &qnm_snoc_gc,\n\t[MASTER_SNOC_SF_MEM_NOC] = &qnm_snoc_sf,\n\t[MASTER_GRAPHICS_3D] = &qxm_gpu,\n\t[SLAVE_MCDMA_MS_MPU_CFG] = &qhs_mcdma_ms_mpu_cfg,\n\t[SLAVE_MSS_PROC_MS_MPU_CFG] = &qhs_mdsp_ms_mpu_cfg,\n\t[SLAVE_GEM_NOC_SNOC] = &qns_gem_noc_snoc,\n\t[SLAVE_LLCC] = &qns_llcc,\n\t[SLAVE_SERVICE_GEM_NOC] = &srvc_gemnoc,\n};\n\nstatic const struct qcom_icc_desc sm6350_gem_noc = {\n\t.nodes = gem_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(gem_noc_nodes),\n\t.bcms = gem_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(gem_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mmss_noc_bcms[] = {\n\t&bcm_mm0,\n\t&bcm_mm1,\n\t&bcm_mm2,\n\t&bcm_mm3,\n};\n\nstatic struct qcom_icc_node * const mmss_noc_nodes[] = {\n\t[MASTER_CNOC_MNOC_CFG] = &qhm_mnoc_cfg,\n\t[MASTER_VIDEO_P0] = &qnm_video0,\n\t[MASTER_VIDEO_PROC] = &qnm_video_cvp,\n\t[MASTER_CAMNOC_HF] = &qxm_camnoc_hf,\n\t[MASTER_CAMNOC_ICP] = &qxm_camnoc_icp,\n\t[MASTER_CAMNOC_SF] = &qxm_camnoc_sf,\n\t[MASTER_MDP_PORT0] = &qxm_mdp0,\n\t[SLAVE_MNOC_HF_MEM_NOC] = &qns_mem_noc_hf,\n\t[SLAVE_MNOC_SF_MEM_NOC] = &qns_mem_noc_sf,\n\t[SLAVE_SERVICE_MNOC] = &srvc_mnoc,\n};\n\nstatic const struct qcom_icc_desc sm6350_mmss_noc = {\n\t.nodes = mmss_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mmss_noc_nodes),\n\t.bcms = mmss_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mmss_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const npu_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const npu_noc_nodes[] = {\n\t[MASTER_NPU_SYS] = &amm_npu_sys,\n\t[MASTER_NPU_NOC_CFG] = &qhm_npu_cfg,\n\t[SLAVE_NPU_CAL_DP0] = &qhs_cal_dp0,\n\t[SLAVE_NPU_CP] = &qhs_cp,\n\t[SLAVE_NPU_INT_DMA_BWMON_CFG] = &qhs_dma_bwmon,\n\t[SLAVE_NPU_DPM] = &qhs_dpm,\n\t[SLAVE_ISENSE_CFG] = &qhs_isense,\n\t[SLAVE_NPU_LLM_CFG] = &qhs_llm,\n\t[SLAVE_NPU_TCM] = &qhs_tcm,\n\t[SLAVE_NPU_COMPUTE_NOC] = &qns_npu_sys,\n\t[SLAVE_SERVICE_NPU_NOC] = &srvc_noc,\n};\n\nstatic const struct qcom_icc_desc sm6350_npu_noc = {\n\t.nodes = npu_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(npu_noc_nodes),\n\t.bcms = npu_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(npu_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const system_noc_bcms[] = {\n\t&bcm_sn0,\n\t&bcm_sn1,\n\t&bcm_sn10,\n\t&bcm_sn2,\n\t&bcm_sn3,\n\t&bcm_sn4,\n\t&bcm_sn5,\n\t&bcm_sn6,\n};\n\nstatic struct qcom_icc_node * const system_noc_nodes[] = {\n\t[MASTER_SNOC_CFG] = &qhm_snoc_cfg,\n\t[A1NOC_SNOC_MAS] = &qnm_aggre1_noc,\n\t[A2NOC_SNOC_MAS] = &qnm_aggre2_noc,\n\t[MASTER_GEM_NOC_SNOC] = &qnm_gemnoc,\n\t[MASTER_PIMEM] = &qxm_pimem,\n\t[MASTER_GIC] = &xm_gic,\n\t[SLAVE_APPSS] = &qhs_apss,\n\t[SNOC_CNOC_SLV] = &qns_cnoc,\n\t[SLAVE_SNOC_GEM_NOC_GC] = &qns_gemnoc_gc,\n\t[SLAVE_SNOC_GEM_NOC_SF] = &qns_gemnoc_sf,\n\t[SLAVE_OCIMEM] = &qxs_imem,\n\t[SLAVE_PIMEM] = &qxs_pimem,\n\t[SLAVE_SERVICE_SNOC] = &srvc_snoc,\n\t[SLAVE_QDSS_STM] = &xs_qdss_stm,\n\t[SLAVE_TCU] = &xs_sys_tcu_cfg,\n};\n\nstatic const struct qcom_icc_desc sm6350_system_noc = {\n\t.nodes = system_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(system_noc_nodes),\n\t.bcms = system_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(system_noc_bcms),\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,sm6350-aggre1-noc\",\n\t  .data = &sm6350_aggre1_noc},\n\t{ .compatible = \"qcom,sm6350-aggre2-noc\",\n\t  .data = &sm6350_aggre2_noc},\n\t{ .compatible = \"qcom,sm6350-clk-virt\",\n\t  .data = &sm6350_clk_virt},\n\t{ .compatible = \"qcom,sm6350-compute-noc\",\n\t  .data = &sm6350_compute_noc},\n\t{ .compatible = \"qcom,sm6350-config-noc\",\n\t  .data = &sm6350_config_noc},\n\t{ .compatible = \"qcom,sm6350-dc-noc\",\n\t  .data = &sm6350_dc_noc},\n\t{ .compatible = \"qcom,sm6350-gem-noc\",\n\t  .data = &sm6350_gem_noc},\n\t{ .compatible = \"qcom,sm6350-mmss-noc\",\n\t  .data = &sm6350_mmss_noc},\n\t{ .compatible = \"qcom,sm6350-npu-noc\",\n\t  .data = &sm6350_npu_noc},\n\t{ .compatible = \"qcom,sm6350-system-noc\",\n\t  .data = &sm6350_system_noc},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qcom_icc_rpmh_probe,\n\t.remove = qcom_icc_rpmh_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sm6350\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\nmodule_platform_driver(qnoc_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm SM6350 NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}