

================================================================
== Vitis HLS Report for 'ConvertWidthC'
================================================================
* Date:           Mon Nov 11 16:41:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                                   |                                                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                      Instance                                     |                                  Module                                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84  |ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       82|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      4|      645|    47819|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       83|     -|
|Register             |        -|      -|      140|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      4|      785|    47984|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       11|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        2|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-------+-----+
    |                                      Instance                                     |                                  Module                                 | BRAM_18K| DSP|  FF |  LUT  | URAM|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-------+-----+
    |grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84  |ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1  |        0|   0|  645|  47798|    0|
    |mul_33ns_30ns_63_1_1_U1718                                                         |mul_33ns_30ns_63_1_1                                                     |        0|   4|    0|     21|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-------+-----+
    |Total                                                                              |                                                                         |        0|   4|  645|  47819|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |sub_i2_fu_123_p2  |         +|   0|  0|  40|          33|           9|
    |sub_i_fu_103_p2   |         +|   0|  0|  40|          33|           9|
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  82|          67|          19|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  20|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |cMemory_write   |   9|          2|    1|          2|
    |cPipes_0_read   |   9|          2|    1|          2|
    |size_m_blk_n    |   9|          2|    1|          2|
    |size_m_c_blk_n  |   9|          2|    1|          2|
    |size_n_blk_n    |   9|          2|    1|          2|
    |size_n_c_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  83|         18|    8|         18|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |   3|   0|    3|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |bound4_reg_179                                                                                  |  63|   0|   63|          0|
    |grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |tmp_455_reg_169                                                                                 |  24|   0|   24|          0|
    |tmp_456_reg_174                                                                                 |  24|   0|   30|          6|
    |tmp_s_reg_164                                                                                   |  24|   0|   24|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           | 140|   0|  146|          6|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ConvertWidthC|  return value|
|cPipes_0_dout            |   in|  256|     ap_fifo|       cPipes_0|       pointer|
|cPipes_0_num_data_valid  |   in|    3|     ap_fifo|       cPipes_0|       pointer|
|cPipes_0_fifo_cap        |   in|    3|     ap_fifo|       cPipes_0|       pointer|
|cPipes_0_empty_n         |   in|    1|     ap_fifo|       cPipes_0|       pointer|
|cPipes_0_read            |  out|    1|     ap_fifo|       cPipes_0|       pointer|
|cMemory_din              |  out|  512|     ap_fifo|        cMemory|       pointer|
|cMemory_num_data_valid   |   in|    7|     ap_fifo|        cMemory|       pointer|
|cMemory_fifo_cap         |   in|    7|     ap_fifo|        cMemory|       pointer|
|cMemory_full_n           |   in|    1|     ap_fifo|        cMemory|       pointer|
|cMemory_write            |  out|    1|     ap_fifo|        cMemory|       pointer|
|size_n_dout              |   in|   32|     ap_fifo|         size_n|       pointer|
|size_n_num_data_valid    |   in|    3|     ap_fifo|         size_n|       pointer|
|size_n_fifo_cap          |   in|    3|     ap_fifo|         size_n|       pointer|
|size_n_empty_n           |   in|    1|     ap_fifo|         size_n|       pointer|
|size_n_read              |  out|    1|     ap_fifo|         size_n|       pointer|
|size_m_dout              |   in|   32|     ap_fifo|         size_m|       pointer|
|size_m_num_data_valid    |   in|    3|     ap_fifo|         size_m|       pointer|
|size_m_fifo_cap          |   in|    3|     ap_fifo|         size_m|       pointer|
|size_m_empty_n           |   in|    1|     ap_fifo|         size_m|       pointer|
|size_m_read              |  out|    1|     ap_fifo|         size_m|       pointer|
|size_n_c_din             |  out|   32|     ap_fifo|       size_n_c|       pointer|
|size_n_c_num_data_valid  |   in|    3|     ap_fifo|       size_n_c|       pointer|
|size_n_c_fifo_cap        |   in|    3|     ap_fifo|       size_n_c|       pointer|
|size_n_c_full_n          |   in|    1|     ap_fifo|       size_n_c|       pointer|
|size_n_c_write           |  out|    1|     ap_fifo|       size_n_c|       pointer|
|size_m_c_din             |  out|   32|     ap_fifo|       size_m_c|       pointer|
|size_m_c_num_data_valid  |   in|    3|     ap_fifo|       size_m_c|       pointer|
|size_m_c_fifo_cap        |   in|    3|     ap_fifo|       size_m_c|       pointer|
|size_m_c_full_n          |   in|    1|     ap_fifo|       size_m_c|       pointer|
|size_m_c_write           |  out|    1|     ap_fifo|       size_m_c|       pointer|
+-------------------------+-----+-----+------------+---------------+--------------+

