<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/exec_context.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">exec_context.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="exec__context_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2014, 2016-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Andreas Sandberg</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef __CPU_EXEC_CONTEXT_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define __CPU_EXEC_CONTEXT_HH__</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;arch/registers.hh&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="static__inst__fwd_8hh.html">cpu/static_inst_fwd.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="translation_8hh.html">cpu/translation.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classExecContext.html">   73</a></span>&#160;<span class="keyword">class </span><a class="code" href="classExecContext.html">ExecContext</a> {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classExecContext.html#a2fe93eae3d2c13617df5625399170eca">   75</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classExecContext.html#a2fe93eae3d2c13617df5625399170eca">PCState</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classExecContext.html#a7c5025ec8fdd72deeab3d20b5f1cb5e4">   77</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">   78</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> = <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classExecContext.html#aabf1c24b9c316db37759e4f36f0b9654">   79</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classExecContext.html#a61b43ae9b99b57a463c49494a72cd569">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) = 0;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a0f6dc9d627c57485dac88413794fb5eb">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                  <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classExecContext.html#ae6de15055ba886328688b0f138cd1e39">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) = 0;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#aee097f51f1dc5a14f4be8943314d582a">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                        <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="classExecContext.html#a7b27e1e8ef6ae4b0485e15dfdfa25e19">readVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="classExecContext.html#aba6e151ffdc19fbfe9028d8ef90e1d48">getWritableVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) = 0;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="classExecContext.html#a2723bc657fd607c9d81cbe91fb18bc3d">setVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane8</a></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="classExecContext.html#a76ec395dcbcfdae9d73b1098e36d93ee">readVec8BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane16</a></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="classExecContext.html#a6b34bf737e59848839af5a9116a06107">readVec16BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane32</a></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="classExecContext.html#a86b8a87b0f6ea15410cf483d1695f3af">readVec32BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane64</a></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="classExecContext.html#ac76371ec14fa38bbfb5fce7e947919af">readVec64BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a2f19cf24036212e5a8815dbfd5f15438">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::Byte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a2f19cf24036212e5a8815dbfd5f15438">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::TwoByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a2f19cf24036212e5a8815dbfd5f15438">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::FourByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a2f19cf24036212e5a8815dbfd5f15438">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::EightByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> <a class="code" href="classExecContext.html#a7a8c8064110500e57f218591947ce308">readVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                        <span class="keywordtype">int</span> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#abe6f283408a999d851dca33928278c67">setVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="classExecContext.html#afde486ae0ec9c6b2eaa8ff1c6e5653fc">readVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="classExecContext.html#a18ecb97bbe4238ad0be390ca55eeca24">getWritableVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) = 0;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="classExecContext.html#ab102c57b9c5ccb7f7a69664afa263a3d">setVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classExecContext.html#a56c91bfbebee37def2085a5263924521">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) = 0;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a4a4e8669f5fe09c1dc759b5391a9ea92">setCCRegOperand</a>(</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            <span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classExecContext.html#a98531f7d6f094eecf98ece1fe9ad96d7">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx) = 0;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a3204f0d58bcdb0566c8389a4da910003">setMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                   <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classExecContext.html#a06cec0e52746dc8f4460142974a56147">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg) = 0;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a271a90cc22c46476118f1a4137aaa0ef">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keyword">virtual</span> PCState <a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">pcState</a>(<span class="keyword">const</span> PCState &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classExecContext.html#aea0dc6880f301e9d49e21e8169f22a1a">  237</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classExecContext.html#aea0dc6880f301e9d49e21e8169f22a1a">readMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;            <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;ExecContext::readMem() should be overridden\n&quot;</span>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classExecContext.html#aa49dc74cb47643f6621ff872d47637db">  251</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classExecContext.html#aa49dc74cb47643f6621ff872d47637db">initiateMemRead</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;ExecContext::initiateMemRead() should be overridden\n&quot;</span>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">writeMem</a>(uint8_t *data, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                           <a class="code" href="classFlags.html">Request::Flags</a> flags, uint64_t *res,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable =</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                               <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>()) = 0;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classExecContext.html#a72ed041bc9918e2be4e57cb81d2be069">  271</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classExecContext.html#a72ed041bc9918e2be4e57cb81d2be069">amoMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t *data, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                         <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                         <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;ExecContext::amoMem() should be overridden\n&quot;</span>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classExecContext.html#ab7d7f249144b3f014f85ba19b79b7857">  282</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classExecContext.html#ab7d7f249144b3f014f85ba19b79b7857">initiateMemAMO</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                 <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                 <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op)</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;ExecContext::initiateMemAMO() should be overridden\n&quot;</span>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a2ecd55ab5efbe830cd2625625b0451fe">setStCondFailures</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sc_failures) = 0;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classExecContext.html#a3f94111603050caa6a631dac48d06499">readStCondFailures</a>() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a279434687575a8cda6da2ad29d84148f">syscall</a>(int64_t callnum, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault) = 0;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">tcBase</a>() = 0;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classExecContext.html#af9c47cbf99865660ca5ab09952a6d8c0">readPredicate</a>() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a6ff266eab1cacafd8f7bae6ba8861209">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) = 0;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classExecContext.html#a12f1b520a4c1f764e00bbaa574bc9f26">readMemAccPredicate</a>() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a6add2bc094d7aa7eb052518499d5117b">setMemAccPredicate</a>(<span class="keywordtype">bool</span> val) = 0;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#abb54e747a4d0831d2b806030c98ec19e">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn) = 0;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a31d83a80d690e1d39d3a76894d1defee">armMonitor</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> address) = 0;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classExecContext.html#ab9f62d16ca72c249162ae73acf615c8a">mwait</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) = 0;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classExecContext.html#a6fdef27f9a39218f746a20e5fdc07b7b">mwaitAtomic</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) = 0;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="structAddressMonitor.html">AddressMonitor</a> *<a class="code" href="classExecContext.html#a4f9db459f41df860d397d47c50cb0049">getAddrMonitor</a>() = 0;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;};</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#endif // __CPU_EXEC_CONTEXT_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classExecContext_html_ae6de15055ba886328688b0f138cd1e39"><div class="ttname"><a href="classExecContext.html#ae6de15055ba886328688b0f138cd1e39">ExecContext::readFloatRegOperandBits</a></div><div class="ttdeci">virtual RegVal readFloatRegOperandBits(const StaticInst *si, int idx)=0</div><div class="ttdoc">Reads a floating point register in its binary format, instead of by value. </div></div>
<div class="ttc" id="classExecContext_html_a0f6dc9d627c57485dac88413794fb5eb"><div class="ttname"><a href="classExecContext.html#a0f6dc9d627c57485dac88413794fb5eb">ExecContext::setIntRegOperand</a></div><div class="ttdeci">virtual void setIntRegOperand(const StaticInst *si, int idx, RegVal val)=0</div><div class="ttdoc">Sets an integer register to a value. </div></div>
<div class="ttc" id="classExecContext_html_a271a90cc22c46476118f1a4137aaa0ef"><div class="ttname"><a href="classExecContext.html#a271a90cc22c46476118f1a4137aaa0ef">ExecContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(int misc_reg, RegVal val)=0</div><div class="ttdoc">Sets a miscellaneous register, handling any architectural side effects due to writing that register...</div></div>
<div class="ttc" id="classExecContext_html_a61b43ae9b99b57a463c49494a72cd569"><div class="ttname"><a href="classExecContext.html#a61b43ae9b99b57a463c49494a72cd569">ExecContext::readIntRegOperand</a></div><div class="ttdeci">virtual RegVal readIntRegOperand(const StaticInst *si, int idx)=0</div><div class="ttdoc">Reads an integer register. </div></div>
<div class="ttc" id="classExecContext_html_a6ff266eab1cacafd8f7bae6ba8861209"><div class="ttname"><a href="classExecContext.html#a6ff266eab1cacafd8f7bae6ba8861209">ExecContext::setPredicate</a></div><div class="ttdeci">virtual void setPredicate(bool val)=0</div></div>
<div class="ttc" id="classExecContext_html_a72ed041bc9918e2be4e57cb81d2be069"><div class="ttname"><a href="classExecContext.html#a72ed041bc9918e2be4e57cb81d2be069">ExecContext::amoMem</a></div><div class="ttdeci">virtual Fault amoMem(Addr addr, uint8_t *data, unsigned int size, Request::Flags flags, AtomicOpFunctorPtr amo_op)</div><div class="ttdoc">For atomic-mode contexts, perform an atomic AMO (a.k.a., Atomic Read-Modify-Write Memory Operation) ...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00271">exec_context.hh:271</a></div></div>
<div class="ttc" id="classExecContext_html_a12f1b520a4c1f764e00bbaa574bc9f26"><div class="ttname"><a href="classExecContext.html#a12f1b520a4c1f764e00bbaa574bc9f26">ExecContext::readMemAccPredicate</a></div><div class="ttdeci">virtual bool readMemAccPredicate() const =0</div></div>
<div class="ttc" id="classExecContext_html_a7a8c8064110500e57f218591947ce308"><div class="ttname"><a href="classExecContext.html#a7a8c8064110500e57f218591947ce308">ExecContext::readVecElemOperand</a></div><div class="ttdeci">virtual VecElem readVecElemOperand(const StaticInst *si, int idx) const =0</div><div class="ttdoc">Vector Elem Interfaces. </div></div>
<div class="ttc" id="classExecContext_html_a86b8a87b0f6ea15410cf483d1695f3af"><div class="ttname"><a href="classExecContext.html#a86b8a87b0f6ea15410cf483d1695f3af">ExecContext::readVec32BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane32 readVec32BitLaneOperand(const StaticInst *si, int idx) const =0</div><div class="ttdoc">Reads source vector 32bit operand. </div></div>
<div class="ttc" id="classExecContext_html_aee097f51f1dc5a14f4be8943314d582a"><div class="ttname"><a href="classExecContext.html#aee097f51f1dc5a14f4be8943314d582a">ExecContext::setFloatRegOperandBits</a></div><div class="ttdeci">virtual void setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val)=0</div><div class="ttdoc">Sets the bits of a floating point register of single width to a binary value. </div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="static__inst__fwd_8hh_html"><div class="ttname"><a href="static__inst__fwd_8hh.html">static_inst_fwd.hh</a></div></div>
<div class="ttc" id="classExecContext_html_aba6e151ffdc19fbfe9028d8ef90e1d48"><div class="ttname"><a href="classExecContext.html#aba6e151ffdc19fbfe9028d8ef90e1d48">ExecContext::getWritableVecRegOperand</a></div><div class="ttdeci">virtual VecRegContainer &amp; getWritableVecRegOperand(const StaticInst *si, int idx)=0</div><div class="ttdoc">Gets destination vector register operand for modification. </div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classExecContext_html_a90ebbb4c159b256803867ebec289b460"><div class="ttname"><a href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">ExecContext::pcState</a></div><div class="ttdeci">virtual PCState pcState() const =0</div></div>
<div class="ttc" id="classExecContext_html_a2fe93eae3d2c13617df5625399170eca"><div class="ttname"><a href="classExecContext.html#a2fe93eae3d2c13617df5625399170eca">ExecContext::PCState</a></div><div class="ttdeci">TheISA::PCState PCState</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00075">exec_context.hh:75</a></div></div>
<div class="ttc" id="classExecContext_html_a76ec395dcbcfdae9d73b1098e36d93ee"><div class="ttname"><a href="classExecContext.html#a76ec395dcbcfdae9d73b1098e36d93ee">ExecContext::readVec8BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane8 readVec8BitLaneOperand(const StaticInst *si, int idx) const =0</div><div class="ttdoc">Vector Register Lane Interfaces. </div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classExecContext_html_abb54e747a4d0831d2b806030c98ec19e"><div class="ttname"><a href="classExecContext.html#abb54e747a4d0831d2b806030c98ec19e">ExecContext::demapPage</a></div><div class="ttdeci">virtual void demapPage(Addr vaddr, uint64_t asn)=0</div><div class="ttdoc">Invalidate a page in the DTLB and ITLB. </div></div>
<div class="ttc" id="classExecContext_html_abe6f283408a999d851dca33928278c67"><div class="ttname"><a href="classExecContext.html#abe6f283408a999d851dca33928278c67">ExecContext::setVecElemOperand</a></div><div class="ttdeci">virtual void setVecElemOperand(const StaticInst *si, int idx, const VecElem val)=0</div><div class="ttdoc">Sets a vector register to a value. </div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classExecContext_html_a18ecb97bbe4238ad0be390ca55eeca24"><div class="ttname"><a href="classExecContext.html#a18ecb97bbe4238ad0be390ca55eeca24">ExecContext::getWritableVecPredRegOperand</a></div><div class="ttdeci">virtual VecPredRegContainer &amp; getWritableVecPredRegOperand(const StaticInst *si, int idx)=0</div><div class="ttdoc">Gets destination predicate register operand for modification. </div></div>
<div class="ttc" id="classExecContext_html_a56c91bfbebee37def2085a5263924521"><div class="ttname"><a href="classExecContext.html#a56c91bfbebee37def2085a5263924521">ExecContext::readCCRegOperand</a></div><div class="ttdeci">virtual RegVal readCCRegOperand(const StaticInst *si, int idx)=0</div></div>
<div class="ttc" id="classExecContext_html_a2ecd55ab5efbe830cd2625625b0451fe"><div class="ttname"><a href="classExecContext.html#a2ecd55ab5efbe830cd2625625b0451fe">ExecContext::setStCondFailures</a></div><div class="ttdeci">virtual void setStCondFailures(unsigned int sc_failures)=0</div><div class="ttdoc">Sets the number of consecutive store conditional failures. </div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; bool &gt;</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a53469916ca59ded1955f23a592f32f41"><div class="ttname"><a href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">PowerISA::si</a></div><div class="ttdeci">Bitfield&lt; 15, 0 &gt; si</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="classExecContext_html_ab9f62d16ca72c249162ae73acf615c8a"><div class="ttname"><a href="classExecContext.html#ab9f62d16ca72c249162ae73acf615c8a">ExecContext::mwait</a></div><div class="ttdeci">virtual bool mwait(PacketPtr pkt)=0</div></div>
<div class="ttc" id="classExecContext_html_a6fdef27f9a39218f746a20e5fdc07b7b"><div class="ttname"><a href="classExecContext.html#a6fdef27f9a39218f746a20e5fdc07b7b">ExecContext::mwaitAtomic</a></div><div class="ttdeci">virtual void mwaitAtomic(ThreadContext *tc)=0</div></div>
<div class="ttc" id="classExecContext_html_aea0dc6880f301e9d49e21e8169f22a1a"><div class="ttname"><a href="classExecContext.html#aea0dc6880f301e9d49e21e8169f22a1a">ExecContext::readMem</a></div><div class="ttdeci">virtual Fault readMem(Addr addr, uint8_t *data, unsigned int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdoc">Perform an atomic memory read operation. </div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00237">exec_context.hh:237</a></div></div>
<div class="ttc" id="classLaneData_html"><div class="ttname"><a href="classLaneData.html">LaneData</a></div><div class="ttdoc">LaneSize is an abstraction of a LS byte value for the execution and thread contexts to handle values ...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00456">vec_reg.hh:456</a></div></div>
<div class="ttc" id="classExecContext_html_a279434687575a8cda6da2ad29d84148f"><div class="ttname"><a href="classExecContext.html#a279434687575a8cda6da2ad29d84148f">ExecContext::syscall</a></div><div class="ttdeci">virtual void syscall(int64_t callnum, Fault *fault)=0</div><div class="ttdoc">Executes a syscall specified by the callnum. </div></div>
<div class="ttc" id="structAddressMonitor_html"><div class="ttname"><a href="structAddressMonitor.html">AddressMonitor</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00075">base.hh:75</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a66c9d1b51caf181143ec0dcf77bd145f"><div class="ttname"><a href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">AlphaISA::VecPredRegContainer</a></div><div class="ttdeci">::DummyVecPredRegContainer VecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acd8959954ccfa9c2fa52d5f65f90e270"><div class="ttname"><a href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a></div><div class="ttdeci">std::unique_ptr&lt; AtomicOpFunctor &gt; AtomicOpFunctorPtr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00262">types.hh:262</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="classExecContext_html_a7b27e1e8ef6ae4b0485e15dfdfa25e19"><div class="ttname"><a href="classExecContext.html#a7b27e1e8ef6ae4b0485e15dfdfa25e19">ExecContext::readVecRegOperand</a></div><div class="ttdeci">virtual const VecRegContainer &amp; readVecRegOperand(const StaticInst *si, int idx) const =0</div><div class="ttdoc">Vector Register Interfaces. </div></div>
<div class="ttc" id="classExecContext_html_aa49dc74cb47643f6621ff872d47637db"><div class="ttname"><a href="classExecContext.html#aa49dc74cb47643f6621ff872d47637db">ExecContext::initiateMemRead</a></div><div class="ttdeci">virtual Fault initiateMemRead(Addr addr, unsigned int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdoc">Initiate a timing memory read operation. </div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00251">exec_context.hh:251</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="classExecContext_html_a31d83a80d690e1d39d3a76894d1defee"><div class="ttname"><a href="classExecContext.html#a31d83a80d690e1d39d3a76894d1defee">ExecContext::armMonitor</a></div><div class="ttdeci">virtual void armMonitor(Addr address)=0</div></div>
<div class="ttc" id="classExecContext_html_a6b34bf737e59848839af5a9116a06107"><div class="ttname"><a href="classExecContext.html#a6b34bf737e59848839af5a9116a06107">ExecContext::readVec16BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane16 readVec16BitLaneOperand(const StaticInst *si, int idx) const =0</div><div class="ttdoc">Reads source vector 16bit operand. </div></div>
<div class="ttc" id="classExecContext_html_a4a4e8669f5fe09c1dc759b5391a9ea92"><div class="ttname"><a href="classExecContext.html#a4a4e8669f5fe09c1dc759b5391a9ea92">ExecContext::setCCRegOperand</a></div><div class="ttdeci">virtual void setCCRegOperand(const StaticInst *si, int idx, RegVal val)=0</div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classExecContext_html_a2f19cf24036212e5a8815dbfd5f15438"><div class="ttname"><a href="classExecContext.html#a2f19cf24036212e5a8815dbfd5f15438">ExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::Byte &gt; &amp;val)=0</div><div class="ttdoc">Write a lane of the destination vector operand. </div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classExecContext_html_a98531f7d6f094eecf98ece1fe9ad96d7"><div class="ttname"><a href="classExecContext.html#a98531f7d6f094eecf98ece1fe9ad96d7">ExecContext::readMiscRegOperand</a></div><div class="ttdeci">virtual RegVal readMiscRegOperand(const StaticInst *si, int idx)=0</div></div>
<div class="ttc" id="classExecContext_html_a3f94111603050caa6a631dac48d06499"><div class="ttname"><a href="classExecContext.html#a3f94111603050caa6a631dac48d06499">ExecContext::readStCondFailures</a></div><div class="ttdeci">virtual unsigned int readStCondFailures() const =0</div><div class="ttdoc">Returns the number of consecutive store conditional failures. </div></div>
<div class="ttc" id="classExecContext_html_a4f9db459f41df860d397d47c50cb0049"><div class="ttname"><a href="classExecContext.html#a4f9db459f41df860d397d47c50cb0049">ExecContext::getAddrMonitor</a></div><div class="ttdeci">virtual AddressMonitor * getAddrMonitor()=0</div></div>
<div class="ttc" id="classExecContext_html_ac76371ec14fa38bbfb5fce7e947919af"><div class="ttname"><a href="classExecContext.html#ac76371ec14fa38bbfb5fce7e947919af">ExecContext::readVec64BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane64 readVec64BitLaneOperand(const StaticInst *si, int idx) const =0</div><div class="ttdoc">Reads source vector 64bit operand. </div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="classExecContext_html_afde486ae0ec9c6b2eaa8ff1c6e5653fc"><div class="ttname"><a href="classExecContext.html#afde486ae0ec9c6b2eaa8ff1c6e5653fc">ExecContext::readVecPredRegOperand</a></div><div class="ttdeci">virtual const VecPredRegContainer &amp; readVecPredRegOperand(const StaticInst *si, int idx) const =0</div><div class="ttdoc">Predicate registers interface. </div></div>
<div class="ttc" id="classExecContext_html_a15bac81e899719c7bec121f6c26d0742"><div class="ttname"><a href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">ExecContext::writeMem</a></div><div class="ttdeci">virtual Fault writeMem(uint8_t *data, unsigned int size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())=0</div><div class="ttdoc">For atomic-mode contexts, perform an atomic memory write operation. </div></div>
<div class="ttc" id="classStaticInst_html"><div class="ttname"><a href="classStaticInst.html">StaticInst</a></div><div class="ttdoc">Base, ISA-independent static instruction class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00083">static_inst.hh:83</a></div></div>
<div class="ttc" id="classExecContext_html_a9194e960e9d0a5dd31c785aea19023b2"><div class="ttname"><a href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">ExecContext::tcBase</a></div><div class="ttdeci">virtual ThreadContext * tcBase()=0</div><div class="ttdoc">Returns a pointer to the ThreadContext. </div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="classExecContext_html_a6add2bc094d7aa7eb052518499d5117b"><div class="ttname"><a href="classExecContext.html#a6add2bc094d7aa7eb052518499d5117b">ExecContext::setMemAccPredicate</a></div><div class="ttdeci">virtual void setMemAccPredicate(bool val)=0</div></div>
<div class="ttc" id="classVecLaneT_html"><div class="ttname"><a href="classVecLaneT.html">VecLaneT</a></div><div class="ttdoc">Vector Lane abstraction Another view of a container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00262">vec_reg.hh:262</a></div></div>
<div class="ttc" id="translation_8hh_html"><div class="ttname"><a href="translation_8hh.html">translation.hh</a></div></div>
<div class="ttc" id="classExecContext_html_aa6bf511a8d84a3a95921ea34d0e6e19f"><div class="ttname"><a href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">ExecContext::VecElem</a></div><div class="ttdeci">TheISA::VecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00078">exec_context.hh:78</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classExecContext_html_a06cec0e52746dc8f4460142974a56147"><div class="ttname"><a href="classExecContext.html#a06cec0e52746dc8f4460142974a56147">ExecContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(int misc_reg)=0</div><div class="ttdoc">Reads a miscellaneous register, handling any architectural side effects due to reading that register...</div></div>
<div class="ttc" id="classExecContext_html_ab7d7f249144b3f014f85ba19b79b7857"><div class="ttname"><a href="classExecContext.html#ab7d7f249144b3f014f85ba19b79b7857">ExecContext::initiateMemAMO</a></div><div class="ttdeci">virtual Fault initiateMemAMO(Addr addr, unsigned int size, Request::Flags flags, AtomicOpFunctorPtr amo_op)</div><div class="ttdoc">For timing-mode contexts, initiate an atomic AMO (atomic read-modify-write memory operation) ...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00282">exec_context.hh:282</a></div></div>
<div class="ttc" id="classExecContext_html_a2723bc657fd607c9d81cbe91fb18bc3d"><div class="ttname"><a href="classExecContext.html#a2723bc657fd607c9d81cbe91fb18bc3d">ExecContext::setVecRegOperand</a></div><div class="ttdeci">virtual void setVecRegOperand(const StaticInst *si, int idx, const VecRegContainer &amp;val)=0</div><div class="ttdoc">Sets a destination vector register operand to a value. </div></div>
<div class="ttc" id="classExecContext_html_a3204f0d58bcdb0566c8389a4da910003"><div class="ttname"><a href="classExecContext.html#a3204f0d58bcdb0566c8389a4da910003">ExecContext::setMiscRegOperand</a></div><div class="ttdeci">virtual void setMiscRegOperand(const StaticInst *si, int idx, RegVal val)=0</div></div>
<div class="ttc" id="classExecContext_html_ab102c57b9c5ccb7f7a69664afa263a3d"><div class="ttname"><a href="classExecContext.html#ab102c57b9c5ccb7f7a69664afa263a3d">ExecContext::setVecPredRegOperand</a></div><div class="ttdeci">virtual void setVecPredRegOperand(const StaticInst *si, int idx, const VecPredRegContainer &amp;val)=0</div><div class="ttdoc">Sets a destination predicate register operand to a value. </div></div>
<div class="ttc" id="classExecContext_html_af9c47cbf99865660ca5ab09952a6d8c0"><div class="ttname"><a href="classExecContext.html#af9c47cbf99865660ca5ab09952a6d8c0">ExecContext::readPredicate</a></div><div class="ttdeci">virtual bool readPredicate() const =0</div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
