# ERROR: No extended dataflow license exists
# do wisdom_circuit_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# Errors: 0, Warnings: 1
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  2 2021
# vmap altera ./vhdl_libs/altera 
# Copying /home/gabriel/intelFPGA_pro/21.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vcom -93 -work altera {/opt/altera/19.1/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:16 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera /opt/altera/19.1/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 11:45:16 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {/opt/altera/19.1/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:16 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera /opt/altera/19.1/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 11:45:17 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work altera {/opt/altera/19.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:17 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera /opt/altera/19.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 11:45:17 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {/opt/altera/19.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:17 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera /opt/altera/19.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 11:45:17 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {/opt/altera/19.1/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:17 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera /opt/altera/19.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 11:45:17 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {/opt/altera/19.1/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:17 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera /opt/altera/19.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 11:45:17 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# Errors: 0, Warnings: 1
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  2 2021
# vmap lpm ./vhdl_libs/lpm 
# Modifying modelsim.ini
# vcom -93 -work lpm {/opt/altera/19.1/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:17 on Jul 28,2021
# vcom -reportprogress 300 -93 -work lpm /opt/altera/19.1/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 11:45:17 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {/opt/altera/19.1/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:17 on Jul 28,2021
# vcom -reportprogress 300 -93 -work lpm /opt/altera/19.1/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 11:45:18 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# Errors: 0, Warnings: 1
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  2 2021
# vmap sgate ./vhdl_libs/sgate 
# Modifying modelsim.ini
# vcom -93 -work sgate {/opt/altera/19.1/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:18 on Jul 28,2021
# vcom -reportprogress 300 -93 -work sgate /opt/altera/19.1/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 11:45:18 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {/opt/altera/19.1/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:18 on Jul 28,2021
# vcom -reportprogress 300 -93 -work sgate /opt/altera/19.1/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 11:45:18 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# Errors: 0, Warnings: 1
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  2 2021
# vmap altera_mf ./vhdl_libs/altera_mf 
# Modifying modelsim.ini
# vcom -93 -work altera_mf {/opt/altera/19.1/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:19 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera_mf /opt/altera/19.1/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 11:45:19 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {/opt/altera/19.1/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:19 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera_mf /opt/altera/19.1/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 11:45:20 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# Errors: 0, Warnings: 1
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  2 2021
# vmap altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim {/opt/altera/19.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:20 on Jul 28,2021
# vlog -reportprogress 300 -sv -work altera_lnsim /opt/altera/19.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 11:45:22 on Jul 28,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work altera_lnsim {/opt/altera/19.1/quartus/eda/sim_lib/altera_lnsim_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:22 on Jul 28,2021
# vcom -reportprogress 300 -93 -work altera_lnsim /opt/altera/19.1/quartus/eda/sim_lib/altera_lnsim_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 11:45:23 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/cyclonev
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/cyclonev".
# Errors: 0, Warnings: 1
# vmap cyclonev ./vhdl_libs/cyclonev
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  2 2021
# vmap cyclonev ./vhdl_libs/cyclonev 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev {/opt/altera/19.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:23 on Jul 28,2021
# vlog -reportprogress 300 -vlog01compat -work cyclonev /opt/altera/19.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 11:45:26 on Jul 28,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vcom -93 -work cyclonev {/opt/altera/19.1/quartus/eda/sim_lib/cyclonev_atoms.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:26 on Jul 28,2021
# vcom -reportprogress 300 -93 -work cyclonev /opt/altera/19.1/quartus/eda/sim_lib/cyclonev_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: /opt/altera/19.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 11:45:27 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -93 -work cyclonev {/opt/altera/19.1/quartus/eda/sim_lib/cyclonev_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:27 on Jul 28,2021
# vcom -reportprogress 300 -93 -work cyclonev /opt/altera/19.1/quartus/eda/sim_lib/cyclonev_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 11:45:27 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2021.1 Lib Mapping Utility 2021.02 Feb  2 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/d_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:28 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/d_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity d_reg
# -- Compiling architecture arch of d_reg
# End time: 11:45:28 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/flsr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:28 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/flsr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flsr
# -- Compiling architecture arch of flsr
# End time: 11:45:28 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:28 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
# End time: 11:45:28 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/wisdom_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:28 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/wisdom_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package wisdom_package
# End time: 11:45:28 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:28 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture arch of reg
# End time: 11:45:28 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/referee.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:28 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/referee.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity referee
# -- Compiling architecture fsm_arch of referee
# End time: 11:45:28 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/rc_adder_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:28 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/rc_adder_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rc_adder
# -- Compiling architecture structural of rc_adder
# End time: 11:45:29 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/new_alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:29 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/new_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture with_RCA of alu
# End time: 11:45:29 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/mem_2port.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:29 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/mem_2port.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mem_2port
# -- Compiling architecture SYN of mem_2port
# End time: 11:45:29 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/holder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:29 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/holder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity holder
# -- Compiling architecture fsm_arch of holder
# End time: 11:45:29 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/full_adder_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:29 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/full_adder_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_1
# -- Compiling architecture dataflow of full_adder_1
# End time: 11:45:29 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/counter_trigger.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:29 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/counter_trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_trigger
# -- Compiling architecture arch of counter_trigger
# End time: 11:45:29 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/wisdom_circuit_with_referee.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:29 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/wisdom_circuit_with_referee.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package wisdom_package
# -- Compiling entity wisdom_circuit_with_referee
# -- Compiling architecture arch of wisdom_circuit_with_referee
# End time: 11:45:30 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/wisdom_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:30 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/wisdom_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package wisdom_package
# -- Compiling entity wisdom_circuit
# -- Compiling architecture arch of wisdom_circuit
# End time: 11:45:30 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/step_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:30 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/step_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package wisdom_package
# -- Compiling entity step_counter
# -- Compiling architecture arch of step_counter
# End time: 11:45:30 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/reg_bank -template.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:30 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/reg_bank -template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Compiling entity reg_bank
# -- Compiling architecture arch of reg_bank
# End time: 11:45:30 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/num_gen_rand.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:30 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/num_gen_rand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Loading package NUMERIC_STD
# -- Compiling entity num_gen_rand
# -- Compiling architecture arch of num_gen_rand
# End time: 11:45:30 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/num_gen_disc_rand.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:30 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/num_gen_disc_rand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Loading package NUMERIC_STD
# -- Compiling entity num_gen_disc_rand
# -- Compiling architecture arch of num_gen_disc_rand
# End time: 11:45:30 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/num_gen_disc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:30 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/num_gen_disc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Loading package NUMERIC_STD
# -- Compiling entity num_gen_disc
# -- Compiling architecture arch of num_gen_disc
# End time: 11:45:31 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/num_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:31 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/num_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Loading package NUMERIC_STD
# -- Compiling entity num_gen
# -- Compiling architecture arch of num_gen
# End time: 11:45:31 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/fsm_main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:31 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/fsm_main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package wisdom_package
# -- Compiling entity fsm_main
# -- Compiling architecture arch of fsm_main
# End time: 11:45:31 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/fsm_init.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:31 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/fsm_init.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package wisdom_package
# -- Compiling entity fsm_init
# -- Compiling architecture arch of fsm_init
# End time: 11:45:31 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/fsm_guru.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:31 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/fsm_guru.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package wisdom_package
# -- Compiling entity fsm_guru
# -- Compiling architecture arch of fsm_guru
# End time: 11:45:31 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/disciple_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:31 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/disciple_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package wisdom_package
# -- Compiling entity fsm_disc
# -- Compiling architecture arch of fsm_disc
# End time: 11:45:31 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/disciple_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:31 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/disciple_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package wisdom_package
# -- Compiling entity disciple_circuit
# -- Compiling architecture arch of disciple_circuit
# End time: 11:45:31 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/disc_datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:32 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/disc_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Compiling entity disc_datapath
# -- Compiling architecture arch of disc_datapath
# End time: 11:45:32 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/coll_ovf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:32 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/coll_ovf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Compiling entity coll_ovf
# -- Compiling architecture arch of coll_ovf
# End time: 11:45:32 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/code_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:32 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/code_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Compiling entity code_gen
# -- Compiling architecture arch of code_gen
# End time: 11:45:32 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/circuit_wisdom_aula_11.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:32 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/circuit_wisdom_aula_11.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package wisdom_package
# -- Compiling entity circuit_wisdom_aula_11
# -- Compiling architecture arch of circuit_wisdom_aula_11
# End time: 11:45:32 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/button_handler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:32 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/button_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Compiling entity button_handler
# -- Compiling architecture arch of button_handler
# End time: 11:45:33 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/base_datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:33 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/base_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package wisdom_package
# -- Compiling entity base_datapath
# -- Compiling architecture arch of base_datapath
# End time: 11:45:33 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/base_control.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:33 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/base_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package wisdom_package
# -- Compiling entity base_control
# -- Compiling architecture arch of base_control
# End time: 11:45:33 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/base_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:33 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/base_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package wisdom_package
# -- Compiling entity base_circuit
# -- Compiling architecture arch of base_circuit
# End time: 11:45:33 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/clock_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:33 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/clock_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_generator
# ** Warning: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/clock_generator.vhd(7): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Compiling architecture test of clock_generator
# End time: 11:45:33 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/address_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:33 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/address_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity address_counter
# -- Compiling architecture Behavioral of address_counter
# End time: 11:45:34 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/map_monitor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:34 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/map_monitor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity map_monitor
# -- Compiling architecture arch of map_monitor
# End time: 11:45:34 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/stimuli_wisdom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:34 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/stimuli_wisdom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package wisdom_package
# -- Compiling entity stimuli_wisdom
# ** Warning: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/stimuli_wisdom.vhd(11): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Compiling architecture test of stimuli_wisdom
# ** Warning: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/stimuli_wisdom.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:45:34 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/tb_wisdom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 11:45:34 on Jul 28,2021
# vcom -reportprogress 300 -93 -work work /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/tb_wisdom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package wisdom_package
# -- Compiling entity tb_wisdom
# -- Compiling architecture test of tb_wisdom
# ** Warning: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/tb_wisdom.vhd(34): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:45:34 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_wisdom
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_wisdom 
# Start time: 11:45:34 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.wisdom_package
# Loading work.tb_wisdom(test)
# Loading work.wisdom_circuit(arch)
# Loading work.wisdom_circuit_with_referee(arch)
# Loading work.circuit_wisdom_aula_11(arch)
# Loading work.button_handler(arch)
# Loading work.mem_2port(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.base_circuit(arch)
# Loading work.base_control(arch)
# Loading work.fsm_main(arch)
# Loading work.counter_trigger(arch)
# Loading work.fsm_init(arch)
# Loading work.fsm_guru(arch)
# Loading work.base_datapath(arch)
# Loading work.num_gen(arch)
# Loading work.flsr(arch)
# Loading work.d_reg(arch)
# Loading work.xor2(dataflow)
# Loading work.num_gen_rand(arch)
# Loading work.reg_bank(arch)
# Loading work.reg(arch)
# Loading work.alu(with_rca)
# Loading work.rc_adder(structural)
# Loading work.full_adder_1(dataflow)
# Loading work.code_gen(arch)
# Loading work.coll_ovf(arch)
# Loading work.step_counter(arch)
# Loading work.referee(fsm_arch)
# Loading work.holder(fsm_arch)
# Loading work.disciple_circuit(arch)
# Loading work.disc_datapath(arch)
# Loading work.num_gen_disc(arch)
# Loading work.num_gen_disc_rand(arch)
# Loading work.fsm_disc(arch)
# Loading work.stimuli_wisdom(test)
# Loading work.clock_generator(test)
# Loading work.map_monitor(arch)
# Loading work.address_counter(behavioral)
# ** Warning: Design size of 10815 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/control/init/flags_2_dp.rb_GURU_en, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/control/init_2_dp_s.rb_GURU_en.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/control/init/flags_2_dp.rb_PRE_GURU_en, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/control/init_2_dp_s.rb_PRE_GURU_en.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/control/init/flags_2_dp.cg_sel, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/control/init_2_dp_s.cg_sel.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/control/init/flags_2_mem.mem_a_addr(5 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/control/init_2_mem_s.mem_a_addr(5 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/control/init/flags_2_mem.data_a(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/control/init_2_mem_s.data_a(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/control/guru/flags_2_dp.rb_INIT_en, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/control/guru_2_dp_s.rb_INIT_en.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/control/guru/flags_2_mem.mem_a_addr(5 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/control/guru_2_mem_s.mem_a_addr(5 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/control/guru/flags_2_mem.data_a(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/control/guru_2_mem_s.data_a(7 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir1/guru/base/data/mem_data.mem_wr_en, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir1/guru/base/dp_2_mem_s.mem_wr_en.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir2/dp/mem_data.mem_wr_en, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir2/flags_2_mem_s.mem_wr_en.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir2/fsm/flags_2_dp.rb_INIT_en, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir2/flags_2_dp_s.rb_INIT_en.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir2/fsm/flags_2_mem.mem_b_addr(5 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir2/flags_2_mem_ss.mem_b_addr(5 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_wisdom/dut/cir2/fsm/flags_2_mem.data_b(7 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_wisdom/dut/cir2/flags_2_mem_ss.data_b(7 downto 0).
# 
# do /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -label CLK /tb_wisdom/clk_s
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gabriel  Hostname: gabriel-POLI  ProcessID: 17082
#           Attempting to use alternate WLF file "./wlfteX2r8n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteX2r8n
# add wave -noupdate -label RST   /tb_wisdom/rst_s 
# 
# add wave -noupdate -label BUTTON_ENABLE /tb_wisdom/enable_s 
# add wave -noupdate -label BUTTON_SPEED /tb_wisdom/sys_speed_s 
# 
# add wave -noupdate -label START_STEP /tb_wisdom/start_step_s 
# 
# add wave -noupdate -label PRINT_READY /tb_wisdom/print_rdy_s 
# 
# add wave -noupdate -label CNT_GURU_RDY /tb_wisdom/dut/cir1/cnt_guru_rdy_s 
# add wave -noupdate -label CNT_DISC_RDY /tb_wisdom/dut/cir1/cnt_disc_rdy 
# 
# add wave -noupdate -label GURU_END  /tb_wisdom/dut/cir1/basis/dp_2_ctrl_s.end_of_guru 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/basis/dp_2_ctrl_s.end_of_guru'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 16
# add wave -noupdate -label DISC_END  /tb_wisdom/dut/cir1/disc_2_base_s.end_of_disc
# 
# add wave -noupdate -label GO_GURU          /tb_wisdom/dut/cir1/ref_2_base_s.go_guru 
# add wave -noupdate -label GO_DISC          /tb_wisdom/dut/cir2/control/disc/go_disc 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir2/control/disc/go_disc'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 20
# add wave -noupdate -label DUO_FORMED       /tb_wisdom/dut/cir2/control/disc/duo_formed 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir2/control/disc/duo_formed'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 21
# add wave -noupdate -label GURU_RIGHT_BEHIND /tb_wisdom/dut/cir1/ref_2_disc_s.guru_right_behind 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/ref_2_disc_s.guru_right_behind'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 22
# 
# add wave -noupdate -decimal -label DISC_ADDR        /tb_wisdom/dut/cir2/disc_2_ref_s.disc_addr 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir2/disc_2_ref_s.disc_addr'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 24
# add wave -noupdate -decimal -label DISC_PREV_ADDR   /tb_wisdom/dut/cir2/disc_2_ref_s.disc_prev_addr 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir2/disc_2_ref_s.disc_prev_addr'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 25
# add wave -noupdate -decimal -label GURU_ADDR        /tb_wisdom/dut/cir1/base_2_ref_s.guru_addr 
# add wave -noupdate -decimal -label GURU_PREV_ADDR   /tb_wisdom/dut/cir1/base_2_ref_s.guru_prev_addr 
# 
# 
# add wave -noupdate -group MEM -unsigned -label MEM_ADDR_A(signal)    /tb_wisdom/dut/cir1/mem/address_a 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/mem/address_a'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 30
# add wave -noupdate -group MEM -unsigned -label MEM_ADDR_B(signal)    /tb_wisdom/dut/cir1/mem/address_b 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/mem/address_b'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 31
# add wave -noupdate -group MEM -label W_EN_A(signal)  	   /tb_wisdom/dut/cir1/mem/wren_a 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/mem/wren_a'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 32
# add wave -noupdate -group MEM -label W_EN_B(signal)  	   /tb_wisdom/dut/cir1/mem/wren_b 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/mem/wren_b'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 33
# add wave -noupdate -group MEM -label DATA_IN_A(signal)     /tb_wisdom/dut/cir1/mem/data_a 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/mem/data_a'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 34
# add wave -noupdate -group MEM -label DATA_IN_B(signal)     /tb_wisdom/dut/cir1/mem/data_b
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/mem/data_b'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 35
# add wave -noupdate -group MEM -label DATA_OUT_A(out) 	   /tb_wisdom/dut/cir1/mem/q_a 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/mem/q_a'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 36
# add wave -noupdate -group MEM -label DATA_OUT_B(out) 	   /tb_wisdom/dut/cir1/mem/q_b 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/mem/q_b'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 37
# 
# 
# 
# add wave -noupdate -group STATES -label MAIN   /tb_wisdom/dut/cir1/basis/control/main/STATE 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/basis/control/main/STATE'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 41
# add wave -noupdate -group STATES -label INIT   /tb_wisdom/dut/cir1/basis/control/init/STATE 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/basis/control/init/STATE'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 42
# add wave -noupdate -group STATES -label GURU   /tb_wisdom/dut/cir1/basis/control/guru/STATE 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir1/basis/control/guru/STATE'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 43
# add wave -noupdate -group STATES -label DISC   /tb_wisdom/dut/cir2/control/disc/STATE 
# ** UI-Msg: (vish-4014) No objects found matching '/tb_wisdom/dut/cir2/control/disc/STATE'.
# Executing ONERROR command at macro /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Final/VHDL/tb_global/run_sim.txt line 44
# 
# wave zoom full
# 0 ps
# 1 ns
# 
# run 600 us
# 
# 
# 
# ** Fatal: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
