INPUTS  : a b c =
OUTPUTS : z x
WIRES   : e g xrin zrin regd freg
REGS    : d f

regd = a + b + c + d
d = regd
e = a + c + b + d 
g = d > f
zrin = g ? d : e
freg = a * c
f = freg
xrin = f - d
x = xrin
z = zrin
