|DE1_SOC_D8M_LB_RTL
CLOCK_50 => CLOCK_50.IN4
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
SW[0] => RESET_SW.IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN1
VGA_BLANK_N << VGA_BLANK_N.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] << gauss:gauss_filter.out_b
VGA_B[1] << gauss:gauss_filter.out_b
VGA_B[2] << gauss:gauss_filter.out_b
VGA_B[3] << gauss:gauss_filter.out_b
VGA_B[4] << gauss:gauss_filter.out_b
VGA_B[5] << gauss:gauss_filter.out_b
VGA_B[6] << gauss:gauss_filter.out_b
VGA_B[7] << gauss:gauss_filter.out_b
VGA_CLK << MIPI_PIXEL_CLK_.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] << gauss:gauss_filter.out_g
VGA_G[1] << gauss:gauss_filter.out_g
VGA_G[2] << gauss:gauss_filter.out_g
VGA_G[3] << gauss:gauss_filter.out_g
VGA_G[4] << gauss:gauss_filter.out_g
VGA_G[5] << gauss:gauss_filter.out_g
VGA_G[6] << gauss:gauss_filter.out_g
VGA_G[7] << gauss:gauss_filter.out_g
VGA_HS << VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] << gauss:gauss_filter.out_r
VGA_R[1] << gauss:gauss_filter.out_r
VGA_R[2] << gauss:gauss_filter.out_r
VGA_R[3] << gauss:gauss_filter.out_r
VGA_R[4] << gauss:gauss_filter.out_r
VGA_R[5] << gauss:gauss_filter.out_r
VGA_R[6] << gauss:gauss_filter.out_r
VGA_R[7] << gauss:gauss_filter.out_r
VGA_SYNC_N << <GND>
VGA_VS << VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
CAMERA_I2C_SCL <> CAMERA_I2C_SCL
CAMERA_I2C_SDA <> MIPI_BRIDGE_CAMERA_Config:cfin.CAMERA_I2C_SDA
CAMERA_PWDN_n << RESET_SW.DB_MAX_OUTPUT_PORT_TYPE
MIPI_CS_n << <GND>
MIPI_I2C_SCL <> MIPI_BRIDGE_CAMERA_Config:cfin.MIPI_I2C_SCL
MIPI_I2C_SDA <> MIPI_BRIDGE_CAMERA_Config:cfin.MIPI_I2C_SDA
MIPI_MCLK << <GND>
MIPI_PIXEL_CLK => MIPI_PIXEL_CLK_.IN2
MIPI_PIXEL_D[0] => LUT_MIPI_PIXEL_D[0].IN1
MIPI_PIXEL_D[1] => LUT_MIPI_PIXEL_D[1].IN1
MIPI_PIXEL_D[2] => LUT_MIPI_PIXEL_D[2].IN1
MIPI_PIXEL_D[3] => LUT_MIPI_PIXEL_D[3].IN1
MIPI_PIXEL_D[4] => LUT_MIPI_PIXEL_D[4].IN1
MIPI_PIXEL_D[5] => LUT_MIPI_PIXEL_D[5].IN1
MIPI_PIXEL_D[6] => LUT_MIPI_PIXEL_D[6].IN1
MIPI_PIXEL_D[7] => LUT_MIPI_PIXEL_D[7].IN1
MIPI_PIXEL_D[8] => LUT_MIPI_PIXEL_D[8].IN1
MIPI_PIXEL_D[9] => LUT_MIPI_PIXEL_D[9].IN1
MIPI_PIXEL_HS => LUT_MIPI_PIXEL_HS.IN1
MIPI_PIXEL_VS => LUT_MIPI_PIXEL_VS.IN1
MIPI_REFCLK << pll_test:ref.outclk_0
MIPI_RESET_n << RESET_N.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|RESET_DELAY:u2
iCLK => oREADY~reg0.CLK
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oREADY~reg0.ACLR
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
oREADY <= oREADY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin
RESET_N => RESET_N.IN1
CLK_50 => CLK_50.IN2
MIPI_I2C_SCL <= MIPI_BRIDGE_CONFIG:mpiv.I2C_SCL
MIPI_I2C_SDA <> MIPI_BRIDGE_CONFIG:mpiv.I2C_SDA
MIPI_I2C_RELEASE <= MIPI_BRIDGE_CONFIG:mpiv.MIPI_BRIDGE_CONFIG_RELEASE
CAMERA_I2C_SCL <= MIPI_CAMERA_CONFIG:camiv.I2C_SCL
CAMERA_I2C_SDA <> MIPI_CAMERA_CONFIG:camiv.I2C_SDA
CAMERA_I2C_RELAESE <= MIPI_CAMERA_CONFIG:camiv.MIPI_CAMERA_RELAESE
STEP[0] <= <GND>
STEP[1] <= <GND>
STEP[2] <= <GND>
STEP[3] <= <GND>
STEP[4] <= <GND>
STEP[5] <= <GND>
STEP[6] <= <GND>
STEP[7] <= <GND>
STEP[8] <= <GND>
STEP[9] <= <GND>
VCM_RELAESE <= <VCC>


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => POINTER[8].OUTPUTSELECT
RESET_N => POINTER[9].OUTPUTSELECT
RESET_N => POINTER[10].OUTPUTSELECT
RESET_N => POINTER[11].OUTPUTSELECT
RESET_N => POINTER[12].OUTPUTSELECT
RESET_N => POINTER[13].OUTPUTSELECT
RESET_N => POINTER[14].OUTPUTSELECT
RESET_N => POINTER[15].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => MIPI_CAMERA_RELAESE~reg0.ACLR
RESET_N => ID1[0]~reg0.ACLR
RESET_N => ID1[1]~reg0.ACLR
RESET_N => ID1[2]~reg0.ACLR
RESET_N => ID1[3]~reg0.ACLR
RESET_N => ID1[4]~reg0.ACLR
RESET_N => ID1[5]~reg0.ACLR
RESET_N => ID1[6]~reg0.ACLR
RESET_N => ID1[7]~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => WCNT[8]~reg0.ACLR
RESET_N => WCNT[9]~reg0.ACLR
RESET_N => WCNT[10]~reg0.ACLR
RESET_N => WCNT[11]~reg0.ACLR
RESET_N => WCNT[12]~reg0.ACLR
RESET_N => WCNT[13]~reg0.ACLR
RESET_N => WCNT[14]~reg0.ACLR
RESET_N => WCNT[15]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO.PRESET
RESET_N => W_POINTER_GO.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL_O.IN1
RESET_N => SDAO.IN1
RESET_N => I2C_LO0P~reg0.ENA
TR_IN => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
ID1[0] <= ID1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[1] <= ID1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[2] <= ID1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[3] <= ID1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[4] <= ID1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[5] <= ID1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[6] <= ID1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[7] <= ID1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID2[0] <= <GND>
ID2[1] <= <GND>
ID2[2] <= <GND>
ID2[3] <= <GND>
ID2[4] <= <GND>
ID2[5] <= <GND>
ID2[6] <= <GND>
ID2[7] <= <GND>
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[8] <= WCNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[9] <= WCNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[10] <= WCNT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[11] <= WCNT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[12] <= WCNT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[13] <= WCNT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[14] <= WCNT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[15] <= WCNT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[8] <= <GND>
WORD_DATA[9] <= <GND>
WORD_DATA[10] <= <GND>
WORD_DATA[11] <= <GND>
WORD_DATA[12] <= <GND>
WORD_DATA[13] <= <GND>
WORD_DATA[14] <= <GND>
WORD_DATA[15] <= <GND>
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[8] <= POINTER[8].DB_MAX_OUTPUT_PORT_TYPE
POINTER[9] <= POINTER[9].DB_MAX_OUTPUT_PORT_TYPE
POINTER[10] <= POINTER[10].DB_MAX_OUTPUT_PORT_TYPE
POINTER[11] <= POINTER[11].DB_MAX_OUTPUT_PORT_TYPE
POINTER[12] <= POINTER[12].DB_MAX_OUTPUT_PORT_TYPE
POINTER[13] <= POINTER[13].DB_MAX_OUTPUT_PORT_TYPE
POINTER[14] <= POINTER[14].DB_MAX_OUTPUT_PORT_TYPE
POINTER[15] <= POINTER[15].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
MIPI_CAMERA_RELAESE <= MIPI_CAMERA_RELAESE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd
RESET_N => DATA16[0]~reg0.ACLR
RESET_N => DATA16[1]~reg0.ACLR
RESET_N => DATA16[2]~reg0.ACLR
RESET_N => DATA16[3]~reg0.ACLR
RESET_N => DATA16[4]~reg0.ACLR
RESET_N => DATA16[5]~reg0.ACLR
RESET_N => DATA16[6]~reg0.ACLR
RESET_N => DATA16[7]~reg0.ACLR
RESET_N => DATA16[8]~reg0.ACLR
RESET_N => DATA16[9]~reg0.ACLR
RESET_N => DATA16[10]~reg0.ACLR
RESET_N => DATA16[11]~reg0.ACLR
RESET_N => DATA16[12]~reg0.ACLR
RESET_N => DATA16[13]~reg0.ACLR
RESET_N => DATA16[14]~reg0.ACLR
RESET_N => DATA16[15]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => WORD_DATA[8].OUTPUTSELECT
RESET_N => WORD_DATA[9].OUTPUTSELECT
RESET_N => WORD_DATA[10].OUTPUTSELECT
RESET_N => WORD_DATA[11].OUTPUTSELECT
RESET_N => WORD_DATA[12].OUTPUTSELECT
RESET_N => WORD_DATA[13].OUTPUTSELECT
RESET_N => WORD_DATA[14].OUTPUTSELECT
RESET_N => WORD_DATA[15].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => POINTER[8].OUTPUTSELECT
RESET_N => POINTER[9].OUTPUTSELECT
RESET_N => POINTER[10].OUTPUTSELECT
RESET_N => POINTER[11].OUTPUTSELECT
RESET_N => POINTER[12].OUTPUTSELECT
RESET_N => POINTER[13].OUTPUTSELECT
RESET_N => POINTER[14].OUTPUTSELECT
RESET_N => POINTER[15].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => MIPI_BRIDGE_CONFIG_RELEASE~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO~reg0.PRESET
RESET_N => W_POINTER_GO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL.IN1
RESET_N => I2C_SDA.IN1
RESET_N => I2C_LO0P~reg0.ENA
RESET_N => ID[15]~reg0.ENA
RESET_N => ID[14]~reg0.ENA
RESET_N => ID[13]~reg0.ENA
RESET_N => ID[12]~reg0.ENA
RESET_N => ID[11]~reg0.ENA
RESET_N => ID[10]~reg0.ENA
RESET_N => ID[9]~reg0.ENA
RESET_N => ID[8]~reg0.ENA
RESET_N => ID[7]~reg0.ENA
RESET_N => ID[6]~reg0.ENA
RESET_N => ID[5]~reg0.ENA
RESET_N => ID[4]~reg0.ENA
RESET_N => ID[3]~reg0.ENA
RESET_N => ID[2]~reg0.ENA
RESET_N => ID[1]~reg0.ENA
RESET_N => ID[0]~reg0.ENA
TR_IN => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
ID[0] <= ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[1] <= ID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[2] <= ID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[3] <= ID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[4] <= ID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[5] <= ID[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[6] <= ID[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[7] <= ID[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[8] <= ID[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[9] <= ID[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[10] <= ID[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[11] <= ID[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[12] <= ID[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[13] <= ID[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[14] <= ID[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[15] <= ID[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[8] <= WORD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[9] <= WORD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[10] <= WORD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[11] <= WORD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[12] <= WORD_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[13] <= WORD_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[14] <= WORD_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[15] <= WORD_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[8] <= POINTER[8].DB_MAX_OUTPUT_PORT_TYPE
POINTER[9] <= POINTER[9].DB_MAX_OUTPUT_PORT_TYPE
POINTER[10] <= POINTER[10].DB_MAX_OUTPUT_PORT_TYPE
POINTER[11] <= POINTER[11].DB_MAX_OUTPUT_PORT_TYPE
POINTER[12] <= POINTER[12].DB_MAX_OUTPUT_PORT_TYPE
POINTER[13] <= POINTER[13].DB_MAX_OUTPUT_PORT_TYPE
POINTER[14] <= POINTER[14].DB_MAX_OUTPUT_PORT_TYPE
POINTER[15] <= POINTER[15].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
W_POINTER_END <= I2C_WRITE_PTR:wpt.END_OK
W_POINTER_GO <= W_POINTER_GO.DB_MAX_OUTPUT_PORT_TYPE
R_END <= I2C_READ_DATA:rd.END_OK
R_GO <= R_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
MIPI_BRIDGE_CONFIG_RELEASE <= MIPI_BRIDGE_CONFIG_RELEASE~reg0.DB_MAX_OUTPUT_PORT_TYPE
PLLControlRegister0[0] <= <VCC>
PLLControlRegister0[1] <= <VCC>
PLLControlRegister0[2] <= <VCC>
PLLControlRegister0[3] <= <GND>
PLLControlRegister0[4] <= <GND>
PLLControlRegister0[5] <= <VCC>
PLLControlRegister0[6] <= <GND>
PLLControlRegister0[7] <= <GND>
PLLControlRegister0[8] <= <GND>
PLLControlRegister0[9] <= <GND>
PLLControlRegister0[10] <= <GND>
PLLControlRegister0[11] <= <GND>
PLLControlRegister0[12] <= <VCC>
PLLControlRegister0[13] <= <GND>
PLLControlRegister0[14] <= <GND>
PLLControlRegister0[15] <= <GND>
PLLControlRegister1[0] <= <VCC>
PLLControlRegister1[1] <= <VCC>
PLLControlRegister1[2] <= <GND>
PLLControlRegister1[3] <= <GND>
PLLControlRegister1[4] <= <GND>
PLLControlRegister1[5] <= <GND>
PLLControlRegister1[6] <= <GND>
PLLControlRegister1[7] <= <GND>
PLLControlRegister1[8] <= <GND>
PLLControlRegister1[9] <= <VCC>
PLLControlRegister1[10] <= <VCC>
PLLControlRegister1[11] <= <GND>
PLLControlRegister1[12] <= <GND>
PLLControlRegister1[13] <= <GND>
PLLControlRegister1[14] <= <GND>
PLLControlRegister1[15] <= <GND>
PLLControlRegister2[0] <= <VCC>
PLLControlRegister2[1] <= <VCC>
PLLControlRegister2[2] <= <GND>
PLLControlRegister2[3] <= <GND>
PLLControlRegister2[4] <= <VCC>
PLLControlRegister2[5] <= <GND>
PLLControlRegister2[6] <= <GND>
PLLControlRegister2[7] <= <GND>
PLLControlRegister2[8] <= <GND>
PLLControlRegister2[9] <= <VCC>
PLLControlRegister2[10] <= <VCC>
PLLControlRegister2[11] <= <GND>
PLLControlRegister2[12] <= <GND>
PLLControlRegister2[13] <= <GND>
PLLControlRegister2[14] <= <GND>
PLLControlRegister2[15] <= <GND>
PLLControlRegister3[0] <= <GND>
PLLControlRegister3[1] <= <GND>
PLLControlRegister3[2] <= <GND>
PLLControlRegister3[3] <= <VCC>
PLLControlRegister3[4] <= <GND>
PLLControlRegister3[5] <= <VCC>
PLLControlRegister3[6] <= <GND>
PLLControlRegister3[7] <= <GND>
PLLControlRegister3[8] <= <GND>
PLLControlRegister3[9] <= <GND>
PLLControlRegister3[10] <= <GND>
PLLControlRegister3[11] <= <GND>
PLLControlRegister3[12] <= <GND>
PLLControlRegister3[13] <= <GND>
PLLControlRegister3[14] <= <GND>
PLLControlRegister3[15] <= <GND>
MCLKControlRegister[0] <= <VCC>
MCLKControlRegister[1] <= <GND>
MCLKControlRegister[2] <= <GND>
MCLKControlRegister[3] <= <GND>
MCLKControlRegister[4] <= <GND>
MCLKControlRegister[5] <= <GND>
MCLKControlRegister[6] <= <GND>
MCLKControlRegister[7] <= <GND>
MCLKControlRegister[8] <= <VCC>
MCLKControlRegister[9] <= <GND>
MCLKControlRegister[10] <= <GND>
MCLKControlRegister[11] <= <GND>
MCLKControlRegister[12] <= <GND>
MCLKControlRegister[13] <= <GND>
MCLKControlRegister[14] <= <GND>
MCLKControlRegister[15] <= <GND>


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd
RESET_N => DATA16[0]~reg0.ACLR
RESET_N => DATA16[1]~reg0.ACLR
RESET_N => DATA16[2]~reg0.ACLR
RESET_N => DATA16[3]~reg0.ACLR
RESET_N => DATA16[4]~reg0.ACLR
RESET_N => DATA16[5]~reg0.ACLR
RESET_N => DATA16[6]~reg0.ACLR
RESET_N => DATA16[7]~reg0.ACLR
RESET_N => DATA16[8]~reg0.ACLR
RESET_N => DATA16[9]~reg0.ACLR
RESET_N => DATA16[10]~reg0.ACLR
RESET_N => DATA16[11]~reg0.ACLR
RESET_N => DATA16[12]~reg0.ACLR
RESET_N => DATA16[13]~reg0.ACLR
RESET_N => DATA16[14]~reg0.ACLR
RESET_N => DATA16[15]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|pll_test:ref
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_test_0002:pll_test_inst.outclk_0
outclk_1 <= pll_test_0002:pll_test_inst.outclk_1
locked <= pll_test_0002:pll_test_inst.locked


|DE1_SOC_D8M_LB_RTL|pll_test:ref|pll_test_0002:pll_test_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE1_SOC_D8M_LB_RTL|pll_test:ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd
CLOCK_50 => ~NO_FANOUT~
RESET_SYS_N => RESET_SYS_N.IN2
SCLK <= <GND>
SDATA <> <UNC>
CCD_DATA[0] => CCD_DATA[0].IN1
CCD_DATA[1] => CCD_DATA[1].IN1
CCD_DATA[2] => CCD_DATA[2].IN1
CCD_DATA[3] => CCD_DATA[3].IN1
CCD_DATA[4] => CCD_DATA[4].IN1
CCD_DATA[5] => CCD_DATA[5].IN1
CCD_DATA[6] => CCD_DATA[6].IN1
CCD_DATA[7] => CCD_DATA[7].IN1
CCD_DATA[8] => CCD_DATA[8].IN1
CCD_DATA[9] => CCD_DATA[9].IN1
CCD_FVAL => CCD_FVAL.IN2
CCD_LVAL => CCD_LVAL.IN2
CCD_PIXCLK => CCD_PIXCLK.IN4
VGA_HS => VGA_HS.IN1
VGA_VS => VGA_VS.IN1
READ_EN => READ_EN.IN2
sCCD_R[0] <= RAW2RGB_L:u4.oRed
sCCD_R[1] <= RAW2RGB_L:u4.oRed
sCCD_R[2] <= RAW2RGB_L:u4.oRed
sCCD_R[3] <= RAW2RGB_L:u4.oRed
sCCD_R[4] <= RAW2RGB_L:u4.oRed
sCCD_R[5] <= RAW2RGB_L:u4.oRed
sCCD_R[6] <= RAW2RGB_L:u4.oRed
sCCD_R[7] <= RAW2RGB_L:u4.oRed
sCCD_G[0] <= RAW2RGB_L:u4.oGreen
sCCD_G[1] <= RAW2RGB_L:u4.oGreen
sCCD_G[2] <= RAW2RGB_L:u4.oGreen
sCCD_G[3] <= RAW2RGB_L:u4.oGreen
sCCD_G[4] <= RAW2RGB_L:u4.oGreen
sCCD_G[5] <= RAW2RGB_L:u4.oGreen
sCCD_G[6] <= RAW2RGB_L:u4.oGreen
sCCD_G[7] <= RAW2RGB_L:u4.oGreen
sCCD_B[0] <= RAW2RGB_L:u4.oBlue
sCCD_B[1] <= RAW2RGB_L:u4.oBlue
sCCD_B[2] <= RAW2RGB_L:u4.oBlue
sCCD_B[3] <= RAW2RGB_L:u4.oBlue
sCCD_B[4] <= RAW2RGB_L:u4.oBlue
sCCD_B[5] <= RAW2RGB_L:u4.oBlue
sCCD_B[6] <= RAW2RGB_L:u4.oBlue
sCCD_B[7] <= RAW2RGB_L:u4.oBlue
sCCD_DVAL <= RAW2RGB_L:u4.oDVAL
READ_Cont[0] <= READ_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[1] <= READ_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[2] <= READ_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[3] <= READ_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[4] <= READ_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[5] <= READ_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[6] <= READ_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[7] <= READ_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[8] <= READ_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[9] <= READ_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[10] <= READ_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[11] <= READ_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
READ_Cont[12] <= READ_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
X_Cont[0] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[1] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[2] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[3] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[4] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[5] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[6] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[7] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[8] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[9] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[10] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[11] <= D8M_WRITE_COUNTER:u3.X_Cont
X_Cont[12] <= D8M_WRITE_COUNTER:u3.X_Cont
Y_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[0] <= X_WR_CNT[0].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[1] <= X_WR_CNT[1].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[2] <= X_WR_CNT[2].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[3] <= X_WR_CNT[3].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[4] <= X_WR_CNT[4].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[5] <= X_WR_CNT[5].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[6] <= X_WR_CNT[6].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[7] <= X_WR_CNT[7].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[8] <= X_WR_CNT[8].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[9] <= X_WR_CNT[9].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[10] <= X_WR_CNT[10].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[11] <= X_WR_CNT[11].DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[12] <= X_WR_CNT[12].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3
iDATA[0] => ~NO_FANOUT~
iDATA[1] => ~NO_FANOUT~
iDATA[2] => ~NO_FANOUT~
iDATA[3] => ~NO_FANOUT~
iDATA[4] => ~NO_FANOUT~
iDATA[5] => ~NO_FANOUT~
iDATA[6] => ~NO_FANOUT~
iDATA[7] => ~NO_FANOUT~
iDATA[8] => ~NO_FANOUT~
iDATA[9] => ~NO_FANOUT~
iDATA[10] => ~NO_FANOUT~
iDATA[11] => ~NO_FANOUT~
iFVAL => Pre_FVAL.DATAIN
iFVAL => Pre_FVAL.ADATA
iFVAL => always0.IN1
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => X_WR_CNT.OUTPUTSELECT
iLVAL => Pre_LVAL.DATAIN
iLVAL => Pre_LVAL.ADATA
iLVAL => always0.IN1
iCLK => X_TOTAL[0]~reg0.CLK
iCLK => X_TOTAL[1]~reg0.CLK
iCLK => X_TOTAL[2]~reg0.CLK
iCLK => X_TOTAL[3]~reg0.CLK
iCLK => X_TOTAL[4]~reg0.CLK
iCLK => X_TOTAL[5]~reg0.CLK
iCLK => X_TOTAL[6]~reg0.CLK
iCLK => X_TOTAL[7]~reg0.CLK
iCLK => X_TOTAL[8]~reg0.CLK
iCLK => X_TOTAL[9]~reg0.CLK
iCLK => X_TOTAL[10]~reg0.CLK
iCLK => X_TOTAL[11]~reg0.CLK
iCLK => X_TOTAL[12]~reg0.CLK
iCLK => X_TOTAL[13]~reg0.CLK
iCLK => X_TOTAL[14]~reg0.CLK
iCLK => X_TOTAL[15]~reg0.CLK
iCLK => Y_TOTAL[0]~reg0.CLK
iCLK => Y_TOTAL[1]~reg0.CLK
iCLK => Y_TOTAL[2]~reg0.CLK
iCLK => Y_TOTAL[3]~reg0.CLK
iCLK => Y_TOTAL[4]~reg0.CLK
iCLK => Y_TOTAL[5]~reg0.CLK
iCLK => Y_TOTAL[6]~reg0.CLK
iCLK => Y_TOTAL[7]~reg0.CLK
iCLK => Y_TOTAL[8]~reg0.CLK
iCLK => Y_TOTAL[9]~reg0.CLK
iCLK => Y_TOTAL[10]~reg0.CLK
iCLK => Y_TOTAL[11]~reg0.CLK
iCLK => Y_TOTAL[12]~reg0.CLK
iCLK => Y_TOTAL[13]~reg0.CLK
iCLK => Y_TOTAL[14]~reg0.CLK
iCLK => Y_TOTAL[15]~reg0.CLK
iCLK => X_WR_CNT[0]~reg0.CLK
iCLK => X_WR_CNT[1]~reg0.CLK
iCLK => X_WR_CNT[2]~reg0.CLK
iCLK => X_WR_CNT[3]~reg0.CLK
iCLK => X_WR_CNT[4]~reg0.CLK
iCLK => X_WR_CNT[5]~reg0.CLK
iCLK => X_WR_CNT[6]~reg0.CLK
iCLK => X_WR_CNT[7]~reg0.CLK
iCLK => X_WR_CNT[8]~reg0.CLK
iCLK => X_WR_CNT[9]~reg0.CLK
iCLK => X_WR_CNT[10]~reg0.CLK
iCLK => X_WR_CNT[11]~reg0.CLK
iCLK => X_WR_CNT[12]~reg0.CLK
iCLK => X_WR_CNT[13]~reg0.CLK
iCLK => X_WR_CNT[14]~reg0.CLK
iCLK => X_WR_CNT[15]~reg0.CLK
iCLK => Y_Cont[0]~reg0.CLK
iCLK => Y_Cont[1]~reg0.CLK
iCLK => Y_Cont[2]~reg0.CLK
iCLK => Y_Cont[3]~reg0.CLK
iCLK => Y_Cont[4]~reg0.CLK
iCLK => Y_Cont[5]~reg0.CLK
iCLK => Y_Cont[6]~reg0.CLK
iCLK => Y_Cont[7]~reg0.CLK
iCLK => Y_Cont[8]~reg0.CLK
iCLK => Y_Cont[9]~reg0.CLK
iCLK => Y_Cont[10]~reg0.CLK
iCLK => Y_Cont[11]~reg0.CLK
iCLK => Y_Cont[12]~reg0.CLK
iCLK => Y_Cont[13]~reg0.CLK
iCLK => Y_Cont[14]~reg0.CLK
iCLK => Y_Cont[15]~reg0.CLK
iCLK => X_Cont[0]~reg0.CLK
iCLK => X_Cont[1]~reg0.CLK
iCLK => X_Cont[2]~reg0.CLK
iCLK => X_Cont[3]~reg0.CLK
iCLK => X_Cont[4]~reg0.CLK
iCLK => X_Cont[5]~reg0.CLK
iCLK => X_Cont[6]~reg0.CLK
iCLK => X_Cont[7]~reg0.CLK
iCLK => X_Cont[8]~reg0.CLK
iCLK => X_Cont[9]~reg0.CLK
iCLK => X_Cont[10]~reg0.CLK
iCLK => X_Cont[11]~reg0.CLK
iCLK => X_Cont[12]~reg0.CLK
iCLK => X_Cont[13]~reg0.CLK
iCLK => X_Cont[14]~reg0.CLK
iCLK => X_Cont[15]~reg0.CLK
iCLK => Pre_LVAL.CLK
iCLK => Pre_FVAL.CLK
iRST => X_WR_CNT[0]~reg0.ACLR
iRST => X_WR_CNT[1]~reg0.ACLR
iRST => X_WR_CNT[2]~reg0.ACLR
iRST => X_WR_CNT[3]~reg0.ACLR
iRST => X_WR_CNT[4]~reg0.ACLR
iRST => X_WR_CNT[5]~reg0.ACLR
iRST => X_WR_CNT[6]~reg0.ACLR
iRST => X_WR_CNT[7]~reg0.ACLR
iRST => X_WR_CNT[8]~reg0.ACLR
iRST => X_WR_CNT[9]~reg0.ACLR
iRST => X_WR_CNT[10]~reg0.ACLR
iRST => X_WR_CNT[11]~reg0.ACLR
iRST => X_WR_CNT[12]~reg0.ACLR
iRST => X_WR_CNT[13]~reg0.ACLR
iRST => X_WR_CNT[14]~reg0.ACLR
iRST => X_WR_CNT[15]~reg0.ACLR
iRST => Y_Cont[0]~reg0.ACLR
iRST => Y_Cont[1]~reg0.ACLR
iRST => Y_Cont[2]~reg0.ACLR
iRST => Y_Cont[3]~reg0.ACLR
iRST => Y_Cont[4]~reg0.ACLR
iRST => Y_Cont[5]~reg0.ACLR
iRST => Y_Cont[6]~reg0.ACLR
iRST => Y_Cont[7]~reg0.ACLR
iRST => Y_Cont[8]~reg0.ACLR
iRST => Y_Cont[9]~reg0.ACLR
iRST => Y_Cont[10]~reg0.ACLR
iRST => Y_Cont[11]~reg0.ACLR
iRST => Y_Cont[12]~reg0.ACLR
iRST => Y_Cont[13]~reg0.ACLR
iRST => Y_Cont[14]~reg0.ACLR
iRST => Y_Cont[15]~reg0.ACLR
iRST => X_Cont[0]~reg0.ACLR
iRST => X_Cont[1]~reg0.ACLR
iRST => X_Cont[2]~reg0.ACLR
iRST => X_Cont[3]~reg0.ACLR
iRST => X_Cont[4]~reg0.ACLR
iRST => X_Cont[5]~reg0.ACLR
iRST => X_Cont[6]~reg0.ACLR
iRST => X_Cont[7]~reg0.ACLR
iRST => X_Cont[8]~reg0.ACLR
iRST => X_Cont[9]~reg0.ACLR
iRST => X_Cont[10]~reg0.ACLR
iRST => X_Cont[11]~reg0.ACLR
iRST => X_Cont[12]~reg0.ACLR
iRST => X_Cont[13]~reg0.ACLR
iRST => X_Cont[14]~reg0.ACLR
iRST => X_Cont[15]~reg0.ACLR
iRST => Pre_LVAL.ALOAD
iRST => Pre_FVAL.ALOAD
iRST => X_TOTAL[0]~reg0.ENA
iRST => Y_TOTAL[15]~reg0.ENA
iRST => Y_TOTAL[14]~reg0.ENA
iRST => Y_TOTAL[13]~reg0.ENA
iRST => Y_TOTAL[12]~reg0.ENA
iRST => Y_TOTAL[11]~reg0.ENA
iRST => Y_TOTAL[10]~reg0.ENA
iRST => Y_TOTAL[9]~reg0.ENA
iRST => Y_TOTAL[8]~reg0.ENA
iRST => Y_TOTAL[7]~reg0.ENA
iRST => Y_TOTAL[6]~reg0.ENA
iRST => Y_TOTAL[5]~reg0.ENA
iRST => Y_TOTAL[4]~reg0.ENA
iRST => Y_TOTAL[3]~reg0.ENA
iRST => Y_TOTAL[2]~reg0.ENA
iRST => Y_TOTAL[1]~reg0.ENA
iRST => Y_TOTAL[0]~reg0.ENA
iRST => X_TOTAL[15]~reg0.ENA
iRST => X_TOTAL[14]~reg0.ENA
iRST => X_TOTAL[13]~reg0.ENA
iRST => X_TOTAL[12]~reg0.ENA
iRST => X_TOTAL[11]~reg0.ENA
iRST => X_TOTAL[10]~reg0.ENA
iRST => X_TOTAL[9]~reg0.ENA
iRST => X_TOTAL[8]~reg0.ENA
iRST => X_TOTAL[7]~reg0.ENA
iRST => X_TOTAL[6]~reg0.ENA
iRST => X_TOTAL[5]~reg0.ENA
iRST => X_TOTAL[4]~reg0.ENA
iRST => X_TOTAL[3]~reg0.ENA
iRST => X_TOTAL[2]~reg0.ENA
iRST => X_TOTAL[1]~reg0.ENA
X_Cont[0] <= X_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[1] <= X_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[2] <= X_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[3] <= X_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[4] <= X_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[5] <= X_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[6] <= X_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[7] <= X_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[8] <= X_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[9] <= X_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[10] <= X_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[11] <= X_Cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[12] <= X_Cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[13] <= X_Cont[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[14] <= X_Cont[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[15] <= X_Cont[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[0] <= Y_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[1] <= Y_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[2] <= Y_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[3] <= Y_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[4] <= Y_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[5] <= Y_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[6] <= Y_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[7] <= Y_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[8] <= Y_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[9] <= Y_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[10] <= Y_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[11] <= Y_Cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[12] <= Y_Cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[13] <= Y_Cont[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[14] <= Y_Cont[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[15] <= Y_Cont[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[0] <= X_TOTAL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[1] <= X_TOTAL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[2] <= X_TOTAL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[3] <= X_TOTAL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[4] <= X_TOTAL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[5] <= X_TOTAL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[6] <= X_TOTAL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[7] <= X_TOTAL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[8] <= X_TOTAL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[9] <= X_TOTAL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[10] <= X_TOTAL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[11] <= X_TOTAL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[12] <= X_TOTAL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[13] <= X_TOTAL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[14] <= X_TOTAL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_TOTAL[15] <= X_TOTAL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[0] <= Y_TOTAL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[1] <= Y_TOTAL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[2] <= Y_TOTAL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[3] <= Y_TOTAL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[4] <= Y_TOTAL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[5] <= Y_TOTAL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[6] <= Y_TOTAL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[7] <= Y_TOTAL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[8] <= Y_TOTAL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[9] <= Y_TOTAL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[10] <= Y_TOTAL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[11] <= Y_TOTAL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[12] <= Y_TOTAL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[13] <= Y_TOTAL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[14] <= Y_TOTAL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_TOTAL[15] <= Y_TOTAL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[0] <= X_WR_CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[1] <= X_WR_CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[2] <= X_WR_CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[3] <= X_WR_CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[4] <= X_WR_CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[5] <= X_WR_CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[6] <= X_WR_CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[7] <= X_WR_CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[8] <= X_WR_CNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[9] <= X_WR_CNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[10] <= X_WR_CNT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[11] <= X_WR_CNT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[12] <= X_WR_CNT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[13] <= X_WR_CNT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[14] <= X_WR_CNT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_WR_CNT[15] <= X_WR_CNT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|VGA_READ_COUNTER:cnt
CLK => CNT_[0].CLK
CLK => CNT_[1].CLK
CLK => CNT_[2].CLK
CLK => CNT_[3].CLK
CLK => CNT_[4].CLK
CLK => CNT_[5].CLK
CLK => CNT_[6].CLK
CLK => CNT_[7].CLK
CLK => CNT_[8].CLK
CLK => CNT_[9].CLK
CLK => CNT_[10].CLK
CLK => CNT_[11].CLK
CLK => CNT_[12].CLK
CLK => CNT_[13].CLK
CLK => CNT_[14].CLK
CLK => CNT_[15].CLK
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
CLR_n => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
EN => CNT_.OUTPUTSELECT
CNT[0] <= CNT_[0].DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT_[1].DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT_[2].DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT_[3].DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT_[4].DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT_[5].DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT_[6].DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT_[7].DB_MAX_OUTPUT_PORT_TYPE
CNT[8] <= CNT_[8].DB_MAX_OUTPUT_PORT_TYPE
CNT[9] <= CNT_[9].DB_MAX_OUTPUT_PORT_TYPE
CNT[10] <= CNT_[10].DB_MAX_OUTPUT_PORT_TYPE
CNT[11] <= CNT_[11].DB_MAX_OUTPUT_PORT_TYPE
CNT[12] <= CNT_[12].DB_MAX_OUTPUT_PORT_TYPE
CNT[13] <= CNT_[13].DB_MAX_OUTPUT_PORT_TYPE
CNT[14] <= CNT_[14].DB_MAX_OUTPUT_PORT_TYPE
CNT[15] <= CNT_[15].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4
CCD_DATA[0] => CCD_DATA[0].IN1
CCD_DATA[1] => CCD_DATA[1].IN1
CCD_DATA[2] => CCD_DATA[2].IN1
CCD_DATA[3] => CCD_DATA[3].IN1
CCD_DATA[4] => CCD_DATA[4].IN1
CCD_DATA[5] => CCD_DATA[5].IN1
CCD_DATA[6] => CCD_DATA[6].IN1
CCD_DATA[7] => CCD_DATA[7].IN1
CCD_DATA[8] => CCD_DATA[8].IN1
CCD_DATA[9] => CCD_DATA[9].IN1
CCD_PIXCLK => CCD_PIXCLK.IN1
CCD_FVAL => ~NO_FANOUT~
CCD_LVAL => CCD_LVAL.IN1
X_Cont[0] => X_Cont[0].IN1
X_Cont[1] => X_Cont[1].IN1
X_Cont[2] => X_Cont[2].IN1
X_Cont[3] => X_Cont[3].IN1
X_Cont[4] => X_Cont[4].IN1
X_Cont[5] => X_Cont[5].IN1
X_Cont[6] => X_Cont[6].IN1
X_Cont[7] => X_Cont[7].IN1
X_Cont[8] => X_Cont[8].IN1
X_Cont[9] => X_Cont[9].IN1
X_Cont[10] => X_Cont[10].IN1
X_Cont[11] => X_Cont[11].IN1
X_Cont[12] => X_Cont[12].IN1
Y_Cont[0] => ~NO_FANOUT~
Y_Cont[1] => ~NO_FANOUT~
Y_Cont[2] => ~NO_FANOUT~
Y_Cont[3] => ~NO_FANOUT~
Y_Cont[4] => ~NO_FANOUT~
Y_Cont[5] => ~NO_FANOUT~
Y_Cont[6] => ~NO_FANOUT~
Y_Cont[7] => ~NO_FANOUT~
Y_Cont[8] => ~NO_FANOUT~
Y_Cont[9] => ~NO_FANOUT~
Y_Cont[10] => ~NO_FANOUT~
Y_Cont[11] => ~NO_FANOUT~
Y_Cont[12] => ~NO_FANOUT~
DVAL => ~NO_FANOUT~
RST => ~NO_FANOUT~
VGA_CLK => VGA_CLK.IN2
READ_EN => READ_EN.IN1
VGA_VS => ~NO_FANOUT~
READ_Cont[0] => READ_Cont[0].IN2
READ_Cont[1] => READ_Cont[1].IN1
READ_Cont[2] => READ_Cont[2].IN1
READ_Cont[3] => READ_Cont[3].IN1
READ_Cont[4] => READ_Cont[4].IN1
READ_Cont[5] => READ_Cont[5].IN1
READ_Cont[6] => READ_Cont[6].IN1
READ_Cont[7] => READ_Cont[7].IN1
READ_Cont[8] => READ_Cont[8].IN1
READ_Cont[9] => READ_Cont[9].IN1
READ_Cont[10] => READ_Cont[10].IN1
READ_Cont[11] => READ_Cont[11].IN1
READ_Cont[12] => READ_Cont[12].IN1
V_Cont[0] => V_Cont[0].IN1
V_Cont[1] => ~NO_FANOUT~
V_Cont[2] => ~NO_FANOUT~
V_Cont[3] => ~NO_FANOUT~
V_Cont[4] => ~NO_FANOUT~
V_Cont[5] => ~NO_FANOUT~
V_Cont[6] => ~NO_FANOUT~
V_Cont[7] => ~NO_FANOUT~
V_Cont[8] => ~NO_FANOUT~
V_Cont[9] => ~NO_FANOUT~
V_Cont[10] => ~NO_FANOUT~
V_Cont[11] => ~NO_FANOUT~
V_Cont[12] => ~NO_FANOUT~
oRed[0] <= RAW_RGB_BIN:bin.B
oRed[1] <= RAW_RGB_BIN:bin.B
oRed[2] <= RAW_RGB_BIN:bin.B
oRed[3] <= RAW_RGB_BIN:bin.B
oRed[4] <= RAW_RGB_BIN:bin.B
oRed[5] <= RAW_RGB_BIN:bin.B
oRed[6] <= RAW_RGB_BIN:bin.B
oRed[7] <= RAW_RGB_BIN:bin.B
oGreen[0] <= RAW_RGB_BIN:bin.G
oGreen[1] <= RAW_RGB_BIN:bin.G
oGreen[2] <= RAW_RGB_BIN:bin.G
oGreen[3] <= RAW_RGB_BIN:bin.G
oGreen[4] <= RAW_RGB_BIN:bin.G
oGreen[5] <= RAW_RGB_BIN:bin.G
oGreen[6] <= RAW_RGB_BIN:bin.G
oGreen[7] <= RAW_RGB_BIN:bin.G
oBlue[0] <= RAW_RGB_BIN:bin.R
oBlue[1] <= RAW_RGB_BIN:bin.R
oBlue[2] <= RAW_RGB_BIN:bin.R
oBlue[3] <= RAW_RGB_BIN:bin.R
oBlue[4] <= RAW_RGB_BIN:bin.R
oBlue[5] <= RAW_RGB_BIN:bin.R
oBlue[6] <= RAW_RGB_BIN:bin.R
oBlue[7] <= RAW_RGB_BIN:bin.R
oDVAL <= <GND>


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0
CCD_PIXCLK => CCD_PIXCLK.IN3
mCCD_LVAL => comb.IN1
mCCD_LVAL => comb.IN1
mCCD_LVAL => comb.IN1
mCCD_LVAL => WR[0].CLK
mCCD_LVAL => WR[1].CLK
mCCD_DATA[0] => mCCD_DATA[0].IN3
mCCD_DATA[1] => mCCD_DATA[1].IN3
mCCD_DATA[2] => mCCD_DATA[2].IN3
mCCD_DATA[3] => mCCD_DATA[3].IN3
mCCD_DATA[4] => mCCD_DATA[4].IN3
mCCD_DATA[5] => mCCD_DATA[5].IN3
mCCD_DATA[6] => mCCD_DATA[6].IN3
mCCD_DATA[7] => mCCD_DATA[7].IN3
mCCD_DATA[8] => mCCD_DATA[8].IN3
mCCD_DATA[9] => mCCD_DATA[9].IN3
X_Cont[0] => X_Cont[0].IN3
X_Cont[1] => X_Cont[1].IN3
X_Cont[2] => X_Cont[2].IN3
X_Cont[3] => X_Cont[3].IN3
X_Cont[4] => X_Cont[4].IN3
X_Cont[5] => X_Cont[5].IN3
X_Cont[6] => X_Cont[6].IN3
X_Cont[7] => X_Cont[7].IN3
X_Cont[8] => X_Cont[8].IN3
X_Cont[9] => X_Cont[9].IN3
X_Cont[10] => X_Cont[10].IN3
X_Cont[11] => X_Cont[11].IN3
X_Cont[12] => X_Cont[12].IN3
X_Cont[13] => X_Cont[13].IN3
X_Cont[14] => X_Cont[14].IN3
X_Cont[15] => X_Cont[15].IN3
VGA_CLK => VGA_CLK.IN3
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Cont[0] => READ_Cont[0].IN3
READ_Cont[1] => READ_Cont[1].IN3
READ_Cont[2] => READ_Cont[2].IN3
READ_Cont[3] => READ_Cont[3].IN3
READ_Cont[4] => READ_Cont[4].IN3
READ_Cont[5] => READ_Cont[5].IN3
READ_Cont[6] => READ_Cont[6].IN3
READ_Cont[7] => READ_Cont[7].IN3
READ_Cont[8] => READ_Cont[8].IN3
READ_Cont[9] => READ_Cont[9].IN3
READ_Cont[10] => READ_Cont[10].IN3
READ_Cont[11] => READ_Cont[11].IN3
READ_Cont[12] => READ_Cont[12].IN3
taps0x[0] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[1] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[2] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[3] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[4] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[5] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[6] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[7] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[8] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[9] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[0] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[1] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[2] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[3] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[4] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[5] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[6] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[7] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[8] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[9] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
wren_a => altsyncram_iup1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iup1:auto_generated.data_a[0]
data_a[1] => altsyncram_iup1:auto_generated.data_a[1]
data_a[2] => altsyncram_iup1:auto_generated.data_a[2]
data_a[3] => altsyncram_iup1:auto_generated.data_a[3]
data_a[4] => altsyncram_iup1:auto_generated.data_a[4]
data_a[5] => altsyncram_iup1:auto_generated.data_a[5]
data_a[6] => altsyncram_iup1:auto_generated.data_a[6]
data_a[7] => altsyncram_iup1:auto_generated.data_a[7]
data_a[8] => altsyncram_iup1:auto_generated.data_a[8]
data_a[9] => altsyncram_iup1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_iup1:auto_generated.address_a[0]
address_a[1] => altsyncram_iup1:auto_generated.address_a[1]
address_a[2] => altsyncram_iup1:auto_generated.address_a[2]
address_a[3] => altsyncram_iup1:auto_generated.address_a[3]
address_a[4] => altsyncram_iup1:auto_generated.address_a[4]
address_a[5] => altsyncram_iup1:auto_generated.address_a[5]
address_a[6] => altsyncram_iup1:auto_generated.address_a[6]
address_a[7] => altsyncram_iup1:auto_generated.address_a[7]
address_a[8] => altsyncram_iup1:auto_generated.address_a[8]
address_a[9] => altsyncram_iup1:auto_generated.address_a[9]
address_a[10] => altsyncram_iup1:auto_generated.address_a[10]
address_a[11] => altsyncram_iup1:auto_generated.address_a[11]
address_b[0] => altsyncram_iup1:auto_generated.address_b[0]
address_b[1] => altsyncram_iup1:auto_generated.address_b[1]
address_b[2] => altsyncram_iup1:auto_generated.address_b[2]
address_b[3] => altsyncram_iup1:auto_generated.address_b[3]
address_b[4] => altsyncram_iup1:auto_generated.address_b[4]
address_b[5] => altsyncram_iup1:auto_generated.address_b[5]
address_b[6] => altsyncram_iup1:auto_generated.address_b[6]
address_b[7] => altsyncram_iup1:auto_generated.address_b[7]
address_b[8] => altsyncram_iup1:auto_generated.address_b[8]
address_b[9] => altsyncram_iup1:auto_generated.address_b[9]
address_b[10] => altsyncram_iup1:auto_generated.address_b[10]
address_b[11] => altsyncram_iup1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iup1:auto_generated.clock0
clock1 => altsyncram_iup1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_iup1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iup1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iup1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iup1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iup1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iup1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iup1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iup1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iup1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iup1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
wren_a => altsyncram_iup1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iup1:auto_generated.data_a[0]
data_a[1] => altsyncram_iup1:auto_generated.data_a[1]
data_a[2] => altsyncram_iup1:auto_generated.data_a[2]
data_a[3] => altsyncram_iup1:auto_generated.data_a[3]
data_a[4] => altsyncram_iup1:auto_generated.data_a[4]
data_a[5] => altsyncram_iup1:auto_generated.data_a[5]
data_a[6] => altsyncram_iup1:auto_generated.data_a[6]
data_a[7] => altsyncram_iup1:auto_generated.data_a[7]
data_a[8] => altsyncram_iup1:auto_generated.data_a[8]
data_a[9] => altsyncram_iup1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_iup1:auto_generated.address_a[0]
address_a[1] => altsyncram_iup1:auto_generated.address_a[1]
address_a[2] => altsyncram_iup1:auto_generated.address_a[2]
address_a[3] => altsyncram_iup1:auto_generated.address_a[3]
address_a[4] => altsyncram_iup1:auto_generated.address_a[4]
address_a[5] => altsyncram_iup1:auto_generated.address_a[5]
address_a[6] => altsyncram_iup1:auto_generated.address_a[6]
address_a[7] => altsyncram_iup1:auto_generated.address_a[7]
address_a[8] => altsyncram_iup1:auto_generated.address_a[8]
address_a[9] => altsyncram_iup1:auto_generated.address_a[9]
address_a[10] => altsyncram_iup1:auto_generated.address_a[10]
address_a[11] => altsyncram_iup1:auto_generated.address_a[11]
address_b[0] => altsyncram_iup1:auto_generated.address_b[0]
address_b[1] => altsyncram_iup1:auto_generated.address_b[1]
address_b[2] => altsyncram_iup1:auto_generated.address_b[2]
address_b[3] => altsyncram_iup1:auto_generated.address_b[3]
address_b[4] => altsyncram_iup1:auto_generated.address_b[4]
address_b[5] => altsyncram_iup1:auto_generated.address_b[5]
address_b[6] => altsyncram_iup1:auto_generated.address_b[6]
address_b[7] => altsyncram_iup1:auto_generated.address_b[7]
address_b[8] => altsyncram_iup1:auto_generated.address_b[8]
address_b[9] => altsyncram_iup1:auto_generated.address_b[9]
address_b[10] => altsyncram_iup1:auto_generated.address_b[10]
address_b[11] => altsyncram_iup1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iup1:auto_generated.clock0
clock1 => altsyncram_iup1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_iup1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iup1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iup1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iup1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iup1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iup1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iup1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iup1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iup1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iup1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
wren_a => altsyncram_iup1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iup1:auto_generated.data_a[0]
data_a[1] => altsyncram_iup1:auto_generated.data_a[1]
data_a[2] => altsyncram_iup1:auto_generated.data_a[2]
data_a[3] => altsyncram_iup1:auto_generated.data_a[3]
data_a[4] => altsyncram_iup1:auto_generated.data_a[4]
data_a[5] => altsyncram_iup1:auto_generated.data_a[5]
data_a[6] => altsyncram_iup1:auto_generated.data_a[6]
data_a[7] => altsyncram_iup1:auto_generated.data_a[7]
data_a[8] => altsyncram_iup1:auto_generated.data_a[8]
data_a[9] => altsyncram_iup1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_iup1:auto_generated.address_a[0]
address_a[1] => altsyncram_iup1:auto_generated.address_a[1]
address_a[2] => altsyncram_iup1:auto_generated.address_a[2]
address_a[3] => altsyncram_iup1:auto_generated.address_a[3]
address_a[4] => altsyncram_iup1:auto_generated.address_a[4]
address_a[5] => altsyncram_iup1:auto_generated.address_a[5]
address_a[6] => altsyncram_iup1:auto_generated.address_a[6]
address_a[7] => altsyncram_iup1:auto_generated.address_a[7]
address_a[8] => altsyncram_iup1:auto_generated.address_a[8]
address_a[9] => altsyncram_iup1:auto_generated.address_a[9]
address_a[10] => altsyncram_iup1:auto_generated.address_a[10]
address_a[11] => altsyncram_iup1:auto_generated.address_a[11]
address_b[0] => altsyncram_iup1:auto_generated.address_b[0]
address_b[1] => altsyncram_iup1:auto_generated.address_b[1]
address_b[2] => altsyncram_iup1:auto_generated.address_b[2]
address_b[3] => altsyncram_iup1:auto_generated.address_b[3]
address_b[4] => altsyncram_iup1:auto_generated.address_b[4]
address_b[5] => altsyncram_iup1:auto_generated.address_b[5]
address_b[6] => altsyncram_iup1:auto_generated.address_b[6]
address_b[7] => altsyncram_iup1:auto_generated.address_b[7]
address_b[8] => altsyncram_iup1:auto_generated.address_b[8]
address_b[9] => altsyncram_iup1:auto_generated.address_b[9]
address_b[10] => altsyncram_iup1:auto_generated.address_b[10]
address_b[11] => altsyncram_iup1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iup1:auto_generated.clock0
clock1 => altsyncram_iup1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_iup1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iup1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iup1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iup1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iup1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iup1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iup1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iup1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iup1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iup1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin
CLK => rD1[0].CLK
CLK => rD1[1].CLK
CLK => rD1[2].CLK
CLK => rD1[3].CLK
CLK => rD1[4].CLK
CLK => rD1[5].CLK
CLK => rD1[6].CLK
CLK => rD1[7].CLK
CLK => rD1[8].CLK
CLK => rD1[9].CLK
CLK => rD0[0].CLK
CLK => rD0[1].CLK
CLK => rD0[2].CLK
CLK => rD0[3].CLK
CLK => rD0[4].CLK
CLK => rD0[5].CLK
CLK => rD0[6].CLK
CLK => rD0[7].CLK
CLK => rD0[8].CLK
CLK => rD0[9].CLK
CLK => B[0]~reg0.CLK
CLK => B[1]~reg0.CLK
CLK => B[2]~reg0.CLK
CLK => B[3]~reg0.CLK
CLK => B[4]~reg0.CLK
CLK => B[5]~reg0.CLK
CLK => B[6]~reg0.CLK
CLK => B[7]~reg0.CLK
CLK => B[8]~reg0.CLK
CLK => B[9]~reg0.CLK
CLK => G[0]~reg0.CLK
CLK => G[1]~reg0.CLK
CLK => G[2]~reg0.CLK
CLK => G[3]~reg0.CLK
CLK => G[4]~reg0.CLK
CLK => G[5]~reg0.CLK
CLK => G[6]~reg0.CLK
CLK => G[7]~reg0.CLK
CLK => G[8]~reg0.CLK
CLK => G[9]~reg0.CLK
CLK => R[0]~reg0.CLK
CLK => R[1]~reg0.CLK
CLK => R[2]~reg0.CLK
CLK => R[3]~reg0.CLK
CLK => R[4]~reg0.CLK
CLK => R[5]~reg0.CLK
CLK => R[6]~reg0.CLK
CLK => R[7]~reg0.CLK
CLK => R[8]~reg0.CLK
CLK => R[9]~reg0.CLK
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => R.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => G.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
RST_N => B.OUTPUTSELECT
DATA_EN => ~NO_FANOUT~
D0[0] => Add1.IN10
D0[0] => Mux9.IN0
D0[0] => Mux29.IN0
D0[0] => rD0[0].DATAIN
D0[1] => Add1.IN9
D0[1] => Mux8.IN0
D0[1] => Mux28.IN0
D0[1] => rD0[1].DATAIN
D0[2] => Add1.IN8
D0[2] => Mux7.IN0
D0[2] => Mux27.IN0
D0[2] => rD0[2].DATAIN
D0[3] => Add1.IN7
D0[3] => Mux6.IN0
D0[3] => Mux26.IN0
D0[3] => rD0[3].DATAIN
D0[4] => Add1.IN6
D0[4] => Mux5.IN0
D0[4] => Mux25.IN0
D0[4] => rD0[4].DATAIN
D0[5] => Add1.IN5
D0[5] => Mux4.IN0
D0[5] => Mux24.IN0
D0[5] => rD0[5].DATAIN
D0[6] => Add1.IN4
D0[6] => Mux3.IN0
D0[6] => Mux23.IN0
D0[6] => rD0[6].DATAIN
D0[7] => Add1.IN3
D0[7] => Mux2.IN0
D0[7] => Mux22.IN0
D0[7] => rD0[7].DATAIN
D0[8] => Add1.IN2
D0[8] => Mux1.IN0
D0[8] => Mux21.IN0
D0[8] => rD0[8].DATAIN
D0[9] => Add1.IN1
D0[9] => Mux0.IN0
D0[9] => Mux20.IN0
D0[9] => rD0[9].DATAIN
D1[0] => Add0.IN10
D1[0] => Mux9.IN1
D1[0] => Mux29.IN1
D1[0] => rD1[0].DATAIN
D1[1] => Add0.IN9
D1[1] => Mux8.IN1
D1[1] => Mux28.IN1
D1[1] => rD1[1].DATAIN
D1[2] => Add0.IN8
D1[2] => Mux7.IN1
D1[2] => Mux27.IN1
D1[2] => rD1[2].DATAIN
D1[3] => Add0.IN7
D1[3] => Mux6.IN1
D1[3] => Mux26.IN1
D1[3] => rD1[3].DATAIN
D1[4] => Add0.IN6
D1[4] => Mux5.IN1
D1[4] => Mux25.IN1
D1[4] => rD1[4].DATAIN
D1[5] => Add0.IN5
D1[5] => Mux4.IN1
D1[5] => Mux24.IN1
D1[5] => rD1[5].DATAIN
D1[6] => Add0.IN4
D1[6] => Mux3.IN1
D1[6] => Mux23.IN1
D1[6] => rD1[6].DATAIN
D1[7] => Add0.IN3
D1[7] => Mux2.IN1
D1[7] => Mux22.IN1
D1[7] => rD1[7].DATAIN
D1[8] => Add0.IN2
D1[8] => Mux1.IN1
D1[8] => Mux21.IN1
D1[8] => rD1[8].DATAIN
D1[9] => Add0.IN1
D1[9] => Mux0.IN1
D1[9] => Mux20.IN1
D1[9] => rD1[9].DATAIN
X => Mux0.IN2
X => Mux1.IN2
X => Mux2.IN2
X => Mux3.IN2
X => Mux4.IN2
X => Mux5.IN2
X => Mux6.IN2
X => Mux7.IN2
X => Mux8.IN2
X => Mux9.IN2
X => Mux10.IN4
X => Mux11.IN4
X => Mux12.IN4
X => Mux13.IN4
X => Mux14.IN4
X => Mux15.IN4
X => Mux16.IN4
X => Mux17.IN4
X => Mux18.IN4
X => Mux19.IN4
X => Mux20.IN2
X => Mux21.IN2
X => Mux22.IN2
X => Mux23.IN2
X => Mux24.IN2
X => Mux25.IN2
X => Mux26.IN2
X => Mux27.IN2
X => Mux28.IN2
X => Mux29.IN2
Y => Mux0.IN3
Y => Mux1.IN3
Y => Mux2.IN3
Y => Mux3.IN3
Y => Mux4.IN3
Y => Mux5.IN3
Y => Mux6.IN3
Y => Mux7.IN3
Y => Mux8.IN3
Y => Mux9.IN3
Y => Mux10.IN5
Y => Mux11.IN5
Y => Mux12.IN5
Y => Mux13.IN5
Y => Mux14.IN5
Y => Mux15.IN5
Y => Mux16.IN5
Y => Mux17.IN5
Y => Mux18.IN5
Y => Mux19.IN5
Y => Mux20.IN3
Y => Mux21.IN3
Y => Mux22.IN3
Y => Mux23.IN3
Y => Mux24.IN3
Y => Mux25.IN3
Y => Mux26.IN3
Y => Mux27.IN3
Y => Mux28.IN3
Y => Mux29.IN3
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[8] <= G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[9] <= G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter
clk => clk.IN11
r[0] => pixel_in[16].IN1
r[1] => pixel_in[17].IN1
r[2] => pixel_in[18].IN1
r[3] => pixel_in[19].IN1
r[4] => pixel_in[20].IN1
r[5] => pixel_in[21].IN1
r[6] => pixel_in[22].IN1
r[7] => pixel_in[23].IN1
b[0] => pixel_in[0].IN1
b[1] => pixel_in[1].IN1
b[2] => pixel_in[2].IN1
b[3] => pixel_in[3].IN1
b[4] => pixel_in[4].IN1
b[5] => pixel_in[5].IN1
b[6] => pixel_in[6].IN1
b[7] => pixel_in[7].IN1
g[0] => pixel_in[8].IN1
g[1] => pixel_in[9].IN1
g[2] => pixel_in[10].IN1
g[3] => pixel_in[11].IN1
g[4] => pixel_in[12].IN1
g[5] => pixel_in[13].IN1
g[6] => pixel_in[14].IN1
g[7] => pixel_in[15].IN1
col[0] => col[0].IN3
col[1] => col[1].IN3
col[2] => col[2].IN3
col[3] => col[3].IN3
col[4] => col[4].IN3
col[5] => col[5].IN3
col[6] => col[6].IN3
col[7] => col[7].IN3
col[8] => col[8].IN3
col[9] => col[9].IN3
col[10] => col[10].IN2
col[11] => col[11].IN2
col[12] => col[12].IN2
x_count[0] => x_count[0].IN1
x_count[1] => x_count[1].IN1
x_count[2] => x_count[2].IN1
x_count[3] => x_count[3].IN1
x_count[4] => x_count[4].IN1
x_count[5] => x_count[5].IN1
x_count[6] => x_count[6].IN1
x_count[7] => x_count[7].IN1
x_count[8] => x_count[8].IN1
x_count[9] => x_count[9].IN1
x_count[10] => x_count[10].IN1
x_count[11] => x_count[11].IN1
x_count[12] => x_count[12].IN1
en => ~NO_FANOUT~
filt_sel => ~NO_FANOUT~
out_r[0] <= rowRam:r10.data_out
out_r[1] <= rowRam:r10.data_out
out_r[2] <= rowRam:r10.data_out
out_r[3] <= rowRam:r10.data_out
out_r[4] <= rowRam:r10.data_out
out_r[5] <= rowRam:r10.data_out
out_r[6] <= rowRam:r10.data_out
out_r[7] <= rowRam:r10.data_out
out_g[0] <= rowRam:r10.data_out
out_g[1] <= rowRam:r10.data_out
out_g[2] <= rowRam:r10.data_out
out_g[3] <= rowRam:r10.data_out
out_g[4] <= rowRam:r10.data_out
out_g[5] <= rowRam:r10.data_out
out_g[6] <= rowRam:r10.data_out
out_g[7] <= rowRam:r10.data_out
out_b[0] <= rowRam:r10.data_out
out_b[1] <= rowRam:r10.data_out
out_b[2] <= rowRam:r10.data_out
out_b[3] <= rowRam:r10.data_out
out_b[4] <= rowRam:r10.data_out
out_b[5] <= rowRam:r10.data_out
out_b[6] <= rowRam:r10.data_out
out_b[7] <= rowRam:r10.data_out


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|row_shift_en_gen:en_gen0
col[0] => LessThan0.IN26
col[0] => LessThan2.IN26
col[0] => LessThan4.IN26
col[0] => LessThan6.IN26
col[0] => LessThan8.IN26
col[0] => LessThan10.IN26
col[0] => LessThan12.IN26
col[0] => LessThan14.IN26
col[0] => LessThan16.IN26
col[0] => LessThan18.IN26
col[0] => LessThan20.IN26
col[1] => LessThan0.IN25
col[1] => LessThan2.IN25
col[1] => LessThan4.IN25
col[1] => LessThan6.IN25
col[1] => LessThan8.IN25
col[1] => LessThan10.IN25
col[1] => LessThan12.IN25
col[1] => LessThan14.IN25
col[1] => LessThan16.IN25
col[1] => LessThan18.IN25
col[1] => LessThan20.IN25
col[2] => LessThan0.IN24
col[2] => LessThan2.IN24
col[2] => LessThan4.IN24
col[2] => LessThan6.IN24
col[2] => LessThan8.IN24
col[2] => LessThan10.IN24
col[2] => LessThan12.IN24
col[2] => LessThan14.IN24
col[2] => LessThan16.IN24
col[2] => LessThan18.IN24
col[2] => LessThan20.IN24
col[3] => LessThan0.IN23
col[3] => LessThan2.IN23
col[3] => LessThan4.IN23
col[3] => LessThan6.IN23
col[3] => LessThan8.IN23
col[3] => LessThan10.IN23
col[3] => LessThan12.IN23
col[3] => LessThan14.IN23
col[3] => LessThan16.IN23
col[3] => LessThan18.IN23
col[3] => LessThan20.IN23
col[4] => LessThan0.IN22
col[4] => LessThan2.IN22
col[4] => LessThan4.IN22
col[4] => LessThan6.IN22
col[4] => LessThan8.IN22
col[4] => LessThan10.IN22
col[4] => LessThan12.IN22
col[4] => LessThan14.IN22
col[4] => LessThan16.IN22
col[4] => LessThan18.IN22
col[4] => LessThan20.IN22
col[5] => LessThan0.IN21
col[5] => LessThan2.IN21
col[5] => LessThan4.IN21
col[5] => LessThan6.IN21
col[5] => LessThan8.IN21
col[5] => LessThan10.IN21
col[5] => LessThan12.IN21
col[5] => LessThan14.IN21
col[5] => LessThan16.IN21
col[5] => LessThan18.IN21
col[5] => LessThan20.IN21
col[6] => LessThan0.IN20
col[6] => LessThan2.IN20
col[6] => LessThan4.IN20
col[6] => LessThan6.IN20
col[6] => LessThan8.IN20
col[6] => LessThan10.IN20
col[6] => LessThan12.IN20
col[6] => LessThan14.IN20
col[6] => LessThan16.IN20
col[6] => LessThan18.IN20
col[6] => LessThan20.IN20
col[7] => LessThan0.IN19
col[7] => LessThan2.IN19
col[7] => LessThan4.IN19
col[7] => LessThan6.IN19
col[7] => LessThan8.IN19
col[7] => LessThan10.IN19
col[7] => LessThan12.IN19
col[7] => LessThan14.IN19
col[7] => LessThan16.IN19
col[7] => LessThan18.IN19
col[7] => LessThan20.IN19
col[8] => LessThan0.IN18
col[8] => LessThan2.IN18
col[8] => LessThan4.IN18
col[8] => LessThan6.IN18
col[8] => LessThan8.IN18
col[8] => LessThan10.IN18
col[8] => LessThan12.IN18
col[8] => LessThan14.IN18
col[8] => LessThan16.IN18
col[8] => LessThan18.IN18
col[8] => LessThan20.IN18
col[9] => LessThan0.IN17
col[9] => LessThan2.IN17
col[9] => LessThan4.IN17
col[9] => LessThan6.IN17
col[9] => LessThan8.IN17
col[9] => LessThan10.IN17
col[9] => LessThan12.IN17
col[9] => LessThan14.IN17
col[9] => LessThan16.IN17
col[9] => LessThan18.IN17
col[9] => LessThan20.IN17
col[10] => LessThan0.IN16
col[10] => LessThan2.IN16
col[10] => LessThan4.IN16
col[10] => LessThan6.IN16
col[10] => LessThan8.IN16
col[10] => LessThan10.IN16
col[10] => LessThan12.IN16
col[10] => LessThan14.IN16
col[10] => LessThan16.IN16
col[10] => LessThan18.IN16
col[10] => LessThan20.IN16
col[11] => LessThan0.IN15
col[11] => LessThan2.IN15
col[11] => LessThan4.IN15
col[11] => LessThan6.IN15
col[11] => LessThan8.IN15
col[11] => LessThan10.IN15
col[11] => LessThan12.IN15
col[11] => LessThan14.IN15
col[11] => LessThan16.IN15
col[11] => LessThan18.IN15
col[11] => LessThan20.IN15
col[12] => LessThan0.IN14
col[12] => LessThan2.IN14
col[12] => LessThan4.IN14
col[12] => LessThan6.IN14
col[12] => LessThan8.IN14
col[12] => LessThan10.IN14
col[12] => LessThan12.IN14
col[12] => LessThan14.IN14
col[12] => LessThan16.IN14
col[12] => LessThan18.IN14
col[12] => LessThan20.IN14
x_count[0] => LessThan1.IN26
x_count[0] => LessThan3.IN26
x_count[0] => LessThan5.IN26
x_count[0] => LessThan7.IN26
x_count[0] => LessThan9.IN26
x_count[0] => LessThan11.IN26
x_count[0] => LessThan13.IN26
x_count[0] => LessThan15.IN26
x_count[0] => LessThan17.IN26
x_count[0] => LessThan19.IN26
x_count[0] => LessThan21.IN26
x_count[1] => LessThan1.IN25
x_count[1] => LessThan3.IN25
x_count[1] => LessThan5.IN25
x_count[1] => LessThan7.IN25
x_count[1] => LessThan9.IN25
x_count[1] => LessThan11.IN25
x_count[1] => LessThan13.IN25
x_count[1] => LessThan15.IN25
x_count[1] => LessThan17.IN25
x_count[1] => LessThan19.IN25
x_count[1] => LessThan21.IN25
x_count[2] => LessThan1.IN24
x_count[2] => LessThan3.IN24
x_count[2] => LessThan5.IN24
x_count[2] => LessThan7.IN24
x_count[2] => LessThan9.IN24
x_count[2] => LessThan11.IN24
x_count[2] => LessThan13.IN24
x_count[2] => LessThan15.IN24
x_count[2] => LessThan17.IN24
x_count[2] => LessThan19.IN24
x_count[2] => LessThan21.IN24
x_count[3] => LessThan1.IN23
x_count[3] => LessThan3.IN23
x_count[3] => LessThan5.IN23
x_count[3] => LessThan7.IN23
x_count[3] => LessThan9.IN23
x_count[3] => LessThan11.IN23
x_count[3] => LessThan13.IN23
x_count[3] => LessThan15.IN23
x_count[3] => LessThan17.IN23
x_count[3] => LessThan19.IN23
x_count[3] => LessThan21.IN23
x_count[4] => LessThan1.IN22
x_count[4] => LessThan3.IN22
x_count[4] => LessThan5.IN22
x_count[4] => LessThan7.IN22
x_count[4] => LessThan9.IN22
x_count[4] => LessThan11.IN22
x_count[4] => LessThan13.IN22
x_count[4] => LessThan15.IN22
x_count[4] => LessThan17.IN22
x_count[4] => LessThan19.IN22
x_count[4] => LessThan21.IN22
x_count[5] => LessThan1.IN21
x_count[5] => LessThan3.IN21
x_count[5] => LessThan5.IN21
x_count[5] => LessThan7.IN21
x_count[5] => LessThan9.IN21
x_count[5] => LessThan11.IN21
x_count[5] => LessThan13.IN21
x_count[5] => LessThan15.IN21
x_count[5] => LessThan17.IN21
x_count[5] => LessThan19.IN21
x_count[5] => LessThan21.IN21
x_count[6] => LessThan1.IN20
x_count[6] => LessThan3.IN20
x_count[6] => LessThan5.IN20
x_count[6] => LessThan7.IN20
x_count[6] => LessThan9.IN20
x_count[6] => LessThan11.IN20
x_count[6] => LessThan13.IN20
x_count[6] => LessThan15.IN20
x_count[6] => LessThan17.IN20
x_count[6] => LessThan19.IN20
x_count[6] => LessThan21.IN20
x_count[7] => LessThan1.IN19
x_count[7] => LessThan3.IN19
x_count[7] => LessThan5.IN19
x_count[7] => LessThan7.IN19
x_count[7] => LessThan9.IN19
x_count[7] => LessThan11.IN19
x_count[7] => LessThan13.IN19
x_count[7] => LessThan15.IN19
x_count[7] => LessThan17.IN19
x_count[7] => LessThan19.IN19
x_count[7] => LessThan21.IN19
x_count[8] => LessThan1.IN18
x_count[8] => LessThan3.IN18
x_count[8] => LessThan5.IN18
x_count[8] => LessThan7.IN18
x_count[8] => LessThan9.IN18
x_count[8] => LessThan11.IN18
x_count[8] => LessThan13.IN18
x_count[8] => LessThan15.IN18
x_count[8] => LessThan17.IN18
x_count[8] => LessThan19.IN18
x_count[8] => LessThan21.IN18
x_count[9] => LessThan1.IN17
x_count[9] => LessThan3.IN17
x_count[9] => LessThan5.IN17
x_count[9] => LessThan7.IN17
x_count[9] => LessThan9.IN17
x_count[9] => LessThan11.IN17
x_count[9] => LessThan13.IN17
x_count[9] => LessThan15.IN17
x_count[9] => LessThan17.IN17
x_count[9] => LessThan19.IN17
x_count[9] => LessThan21.IN17
x_count[10] => LessThan1.IN16
x_count[10] => LessThan3.IN16
x_count[10] => LessThan5.IN16
x_count[10] => LessThan7.IN16
x_count[10] => LessThan9.IN16
x_count[10] => LessThan11.IN16
x_count[10] => LessThan13.IN16
x_count[10] => LessThan15.IN16
x_count[10] => LessThan17.IN16
x_count[10] => LessThan19.IN16
x_count[10] => LessThan21.IN16
x_count[11] => LessThan1.IN15
x_count[11] => LessThan3.IN15
x_count[11] => LessThan5.IN15
x_count[11] => LessThan7.IN15
x_count[11] => LessThan9.IN15
x_count[11] => LessThan11.IN15
x_count[11] => LessThan13.IN15
x_count[11] => LessThan15.IN15
x_count[11] => LessThan17.IN15
x_count[11] => LessThan19.IN15
x_count[11] => LessThan21.IN15
x_count[12] => LessThan1.IN14
x_count[12] => LessThan3.IN14
x_count[12] => LessThan5.IN14
x_count[12] => LessThan7.IN14
x_count[12] => LessThan9.IN14
x_count[12] => LessThan11.IN14
x_count[12] => LessThan13.IN14
x_count[12] => LessThan15.IN14
x_count[12] => LessThan17.IN14
x_count[12] => LessThan19.IN14
x_count[12] => LessThan21.IN14
en0 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en1 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en2 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en3 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en4 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en5 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en6 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en7 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en8 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en9 <= always0.DB_MAX_OUTPUT_PORT_TYPE
en10 <= always0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0
ref[0] => ref[0].IN5
ref[1] => ref[1].IN2
ref[2] => ref[2].IN1
ref[3] => Add0.IN17
ref[3] => Add1.IN16
ref[3] => Add2.IN17
ref[3] => Add3.IN15
ref[3] => Add4.IN17
ref[3] => Add5.IN16
ref[3] => Add6.IN17
ref[3] => Add7.IN14
ref[3] => Add8.IN17
ref[3] => Add9.IN16
ref[3] => adr0[3].DATAIN
ref[4] => Add0.IN16
ref[4] => Add1.IN15
ref[4] => Add2.IN16
ref[4] => Add3.IN14
ref[4] => Add4.IN16
ref[4] => Add5.IN15
ref[4] => Add6.IN16
ref[4] => Add7.IN13
ref[4] => Add8.IN16
ref[4] => Add9.IN15
ref[4] => adr0[4].DATAIN
ref[5] => Add0.IN15
ref[5] => Add1.IN14
ref[5] => Add2.IN15
ref[5] => Add3.IN13
ref[5] => Add4.IN15
ref[5] => Add5.IN14
ref[5] => Add6.IN15
ref[5] => Add7.IN12
ref[5] => Add8.IN15
ref[5] => Add9.IN14
ref[5] => adr0[5].DATAIN
ref[6] => Add0.IN14
ref[6] => Add1.IN13
ref[6] => Add2.IN14
ref[6] => Add3.IN12
ref[6] => Add4.IN14
ref[6] => Add5.IN13
ref[6] => Add6.IN14
ref[6] => Add7.IN11
ref[6] => Add8.IN14
ref[6] => Add9.IN13
ref[6] => adr0[6].DATAIN
ref[7] => Add0.IN13
ref[7] => Add1.IN12
ref[7] => Add2.IN13
ref[7] => Add3.IN11
ref[7] => Add4.IN13
ref[7] => Add5.IN12
ref[7] => Add6.IN13
ref[7] => Add7.IN10
ref[7] => Add8.IN13
ref[7] => Add9.IN12
ref[7] => adr0[7].DATAIN
ref[8] => Add0.IN12
ref[8] => Add1.IN11
ref[8] => Add2.IN12
ref[8] => Add3.IN10
ref[8] => Add4.IN12
ref[8] => Add5.IN11
ref[8] => Add6.IN12
ref[8] => Add7.IN9
ref[8] => Add8.IN12
ref[8] => Add9.IN11
ref[8] => adr0[8].DATAIN
ref[9] => Add0.IN11
ref[9] => Add1.IN10
ref[9] => Add2.IN11
ref[9] => Add3.IN9
ref[9] => Add4.IN11
ref[9] => Add5.IN10
ref[9] => Add6.IN11
ref[9] => Add7.IN8
ref[9] => Add8.IN11
ref[9] => Add9.IN10
ref[9] => adr0[9].DATAIN
max[0] => max[0].IN10
max[1] => max[1].IN10
max[2] => max[2].IN10
max[3] => max[3].IN10
max[4] => max[4].IN10
max[5] => max[5].IN10
max[6] => max[6].IN10
max[7] => max[7].IN10
max[8] => max[8].IN10
max[9] => max[9].IN10
adr0[0] <= ref[0].DB_MAX_OUTPUT_PORT_TYPE
adr0[1] <= ref[1].DB_MAX_OUTPUT_PORT_TYPE
adr0[2] <= ref[2].DB_MAX_OUTPUT_PORT_TYPE
adr0[3] <= ref[3].DB_MAX_OUTPUT_PORT_TYPE
adr0[4] <= ref[4].DB_MAX_OUTPUT_PORT_TYPE
adr0[5] <= ref[5].DB_MAX_OUTPUT_PORT_TYPE
adr0[6] <= ref[6].DB_MAX_OUTPUT_PORT_TYPE
adr0[7] <= ref[7].DB_MAX_OUTPUT_PORT_TYPE
adr0[8] <= ref[8].DB_MAX_OUTPUT_PORT_TYPE
adr0[9] <= ref[9].DB_MAX_OUTPUT_PORT_TYPE
adr1[0] <= sat_adr:as1.port2
adr1[1] <= sat_adr:as1.port2
adr1[2] <= sat_adr:as1.port2
adr1[3] <= sat_adr:as1.port2
adr1[4] <= sat_adr:as1.port2
adr1[5] <= sat_adr:as1.port2
adr1[6] <= sat_adr:as1.port2
adr1[7] <= sat_adr:as1.port2
adr1[8] <= sat_adr:as1.port2
adr1[9] <= sat_adr:as1.port2
adr2[0] <= sat_adr:as2.port2
adr2[1] <= sat_adr:as2.port2
adr2[2] <= sat_adr:as2.port2
adr2[3] <= sat_adr:as2.port2
adr2[4] <= sat_adr:as2.port2
adr2[5] <= sat_adr:as2.port2
adr2[6] <= sat_adr:as2.port2
adr2[7] <= sat_adr:as2.port2
adr2[8] <= sat_adr:as2.port2
adr2[9] <= sat_adr:as2.port2
adr3[0] <= sat_adr:as3.port2
adr3[1] <= sat_adr:as3.port2
adr3[2] <= sat_adr:as3.port2
adr3[3] <= sat_adr:as3.port2
adr3[4] <= sat_adr:as3.port2
adr3[5] <= sat_adr:as3.port2
adr3[6] <= sat_adr:as3.port2
adr3[7] <= sat_adr:as3.port2
adr3[8] <= sat_adr:as3.port2
adr3[9] <= sat_adr:as3.port2
adr4[0] <= sat_adr:as4.port2
adr4[1] <= sat_adr:as4.port2
adr4[2] <= sat_adr:as4.port2
adr4[3] <= sat_adr:as4.port2
adr4[4] <= sat_adr:as4.port2
adr4[5] <= sat_adr:as4.port2
adr4[6] <= sat_adr:as4.port2
adr4[7] <= sat_adr:as4.port2
adr4[8] <= sat_adr:as4.port2
adr4[9] <= sat_adr:as4.port2
adr5[0] <= sat_adr:as5.port2
adr5[1] <= sat_adr:as5.port2
adr5[2] <= sat_adr:as5.port2
adr5[3] <= sat_adr:as5.port2
adr5[4] <= sat_adr:as5.port2
adr5[5] <= sat_adr:as5.port2
adr5[6] <= sat_adr:as5.port2
adr5[7] <= sat_adr:as5.port2
adr5[8] <= sat_adr:as5.port2
adr5[9] <= sat_adr:as5.port2
adr6[0] <= sat_adr:as6.port2
adr6[1] <= sat_adr:as6.port2
adr6[2] <= sat_adr:as6.port2
adr6[3] <= sat_adr:as6.port2
adr6[4] <= sat_adr:as6.port2
adr6[5] <= sat_adr:as6.port2
adr6[6] <= sat_adr:as6.port2
adr6[7] <= sat_adr:as6.port2
adr6[8] <= sat_adr:as6.port2
adr6[9] <= sat_adr:as6.port2
adr7[0] <= sat_adr:as7.port2
adr7[1] <= sat_adr:as7.port2
adr7[2] <= sat_adr:as7.port2
adr7[3] <= sat_adr:as7.port2
adr7[4] <= sat_adr:as7.port2
adr7[5] <= sat_adr:as7.port2
adr7[6] <= sat_adr:as7.port2
adr7[7] <= sat_adr:as7.port2
adr7[8] <= sat_adr:as7.port2
adr7[9] <= sat_adr:as7.port2
adr8[0] <= sat_adr:as8.port2
adr8[1] <= sat_adr:as8.port2
adr8[2] <= sat_adr:as8.port2
adr8[3] <= sat_adr:as8.port2
adr8[4] <= sat_adr:as8.port2
adr8[5] <= sat_adr:as8.port2
adr8[6] <= sat_adr:as8.port2
adr8[7] <= sat_adr:as8.port2
adr8[8] <= sat_adr:as8.port2
adr8[9] <= sat_adr:as8.port2
adr9[0] <= sat_adr:as9.port2
adr9[1] <= sat_adr:as9.port2
adr9[2] <= sat_adr:as9.port2
adr9[3] <= sat_adr:as9.port2
adr9[4] <= sat_adr:as9.port2
adr9[5] <= sat_adr:as9.port2
adr9[6] <= sat_adr:as9.port2
adr9[7] <= sat_adr:as9.port2
adr9[8] <= sat_adr:as9.port2
adr9[9] <= sat_adr:as9.port2
adr10[0] <= sat_adr:as10.port2
adr10[1] <= sat_adr:as10.port2
adr10[2] <= sat_adr:as10.port2
adr10[3] <= sat_adr:as10.port2
adr10[4] <= sat_adr:as10.port2
adr10[5] <= sat_adr:as10.port2
adr10[6] <= sat_adr:as10.port2
adr10[7] <= sat_adr:as10.port2
adr10[8] <= sat_adr:as10.port2
adr10[9] <= sat_adr:as10.port2


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as1
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as2
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as3
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as4
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as5
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as6
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as7
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as8
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as9
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|shift_adr:shiftadrs0|sat_adr:as10
in[0] => LessThan0.IN10
in[0] => out.DATAA
in[1] => LessThan0.IN9
in[1] => out.DATAA
in[2] => LessThan0.IN8
in[2] => out.DATAA
in[3] => LessThan0.IN7
in[3] => out.DATAA
in[4] => LessThan0.IN6
in[4] => out.DATAA
in[5] => LessThan0.IN5
in[5] => out.DATAA
in[6] => LessThan0.IN4
in[6] => out.DATAA
in[7] => LessThan0.IN3
in[7] => out.DATAA
in[8] => LessThan0.IN2
in[8] => out.DATAA
in[9] => LessThan0.IN1
in[9] => out.DATAA
max[0] => LessThan0.IN20
max[1] => LessThan0.IN19
max[2] => LessThan0.IN18
max[3] => LessThan0.IN17
max[4] => LessThan0.IN16
max[5] => LessThan0.IN15
max[6] => LessThan0.IN14
max[7] => LessThan0.IN13
max[8] => LessThan0.IN12
max[9] => LessThan0.IN11
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r0
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r1
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r2
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r3
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r4
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r5
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r6
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r7
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r8
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r9
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_LB_RTL|gauss:gauss_filter|rowRam:r10
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => mem.CLK0
wr_en => mem.we_a.DATAIN
wr_en => mem.WE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
rd_adr[0] => mem.RADDR
rd_adr[1] => mem.RADDR1
rd_adr[2] => mem.RADDR2
rd_adr[3] => mem.RADDR3
rd_adr[4] => mem.RADDR4
rd_adr[5] => mem.RADDR5
rd_adr[6] => mem.RADDR6
rd_adr[7] => mem.RADDR7
rd_adr[8] => mem.RADDR8
rd_adr[9] => mem.RADDR9
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


