Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto da937e5ed37b40f6828cc69260383c50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_myip_v1_0_func_synth xil_defaultlib.tb_myip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.Adder
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.Simple_RAM
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.Compute_Processor
Compiling module unisims_ver.RAM64M(IS_WCLK_INVERTED=1'b1)
Compiling module unisims_ver.RAM64X1D(IS_WCLK_INVERTED=1'b1)
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Data_RAM
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.RES_RAM
Compiling module unisims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.Weight_RAM
Compiling module xil_defaultlib.myip
Compiling module xil_defaultlib.tb_myip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_myip_v1_0_func_synth
