{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620982150056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620982150056 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCDcount 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"BCDcount\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620982150068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620982150125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620982150125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620982150627 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620982150696 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620982151103 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1620982156044 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620982156127 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620982156127 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620982156127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620982156149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620982156150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620982156150 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620982156151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620982156152 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620982156152 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1620982156773 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCDcount.sdc " "Synopsys Design Constraints File file not found: 'BCDcount.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620982156774 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620982156774 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit0\[0\]~2\|combout " "Node \"LowDigit0\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~25\|datac " "Node \"LowDigit0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~25\|combout " "Node \"LowDigit0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0\[0\]~2\|datad " "Node \"LowDigit0\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""}  } { { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156775 ""}
{ "Warning" "WSTA_SCC_LOOP" "19 " "Found combinational loop of 19 nodes" { { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|combout " "Node \"LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~26\|datac " "Node \"LowDigit0~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~26\|combout " "Node \"LowDigit0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0\[1\]~6\|datad " "Node \"LowDigit0\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0\[1\]~6\|combout " "Node \"LowDigit0\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|dataa " "Node \"LessThan1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~26\|datad " "Node \"LowDigit0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~27\|datac " "Node \"LowDigit0~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~27\|combout " "Node \"LowDigit0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0\[2\]~10\|datad " "Node \"LowDigit0\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0\[2\]~10\|combout " "Node \"LowDigit0\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~27\|datad " "Node \"LowDigit0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|datab " "Node \"LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~28\|datac " "Node \"LowDigit0~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~28\|combout " "Node \"LowDigit0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0\[3\]~14\|datad " "Node \"LowDigit0\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0\[3\]~14\|combout " "Node \"LowDigit0\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~0\|datac " "Node \"LessThan1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit0~28\|datad " "Node \"LowDigit0~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156775 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156775 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit0~26\|combout " "Node \"HighDigit0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0\[0\]~2\|datad " "Node \"HighDigit0\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0\[0\]~2\|combout " "Node \"HighDigit0\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~26\|datad " "Node \"HighDigit0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""}  } { { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156776 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|combout " "Node \"LessThan2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~27\|datab " "Node \"HighDigit0~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~27\|combout " "Node \"HighDigit0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0\[1\]~6\|datad " "Node \"HighDigit0\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0\[1\]~6\|combout " "Node \"HighDigit0\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|dataa " "Node \"LessThan2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~27\|datad " "Node \"HighDigit0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~25\|datab " "Node \"HighDigit0~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~25\|combout " "Node \"HighDigit0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0\[3\]~14\|datad " "Node \"HighDigit0\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0\[3\]~14\|combout " "Node \"HighDigit0\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datac " "Node \"LessThan2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~28\|datab " "Node \"HighDigit0~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~28\|combout " "Node \"HighDigit0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0\[2\]~10\|datad " "Node \"HighDigit0\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0\[2\]~10\|combout " "Node \"HighDigit0\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "LessThan2~0\|datab " "Node \"LessThan2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit0~28\|datad " "Node \"HighDigit0~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156776 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit1\[0\]~2\|combout " "Node \"LowDigit1\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~25\|datac " "Node \"LowDigit1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~25\|combout " "Node \"LowDigit1~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1\[0\]~2\|datad " "Node \"LowDigit1\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156776 ""}  } { { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156776 ""}
{ "Warning" "WSTA_SCC_LOOP" "19 " "Found combinational loop of 19 nodes" { { "Warning" "WSTA_SCC_NODE" "LessThan3~0\|combout " "Node \"LessThan3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~28\|datac " "Node \"LowDigit1~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~28\|combout " "Node \"LowDigit1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1\[1\]~6\|datad " "Node \"LowDigit1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1\[1\]~6\|combout " "Node \"LowDigit1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LessThan3~0\|dataa " "Node \"LessThan3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~28\|datad " "Node \"LowDigit1~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~29\|datac " "Node \"LowDigit1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~29\|combout " "Node \"LowDigit1~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1\[2\]~10\|datad " "Node \"LowDigit1\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1\[2\]~10\|combout " "Node \"LowDigit1\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~29\|datad " "Node \"LowDigit1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LessThan3~0\|datab " "Node \"LessThan3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~31\|datac " "Node \"LowDigit1~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~31\|combout " "Node \"LowDigit1~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1\[3\]~14\|datad " "Node \"LowDigit1\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1\[3\]~14\|combout " "Node \"LowDigit1\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LessThan3~0\|datac " "Node \"LessThan3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit1~31\|datad " "Node \"LowDigit1~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156777 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit1\[0\]~2\|combout " "Node \"HighDigit1\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~26\|datad " "Node \"HighDigit1~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~26\|combout " "Node \"HighDigit1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1\[0\]~2\|datad " "Node \"HighDigit1\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""}  } { { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156777 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "LessThan4~0\|combout " "Node \"LessThan4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~27\|datab " "Node \"HighDigit1~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~27\|combout " "Node \"HighDigit1~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1\[1\]~6\|datad " "Node \"HighDigit1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1\[1\]~6\|combout " "Node \"HighDigit1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LessThan4~0\|dataa " "Node \"LessThan4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~27\|datad " "Node \"HighDigit1~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~28\|datab " "Node \"HighDigit1~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~28\|combout " "Node \"HighDigit1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1\[2\]~10\|datad " "Node \"HighDigit1\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1\[2\]~10\|combout " "Node \"HighDigit1\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~28\|datad " "Node \"HighDigit1~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LessThan4~0\|datab " "Node \"LessThan4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~25\|datab " "Node \"HighDigit1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1~25\|combout " "Node \"HighDigit1~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1\[3\]~14\|datad " "Node \"HighDigit1\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit1\[3\]~14\|combout " "Node \"HighDigit1\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""} { "Warning" "WSTA_SCC_NODE" "LessThan4~0\|datac " "Node \"LessThan4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156777 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156777 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "LowDigit2\[1\]~6\|combout " "Node \"LowDigit2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~29\|datac " "Node \"LowDigit2~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~29\|combout " "Node \"LowDigit2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~31\|datad " "Node \"LowDigit2~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~31\|combout " "Node \"LowDigit2~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~35\|datad " "Node \"LowDigit2~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~35\|combout " "Node \"LowDigit2~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2\[0\]~2\|datad " "Node \"LowDigit2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2\[0\]~2\|combout " "Node \"LowDigit2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~29\|datab " "Node \"LowDigit2~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~30\|datac " "Node \"LowDigit2~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~30\|combout " "Node \"LowDigit2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~31\|datae " "Node \"LowDigit2~31\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~35\|datab " "Node \"LowDigit2~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~32\|datab " "Node \"LowDigit2~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~32\|combout " "Node \"LowDigit2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2\[1\]~6\|datad " "Node \"LowDigit2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~34\|datab " "Node \"LowDigit2~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~34\|combout " "Node \"LowDigit2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2\[2\]~10\|datad " "Node \"LowDigit2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2\[2\]~10\|combout " "Node \"LowDigit2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~29\|datad " "Node \"LowDigit2~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~34\|datac " "Node \"LowDigit2~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~30\|datae " "Node \"LowDigit2~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~37\|datab " "Node \"LowDigit2~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~37\|combout " "Node \"LowDigit2~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2\[3\]~14\|datad " "Node \"LowDigit2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2\[3\]~14\|combout " "Node \"LowDigit2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~29\|datae " "Node \"LowDigit2~29\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~30\|dataf " "Node \"LowDigit2~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~37\|datac " "Node \"LowDigit2~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~30\|datad " "Node \"LowDigit2~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "LowDigit2~32\|datac " "Node \"LowDigit2~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""}  } { { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156778 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "HighDigit2\[2\]~10\|combout " "Node \"HighDigit2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~28\|datad " "Node \"HighDigit2~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~28\|combout " "Node \"HighDigit2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~33\|dataa " "Node \"HighDigit2~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~33\|combout " "Node \"HighDigit2~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2\[0\]~2\|datad " "Node \"HighDigit2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2\[0\]~2\|combout " "Node \"HighDigit2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~28\|datab " "Node \"HighDigit2~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~33\|datac " "Node \"HighDigit2~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~34\|dataa " "Node \"HighDigit2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~34\|combout " "Node \"HighDigit2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2\[1\]~6\|datad " "Node \"HighDigit2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2\[1\]~6\|combout " "Node \"HighDigit2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~28\|datac " "Node \"HighDigit2~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~34\|datac " "Node \"HighDigit2~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~29\|dataa " "Node \"HighDigit2~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~29\|combout " "Node \"HighDigit2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2\[2\]~10\|datad " "Node \"HighDigit2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~30\|dataa " "Node \"HighDigit2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~30\|combout " "Node \"HighDigit2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2\[3\]~14\|datad " "Node \"HighDigit2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2\[3\]~14\|combout " "Node \"HighDigit2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""} { "Warning" "WSTA_SCC_NODE" "HighDigit2~28\|datae " "Node \"HighDigit2~28\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620982156778 ""}  } { { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 115 -1 0 } } { "BCDcount.vhd" "" { Text "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/BCDcount.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1620982156778 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620982156790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620982156791 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620982156792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620982156831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620982156832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620982156832 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620982156950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620982158571 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1620982158797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620982162429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620982164627 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620982165420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620982165420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620982166583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620982169427 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620982169427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620982174234 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620982174234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620982174236 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620982176443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620982176469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620982176824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620982176824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620982177226 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620982180726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/output_files/BCDcount.fit.smsg " "Generated suppressed messages file D:/Documents/UBC/2020W/CPEN 312/Lab/Lab 3/Lab3allVHDL/output_files/BCDcount.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620982180921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 161 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6470 " "Peak virtual memory: 6470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620982181286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 14 01:49:41 2021 " "Processing ended: Fri May 14 01:49:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620982181286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620982181286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620982181286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620982181286 ""}
