Simulator report for mic1
Fri Aug 30 10:20:08 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 169 nodes    ;
; Simulation Coverage         ;       1.45 % ;
; Total Number of Transitions ; 14           ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                             ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                          ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                 ;               ;
; Vector input source                                                                        ; C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                  ; On            ;
; Check outputs                                                                              ; Off                                                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                 ; Off           ;
; Detect glitches                                                                            ; Off                                                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       1.45 % ;
; Total nodes checked                                 ; 169          ;
; Total output ports checked                          ; 138          ;
; Total output ports with complete 1/0-value coverage ; 2            ;
; Total output ports with no 1/0-value coverage       ; 136          ;
; Total output ports with no 1-value coverage         ; 136          ;
; Total output ports with no 0-value coverage         ; 136          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                      ;
+-------------------------------+-------------------------------+------------------+
; Node Name                     ; Output Port Name              ; Output Port Type ;
+-------------------------------+-------------------------------+------------------+
; |SP|CLOCK                     ; |SP|CLOCK                     ; out              ;
; |SP|REGISTER32bit:inst|inst12 ; |SP|REGISTER32bit:inst|inst12 ; out0             ;
+-------------------------------+-------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; Node Name                                        ; Output Port Name                                 ; Output Port Type ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; |SP|OUT_B[31]                                    ; |SP|OUT_B[31]                                    ; pin_out          ;
; |SP|OUT_B[30]                                    ; |SP|OUT_B[30]                                    ; pin_out          ;
; |SP|OUT_B[29]                                    ; |SP|OUT_B[29]                                    ; pin_out          ;
; |SP|OUT_B[28]                                    ; |SP|OUT_B[28]                                    ; pin_out          ;
; |SP|OUT_B[27]                                    ; |SP|OUT_B[27]                                    ; pin_out          ;
; |SP|OUT_B[26]                                    ; |SP|OUT_B[26]                                    ; pin_out          ;
; |SP|OUT_B[25]                                    ; |SP|OUT_B[25]                                    ; pin_out          ;
; |SP|OUT_B[24]                                    ; |SP|OUT_B[24]                                    ; pin_out          ;
; |SP|OUT_B[23]                                    ; |SP|OUT_B[23]                                    ; pin_out          ;
; |SP|OUT_B[22]                                    ; |SP|OUT_B[22]                                    ; pin_out          ;
; |SP|OUT_B[21]                                    ; |SP|OUT_B[21]                                    ; pin_out          ;
; |SP|OUT_B[20]                                    ; |SP|OUT_B[20]                                    ; pin_out          ;
; |SP|OUT_B[19]                                    ; |SP|OUT_B[19]                                    ; pin_out          ;
; |SP|OUT_B[18]                                    ; |SP|OUT_B[18]                                    ; pin_out          ;
; |SP|OUT_B[17]                                    ; |SP|OUT_B[17]                                    ; pin_out          ;
; |SP|OUT_B[16]                                    ; |SP|OUT_B[16]                                    ; pin_out          ;
; |SP|OUT_B[15]                                    ; |SP|OUT_B[15]                                    ; pin_out          ;
; |SP|OUT_B[14]                                    ; |SP|OUT_B[14]                                    ; pin_out          ;
; |SP|OUT_B[13]                                    ; |SP|OUT_B[13]                                    ; pin_out          ;
; |SP|OUT_B[12]                                    ; |SP|OUT_B[12]                                    ; pin_out          ;
; |SP|OUT_B[11]                                    ; |SP|OUT_B[11]                                    ; pin_out          ;
; |SP|OUT_B[10]                                    ; |SP|OUT_B[10]                                    ; pin_out          ;
; |SP|OUT_B[9]                                     ; |SP|OUT_B[9]                                     ; pin_out          ;
; |SP|OUT_B[8]                                     ; |SP|OUT_B[8]                                     ; pin_out          ;
; |SP|OUT_B[7]                                     ; |SP|OUT_B[7]                                     ; pin_out          ;
; |SP|OUT_B[6]                                     ; |SP|OUT_B[6]                                     ; pin_out          ;
; |SP|OUT_B[5]                                     ; |SP|OUT_B[5]                                     ; pin_out          ;
; |SP|OUT_B[4]                                     ; |SP|OUT_B[4]                                     ; pin_out          ;
; |SP|OUT_B[3]                                     ; |SP|OUT_B[3]                                     ; pin_out          ;
; |SP|OUT_B[2]                                     ; |SP|OUT_B[2]                                     ; pin_out          ;
; |SP|OUT_B[1]                                     ; |SP|OUT_B[1]                                     ; pin_out          ;
; |SP|OUT_B[0]                                     ; |SP|OUT_B[0]                                     ; pin_out          ;
; |SP|LOAD                                         ; |SP|LOAD                                         ; out              ;
; |SP|MIR[10]                                      ; |SP|MIR[10]                                      ; out              ;
; |SP|MIR[3]                                       ; |SP|MIR[3]                                       ; out              ;
; |SP|MIR[2]                                       ; |SP|MIR[2]                                       ; out              ;
; |SP|MIR[1]                                       ; |SP|MIR[1]                                       ; out              ;
; |SP|MIR[0]                                       ; |SP|MIR[0]                                       ; out              ;
; |SP|inst10                                       ; |SP|inst10                                       ; out0             ;
; |SP|inst11                                       ; |SP|inst11                                       ; out0             ;
; |SP|IN_C[31]                                     ; |SP|IN_C[31]                                     ; out              ;
; |SP|IN_C[30]                                     ; |SP|IN_C[30]                                     ; out              ;
; |SP|IN_C[29]                                     ; |SP|IN_C[29]                                     ; out              ;
; |SP|IN_C[28]                                     ; |SP|IN_C[28]                                     ; out              ;
; |SP|IN_C[27]                                     ; |SP|IN_C[27]                                     ; out              ;
; |SP|IN_C[26]                                     ; |SP|IN_C[26]                                     ; out              ;
; |SP|IN_C[25]                                     ; |SP|IN_C[25]                                     ; out              ;
; |SP|IN_C[24]                                     ; |SP|IN_C[24]                                     ; out              ;
; |SP|IN_C[23]                                     ; |SP|IN_C[23]                                     ; out              ;
; |SP|IN_C[22]                                     ; |SP|IN_C[22]                                     ; out              ;
; |SP|IN_C[21]                                     ; |SP|IN_C[21]                                     ; out              ;
; |SP|IN_C[20]                                     ; |SP|IN_C[20]                                     ; out              ;
; |SP|IN_C[19]                                     ; |SP|IN_C[19]                                     ; out              ;
; |SP|IN_C[18]                                     ; |SP|IN_C[18]                                     ; out              ;
; |SP|IN_C[17]                                     ; |SP|IN_C[17]                                     ; out              ;
; |SP|IN_C[16]                                     ; |SP|IN_C[16]                                     ; out              ;
; |SP|IN_C[15]                                     ; |SP|IN_C[15]                                     ; out              ;
; |SP|IN_C[14]                                     ; |SP|IN_C[14]                                     ; out              ;
; |SP|IN_C[13]                                     ; |SP|IN_C[13]                                     ; out              ;
; |SP|IN_C[12]                                     ; |SP|IN_C[12]                                     ; out              ;
; |SP|IN_C[11]                                     ; |SP|IN_C[11]                                     ; out              ;
; |SP|IN_C[10]                                     ; |SP|IN_C[10]                                     ; out              ;
; |SP|IN_C[9]                                      ; |SP|IN_C[9]                                      ; out              ;
; |SP|IN_C[8]                                      ; |SP|IN_C[8]                                      ; out              ;
; |SP|IN_C[7]                                      ; |SP|IN_C[7]                                      ; out              ;
; |SP|IN_C[6]                                      ; |SP|IN_C[6]                                      ; out              ;
; |SP|IN_C[5]                                      ; |SP|IN_C[5]                                      ; out              ;
; |SP|IN_C[4]                                      ; |SP|IN_C[4]                                      ; out              ;
; |SP|IN_C[3]                                      ; |SP|IN_C[3]                                      ; out              ;
; |SP|IN_C[2]                                      ; |SP|IN_C[2]                                      ; out              ;
; |SP|IN_C[1]                                      ; |SP|IN_C[1]                                      ; out              ;
; |SP|IN_C[0]                                      ; |SP|IN_C[0]                                      ; out              ;
; |SP|REGISTER32bit:inst|inst4[31]                 ; |SP|REGISTER32bit:inst|inst4[31]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[30]                 ; |SP|REGISTER32bit:inst|inst4[30]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[29]                 ; |SP|REGISTER32bit:inst|inst4[29]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[28]                 ; |SP|REGISTER32bit:inst|inst4[28]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[27]                 ; |SP|REGISTER32bit:inst|inst4[27]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[26]                 ; |SP|REGISTER32bit:inst|inst4[26]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[25]                 ; |SP|REGISTER32bit:inst|inst4[25]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[24]                 ; |SP|REGISTER32bit:inst|inst4[24]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[23]                 ; |SP|REGISTER32bit:inst|inst4[23]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[22]                 ; |SP|REGISTER32bit:inst|inst4[22]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[21]                 ; |SP|REGISTER32bit:inst|inst4[21]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[20]                 ; |SP|REGISTER32bit:inst|inst4[20]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[19]                 ; |SP|REGISTER32bit:inst|inst4[19]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[18]                 ; |SP|REGISTER32bit:inst|inst4[18]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[17]                 ; |SP|REGISTER32bit:inst|inst4[17]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[16]                 ; |SP|REGISTER32bit:inst|inst4[16]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[15]                 ; |SP|REGISTER32bit:inst|inst4[15]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[14]                 ; |SP|REGISTER32bit:inst|inst4[14]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[13]                 ; |SP|REGISTER32bit:inst|inst4[13]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[12]                 ; |SP|REGISTER32bit:inst|inst4[12]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[11]                 ; |SP|REGISTER32bit:inst|inst4[11]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[10]                 ; |SP|REGISTER32bit:inst|inst4[10]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[9]                  ; |SP|REGISTER32bit:inst|inst4[9]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[8]                  ; |SP|REGISTER32bit:inst|inst4[8]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[7]                  ; |SP|REGISTER32bit:inst|inst4[7]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[6]                  ; |SP|REGISTER32bit:inst|inst4[6]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[5]                  ; |SP|REGISTER32bit:inst|inst4[5]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[4]                  ; |SP|REGISTER32bit:inst|inst4[4]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[3]                  ; |SP|REGISTER32bit:inst|inst4[3]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[2]                  ; |SP|REGISTER32bit:inst|inst4[2]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[1]                  ; |SP|REGISTER32bit:inst|inst4[1]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[0]                  ; |SP|REGISTER32bit:inst|inst4[0]                  ; out              ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst5  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst5  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst8  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst8  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst12 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst12 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst24 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst24 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst28 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst28 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst20 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst20 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst16 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst16 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst5  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst5  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst8  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst8  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst12 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst12 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst24 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst24 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst28 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst28 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst20 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst20 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst16 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst16 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst5  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst5  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst8  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst8  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst12 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst12 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst24 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst24 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst28 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst28 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst20 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst20 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst16 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst16 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst5   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst5   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst8   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst8   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst12  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst12  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst24  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst24  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst28  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst28  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst20  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst20  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst16  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst16  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst    ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst    ; regout           ;
+--------------------------------------------------+--------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; Node Name                                        ; Output Port Name                                 ; Output Port Type ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; |SP|OUT_B[31]                                    ; |SP|OUT_B[31]                                    ; pin_out          ;
; |SP|OUT_B[30]                                    ; |SP|OUT_B[30]                                    ; pin_out          ;
; |SP|OUT_B[29]                                    ; |SP|OUT_B[29]                                    ; pin_out          ;
; |SP|OUT_B[28]                                    ; |SP|OUT_B[28]                                    ; pin_out          ;
; |SP|OUT_B[27]                                    ; |SP|OUT_B[27]                                    ; pin_out          ;
; |SP|OUT_B[26]                                    ; |SP|OUT_B[26]                                    ; pin_out          ;
; |SP|OUT_B[25]                                    ; |SP|OUT_B[25]                                    ; pin_out          ;
; |SP|OUT_B[24]                                    ; |SP|OUT_B[24]                                    ; pin_out          ;
; |SP|OUT_B[23]                                    ; |SP|OUT_B[23]                                    ; pin_out          ;
; |SP|OUT_B[22]                                    ; |SP|OUT_B[22]                                    ; pin_out          ;
; |SP|OUT_B[21]                                    ; |SP|OUT_B[21]                                    ; pin_out          ;
; |SP|OUT_B[20]                                    ; |SP|OUT_B[20]                                    ; pin_out          ;
; |SP|OUT_B[19]                                    ; |SP|OUT_B[19]                                    ; pin_out          ;
; |SP|OUT_B[18]                                    ; |SP|OUT_B[18]                                    ; pin_out          ;
; |SP|OUT_B[17]                                    ; |SP|OUT_B[17]                                    ; pin_out          ;
; |SP|OUT_B[16]                                    ; |SP|OUT_B[16]                                    ; pin_out          ;
; |SP|OUT_B[15]                                    ; |SP|OUT_B[15]                                    ; pin_out          ;
; |SP|OUT_B[14]                                    ; |SP|OUT_B[14]                                    ; pin_out          ;
; |SP|OUT_B[13]                                    ; |SP|OUT_B[13]                                    ; pin_out          ;
; |SP|OUT_B[12]                                    ; |SP|OUT_B[12]                                    ; pin_out          ;
; |SP|OUT_B[11]                                    ; |SP|OUT_B[11]                                    ; pin_out          ;
; |SP|OUT_B[10]                                    ; |SP|OUT_B[10]                                    ; pin_out          ;
; |SP|OUT_B[9]                                     ; |SP|OUT_B[9]                                     ; pin_out          ;
; |SP|OUT_B[8]                                     ; |SP|OUT_B[8]                                     ; pin_out          ;
; |SP|OUT_B[7]                                     ; |SP|OUT_B[7]                                     ; pin_out          ;
; |SP|OUT_B[6]                                     ; |SP|OUT_B[6]                                     ; pin_out          ;
; |SP|OUT_B[5]                                     ; |SP|OUT_B[5]                                     ; pin_out          ;
; |SP|OUT_B[4]                                     ; |SP|OUT_B[4]                                     ; pin_out          ;
; |SP|OUT_B[3]                                     ; |SP|OUT_B[3]                                     ; pin_out          ;
; |SP|OUT_B[2]                                     ; |SP|OUT_B[2]                                     ; pin_out          ;
; |SP|OUT_B[1]                                     ; |SP|OUT_B[1]                                     ; pin_out          ;
; |SP|OUT_B[0]                                     ; |SP|OUT_B[0]                                     ; pin_out          ;
; |SP|LOAD                                         ; |SP|LOAD                                         ; out              ;
; |SP|MIR[10]                                      ; |SP|MIR[10]                                      ; out              ;
; |SP|MIR[3]                                       ; |SP|MIR[3]                                       ; out              ;
; |SP|MIR[2]                                       ; |SP|MIR[2]                                       ; out              ;
; |SP|MIR[1]                                       ; |SP|MIR[1]                                       ; out              ;
; |SP|MIR[0]                                       ; |SP|MIR[0]                                       ; out              ;
; |SP|inst10                                       ; |SP|inst10                                       ; out0             ;
; |SP|inst11                                       ; |SP|inst11                                       ; out0             ;
; |SP|IN_C[31]                                     ; |SP|IN_C[31]                                     ; out              ;
; |SP|IN_C[30]                                     ; |SP|IN_C[30]                                     ; out              ;
; |SP|IN_C[29]                                     ; |SP|IN_C[29]                                     ; out              ;
; |SP|IN_C[28]                                     ; |SP|IN_C[28]                                     ; out              ;
; |SP|IN_C[27]                                     ; |SP|IN_C[27]                                     ; out              ;
; |SP|IN_C[26]                                     ; |SP|IN_C[26]                                     ; out              ;
; |SP|IN_C[25]                                     ; |SP|IN_C[25]                                     ; out              ;
; |SP|IN_C[24]                                     ; |SP|IN_C[24]                                     ; out              ;
; |SP|IN_C[23]                                     ; |SP|IN_C[23]                                     ; out              ;
; |SP|IN_C[22]                                     ; |SP|IN_C[22]                                     ; out              ;
; |SP|IN_C[21]                                     ; |SP|IN_C[21]                                     ; out              ;
; |SP|IN_C[20]                                     ; |SP|IN_C[20]                                     ; out              ;
; |SP|IN_C[19]                                     ; |SP|IN_C[19]                                     ; out              ;
; |SP|IN_C[18]                                     ; |SP|IN_C[18]                                     ; out              ;
; |SP|IN_C[17]                                     ; |SP|IN_C[17]                                     ; out              ;
; |SP|IN_C[16]                                     ; |SP|IN_C[16]                                     ; out              ;
; |SP|IN_C[15]                                     ; |SP|IN_C[15]                                     ; out              ;
; |SP|IN_C[14]                                     ; |SP|IN_C[14]                                     ; out              ;
; |SP|IN_C[13]                                     ; |SP|IN_C[13]                                     ; out              ;
; |SP|IN_C[12]                                     ; |SP|IN_C[12]                                     ; out              ;
; |SP|IN_C[11]                                     ; |SP|IN_C[11]                                     ; out              ;
; |SP|IN_C[10]                                     ; |SP|IN_C[10]                                     ; out              ;
; |SP|IN_C[9]                                      ; |SP|IN_C[9]                                      ; out              ;
; |SP|IN_C[8]                                      ; |SP|IN_C[8]                                      ; out              ;
; |SP|IN_C[7]                                      ; |SP|IN_C[7]                                      ; out              ;
; |SP|IN_C[6]                                      ; |SP|IN_C[6]                                      ; out              ;
; |SP|IN_C[5]                                      ; |SP|IN_C[5]                                      ; out              ;
; |SP|IN_C[4]                                      ; |SP|IN_C[4]                                      ; out              ;
; |SP|IN_C[3]                                      ; |SP|IN_C[3]                                      ; out              ;
; |SP|IN_C[2]                                      ; |SP|IN_C[2]                                      ; out              ;
; |SP|IN_C[1]                                      ; |SP|IN_C[1]                                      ; out              ;
; |SP|IN_C[0]                                      ; |SP|IN_C[0]                                      ; out              ;
; |SP|REGISTER32bit:inst|inst4[31]                 ; |SP|REGISTER32bit:inst|inst4[31]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[30]                 ; |SP|REGISTER32bit:inst|inst4[30]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[29]                 ; |SP|REGISTER32bit:inst|inst4[29]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[28]                 ; |SP|REGISTER32bit:inst|inst4[28]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[27]                 ; |SP|REGISTER32bit:inst|inst4[27]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[26]                 ; |SP|REGISTER32bit:inst|inst4[26]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[25]                 ; |SP|REGISTER32bit:inst|inst4[25]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[24]                 ; |SP|REGISTER32bit:inst|inst4[24]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[23]                 ; |SP|REGISTER32bit:inst|inst4[23]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[22]                 ; |SP|REGISTER32bit:inst|inst4[22]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[21]                 ; |SP|REGISTER32bit:inst|inst4[21]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[20]                 ; |SP|REGISTER32bit:inst|inst4[20]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[19]                 ; |SP|REGISTER32bit:inst|inst4[19]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[18]                 ; |SP|REGISTER32bit:inst|inst4[18]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[17]                 ; |SP|REGISTER32bit:inst|inst4[17]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[16]                 ; |SP|REGISTER32bit:inst|inst4[16]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[15]                 ; |SP|REGISTER32bit:inst|inst4[15]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[14]                 ; |SP|REGISTER32bit:inst|inst4[14]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[13]                 ; |SP|REGISTER32bit:inst|inst4[13]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[12]                 ; |SP|REGISTER32bit:inst|inst4[12]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[11]                 ; |SP|REGISTER32bit:inst|inst4[11]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[10]                 ; |SP|REGISTER32bit:inst|inst4[10]                 ; out              ;
; |SP|REGISTER32bit:inst|inst4[9]                  ; |SP|REGISTER32bit:inst|inst4[9]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[8]                  ; |SP|REGISTER32bit:inst|inst4[8]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[7]                  ; |SP|REGISTER32bit:inst|inst4[7]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[6]                  ; |SP|REGISTER32bit:inst|inst4[6]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[5]                  ; |SP|REGISTER32bit:inst|inst4[5]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[4]                  ; |SP|REGISTER32bit:inst|inst4[4]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[3]                  ; |SP|REGISTER32bit:inst|inst4[3]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[2]                  ; |SP|REGISTER32bit:inst|inst4[2]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[1]                  ; |SP|REGISTER32bit:inst|inst4[1]                  ; out              ;
; |SP|REGISTER32bit:inst|inst4[0]                  ; |SP|REGISTER32bit:inst|inst4[0]                  ; out              ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst5  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst5  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst8  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst8  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst12 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst12 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst24 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst24 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst28 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst28 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst20 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst20 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst16 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst16 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst3|inst   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst5  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst5  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst8  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst8  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst12 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst12 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst24 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst24 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst28 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst28 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst20 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst20 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst16 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst16 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst2|inst   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst5  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst5  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst8  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst8  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst12 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst12 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst24 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst24 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst28 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst28 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst20 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst20 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst16 ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst16 ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst1|inst   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst5   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst5   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst8   ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst8   ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst12  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst12  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst24  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst24  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst28  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst28  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst20  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst20  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst16  ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst16  ; regout           ;
; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst    ; |SP|REGISTER32bit:inst|REGISTER8bit:inst|inst    ; regout           ;
+--------------------------------------------------+--------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 30 10:20:08 2024
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       1.45 %
Info (328052): Number of transitions in simulation is 14
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Fri Aug 30 10:20:08 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


