\hypertarget{mpu__armv7_8h}{}\doxysection{/media/rodrigo\+\_\+che/\+\_\+files/\+Git\+Hub/arch\+\_\+ex\+\_\+button\+\_\+led\+\_\+stm32/arch\+\_\+ex\+\_\+button\+\_\+led\+\_\+stm32/\+Drivers/\+CMSIS/\+Include/mpu\+\_\+armv7.h File Reference}
\label{mpu__armv7_8h}\index{/media/rodrigo\_che/\_files/GitHub/arch\_ex\_button\_led\_stm32/arch\_ex\_button\_led\_stm32/Drivers/CMSIS/Include/mpu\_armv7.h@{/media/rodrigo\_che/\_files/GitHub/arch\_ex\_button\_led\_stm32/arch\_ex\_button\_led\_stm32/Drivers/CMSIS/Include/mpu\_armv7.h}}


CMSIS MPU API for Armv7-\/M MPU.  


\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Struct for a single MPU Region. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a6b829bed5f3be4a67d25f5963b61fa6e}\label{mpu__armv7_8h_a6b829bed5f3be4a67d25f5963b61fa6e}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+ARMV7\+\_\+H}
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a4a775008228aa58703c12d203a70fcdb}\label{mpu__armv7_8h_a4a775008228aa58703c12d203a70fcdb}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+32B}~((uint8\+\_\+t)0x04U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ab329562fb195f702f3c746d5f37e8998}\label{mpu__armv7_8h_ab329562fb195f702f3c746d5f37e8998}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+64B}~((uint8\+\_\+t)0x05U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ab600272e6ef9505f8737860a2c3dd576}\label{mpu__armv7_8h_ab600272e6ef9505f8737860a2c3dd576}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+128B}~((uint8\+\_\+t)0x06U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ad9d8775a432b076a44a93cbf725e8619}\label{mpu__armv7_8h_ad9d8775a432b076a44a93cbf725e8619}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+256B}~((uint8\+\_\+t)0x07U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a79a3000f14a4d30b77e513c4db53cbe5}\label{mpu__armv7_8h_a79a3000f14a4d30b77e513c4db53cbe5}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+512B}~((uint8\+\_\+t)0x08U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ae5bf2b5255a76ff6b62dfaed01580e9d}\label{mpu__armv7_8h_ae5bf2b5255a76ff6b62dfaed01580e9d}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+1\+KB}~((uint8\+\_\+t)0x09U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ad4d916f22b3737207c55b8d0d165caee}\label{mpu__armv7_8h_ad4d916f22b3737207c55b8d0d165caee}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+2\+KB}~((uint8\+\_\+t)0x0\+AU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a0612fe51de2b25b49692290d072d829c}\label{mpu__armv7_8h_a0612fe51de2b25b49692290d072d829c}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+4\+KB}~((uint8\+\_\+t)0x0\+BU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a4ce38a1ed6641648a2d2a66f48dbcb24}\label{mpu__armv7_8h_a4ce38a1ed6641648a2d2a66f48dbcb24}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+8\+KB}~((uint8\+\_\+t)0x0\+CU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_af7a1b511ea419cb40777e0eaf32cc7e2}\label{mpu__armv7_8h_af7a1b511ea419cb40777e0eaf32cc7e2}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+16\+KB}~((uint8\+\_\+t)0x0\+DU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a4d0d0ebcc97c9f24618808b66847056a}\label{mpu__armv7_8h_a4d0d0ebcc97c9f24618808b66847056a}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+32\+KB}~((uint8\+\_\+t)0x0\+EU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ad0c79b123d9c7954c48fda30ef25b609}\label{mpu__armv7_8h_ad0c79b123d9c7954c48fda30ef25b609}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+64\+KB}~((uint8\+\_\+t)0x0\+FU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a362c22f584b2822b8f451e356cba39d4}\label{mpu__armv7_8h_a362c22f584b2822b8f451e356cba39d4}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+128\+KB}~((uint8\+\_\+t)0x10U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ac489a9c4e5b9cdf9acd7748c9616499b}\label{mpu__armv7_8h_ac489a9c4e5b9cdf9acd7748c9616499b}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+256\+KB}~((uint8\+\_\+t)0x11U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a074f11c22a2c6e4deaf1e8f78717730d}\label{mpu__armv7_8h_a074f11c22a2c6e4deaf1e8f78717730d}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+512\+KB}~((uint8\+\_\+t)0x12U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_aa2f3cf8222d50742ff33c94b7c8b3612}\label{mpu__armv7_8h_aa2f3cf8222d50742ff33c94b7c8b3612}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+1\+MB}~((uint8\+\_\+t)0x13U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a2109105e7e283d5a5cf88772b776e441}\label{mpu__armv7_8h_a2109105e7e283d5a5cf88772b776e441}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+2\+MB}~((uint8\+\_\+t)0x14U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a5d38b84546726a09a19c28f8de770b11}\label{mpu__armv7_8h_a5d38b84546726a09a19c28f8de770b11}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+4\+MB}~((uint8\+\_\+t)0x15U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a62bebf6281c66f54f1d35ca43429c631}\label{mpu__armv7_8h_a62bebf6281c66f54f1d35ca43429c631}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+8\+MB}~((uint8\+\_\+t)0x16U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_af3f56fa6ceeede9a0106d7f98b27a31e}\label{mpu__armv7_8h_af3f56fa6ceeede9a0106d7f98b27a31e}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+16\+MB}~((uint8\+\_\+t)0x17U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a8b5fabd9bb7508e14e1bae69529a5853}\label{mpu__armv7_8h_a8b5fabd9bb7508e14e1bae69529a5853}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+32\+MB}~((uint8\+\_\+t)0x18U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a8fb3e1bb94b66387331a84c5c488286a}\label{mpu__armv7_8h_a8fb3e1bb94b66387331a84c5c488286a}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+64\+MB}~((uint8\+\_\+t)0x19U)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ae8fd2daf98ba641d02ff7ca3978a3ad9}\label{mpu__armv7_8h_ae8fd2daf98ba641d02ff7ca3978a3ad9}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+128\+MB}~((uint8\+\_\+t)0x1\+AU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_acce8e377f172943311b6268118bfcfdf}\label{mpu__armv7_8h_acce8e377f172943311b6268118bfcfdf}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+256\+MB}~((uint8\+\_\+t)0x1\+BU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a55ee4d5868b59de98bad7107243c2a95}\label{mpu__armv7_8h_a55ee4d5868b59de98bad7107243c2a95}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+512\+MB}~((uint8\+\_\+t)0x1\+CU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ac8d05ede24fdfca60537ca47f86dce1d}\label{mpu__armv7_8h_ac8d05ede24fdfca60537ca47f86dce1d}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+1\+GB}~((uint8\+\_\+t)0x1\+DU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a8f5d28ac5a55d84a4d0cf271e06bbb19}\label{mpu__armv7_8h_a8f5d28ac5a55d84a4d0cf271e06bbb19}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+2\+GB}~((uint8\+\_\+t)0x1\+EU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_ace58a7f0428b94180b8e61e29564f408}\label{mpu__armv7_8h_ace58a7f0428b94180b8e61e29564f408}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+REGION\+\_\+\+SIZE\+\_\+4\+GB}~((uint8\+\_\+t)0x1\+FU)
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a119d3b75afe2f0b541d7fe348d6c6753}\label{mpu__armv7_8h_a119d3b75afe2f0b541d7fe348d6c6753}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+AP\+\_\+\+NONE}~0U
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a451d4d8a51682793cd17fa1e0c6bfac0}\label{mpu__armv7_8h_a451d4d8a51682793cd17fa1e0c6bfac0}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+AP\+\_\+\+PRIV}~1U
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a827544a2fe4aaf34ff06cc120f107ef7}\label{mpu__armv7_8h_a827544a2fe4aaf34ff06cc120f107ef7}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+AP\+\_\+\+URO}~2U
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a7602141f21093b49b066fbf00c1404de}\label{mpu__armv7_8h_a7602141f21093b49b066fbf00c1404de}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+AP\+\_\+\+FULL}~3U
\item 
\mbox{\Hypertarget{mpu__armv7_8h_aedf924cae01b2e697f67f3edc7113a3d}\label{mpu__armv7_8h_aedf924cae01b2e697f67f3edc7113a3d}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+AP\+\_\+\+PRO}~5U
\item 
\mbox{\Hypertarget{mpu__armv7_8h_a64e249c7c678144b52493a4b6f8f6b3c}\label{mpu__armv7_8h_a64e249c7c678144b52493a4b6f8f6b3c}} 
\#define {\bfseries ARM\+\_\+\+MPU\+\_\+\+AP\+\_\+\+RO}~6U
\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a3fead12dc24a6d00ad53f55a042486ca}{ARM\+\_\+\+MPU\+\_\+\+RBAR}}(Region,  Base\+Address)
\begin{DoxyCompactList}\small\item\em MPU Region Base Address Register Value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(Type\+Ext\+Field,  Is\+Shareable,  Is\+Cacheable,  Is\+Bufferable)
\begin{DoxyCompactList}\small\item\em MPU Memory Access Attributes. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}{ARM\+\_\+\+MPU\+\_\+\+RASR\+\_\+\+EX}}(Disable\+Exec,  Access\+Permission,  Access\+Attributes,  Sub\+Region\+Disable,  Size)
\begin{DoxyCompactList}\small\item\em MPU Region Attribute and Size Register Value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a96b93785c92e2dbcb3a2356c25bf2adc}{ARM\+\_\+\+MPU\+\_\+\+RASR}}(Disable\+Exec,  Access\+Permission,  Type\+Ext\+Field,  Is\+Shareable,  Is\+Cacheable,  Is\+Bufferable,  Sub\+Region\+Disable,  Size)~  \mbox{\hyperlink{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}{ARM\+\_\+\+MPU\+\_\+\+RASR\+\_\+\+EX}}(Disable\+Exec, Access\+Permission, \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(Type\+Ext\+Field, Is\+Shareable, Is\+Cacheable, Is\+Bufferable), Sub\+Region\+Disable, Size)
\begin{DoxyCompactList}\small\item\em MPU Region Attribute and Size Register Value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_ae354557cf987b9fc9f6a444e83ec24fd}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+\+ORDERED}}~\mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(0U, 1U, 0U, 0U)
\begin{DoxyCompactList}\small\item\em MPU Memory Access Attribute for strongly ordered memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a618e0048505edbffa2acd4a4e31bf965}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+\+DEVICE}}(Is\+Shareable)~((Is\+Shareable) ? \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(0U, 1U, 0U, 1U) \+: \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(2U, 0U, 0U, 0U))
\begin{DoxyCompactList}\small\item\em MPU Memory Access Attribute for device memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{mpu__armv7_8h_a2d4fa5b5bd1a5dd080521d85f6aa4746}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+\+NORMAL}}(Outer\+Cp,  Inner\+Cp,  Is\+Shareable)~\mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}((4U $\vert$ (Outer\+Cp)), Is\+Shareable, ((Inner\+Cp) \& 2U), ((Inner\+Cp) \& 1U))
\begin{DoxyCompactList}\small\item\em MPU Memory Access Attribute for normal memory. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{mpu__armv7_8h_a3ea1c8c44b68ba9a3286a59f9e632187}\label{mpu__armv7_8h_a3ea1c8c44b68ba9a3286a59f9e632187}} 
\#define \mbox{\hyperlink{mpu__armv7_8h_a3ea1c8c44b68ba9a3286a59f9e632187}{ARM\+\_\+\+MPU\+\_\+\+CACHEP\+\_\+\+NOCACHE}}~0U
\begin{DoxyCompactList}\small\item\em MPU Memory Access Attribute non-\/cacheable policy. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{mpu__armv7_8h_afc7563cb831818460b0e87ae00a410bc}\label{mpu__armv7_8h_afc7563cb831818460b0e87ae00a410bc}} 
\#define \mbox{\hyperlink{mpu__armv7_8h_afc7563cb831818460b0e87ae00a410bc}{ARM\+\_\+\+MPU\+\_\+\+CACHEP\+\_\+\+WB\+\_\+\+WRA}}~1U
\begin{DoxyCompactList}\small\item\em MPU Memory Access Attribute write-\/back, write and read allocate policy. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{mpu__armv7_8h_ada2c26ffe2605826c3cb0ee22ac7588e}\label{mpu__armv7_8h_ada2c26ffe2605826c3cb0ee22ac7588e}} 
\#define \mbox{\hyperlink{mpu__armv7_8h_ada2c26ffe2605826c3cb0ee22ac7588e}{ARM\+\_\+\+MPU\+\_\+\+CACHEP\+\_\+\+WT\+\_\+\+NWA}}~2U
\begin{DoxyCompactList}\small\item\em MPU Memory Access Attribute write-\/through, no write allocate policy. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{mpu__armv7_8h_ab5d79c6c0b1e06af07ff5a941b57508f}\label{mpu__armv7_8h_ab5d79c6c0b1e06af07ff5a941b57508f}} 
\#define \mbox{\hyperlink{mpu__armv7_8h_ab5d79c6c0b1e06af07ff5a941b57508f}{ARM\+\_\+\+MPU\+\_\+\+CACHEP\+\_\+\+WB\+\_\+\+NWA}}~3U
\begin{DoxyCompactList}\small\item\em MPU Memory Access Attribute write-\/back, no write allocate policy. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{mpu__armv7_8h_a5a3f40314553baccdeea551f86d9a997}{ARM\+\_\+\+MPU\+\_\+\+Enable}} (uint32\+\_\+t MPU\+\_\+\+Control)
\begin{DoxyCompactList}\small\item\em Enable the MPU. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{mpu__armv7_8h_a61814eba4652a0fdfb76bbe222086327}\label{mpu__armv7_8h_a61814eba4652a0fdfb76bbe222086327}} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{mpu__armv7_8h_a61814eba4652a0fdfb76bbe222086327}{ARM\+\_\+\+MPU\+\_\+\+Disable}} (void)
\begin{DoxyCompactList}\small\item\em Disable the MPU. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{mpu__armv7_8h_a9dcb0afddf4ac351f33f3c7a5169c62c}{ARM\+\_\+\+MPU\+\_\+\+Clr\+Region}} (uint32\+\_\+t rnr)
\begin{DoxyCompactList}\small\item\em Clear and disable the given MPU region. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{mpu__armv7_8h_a16931f9ad84d7289e8218e169ae6db5d}{ARM\+\_\+\+MPU\+\_\+\+Set\+Region}} (uint32\+\_\+t rbar, uint32\+\_\+t rasr)
\begin{DoxyCompactList}\small\item\em Configure an MPU region. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{mpu__armv7_8h_a042ba1a6a1a58795231459ac0410b809}{ARM\+\_\+\+MPU\+\_\+\+Set\+Region\+Ex}} (uint32\+\_\+t rnr, uint32\+\_\+t rbar, uint32\+\_\+t rasr)
\begin{DoxyCompactList}\small\item\em Configure the given MPU region. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{mpu__armv7_8h_a71ca7368cfeccb262823726de9985aa2}{ordered\+Cpy}} (volatile uint32\+\_\+t $\ast$dst, const uint32\+\_\+t $\ast$\+\_\+\+\_\+\+RESTRICT src, uint32\+\_\+t len)
\begin{DoxyCompactList}\small\item\em Memcopy with strictly ordered memory access, e.\+g. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{mpu__armv7_8h_a39ae99f1599699474fd39328cd082c92}{ARM\+\_\+\+MPU\+\_\+\+Load}} (\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} const $\ast$table, uint32\+\_\+t cnt)
\begin{DoxyCompactList}\small\item\em Load the given number of MPU regions from a table. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS MPU API for Armv7-\/M MPU. 

\begin{DoxyVersion}{Version}
V5.\+0.\+4 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
10. January 2018 
\end{DoxyDate}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}\label{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ACCESS\_@{ARM\_MPU\_ACCESS\_}}
\index{ARM\_MPU\_ACCESS\_@{ARM\_MPU\_ACCESS\_}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ACCESS\_}{ARM\_MPU\_ACCESS\_}}
{\footnotesize\ttfamily \#define ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+(\begin{DoxyParamCaption}\item[{}]{Type\+Ext\+Field,  }\item[{}]{Is\+Shareable,  }\item[{}]{Is\+Cacheable,  }\item[{}]{Is\+Bufferable }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  ((((TypeExtField ) << MPU\_RASR\_TEX\_Pos) \& MPU\_RASR\_TEX\_Msk)                 | \(\backslash\)}
\DoxyCodeLine{   (((IsShareable ) << MPU\_RASR\_S\_Pos) \& MPU\_RASR\_S\_Msk)                      | \(\backslash\)}
\DoxyCodeLine{   (((IsCacheable ) << MPU\_RASR\_C\_Pos) \& MPU\_RASR\_C\_Msk)                      | \(\backslash\)}
\DoxyCodeLine{   (((IsBufferable ) << MPU\_RASR\_B\_Pos) \& MPU\_RASR\_B\_Msk))}

\end{DoxyCode}


MPU Memory Access Attributes. 


\begin{DoxyParams}{Parameters}
{\em Type\+Ext\+Field} & Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. \\
\hline
{\em Is\+Shareable} & Region is shareable between multiple bus masters. \\
\hline
{\em Is\+Cacheable} & Region is cacheable, i.\+e. its value may be kept in cache. \\
\hline
{\em Is\+Bufferable} & Region is bufferable, i.\+e. using write-\/back caching. Cacheable but non-\/bufferable regions use write-\/through policy. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a618e0048505edbffa2acd4a4e31bf965}\label{mpu__armv7_8h_a618e0048505edbffa2acd4a4e31bf965}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ACCESS\_DEVICE@{ARM\_MPU\_ACCESS\_DEVICE}}
\index{ARM\_MPU\_ACCESS\_DEVICE@{ARM\_MPU\_ACCESS\_DEVICE}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ACCESS\_DEVICE}{ARM\_MPU\_ACCESS\_DEVICE}}
{\footnotesize\ttfamily \#define ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+\+DEVICE(\begin{DoxyParamCaption}\item[{}]{Is\+Shareable }\end{DoxyParamCaption})~((Is\+Shareable) ? \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(0U, 1U, 0U, 1U) \+: \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(2U, 0U, 0U, 0U))}



MPU Memory Access Attribute for device memory. 


\begin{DoxyItemize}
\item TEX\+: 000b (if non-\/shareable) or 010b (if shareable)
\item Shareable or non-\/shareable
\item Non-\/cacheable
\item Bufferable (if shareable) or non-\/bufferable (if non-\/shareable)
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em Is\+Shareable} & Configures the device memory as shareable or non-\/shareable. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a2d4fa5b5bd1a5dd080521d85f6aa4746}\label{mpu__armv7_8h_a2d4fa5b5bd1a5dd080521d85f6aa4746}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ACCESS\_NORMAL@{ARM\_MPU\_ACCESS\_NORMAL}}
\index{ARM\_MPU\_ACCESS\_NORMAL@{ARM\_MPU\_ACCESS\_NORMAL}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ACCESS\_NORMAL}{ARM\_MPU\_ACCESS\_NORMAL}}
{\footnotesize\ttfamily \#define ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+\+NORMAL(\begin{DoxyParamCaption}\item[{}]{Outer\+Cp,  }\item[{}]{Inner\+Cp,  }\item[{}]{Is\+Shareable }\end{DoxyParamCaption})~\mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}((4U $\vert$ (Outer\+Cp)), Is\+Shareable, ((Inner\+Cp) \& 2U), ((Inner\+Cp) \& 1U))}



MPU Memory Access Attribute for normal memory. 


\begin{DoxyItemize}
\item TEX\+: 1BBb (reflecting outer cacheability rules)
\item Shareable or non-\/shareable
\item Cacheable or non-\/cacheable (reflecting inner cacheability rules)
\item Bufferable or non-\/bufferable (reflecting inner cacheability rules)
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em Outer\+Cp} & Configures the outer cache policy. \\
\hline
{\em Inner\+Cp} & Configures the inner cache policy. \\
\hline
{\em Is\+Shareable} & Configures the memory as shareable or non-\/shareable. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_ae354557cf987b9fc9f6a444e83ec24fd}\label{mpu__armv7_8h_ae354557cf987b9fc9f6a444e83ec24fd}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ACCESS\_ORDERED@{ARM\_MPU\_ACCESS\_ORDERED}}
\index{ARM\_MPU\_ACCESS\_ORDERED@{ARM\_MPU\_ACCESS\_ORDERED}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ACCESS\_ORDERED}{ARM\_MPU\_ACCESS\_ORDERED}}
{\footnotesize\ttfamily \#define ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+\+ORDERED~\mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(0U, 1U, 0U, 0U)}



MPU Memory Access Attribute for strongly ordered memory. 


\begin{DoxyItemize}
\item TEX\+: 000b
\item Shareable
\item Non-\/cacheable
\item Non-\/bufferable 
\end{DoxyItemize}\mbox{\Hypertarget{mpu__armv7_8h_a96b93785c92e2dbcb3a2356c25bf2adc}\label{mpu__armv7_8h_a96b93785c92e2dbcb3a2356c25bf2adc}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_RASR@{ARM\_MPU\_RASR}}
\index{ARM\_MPU\_RASR@{ARM\_MPU\_RASR}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_RASR}{ARM\_MPU\_RASR}}
{\footnotesize\ttfamily \#define ARM\+\_\+\+MPU\+\_\+\+RASR(\begin{DoxyParamCaption}\item[{}]{Disable\+Exec,  }\item[{}]{Access\+Permission,  }\item[{}]{Type\+Ext\+Field,  }\item[{}]{Is\+Shareable,  }\item[{}]{Is\+Cacheable,  }\item[{}]{Is\+Bufferable,  }\item[{}]{Sub\+Region\+Disable,  }\item[{}]{Size }\end{DoxyParamCaption})~  \mbox{\hyperlink{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}{ARM\+\_\+\+MPU\+\_\+\+RASR\+\_\+\+EX}}(Disable\+Exec, Access\+Permission, \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}(Type\+Ext\+Field, Is\+Shareable, Is\+Cacheable, Is\+Bufferable), Sub\+Region\+Disable, Size)}



MPU Region Attribute and Size Register Value. 


\begin{DoxyParams}{Parameters}
{\em Disable\+Exec} & Instruction access disable bit, 1= disable instruction fetches. \\
\hline
{\em Access\+Permission} & Data access permissions, allows you to configure read/write access for User and Privileged mode. \\
\hline
{\em Type\+Ext\+Field} & Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. \\
\hline
{\em Is\+Shareable} & Region is shareable between multiple bus masters. \\
\hline
{\em Is\+Cacheable} & Region is cacheable, i.\+e. its value may be kept in cache. \\
\hline
{\em Is\+Bufferable} & Region is bufferable, i.\+e. using write-\/back caching. Cacheable but non-\/bufferable regions use write-\/through policy. \\
\hline
{\em Sub\+Region\+Disable} & Sub-\/region disable field. \\
\hline
{\em Size} & Region size of the region to be configured, for example 4K, 8K. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}\label{mpu__armv7_8h_a332ed5f8969dd4df6b61c6ae32ec36dc}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_RASR\_EX@{ARM\_MPU\_RASR\_EX}}
\index{ARM\_MPU\_RASR\_EX@{ARM\_MPU\_RASR\_EX}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_RASR\_EX}{ARM\_MPU\_RASR\_EX}}
{\footnotesize\ttfamily \#define ARM\+\_\+\+MPU\+\_\+\+RASR\+\_\+\+EX(\begin{DoxyParamCaption}\item[{}]{Disable\+Exec,  }\item[{}]{Access\+Permission,  }\item[{}]{Access\+Attributes,  }\item[{}]{Sub\+Region\+Disable,  }\item[{}]{Size }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  ((((DisableExec ) << MPU\_RASR\_XN\_Pos) \& MPU\_RASR\_XN\_Msk)                                          | \(\backslash\)}
\DoxyCodeLine{   (((AccessPermission) << MPU\_RASR\_AP\_Pos) \& MPU\_RASR\_AP\_Msk)                                      | \(\backslash\)}
\DoxyCodeLine{   (((AccessAttributes) ) \& (MPU\_RASR\_TEX\_Msk | MPU\_RASR\_S\_Msk | MPU\_RASR\_C\_Msk | MPU\_RASR\_B\_Msk)))}

\end{DoxyCode}


MPU Region Attribute and Size Register Value. 


\begin{DoxyParams}{Parameters}
{\em Disable\+Exec} & Instruction access disable bit, 1= disable instruction fetches. \\
\hline
{\em Access\+Permission} & Data access permissions, allows you to configure read/write access for User and Privileged mode. \\
\hline
{\em Access\+Attributes} & Memory access attribution, see \mbox{\hyperlink{mpu__armv7_8h_a555b1db969f5c9349e5795c83d643d60}{ARM\+\_\+\+MPU\+\_\+\+ACCESS\+\_\+}}. \\
\hline
{\em Sub\+Region\+Disable} & Sub-\/region disable field. \\
\hline
{\em Size} & Region size of the region to be configured, for example 4K, 8K. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a3fead12dc24a6d00ad53f55a042486ca}\label{mpu__armv7_8h_a3fead12dc24a6d00ad53f55a042486ca}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_RBAR@{ARM\_MPU\_RBAR}}
\index{ARM\_MPU\_RBAR@{ARM\_MPU\_RBAR}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_RBAR}{ARM\_MPU\_RBAR}}
{\footnotesize\ttfamily \#define ARM\+\_\+\+MPU\+\_\+\+RBAR(\begin{DoxyParamCaption}\item[{}]{Region,  }\item[{}]{Base\+Address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  (((BaseAddress) \& MPU\_RBAR\_ADDR\_Msk) |  \(\backslash\)}
\DoxyCodeLine{   ((Region) \& MPU\_RBAR\_REGION\_Msk)    |  \(\backslash\)}
\DoxyCodeLine{   (MPU\_RBAR\_VALID\_Msk))}

\end{DoxyCode}


MPU Region Base Address Register Value. 


\begin{DoxyParams}{Parameters}
{\em Region} & The region to be configured, number 0 to 15. \\
\hline
{\em Base\+Address} & The base address for the region. \\
\hline
\end{DoxyParams}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{mpu__armv7_8h_a9dcb0afddf4ac351f33f3c7a5169c62c}\label{mpu__armv7_8h_a9dcb0afddf4ac351f33f3c7a5169c62c}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_ClrRegion@{ARM\_MPU\_ClrRegion}}
\index{ARM\_MPU\_ClrRegion@{ARM\_MPU\_ClrRegion}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_ClrRegion()}{ARM\_MPU\_ClrRegion()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void ARM\+\_\+\+MPU\+\_\+\+Clr\+Region (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{rnr }\end{DoxyParamCaption})}



Clear and disable the given MPU region. 


\begin{DoxyParams}{Parameters}
{\em rnr} & Region number to be cleared. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a5a3f40314553baccdeea551f86d9a997}\label{mpu__armv7_8h_a5a3f40314553baccdeea551f86d9a997}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_Enable@{ARM\_MPU\_Enable}}
\index{ARM\_MPU\_Enable@{ARM\_MPU\_Enable}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_Enable()}{ARM\_MPU\_Enable()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void ARM\+\_\+\+MPU\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{MPU\+\_\+\+Control }\end{DoxyParamCaption})}



Enable the MPU. 


\begin{DoxyParams}{Parameters}
{\em MPU\+\_\+\+Control} & Default access permissions for unconfigured regions. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a39ae99f1599699474fd39328cd082c92}\label{mpu__armv7_8h_a39ae99f1599699474fd39328cd082c92}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_Load@{ARM\_MPU\_Load}}
\index{ARM\_MPU\_Load@{ARM\_MPU\_Load}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_Load()}{ARM\_MPU\_Load()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void ARM\+\_\+\+MPU\+\_\+\+Load (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} const $\ast$}]{table,  }\item[{uint32\+\_\+t}]{cnt }\end{DoxyParamCaption})}



Load the given number of MPU regions from a table. 


\begin{DoxyParams}{Parameters}
{\em table} & Pointer to the MPU configuration table. \\
\hline
{\em cnt} & Amount of regions to be configured. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a16931f9ad84d7289e8218e169ae6db5d}\label{mpu__armv7_8h_a16931f9ad84d7289e8218e169ae6db5d}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_SetRegion@{ARM\_MPU\_SetRegion}}
\index{ARM\_MPU\_SetRegion@{ARM\_MPU\_SetRegion}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_SetRegion()}{ARM\_MPU\_SetRegion()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void ARM\+\_\+\+MPU\+\_\+\+Set\+Region (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{rbar,  }\item[{uint32\+\_\+t}]{rasr }\end{DoxyParamCaption})}



Configure an MPU region. 


\begin{DoxyParams}{Parameters}
{\em rbar} & Value for RBAR register. \\
\hline
{\em rsar} & Value for RSAR register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a042ba1a6a1a58795231459ac0410b809}\label{mpu__armv7_8h_a042ba1a6a1a58795231459ac0410b809}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!ARM\_MPU\_SetRegionEx@{ARM\_MPU\_SetRegionEx}}
\index{ARM\_MPU\_SetRegionEx@{ARM\_MPU\_SetRegionEx}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{ARM\_MPU\_SetRegionEx()}{ARM\_MPU\_SetRegionEx()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void ARM\+\_\+\+MPU\+\_\+\+Set\+Region\+Ex (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{rnr,  }\item[{uint32\+\_\+t}]{rbar,  }\item[{uint32\+\_\+t}]{rasr }\end{DoxyParamCaption})}



Configure the given MPU region. 


\begin{DoxyParams}{Parameters}
{\em rnr} & Region number to be configured. \\
\hline
{\em rbar} & Value for RBAR register. \\
\hline
{\em rsar} & Value for RSAR register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{mpu__armv7_8h_a71ca7368cfeccb262823726de9985aa2}\label{mpu__armv7_8h_a71ca7368cfeccb262823726de9985aa2}} 
\index{mpu\_armv7.h@{mpu\_armv7.h}!orderedCpy@{orderedCpy}}
\index{orderedCpy@{orderedCpy}!mpu\_armv7.h@{mpu\_armv7.h}}
\doxysubsubsection{\texorpdfstring{orderedCpy()}{orderedCpy()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void ordered\+Cpy (\begin{DoxyParamCaption}\item[{volatile uint32\+\_\+t $\ast$}]{dst,  }\item[{const uint32\+\_\+t $\ast$\+\_\+\+\_\+\+RESTRICT}]{src,  }\item[{uint32\+\_\+t}]{len }\end{DoxyParamCaption})}



Memcopy with strictly ordered memory access, e.\+g. 

for register targets. 
\begin{DoxyParams}{Parameters}
{\em dst} & Destination data is copied to. \\
\hline
{\em src} & Source data is copied from. \\
\hline
{\em len} & Amount of data words to be copied. \\
\hline
\end{DoxyParams}
