--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Switches_LEDs.twx Switches_LEDs.ncd -o Switches_LEDs.twr
Switches_LEDs.pcf -ucf constraints.ucf

Design file:              Switches_LEDs.ncd
Physical constraint file: Switches_LEDs.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 284 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point counter_29 (SLICE_X22Y32.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               incHighNext (FF)
  Destination:          counter_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.302 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: incHighNext to counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   incHighNext
                                                       incHighNext
    SLICE_X22Y29.A6      net (fanout=1)        0.935   incHighNext
    SLICE_X22Y29.COUT    Topcya                0.472   counter<18>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_lut<0>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.COUT    Tbyp                  0.091   counter<22>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.319   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_29
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (1.403ns logic, 1.076ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          counter_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.996ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.694 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.476   counter<18>
                                                       counter_15
    SLICE_X22Y29.A5      net (fanout=2)        0.406   counter<15>
    SLICE_X22Y29.COUT    Topcya                0.472   counter<18>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_lut<0>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.COUT    Tbyp                  0.091   counter<22>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.319   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_29
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (1.449ns logic, 0.547ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          counter_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_19 to counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.476   counter<22>
                                                       counter_19
    SLICE_X22Y30.A5      net (fanout=1)        0.405   counter<19>
    SLICE_X22Y30.COUT    Topcya                0.472   counter<22>
                                                       counter<19>_rt
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.319   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_29
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (1.358ns logic, 0.543ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_28 (SLICE_X22Y32.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               incHighNext (FF)
  Destination:          counter_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.302 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: incHighNext to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   incHighNext
                                                       incHighNext
    SLICE_X22Y29.A6      net (fanout=1)        0.935   incHighNext
    SLICE_X22Y29.COUT    Topcya                0.472   counter<18>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_lut<0>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.COUT    Tbyp                  0.091   counter<22>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.307   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.391ns logic, 1.076ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          counter_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.694 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.476   counter<18>
                                                       counter_15
    SLICE_X22Y29.A5      net (fanout=2)        0.406   counter<15>
    SLICE_X22Y29.COUT    Topcya                0.472   counter<18>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_lut<0>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.COUT    Tbyp                  0.091   counter<22>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.307   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      1.984ns (1.437ns logic, 0.547ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          counter_28 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_19 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.476   counter<22>
                                                       counter_19
    SLICE_X22Y30.A5      net (fanout=1)        0.405   counter<19>
    SLICE_X22Y30.COUT    Topcya                0.472   counter<22>
                                                       counter<19>_rt
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.307   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (1.346ns logic, 0.543ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_27 (SLICE_X22Y32.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               incHighNext (FF)
  Destination:          counter_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.400ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.302 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: incHighNext to counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   incHighNext
                                                       incHighNext
    SLICE_X22Y29.A6      net (fanout=1)        0.935   incHighNext
    SLICE_X22Y29.COUT    Topcya                0.472   counter<18>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_lut<0>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.COUT    Tbyp                  0.091   counter<22>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.240   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_27
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (1.324ns logic, 1.076ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          counter_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.917ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.694 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.476   counter<18>
                                                       counter_15
    SLICE_X22Y29.A5      net (fanout=2)        0.406   counter<15>
    SLICE_X22Y29.COUT    Topcya                0.472   counter<18>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_lut<0>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X22Y30.COUT    Tbyp                  0.091   counter<22>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.240   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_27
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.370ns logic, 0.547ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_19 (FF)
  Destination:          counter_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_19 to counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.476   counter<22>
                                                       counter_19
    SLICE_X22Y30.A5      net (fanout=1)        0.405   counter<19>
    SLICE_X22Y30.COUT    Topcya                0.472   counter<22>
                                                       counter<19>_rt
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Madd_counter[29]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X22Y31.COUT    Tbyp                  0.091   counter<26>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Madd_counter[29]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X22Y32.CLK     Tcinck                0.240   counter<29>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_xor<14>
                                                       counter_27
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (1.279ns logic, 0.543ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_16 (SLICE_X22Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.200   counter<18>
                                                       counter_15
    SLICE_X22Y29.AX      net (fanout=2)        0.103   counter<15>
    SLICE_X22Y29.CLK     Tckdi       (-Th)    -0.146   counter<18>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
                                                       counter_16
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.346ns logic, 0.103ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_17 (SLICE_X22Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.200   counter<18>
                                                       counter_15
    SLICE_X22Y29.AX      net (fanout=2)        0.103   counter<15>
    SLICE_X22Y29.CLK     Tckdi       (-Th)    -0.194   counter<18>
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
                                                       counter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.394ns logic, 0.103ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_16 (SLICE_X22Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_16 (FF)
  Destination:          counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_16 to counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.BQ      Tcko                  0.200   counter<18>
                                                       counter_16
    SLICE_X22Y29.B5      net (fanout=1)        0.071   counter<16>
    SLICE_X22Y29.CLK     Tah         (-Th)    -0.234   counter<18>
                                                       counter<16>_rt
                                                       Madd_counter[29]_GND_5_o_add_1_OUT_cy<3>
                                                       counter_16
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 3.520ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 3.520ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.527|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 284 paths, 0 nets, and 65 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 29 19:58:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 234 MB



