
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/top_earlgrey/ip/alert_handler/rtl/autogen/alert_handler_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: module alert_handler_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  14:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output alert_handler_reg_pkg::alert_handler_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   input  alert_handler_reg_pkg::alert_handler_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  17: </pre>
<pre style="margin:0; padding:0 ">  18:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  20: );</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:   import alert_handler_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   localparam AW = 8;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   localparam DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   localparam DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  36: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:     .rst_ni,</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 ">  56: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  64:   );</pre>
<pre style="margin:0; padding:0 ">  65: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 ">  68: </pre>
<pre style="margin:0; padding:0 ">  69:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  70:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  71:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   logic intr_state_classa_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:   logic intr_state_classa_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   logic intr_state_classa_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic intr_state_classb_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   logic intr_state_classb_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic intr_state_classb_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic intr_state_classc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic intr_state_classc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic intr_state_classc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   logic intr_state_classd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic intr_state_classd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic intr_state_classd_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic intr_enable_classa_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   logic intr_enable_classa_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   logic intr_enable_classa_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:   logic intr_enable_classb_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   logic intr_enable_classb_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   logic intr_enable_classb_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   logic intr_enable_classc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   logic intr_enable_classc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   logic intr_enable_classc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   logic intr_enable_classd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   logic intr_enable_classd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   logic intr_enable_classd_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   logic intr_test_classa_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   logic intr_test_classa_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   logic intr_test_classb_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   logic intr_test_classb_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   logic intr_test_classc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   logic intr_test_classc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   logic intr_test_classd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   logic intr_test_classd_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   logic regen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   logic regen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   logic regen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   logic [23:0] ping_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:   logic [23:0] ping_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:   logic ping_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:   logic alert_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:   logic alert_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   logic alert_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:   logic [1:0] alert_class_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   logic [1:0] alert_class_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   logic alert_class_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:   logic alert_cause_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   logic alert_cause_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic alert_cause_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic loc_alert_en_en_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic loc_alert_en_en_la0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic loc_alert_en_en_la0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic loc_alert_en_en_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic loc_alert_en_en_la1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic loc_alert_en_en_la1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic loc_alert_en_en_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic loc_alert_en_en_la2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic loc_alert_en_en_la2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic loc_alert_en_en_la3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic loc_alert_en_en_la3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic loc_alert_en_en_la3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic [1:0] loc_alert_class_class_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic [1:0] loc_alert_class_class_la0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic loc_alert_class_class_la0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic [1:0] loc_alert_class_class_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic [1:0] loc_alert_class_class_la1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic loc_alert_class_class_la1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic [1:0] loc_alert_class_class_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic [1:0] loc_alert_class_class_la2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic loc_alert_class_class_la2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic [1:0] loc_alert_class_class_la3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic [1:0] loc_alert_class_class_la3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic loc_alert_class_class_la3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic loc_alert_cause_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic loc_alert_cause_la0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic loc_alert_cause_la0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic loc_alert_cause_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic loc_alert_cause_la1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic loc_alert_cause_la1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic loc_alert_cause_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic loc_alert_cause_la2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic loc_alert_cause_la2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic loc_alert_cause_la3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic loc_alert_cause_la3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic loc_alert_cause_la3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic classa_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic classa_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic classa_ctrl_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic classa_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic classa_ctrl_lock_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic classa_ctrl_lock_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic classa_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic classa_ctrl_en_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic classa_ctrl_en_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic classa_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic classa_ctrl_en_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic classa_ctrl_en_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic classa_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic classa_ctrl_en_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic classa_ctrl_en_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic classa_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic classa_ctrl_en_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic classa_ctrl_en_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic [1:0] classa_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic [1:0] classa_ctrl_map_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic classa_ctrl_map_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic [1:0] classa_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic [1:0] classa_ctrl_map_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic classa_ctrl_map_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic [1:0] classa_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic [1:0] classa_ctrl_map_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic classa_ctrl_map_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic [1:0] classa_ctrl_map_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic [1:0] classa_ctrl_map_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic classa_ctrl_map_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic classa_clren_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic classa_clren_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic classa_clren_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic classa_clr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic classa_clr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic [15:0] classa_accum_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic classa_accum_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic [15:0] classa_accum_thresh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic [15:0] classa_accum_thresh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic classa_accum_thresh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic [31:0] classa_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic [31:0] classa_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic classa_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic [31:0] classa_phase0_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic [31:0] classa_phase0_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic classa_phase0_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic [31:0] classa_phase1_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic [31:0] classa_phase1_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic classa_phase1_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic [31:0] classa_phase2_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic [31:0] classa_phase2_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic classa_phase2_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic [31:0] classa_phase3_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic [31:0] classa_phase3_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:   logic classa_phase3_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   logic [31:0] classa_esc_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:   logic classa_esc_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   logic [2:0] classa_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   logic classa_state_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   logic classb_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic classb_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic classb_ctrl_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic classb_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   logic classb_ctrl_lock_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic classb_ctrl_lock_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   logic classb_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   logic classb_ctrl_en_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:   logic classb_ctrl_en_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   logic classb_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   logic classb_ctrl_en_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   logic classb_ctrl_en_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   logic classb_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   logic classb_ctrl_en_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   logic classb_ctrl_en_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   logic classb_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   logic classb_ctrl_en_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:   logic classb_ctrl_en_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   logic [1:0] classb_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:   logic [1:0] classb_ctrl_map_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:   logic classb_ctrl_map_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:   logic [1:0] classb_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic [1:0] classb_ctrl_map_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic classb_ctrl_map_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic [1:0] classb_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:   logic [1:0] classb_ctrl_map_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic classb_ctrl_map_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic [1:0] classb_ctrl_map_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic [1:0] classb_ctrl_map_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   logic classb_ctrl_map_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   logic classb_clren_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   logic classb_clren_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:   logic classb_clren_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:   logic classb_clr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   logic classb_clr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:   logic [15:0] classb_accum_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:   logic classb_accum_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   logic [15:0] classb_accum_thresh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:   logic [15:0] classb_accum_thresh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:   logic classb_accum_thresh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:   logic [31:0] classb_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:   logic [31:0] classb_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   logic classb_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:   logic [31:0] classb_phase0_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:   logic [31:0] classb_phase0_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:   logic classb_phase0_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:   logic [31:0] classb_phase1_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   logic [31:0] classb_phase1_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   logic classb_phase1_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:   logic [31:0] classb_phase2_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   logic [31:0] classb_phase2_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:   logic classb_phase2_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   logic [31:0] classb_phase3_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:   logic [31:0] classb_phase3_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   logic classb_phase3_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:   logic [31:0] classb_esc_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   logic classb_esc_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   logic [2:0] classb_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:   logic classb_state_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:   logic classc_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:   logic classc_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:   logic classc_ctrl_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:   logic classc_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:   logic classc_ctrl_lock_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:   logic classc_ctrl_lock_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   logic classc_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:   logic classc_ctrl_en_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:   logic classc_ctrl_en_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:   logic classc_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   logic classc_ctrl_en_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:   logic classc_ctrl_en_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:   logic classc_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:   logic classc_ctrl_en_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:   logic classc_ctrl_en_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 288:   logic classc_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   logic classc_ctrl_en_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   logic classc_ctrl_en_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:   logic [1:0] classc_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   logic [1:0] classc_ctrl_map_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:   logic classc_ctrl_map_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   logic [1:0] classc_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:   logic [1:0] classc_ctrl_map_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   logic classc_ctrl_map_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:   logic [1:0] classc_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:   logic [1:0] classc_ctrl_map_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:   logic classc_ctrl_map_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:   logic [1:0] classc_ctrl_map_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:   logic [1:0] classc_ctrl_map_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:   logic classc_ctrl_map_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:   logic classc_clren_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:   logic classc_clren_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:   logic classc_clren_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:   logic classc_clr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:   logic classc_clr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:   logic [15:0] classc_accum_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:   logic classc_accum_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:   logic [15:0] classc_accum_thresh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   logic [15:0] classc_accum_thresh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:   logic classc_accum_thresh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   logic [31:0] classc_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:   logic [31:0] classc_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   logic classc_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   logic [31:0] classc_phase0_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:   logic [31:0] classc_phase0_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   logic classc_phase0_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:   logic [31:0] classc_phase1_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   logic [31:0] classc_phase1_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:   logic classc_phase1_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   logic [31:0] classc_phase2_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:   logic [31:0] classc_phase2_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:   logic classc_phase2_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   logic [31:0] classc_phase3_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:   logic [31:0] classc_phase3_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   logic classc_phase3_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:   logic [31:0] classc_esc_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:   logic classc_esc_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   logic [2:0] classc_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   logic classc_state_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   logic classd_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:   logic classd_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:   logic classd_ctrl_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:   logic classd_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:   logic classd_ctrl_lock_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:   logic classd_ctrl_lock_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:   logic classd_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:   logic classd_ctrl_en_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:   logic classd_ctrl_en_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:   logic classd_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   logic classd_ctrl_en_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:   logic classd_ctrl_en_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   logic classd_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:   logic classd_ctrl_en_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   logic classd_ctrl_en_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:   logic classd_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   logic classd_ctrl_en_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:   logic classd_ctrl_en_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:   logic [1:0] classd_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:   logic [1:0] classd_ctrl_map_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:   logic classd_ctrl_map_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:   logic [1:0] classd_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:   logic [1:0] classd_ctrl_map_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:   logic classd_ctrl_map_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:   logic [1:0] classd_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:   logic [1:0] classd_ctrl_map_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:   logic classd_ctrl_map_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:   logic [1:0] classd_ctrl_map_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:   logic [1:0] classd_ctrl_map_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:   logic classd_ctrl_map_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:   logic classd_clren_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:   logic classd_clren_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 364:   logic classd_clren_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:   logic classd_clr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 366:   logic classd_clr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 367:   logic [15:0] classd_accum_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   logic classd_accum_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:   logic [15:0] classd_accum_thresh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   logic [15:0] classd_accum_thresh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:   logic classd_accum_thresh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   logic [31:0] classd_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:   logic [31:0] classd_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   logic classd_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:   logic [31:0] classd_phase0_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:   logic [31:0] classd_phase0_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:   logic classd_phase0_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:   logic [31:0] classd_phase1_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:   logic [31:0] classd_phase1_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:   logic classd_phase1_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:   logic [31:0] classd_phase2_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:   logic [31:0] classd_phase2_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:   logic classd_phase2_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 384:   logic [31:0] classd_phase3_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 385:   logic [31:0] classd_phase3_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 386:   logic classd_phase3_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   logic [31:0] classd_esc_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:   logic classd_esc_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:   logic [2:0] classd_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:   logic classd_state_re;</pre>
<pre style="margin:0; padding:0 "> 391: </pre>
<pre style="margin:0; padding:0 "> 392:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 393:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 394: </pre>
<pre style="margin:0; padding:0 "> 395:   //   F[classa]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:   ) u_intr_state_classa (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 403: </pre>
<pre style="margin:0; padding:0 "> 404:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:     .we     (intr_state_classa_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:     .wd     (intr_state_classa_wd),</pre>
<pre style="margin:0; padding:0 "> 407: </pre>
<pre style="margin:0; padding:0 "> 408:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409:     .de     (hw2reg.intr_state.classa.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:     .d      (hw2reg.intr_state.classa.d ),</pre>
<pre style="margin:0; padding:0 "> 411: </pre>
<pre style="margin:0; padding:0 "> 412:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 413:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 414:     .q      (reg2hw.intr_state.classa.q ),</pre>
<pre style="margin:0; padding:0 "> 415: </pre>
<pre style="margin:0; padding:0 "> 416:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:     .qs     (intr_state_classa_qs)</pre>
<pre style="margin:0; padding:0 "> 418:   );</pre>
<pre style="margin:0; padding:0 "> 419: </pre>
<pre style="margin:0; padding:0 "> 420: </pre>
<pre style="margin:0; padding:0 "> 421:   //   F[classb]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:   ) u_intr_state_classb (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 429: </pre>
<pre style="margin:0; padding:0 "> 430:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 431:     .we     (intr_state_classb_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:     .wd     (intr_state_classb_wd),</pre>
<pre style="margin:0; padding:0 "> 433: </pre>
<pre style="margin:0; padding:0 "> 434:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:     .de     (hw2reg.intr_state.classb.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:     .d      (hw2reg.intr_state.classb.d ),</pre>
<pre style="margin:0; padding:0 "> 437: </pre>
<pre style="margin:0; padding:0 "> 438:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:     .q      (reg2hw.intr_state.classb.q ),</pre>
<pre style="margin:0; padding:0 "> 441: </pre>
<pre style="margin:0; padding:0 "> 442:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:     .qs     (intr_state_classb_qs)</pre>
<pre style="margin:0; padding:0 "> 444:   );</pre>
<pre style="margin:0; padding:0 "> 445: </pre>
<pre style="margin:0; padding:0 "> 446: </pre>
<pre style="margin:0; padding:0 "> 447:   //   F[classc]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 448:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:   ) u_intr_state_classc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 455: </pre>
<pre style="margin:0; padding:0 "> 456:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:     .we     (intr_state_classc_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:     .wd     (intr_state_classc_wd),</pre>
<pre style="margin:0; padding:0 "> 459: </pre>
<pre style="margin:0; padding:0 "> 460:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 461:     .de     (hw2reg.intr_state.classc.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:     .d      (hw2reg.intr_state.classc.d ),</pre>
<pre style="margin:0; padding:0 "> 463: </pre>
<pre style="margin:0; padding:0 "> 464:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:     .q      (reg2hw.intr_state.classc.q ),</pre>
<pre style="margin:0; padding:0 "> 467: </pre>
<pre style="margin:0; padding:0 "> 468:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:     .qs     (intr_state_classc_qs)</pre>
<pre style="margin:0; padding:0 "> 470:   );</pre>
<pre style="margin:0; padding:0 "> 471: </pre>
<pre style="margin:0; padding:0 "> 472: </pre>
<pre style="margin:0; padding:0 "> 473:   //   F[classd]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 475:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:   ) u_intr_state_classd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 481: </pre>
<pre style="margin:0; padding:0 "> 482:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:     .we     (intr_state_classd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:     .wd     (intr_state_classd_wd),</pre>
<pre style="margin:0; padding:0 "> 485: </pre>
<pre style="margin:0; padding:0 "> 486:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 487:     .de     (hw2reg.intr_state.classd.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:     .d      (hw2reg.intr_state.classd.d ),</pre>
<pre style="margin:0; padding:0 "> 489: </pre>
<pre style="margin:0; padding:0 "> 490:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 491:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 492:     .q      (reg2hw.intr_state.classd.q ),</pre>
<pre style="margin:0; padding:0 "> 493: </pre>
<pre style="margin:0; padding:0 "> 494:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:     .qs     (intr_state_classd_qs)</pre>
<pre style="margin:0; padding:0 "> 496:   );</pre>
<pre style="margin:0; padding:0 "> 497: </pre>
<pre style="margin:0; padding:0 "> 498: </pre>
<pre style="margin:0; padding:0 "> 499:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "> 500: </pre>
<pre style="margin:0; padding:0 "> 501:   //   F[classa]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:   ) u_intr_enable_classa (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 507:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 508:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 509: </pre>
<pre style="margin:0; padding:0 "> 510:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 511:     .we     (intr_enable_classa_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 512:     .wd     (intr_enable_classa_wd),</pre>
<pre style="margin:0; padding:0 "> 513: </pre>
<pre style="margin:0; padding:0 "> 514:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 515:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 516:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 517: </pre>
<pre style="margin:0; padding:0 "> 518:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:     .q      (reg2hw.intr_enable.classa.q ),</pre>
<pre style="margin:0; padding:0 "> 521: </pre>
<pre style="margin:0; padding:0 "> 522:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:     .qs     (intr_enable_classa_qs)</pre>
<pre style="margin:0; padding:0 "> 524:   );</pre>
<pre style="margin:0; padding:0 "> 525: </pre>
<pre style="margin:0; padding:0 "> 526: </pre>
<pre style="margin:0; padding:0 "> 527:   //   F[classb]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:   ) u_intr_enable_classb (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 535: </pre>
<pre style="margin:0; padding:0 "> 536:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 537:     .we     (intr_enable_classb_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 538:     .wd     (intr_enable_classb_wd),</pre>
<pre style="margin:0; padding:0 "> 539: </pre>
<pre style="margin:0; padding:0 "> 540:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 541:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 542:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 543: </pre>
<pre style="margin:0; padding:0 "> 544:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:     .q      (reg2hw.intr_enable.classb.q ),</pre>
<pre style="margin:0; padding:0 "> 547: </pre>
<pre style="margin:0; padding:0 "> 548:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:     .qs     (intr_enable_classb_qs)</pre>
<pre style="margin:0; padding:0 "> 550:   );</pre>
<pre style="margin:0; padding:0 "> 551: </pre>
<pre style="margin:0; padding:0 "> 552: </pre>
<pre style="margin:0; padding:0 "> 553:   //   F[classc]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 554:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 555:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:   ) u_intr_enable_classc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 561: </pre>
<pre style="margin:0; padding:0 "> 562:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:     .we     (intr_enable_classc_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 564:     .wd     (intr_enable_classc_wd),</pre>
<pre style="margin:0; padding:0 "> 565: </pre>
<pre style="margin:0; padding:0 "> 566:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 567:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 568:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 569: </pre>
<pre style="margin:0; padding:0 "> 570:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 571:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 572:     .q      (reg2hw.intr_enable.classc.q ),</pre>
<pre style="margin:0; padding:0 "> 573: </pre>
<pre style="margin:0; padding:0 "> 574:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:     .qs     (intr_enable_classc_qs)</pre>
<pre style="margin:0; padding:0 "> 576:   );</pre>
<pre style="margin:0; padding:0 "> 577: </pre>
<pre style="margin:0; padding:0 "> 578: </pre>
<pre style="margin:0; padding:0 "> 579:   //   F[classd]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 580:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 581:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:   ) u_intr_enable_classd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 587: </pre>
<pre style="margin:0; padding:0 "> 588:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:     .we     (intr_enable_classd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:     .wd     (intr_enable_classd_wd),</pre>
<pre style="margin:0; padding:0 "> 591: </pre>
<pre style="margin:0; padding:0 "> 592:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 593:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 594:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 595: </pre>
<pre style="margin:0; padding:0 "> 596:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 597:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 598:     .q      (reg2hw.intr_enable.classd.q ),</pre>
<pre style="margin:0; padding:0 "> 599: </pre>
<pre style="margin:0; padding:0 "> 600:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:     .qs     (intr_enable_classd_qs)</pre>
<pre style="margin:0; padding:0 "> 602:   );</pre>
<pre style="margin:0; padding:0 "> 603: </pre>
<pre style="margin:0; padding:0 "> 604: </pre>
<pre style="margin:0; padding:0 "> 605:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "> 606: </pre>
<pre style="margin:0; padding:0 "> 607:   //   F[classa]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:   ) u_intr_test_classa (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:     .we     (intr_test_classa_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:     .wd     (intr_test_classa_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 614:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 615:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 616:     .qe     (reg2hw.intr_test.classa.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:     .q      (reg2hw.intr_test.classa.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 619:   );</pre>
<pre style="margin:0; padding:0 "> 620: </pre>
<pre style="margin:0; padding:0 "> 621: </pre>
<pre style="margin:0; padding:0 "> 622:   //   F[classb]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:   ) u_intr_test_classb (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:     .we     (intr_test_classb_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:     .wd     (intr_test_classb_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 630:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 631:     .qe     (reg2hw.intr_test.classb.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 632:     .q      (reg2hw.intr_test.classb.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 634:   );</pre>
<pre style="margin:0; padding:0 "> 635: </pre>
<pre style="margin:0; padding:0 "> 636: </pre>
<pre style="margin:0; padding:0 "> 637:   //   F[classc]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:   ) u_intr_test_classc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:     .we     (intr_test_classc_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:     .wd     (intr_test_classc_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 644:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 645:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 646:     .qe     (reg2hw.intr_test.classc.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 647:     .q      (reg2hw.intr_test.classc.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 648:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 649:   );</pre>
<pre style="margin:0; padding:0 "> 650: </pre>
<pre style="margin:0; padding:0 "> 651: </pre>
<pre style="margin:0; padding:0 "> 652:   //   F[classd]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:   ) u_intr_test_classd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:     .we     (intr_test_classd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:     .wd     (intr_test_classd_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 660:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 661:     .qe     (reg2hw.intr_test.classd.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 662:     .q      (reg2hw.intr_test.classd.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 663:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 664:   );</pre>
<pre style="margin:0; padding:0 "> 665: </pre>
<pre style="margin:0; padding:0 "> 666: </pre>
<pre style="margin:0; padding:0 "> 667:   // R[regen]: V(False)</pre>
<pre style="margin:0; padding:0 "> 668: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 669:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 670:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 673:   ) u_regen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 674:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 676: </pre>
<pre style="margin:0; padding:0 "> 677:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 678:     .we     (regen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 679:     .wd     (regen_wd),</pre>
<pre style="margin:0; padding:0 "> 680: </pre>
<pre style="margin:0; padding:0 "> 681:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 684: </pre>
<pre style="margin:0; padding:0 "> 685:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 687:     .q      (reg2hw.regen.q ),</pre>
<pre style="margin:0; padding:0 "> 688: </pre>
<pre style="margin:0; padding:0 "> 689:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 690:     .qs     (regen_qs)</pre>
<pre style="margin:0; padding:0 "> 691:   );</pre>
<pre style="margin:0; padding:0 "> 692: </pre>
<pre style="margin:0; padding:0 "> 693: </pre>
<pre style="margin:0; padding:0 "> 694:   // R[ping_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 "> 695: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 696:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 697:     .DW      (24),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:     .RESVAL  (24'h20)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:   ) u_ping_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 703: </pre>
<pre style="margin:0; padding:0 "> 704:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 705:     .we     (ping_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 706:     .wd     (ping_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 "> 707: </pre>
<pre style="margin:0; padding:0 "> 708:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 710:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 711: </pre>
<pre style="margin:0; padding:0 "> 712:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 713:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 714:     .q      (reg2hw.ping_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 "> 715: </pre>
<pre style="margin:0; padding:0 "> 716:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 717:     .qs     (ping_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 "> 718:   );</pre>
<pre style="margin:0; padding:0 "> 719: </pre>
<pre style="margin:0; padding:0 "> 720: </pre>
<pre style="margin:0; padding:0 "> 721: </pre>
<pre style="margin:0; padding:0 "> 722:   // Subregister 0 of Multireg alert_en</pre>
<pre style="margin:0; padding:0 "> 723:   // R[alert_en]: V(False)</pre>
<pre style="margin:0; padding:0 "> 724: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 726:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 729:   ) u_alert_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 730:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 731:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 732: </pre>
<pre style="margin:0; padding:0 "> 733:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 734:     .we     (alert_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 735:     .wd     (alert_en_wd),</pre>
<pre style="margin:0; padding:0 "> 736: </pre>
<pre style="margin:0; padding:0 "> 737:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 740: </pre>
<pre style="margin:0; padding:0 "> 741:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 743:     .q      (reg2hw.alert_en[0].q ),</pre>
<pre style="margin:0; padding:0 "> 744: </pre>
<pre style="margin:0; padding:0 "> 745:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 746:     .qs     (alert_en_qs)</pre>
<pre style="margin:0; padding:0 "> 747:   );</pre>
<pre style="margin:0; padding:0 "> 748: </pre>
<pre style="margin:0; padding:0 "> 749: </pre>
<pre style="margin:0; padding:0 "> 750: </pre>
<pre style="margin:0; padding:0 "> 751:   // Subregister 0 of Multireg alert_class</pre>
<pre style="margin:0; padding:0 "> 752:   // R[alert_class]: V(False)</pre>
<pre style="margin:0; padding:0 "> 753: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 754:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 755:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:   ) u_alert_class (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 761: </pre>
<pre style="margin:0; padding:0 "> 762:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 763:     .we     (alert_class_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 764:     .wd     (alert_class_wd),</pre>
<pre style="margin:0; padding:0 "> 765: </pre>
<pre style="margin:0; padding:0 "> 766:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 769: </pre>
<pre style="margin:0; padding:0 "> 770:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:     .q      (reg2hw.alert_class[0].q ),</pre>
<pre style="margin:0; padding:0 "> 773: </pre>
<pre style="margin:0; padding:0 "> 774:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 775:     .qs     (alert_class_qs)</pre>
<pre style="margin:0; padding:0 "> 776:   );</pre>
<pre style="margin:0; padding:0 "> 777: </pre>
<pre style="margin:0; padding:0 "> 778: </pre>
<pre style="margin:0; padding:0 "> 779: </pre>
<pre style="margin:0; padding:0 "> 780:   // Subregister 0 of Multireg alert_cause</pre>
<pre style="margin:0; padding:0 "> 781:   // R[alert_cause]: V(False)</pre>
<pre style="margin:0; padding:0 "> 782: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 783:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:   ) u_alert_cause (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 790: </pre>
<pre style="margin:0; padding:0 "> 791:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 792:     .we     (alert_cause_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 793:     .wd     (alert_cause_wd),</pre>
<pre style="margin:0; padding:0 "> 794: </pre>
<pre style="margin:0; padding:0 "> 795:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 796:     .de     (hw2reg.alert_cause[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:     .d      (hw2reg.alert_cause[0].d ),</pre>
<pre style="margin:0; padding:0 "> 798: </pre>
<pre style="margin:0; padding:0 "> 799:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 800:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 801:     .q      (reg2hw.alert_cause[0].q ),</pre>
<pre style="margin:0; padding:0 "> 802: </pre>
<pre style="margin:0; padding:0 "> 803:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 804:     .qs     (alert_cause_qs)</pre>
<pre style="margin:0; padding:0 "> 805:   );</pre>
<pre style="margin:0; padding:0 "> 806: </pre>
<pre style="margin:0; padding:0 "> 807: </pre>
<pre style="margin:0; padding:0 "> 808: </pre>
<pre style="margin:0; padding:0 "> 809:   // Subregister 0 of Multireg loc_alert_en</pre>
<pre style="margin:0; padding:0 "> 810:   // R[loc_alert_en]: V(False)</pre>
<pre style="margin:0; padding:0 "> 811: </pre>
<pre style="margin:0; padding:0 "> 812:   // F[en_la0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 813:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 814:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 817:   ) u_loc_alert_en_en_la0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 818:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 820: </pre>
<pre style="margin:0; padding:0 "> 821:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 822:     .we     (loc_alert_en_en_la0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:     .wd     (loc_alert_en_en_la0_wd),</pre>
<pre style="margin:0; padding:0 "> 824: </pre>
<pre style="margin:0; padding:0 "> 825:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 826:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 827:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 828: </pre>
<pre style="margin:0; padding:0 "> 829:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 830:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 831:     .q      (reg2hw.loc_alert_en[0].q ),</pre>
<pre style="margin:0; padding:0 "> 832: </pre>
<pre style="margin:0; padding:0 "> 833:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 834:     .qs     (loc_alert_en_en_la0_qs)</pre>
<pre style="margin:0; padding:0 "> 835:   );</pre>
<pre style="margin:0; padding:0 "> 836: </pre>
<pre style="margin:0; padding:0 "> 837: </pre>
<pre style="margin:0; padding:0 "> 838:   // F[en_la1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 839:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 840:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 841:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 842:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 843:   ) u_loc_alert_en_en_la1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 844:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 846: </pre>
<pre style="margin:0; padding:0 "> 847:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 848:     .we     (loc_alert_en_en_la1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:     .wd     (loc_alert_en_en_la1_wd),</pre>
<pre style="margin:0; padding:0 "> 850: </pre>
<pre style="margin:0; padding:0 "> 851:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 852:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 854: </pre>
<pre style="margin:0; padding:0 "> 855:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 856:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 857:     .q      (reg2hw.loc_alert_en[1].q ),</pre>
<pre style="margin:0; padding:0 "> 858: </pre>
<pre style="margin:0; padding:0 "> 859:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 860:     .qs     (loc_alert_en_en_la1_qs)</pre>
<pre style="margin:0; padding:0 "> 861:   );</pre>
<pre style="margin:0; padding:0 "> 862: </pre>
<pre style="margin:0; padding:0 "> 863: </pre>
<pre style="margin:0; padding:0 "> 864:   // F[en_la2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 865:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 866:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 868:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 869:   ) u_loc_alert_en_en_la2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 870:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 871:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 872: </pre>
<pre style="margin:0; padding:0 "> 873:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 874:     .we     (loc_alert_en_en_la2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:     .wd     (loc_alert_en_en_la2_wd),</pre>
<pre style="margin:0; padding:0 "> 876: </pre>
<pre style="margin:0; padding:0 "> 877:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 878:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 879:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 880: </pre>
<pre style="margin:0; padding:0 "> 881:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 882:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 883:     .q      (reg2hw.loc_alert_en[2].q ),</pre>
<pre style="margin:0; padding:0 "> 884: </pre>
<pre style="margin:0; padding:0 "> 885:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 886:     .qs     (loc_alert_en_en_la2_qs)</pre>
<pre style="margin:0; padding:0 "> 887:   );</pre>
<pre style="margin:0; padding:0 "> 888: </pre>
<pre style="margin:0; padding:0 "> 889: </pre>
<pre style="margin:0; padding:0 "> 890:   // F[en_la3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 891:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 892:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 894:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 895:   ) u_loc_alert_en_en_la3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 896:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 897:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 898: </pre>
<pre style="margin:0; padding:0 "> 899:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 900:     .we     (loc_alert_en_en_la3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 901:     .wd     (loc_alert_en_en_la3_wd),</pre>
<pre style="margin:0; padding:0 "> 902: </pre>
<pre style="margin:0; padding:0 "> 903:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 904:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 905:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 906: </pre>
<pre style="margin:0; padding:0 "> 907:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 908:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 909:     .q      (reg2hw.loc_alert_en[3].q ),</pre>
<pre style="margin:0; padding:0 "> 910: </pre>
<pre style="margin:0; padding:0 "> 911:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 912:     .qs     (loc_alert_en_en_la3_qs)</pre>
<pre style="margin:0; padding:0 "> 913:   );</pre>
<pre style="margin:0; padding:0 "> 914: </pre>
<pre style="margin:0; padding:0 "> 915: </pre>
<pre style="margin:0; padding:0 "> 916: </pre>
<pre style="margin:0; padding:0 "> 917: </pre>
<pre style="margin:0; padding:0 "> 918:   // Subregister 0 of Multireg loc_alert_class</pre>
<pre style="margin:0; padding:0 "> 919:   // R[loc_alert_class]: V(False)</pre>
<pre style="margin:0; padding:0 "> 920: </pre>
<pre style="margin:0; padding:0 "> 921:   // F[class_la0]: 1:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 922:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 923:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 924:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 925:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 926:   ) u_loc_alert_class_class_la0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 929: </pre>
<pre style="margin:0; padding:0 "> 930:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     .we     (loc_alert_class_class_la0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:     .wd     (loc_alert_class_class_la0_wd),</pre>
<pre style="margin:0; padding:0 "> 933: </pre>
<pre style="margin:0; padding:0 "> 934:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 935:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 936:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 937: </pre>
<pre style="margin:0; padding:0 "> 938:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 939:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 940:     .q      (reg2hw.loc_alert_class[0].q ),</pre>
<pre style="margin:0; padding:0 "> 941: </pre>
<pre style="margin:0; padding:0 "> 942:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 943:     .qs     (loc_alert_class_class_la0_qs)</pre>
<pre style="margin:0; padding:0 "> 944:   );</pre>
<pre style="margin:0; padding:0 "> 945: </pre>
<pre style="margin:0; padding:0 "> 946: </pre>
<pre style="margin:0; padding:0 "> 947:   // F[class_la1]: 3:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 948:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 949:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 950:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 951:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 952:   ) u_loc_alert_class_class_la1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 954:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 955: </pre>
<pre style="margin:0; padding:0 "> 956:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:     .we     (loc_alert_class_class_la1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 958:     .wd     (loc_alert_class_class_la1_wd),</pre>
<pre style="margin:0; padding:0 "> 959: </pre>
<pre style="margin:0; padding:0 "> 960:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 961:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 962:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 963: </pre>
<pre style="margin:0; padding:0 "> 964:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 965:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 966:     .q      (reg2hw.loc_alert_class[1].q ),</pre>
<pre style="margin:0; padding:0 "> 967: </pre>
<pre style="margin:0; padding:0 "> 968:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 969:     .qs     (loc_alert_class_class_la1_qs)</pre>
<pre style="margin:0; padding:0 "> 970:   );</pre>
<pre style="margin:0; padding:0 "> 971: </pre>
<pre style="margin:0; padding:0 "> 972: </pre>
<pre style="margin:0; padding:0 "> 973:   // F[class_la2]: 5:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 974:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 975:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 976:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 977:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 978:   ) u_loc_alert_class_class_la2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 979:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 980:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 981: </pre>
<pre style="margin:0; padding:0 "> 982:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 983:     .we     (loc_alert_class_class_la2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 984:     .wd     (loc_alert_class_class_la2_wd),</pre>
<pre style="margin:0; padding:0 "> 985: </pre>
<pre style="margin:0; padding:0 "> 986:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 987:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 988:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 989: </pre>
<pre style="margin:0; padding:0 "> 990:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 991:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 992:     .q      (reg2hw.loc_alert_class[2].q ),</pre>
<pre style="margin:0; padding:0 "> 993: </pre>
<pre style="margin:0; padding:0 "> 994:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 995:     .qs     (loc_alert_class_class_la2_qs)</pre>
<pre style="margin:0; padding:0 "> 996:   );</pre>
<pre style="margin:0; padding:0 "> 997: </pre>
<pre style="margin:0; padding:0 "> 998: </pre>
<pre style="margin:0; padding:0 "> 999:   // F[class_la3]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1000:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1001:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1003:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1004:   ) u_loc_alert_class_class_la3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1005:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1007: </pre>
<pre style="margin:0; padding:0 ">1008:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1009:     .we     (loc_alert_class_class_la3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:     .wd     (loc_alert_class_class_la3_wd),</pre>
<pre style="margin:0; padding:0 ">1011: </pre>
<pre style="margin:0; padding:0 ">1012:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1015: </pre>
<pre style="margin:0; padding:0 ">1016:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1017:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1018:     .q      (reg2hw.loc_alert_class[3].q ),</pre>
<pre style="margin:0; padding:0 ">1019: </pre>
<pre style="margin:0; padding:0 ">1020:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1021:     .qs     (loc_alert_class_class_la3_qs)</pre>
<pre style="margin:0; padding:0 ">1022:   );</pre>
<pre style="margin:0; padding:0 ">1023: </pre>
<pre style="margin:0; padding:0 ">1024: </pre>
<pre style="margin:0; padding:0 ">1025: </pre>
<pre style="margin:0; padding:0 ">1026: </pre>
<pre style="margin:0; padding:0 ">1027:   // Subregister 0 of Multireg loc_alert_cause</pre>
<pre style="margin:0; padding:0 ">1028:   // R[loc_alert_cause]: V(False)</pre>
<pre style="margin:0; padding:0 ">1029: </pre>
<pre style="margin:0; padding:0 ">1030:   // F[la0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1031:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1032:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1033:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1034:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1035:   ) u_loc_alert_cause_la0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1036:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1038: </pre>
<pre style="margin:0; padding:0 ">1039:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1040:     .we     (loc_alert_cause_la0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1041:     .wd     (loc_alert_cause_la0_wd),</pre>
<pre style="margin:0; padding:0 ">1042: </pre>
<pre style="margin:0; padding:0 ">1043:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1044:     .de     (hw2reg.loc_alert_cause[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1045:     .d      (hw2reg.loc_alert_cause[0].d ),</pre>
<pre style="margin:0; padding:0 ">1046: </pre>
<pre style="margin:0; padding:0 ">1047:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1048:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1049:     .q      (reg2hw.loc_alert_cause[0].q ),</pre>
<pre style="margin:0; padding:0 ">1050: </pre>
<pre style="margin:0; padding:0 ">1051:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1052:     .qs     (loc_alert_cause_la0_qs)</pre>
<pre style="margin:0; padding:0 ">1053:   );</pre>
<pre style="margin:0; padding:0 ">1054: </pre>
<pre style="margin:0; padding:0 ">1055: </pre>
<pre style="margin:0; padding:0 ">1056:   // F[la1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1057:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1058:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1059:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1060:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1061:   ) u_loc_alert_cause_la1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1062:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1063:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1064: </pre>
<pre style="margin:0; padding:0 ">1065:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1066:     .we     (loc_alert_cause_la1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1067:     .wd     (loc_alert_cause_la1_wd),</pre>
<pre style="margin:0; padding:0 ">1068: </pre>
<pre style="margin:0; padding:0 ">1069:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1070:     .de     (hw2reg.loc_alert_cause[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1071:     .d      (hw2reg.loc_alert_cause[1].d ),</pre>
<pre style="margin:0; padding:0 ">1072: </pre>
<pre style="margin:0; padding:0 ">1073:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1074:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1075:     .q      (reg2hw.loc_alert_cause[1].q ),</pre>
<pre style="margin:0; padding:0 ">1076: </pre>
<pre style="margin:0; padding:0 ">1077:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1078:     .qs     (loc_alert_cause_la1_qs)</pre>
<pre style="margin:0; padding:0 ">1079:   );</pre>
<pre style="margin:0; padding:0 ">1080: </pre>
<pre style="margin:0; padding:0 ">1081: </pre>
<pre style="margin:0; padding:0 ">1082:   // F[la2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1083:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1084:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1086:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1087:   ) u_loc_alert_cause_la2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1088:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1090: </pre>
<pre style="margin:0; padding:0 ">1091:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1092:     .we     (loc_alert_cause_la2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1093:     .wd     (loc_alert_cause_la2_wd),</pre>
<pre style="margin:0; padding:0 ">1094: </pre>
<pre style="margin:0; padding:0 ">1095:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1096:     .de     (hw2reg.loc_alert_cause[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1097:     .d      (hw2reg.loc_alert_cause[2].d ),</pre>
<pre style="margin:0; padding:0 ">1098: </pre>
<pre style="margin:0; padding:0 ">1099:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1101:     .q      (reg2hw.loc_alert_cause[2].q ),</pre>
<pre style="margin:0; padding:0 ">1102: </pre>
<pre style="margin:0; padding:0 ">1103:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1104:     .qs     (loc_alert_cause_la2_qs)</pre>
<pre style="margin:0; padding:0 ">1105:   );</pre>
<pre style="margin:0; padding:0 ">1106: </pre>
<pre style="margin:0; padding:0 ">1107: </pre>
<pre style="margin:0; padding:0 ">1108:   // F[la3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1109:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1110:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1111:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1112:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1113:   ) u_loc_alert_cause_la3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1114:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1115:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1116: </pre>
<pre style="margin:0; padding:0 ">1117:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1118:     .we     (loc_alert_cause_la3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1119:     .wd     (loc_alert_cause_la3_wd),</pre>
<pre style="margin:0; padding:0 ">1120: </pre>
<pre style="margin:0; padding:0 ">1121:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1122:     .de     (hw2reg.loc_alert_cause[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1123:     .d      (hw2reg.loc_alert_cause[3].d ),</pre>
<pre style="margin:0; padding:0 ">1124: </pre>
<pre style="margin:0; padding:0 ">1125:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1126:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1127:     .q      (reg2hw.loc_alert_cause[3].q ),</pre>
<pre style="margin:0; padding:0 ">1128: </pre>
<pre style="margin:0; padding:0 ">1129:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1130:     .qs     (loc_alert_cause_la3_qs)</pre>
<pre style="margin:0; padding:0 ">1131:   );</pre>
<pre style="margin:0; padding:0 ">1132: </pre>
<pre style="margin:0; padding:0 ">1133: </pre>
<pre style="margin:0; padding:0 ">1134: </pre>
<pre style="margin:0; padding:0 ">1135:   // R[classa_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1136: </pre>
<pre style="margin:0; padding:0 ">1137:   //   F[en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1138:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1139:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1140:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1141:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1142:   ) u_classa_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1143:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1145: </pre>
<pre style="margin:0; padding:0 ">1146:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1147:     .we     (classa_ctrl_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1148:     .wd     (classa_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">1149: </pre>
<pre style="margin:0; padding:0 ">1150:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1151:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1153: </pre>
<pre style="margin:0; padding:0 ">1154:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1155:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1156:     .q      (reg2hw.classa_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">1157: </pre>
<pre style="margin:0; padding:0 ">1158:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1159:     .qs     (classa_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">1160:   );</pre>
<pre style="margin:0; padding:0 ">1161: </pre>
<pre style="margin:0; padding:0 ">1162: </pre>
<pre style="margin:0; padding:0 ">1163:   //   F[lock]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1164:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1165:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1166:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1167:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1168:   ) u_classa_ctrl_lock (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1169:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1170:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1171: </pre>
<pre style="margin:0; padding:0 ">1172:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1173:     .we     (classa_ctrl_lock_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1174:     .wd     (classa_ctrl_lock_wd),</pre>
<pre style="margin:0; padding:0 ">1175: </pre>
<pre style="margin:0; padding:0 ">1176:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1179: </pre>
<pre style="margin:0; padding:0 ">1180:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1181:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1182:     .q      (reg2hw.classa_ctrl.lock.q ),</pre>
<pre style="margin:0; padding:0 ">1183: </pre>
<pre style="margin:0; padding:0 ">1184:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1185:     .qs     (classa_ctrl_lock_qs)</pre>
<pre style="margin:0; padding:0 ">1186:   );</pre>
<pre style="margin:0; padding:0 ">1187: </pre>
<pre style="margin:0; padding:0 ">1188: </pre>
<pre style="margin:0; padding:0 ">1189:   //   F[en_e0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1190:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1191:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1192:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1193:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1194:   ) u_classa_ctrl_en_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1195:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1196:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1197: </pre>
<pre style="margin:0; padding:0 ">1198:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1199:     .we     (classa_ctrl_en_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1200:     .wd     (classa_ctrl_en_e0_wd),</pre>
<pre style="margin:0; padding:0 ">1201: </pre>
<pre style="margin:0; padding:0 ">1202:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1203:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1204:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1205: </pre>
<pre style="margin:0; padding:0 ">1206:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1207:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1208:     .q      (reg2hw.classa_ctrl.en_e0.q ),</pre>
<pre style="margin:0; padding:0 ">1209: </pre>
<pre style="margin:0; padding:0 ">1210:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1211:     .qs     (classa_ctrl_en_e0_qs)</pre>
<pre style="margin:0; padding:0 ">1212:   );</pre>
<pre style="margin:0; padding:0 ">1213: </pre>
<pre style="margin:0; padding:0 ">1214: </pre>
<pre style="margin:0; padding:0 ">1215:   //   F[en_e1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1216:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1217:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1218:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1219:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1220:   ) u_classa_ctrl_en_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1221:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1222:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1223: </pre>
<pre style="margin:0; padding:0 ">1224:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1225:     .we     (classa_ctrl_en_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1226:     .wd     (classa_ctrl_en_e1_wd),</pre>
<pre style="margin:0; padding:0 ">1227: </pre>
<pre style="margin:0; padding:0 ">1228:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1229:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1230:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1231: </pre>
<pre style="margin:0; padding:0 ">1232:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1233:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1234:     .q      (reg2hw.classa_ctrl.en_e1.q ),</pre>
<pre style="margin:0; padding:0 ">1235: </pre>
<pre style="margin:0; padding:0 ">1236:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1237:     .qs     (classa_ctrl_en_e1_qs)</pre>
<pre style="margin:0; padding:0 ">1238:   );</pre>
<pre style="margin:0; padding:0 ">1239: </pre>
<pre style="margin:0; padding:0 ">1240: </pre>
<pre style="margin:0; padding:0 ">1241:   //   F[en_e2]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1242:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1243:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1244:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1245:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:   ) u_classa_ctrl_en_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1247:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1248:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1249: </pre>
<pre style="margin:0; padding:0 ">1250:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1251:     .we     (classa_ctrl_en_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1252:     .wd     (classa_ctrl_en_e2_wd),</pre>
<pre style="margin:0; padding:0 ">1253: </pre>
<pre style="margin:0; padding:0 ">1254:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1255:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1256:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1257: </pre>
<pre style="margin:0; padding:0 ">1258:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1259:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1260:     .q      (reg2hw.classa_ctrl.en_e2.q ),</pre>
<pre style="margin:0; padding:0 ">1261: </pre>
<pre style="margin:0; padding:0 ">1262:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1263:     .qs     (classa_ctrl_en_e2_qs)</pre>
<pre style="margin:0; padding:0 ">1264:   );</pre>
<pre style="margin:0; padding:0 ">1265: </pre>
<pre style="margin:0; padding:0 ">1266: </pre>
<pre style="margin:0; padding:0 ">1267:   //   F[en_e3]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1268:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1269:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1270:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1271:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1272:   ) u_classa_ctrl_en_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1273:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1274:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1275: </pre>
<pre style="margin:0; padding:0 ">1276:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1277:     .we     (classa_ctrl_en_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1278:     .wd     (classa_ctrl_en_e3_wd),</pre>
<pre style="margin:0; padding:0 ">1279: </pre>
<pre style="margin:0; padding:0 ">1280:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1281:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1282:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1283: </pre>
<pre style="margin:0; padding:0 ">1284:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1285:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1286:     .q      (reg2hw.classa_ctrl.en_e3.q ),</pre>
<pre style="margin:0; padding:0 ">1287: </pre>
<pre style="margin:0; padding:0 ">1288:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1289:     .qs     (classa_ctrl_en_e3_qs)</pre>
<pre style="margin:0; padding:0 ">1290:   );</pre>
<pre style="margin:0; padding:0 ">1291: </pre>
<pre style="margin:0; padding:0 ">1292: </pre>
<pre style="margin:0; padding:0 ">1293:   //   F[map_e0]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1294:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1295:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1296:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1297:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1298:   ) u_classa_ctrl_map_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1299:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1300:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1301: </pre>
<pre style="margin:0; padding:0 ">1302:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1303:     .we     (classa_ctrl_map_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1304:     .wd     (classa_ctrl_map_e0_wd),</pre>
<pre style="margin:0; padding:0 ">1305: </pre>
<pre style="margin:0; padding:0 ">1306:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1307:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1308:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1309: </pre>
<pre style="margin:0; padding:0 ">1310:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1311:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1312:     .q      (reg2hw.classa_ctrl.map_e0.q ),</pre>
<pre style="margin:0; padding:0 ">1313: </pre>
<pre style="margin:0; padding:0 ">1314:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1315:     .qs     (classa_ctrl_map_e0_qs)</pre>
<pre style="margin:0; padding:0 ">1316:   );</pre>
<pre style="margin:0; padding:0 ">1317: </pre>
<pre style="margin:0; padding:0 ">1318: </pre>
<pre style="margin:0; padding:0 ">1319:   //   F[map_e1]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1320:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1321:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1322:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1323:     .RESVAL  (2'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1324:   ) u_classa_ctrl_map_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1325:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1326:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1327: </pre>
<pre style="margin:0; padding:0 ">1328:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1329:     .we     (classa_ctrl_map_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1330:     .wd     (classa_ctrl_map_e1_wd),</pre>
<pre style="margin:0; padding:0 ">1331: </pre>
<pre style="margin:0; padding:0 ">1332:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1333:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1334:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1335: </pre>
<pre style="margin:0; padding:0 ">1336:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1337:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1338:     .q      (reg2hw.classa_ctrl.map_e1.q ),</pre>
<pre style="margin:0; padding:0 ">1339: </pre>
<pre style="margin:0; padding:0 ">1340:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1341:     .qs     (classa_ctrl_map_e1_qs)</pre>
<pre style="margin:0; padding:0 ">1342:   );</pre>
<pre style="margin:0; padding:0 ">1343: </pre>
<pre style="margin:0; padding:0 ">1344: </pre>
<pre style="margin:0; padding:0 ">1345:   //   F[map_e2]: 11:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1346:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1347:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1348:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1349:     .RESVAL  (2'h2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1350:   ) u_classa_ctrl_map_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1351:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1352:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1353: </pre>
<pre style="margin:0; padding:0 ">1354:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1355:     .we     (classa_ctrl_map_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1356:     .wd     (classa_ctrl_map_e2_wd),</pre>
<pre style="margin:0; padding:0 ">1357: </pre>
<pre style="margin:0; padding:0 ">1358:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1359:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1360:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1361: </pre>
<pre style="margin:0; padding:0 ">1362:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1363:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1364:     .q      (reg2hw.classa_ctrl.map_e2.q ),</pre>
<pre style="margin:0; padding:0 ">1365: </pre>
<pre style="margin:0; padding:0 ">1366:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1367:     .qs     (classa_ctrl_map_e2_qs)</pre>
<pre style="margin:0; padding:0 ">1368:   );</pre>
<pre style="margin:0; padding:0 ">1369: </pre>
<pre style="margin:0; padding:0 ">1370: </pre>
<pre style="margin:0; padding:0 ">1371:   //   F[map_e3]: 13:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1372:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1373:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1374:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1375:     .RESVAL  (2'h3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1376:   ) u_classa_ctrl_map_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1377:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1378:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1379: </pre>
<pre style="margin:0; padding:0 ">1380:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1381:     .we     (classa_ctrl_map_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1382:     .wd     (classa_ctrl_map_e3_wd),</pre>
<pre style="margin:0; padding:0 ">1383: </pre>
<pre style="margin:0; padding:0 ">1384:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1386:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1387: </pre>
<pre style="margin:0; padding:0 ">1388:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1389:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1390:     .q      (reg2hw.classa_ctrl.map_e3.q ),</pre>
<pre style="margin:0; padding:0 ">1391: </pre>
<pre style="margin:0; padding:0 ">1392:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1393:     .qs     (classa_ctrl_map_e3_qs)</pre>
<pre style="margin:0; padding:0 ">1394:   );</pre>
<pre style="margin:0; padding:0 ">1395: </pre>
<pre style="margin:0; padding:0 ">1396: </pre>
<pre style="margin:0; padding:0 ">1397:   // R[classa_clren]: V(False)</pre>
<pre style="margin:0; padding:0 ">1398: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1399:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1400:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1401:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1402:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1403:   ) u_classa_clren (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1404:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1405:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1406: </pre>
<pre style="margin:0; padding:0 ">1407:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1408:     .we     (classa_clren_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1409:     .wd     (classa_clren_wd),</pre>
<pre style="margin:0; padding:0 ">1410: </pre>
<pre style="margin:0; padding:0 ">1411:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1412:     .de     (hw2reg.classa_clren.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1413:     .d      (hw2reg.classa_clren.d ),</pre>
<pre style="margin:0; padding:0 ">1414: </pre>
<pre style="margin:0; padding:0 ">1415:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1416:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1417:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1418: </pre>
<pre style="margin:0; padding:0 ">1419:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1420:     .qs     (classa_clren_qs)</pre>
<pre style="margin:0; padding:0 ">1421:   );</pre>
<pre style="margin:0; padding:0 ">1422: </pre>
<pre style="margin:0; padding:0 ">1423: </pre>
<pre style="margin:0; padding:0 ">1424:   // R[classa_clr]: V(False)</pre>
<pre style="margin:0; padding:0 ">1425: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1426:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1427:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1429:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1430:   ) u_classa_clr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1432:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1433: </pre>
<pre style="margin:0; padding:0 ">1434:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1435:     .we     (classa_clr_we & classa_clren_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1436:     .wd     (classa_clr_wd),</pre>
<pre style="margin:0; padding:0 ">1437: </pre>
<pre style="margin:0; padding:0 ">1438:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1439:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1440:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1441: </pre>
<pre style="margin:0; padding:0 ">1442:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1443:     .qe     (reg2hw.classa_clr.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1444:     .q      (reg2hw.classa_clr.q ),</pre>
<pre style="margin:0; padding:0 ">1445: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1447:   );</pre>
<pre style="margin:0; padding:0 ">1448: </pre>
<pre style="margin:0; padding:0 ">1449: </pre>
<pre style="margin:0; padding:0 ">1450:   // R[classa_accum_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">1451: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1452:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1453:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1454:   ) u_classa_accum_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1455:     .re     (classa_accum_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1456:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1457:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1458:     .d      (hw2reg.classa_accum_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1459:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1460:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1461:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1462:     .qs     (classa_accum_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">1463:   );</pre>
<pre style="margin:0; padding:0 ">1464: </pre>
<pre style="margin:0; padding:0 ">1465: </pre>
<pre style="margin:0; padding:0 ">1466:   // R[classa_accum_thresh]: V(False)</pre>
<pre style="margin:0; padding:0 ">1467: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1468:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1469:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1470:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1471:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1472:   ) u_classa_accum_thresh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1473:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1474:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1475: </pre>
<pre style="margin:0; padding:0 ">1476:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1477:     .we     (classa_accum_thresh_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1478:     .wd     (classa_accum_thresh_wd),</pre>
<pre style="margin:0; padding:0 ">1479: </pre>
<pre style="margin:0; padding:0 ">1480:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1481:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1482:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1483: </pre>
<pre style="margin:0; padding:0 ">1484:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1485:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1486:     .q      (reg2hw.classa_accum_thresh.q ),</pre>
<pre style="margin:0; padding:0 ">1487: </pre>
<pre style="margin:0; padding:0 ">1488:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1489:     .qs     (classa_accum_thresh_qs)</pre>
<pre style="margin:0; padding:0 ">1490:   );</pre>
<pre style="margin:0; padding:0 ">1491: </pre>
<pre style="margin:0; padding:0 ">1492: </pre>
<pre style="margin:0; padding:0 ">1493:   // R[classa_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1494: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1495:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1496:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1497:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1498:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1499:   ) u_classa_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1500:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1501:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1502: </pre>
<pre style="margin:0; padding:0 ">1503:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1504:     .we     (classa_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1505:     .wd     (classa_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1506: </pre>
<pre style="margin:0; padding:0 ">1507:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1508:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1509:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1510: </pre>
<pre style="margin:0; padding:0 ">1511:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1512:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1513:     .q      (reg2hw.classa_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1514: </pre>
<pre style="margin:0; padding:0 ">1515:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1516:     .qs     (classa_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1517:   );</pre>
<pre style="margin:0; padding:0 ">1518: </pre>
<pre style="margin:0; padding:0 ">1519: </pre>
<pre style="margin:0; padding:0 ">1520:   // R[classa_phase0_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1521: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1522:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1523:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1524:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1525:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1526:   ) u_classa_phase0_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1527:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1529: </pre>
<pre style="margin:0; padding:0 ">1530:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1531:     .we     (classa_phase0_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1532:     .wd     (classa_phase0_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1533: </pre>
<pre style="margin:0; padding:0 ">1534:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1535:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1536:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1537: </pre>
<pre style="margin:0; padding:0 ">1538:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1539:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1540:     .q      (reg2hw.classa_phase0_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1541: </pre>
<pre style="margin:0; padding:0 ">1542:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1543:     .qs     (classa_phase0_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1544:   );</pre>
<pre style="margin:0; padding:0 ">1545: </pre>
<pre style="margin:0; padding:0 ">1546: </pre>
<pre style="margin:0; padding:0 ">1547:   // R[classa_phase1_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1548: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1549:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1550:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1552:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1553:   ) u_classa_phase1_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1554:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1555:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1556: </pre>
<pre style="margin:0; padding:0 ">1557:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1558:     .we     (classa_phase1_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1559:     .wd     (classa_phase1_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1560: </pre>
<pre style="margin:0; padding:0 ">1561:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1562:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1563:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1564: </pre>
<pre style="margin:0; padding:0 ">1565:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1566:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1567:     .q      (reg2hw.classa_phase1_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1568: </pre>
<pre style="margin:0; padding:0 ">1569:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1570:     .qs     (classa_phase1_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1571:   );</pre>
<pre style="margin:0; padding:0 ">1572: </pre>
<pre style="margin:0; padding:0 ">1573: </pre>
<pre style="margin:0; padding:0 ">1574:   // R[classa_phase2_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1575: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1576:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1577:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1578:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1579:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1580:   ) u_classa_phase2_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1581:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1582:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1583: </pre>
<pre style="margin:0; padding:0 ">1584:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1585:     .we     (classa_phase2_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1586:     .wd     (classa_phase2_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1587: </pre>
<pre style="margin:0; padding:0 ">1588:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1589:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1590:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1591: </pre>
<pre style="margin:0; padding:0 ">1592:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1593:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1594:     .q      (reg2hw.classa_phase2_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1595: </pre>
<pre style="margin:0; padding:0 ">1596:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1597:     .qs     (classa_phase2_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1598:   );</pre>
<pre style="margin:0; padding:0 ">1599: </pre>
<pre style="margin:0; padding:0 ">1600: </pre>
<pre style="margin:0; padding:0 ">1601:   // R[classa_phase3_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1602: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1603:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1604:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1606:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1607:   ) u_classa_phase3_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1608:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1609:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1610: </pre>
<pre style="margin:0; padding:0 ">1611:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1612:     .we     (classa_phase3_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1613:     .wd     (classa_phase3_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1614: </pre>
<pre style="margin:0; padding:0 ">1615:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1616:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1617:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1618: </pre>
<pre style="margin:0; padding:0 ">1619:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1620:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1621:     .q      (reg2hw.classa_phase3_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1622: </pre>
<pre style="margin:0; padding:0 ">1623:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1624:     .qs     (classa_phase3_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1625:   );</pre>
<pre style="margin:0; padding:0 ">1626: </pre>
<pre style="margin:0; padding:0 ">1627: </pre>
<pre style="margin:0; padding:0 ">1628:   // R[classa_esc_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">1629: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1630:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1631:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1632:   ) u_classa_esc_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1633:     .re     (classa_esc_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1636:     .d      (hw2reg.classa_esc_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1637:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1638:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1639:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1640:     .qs     (classa_esc_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">1641:   );</pre>
<pre style="margin:0; padding:0 ">1642: </pre>
<pre style="margin:0; padding:0 ">1643: </pre>
<pre style="margin:0; padding:0 ">1644:   // R[classa_state]: V(True)</pre>
<pre style="margin:0; padding:0 ">1645: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1646:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1647:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1648:   ) u_classa_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1649:     .re     (classa_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1650:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1651:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1652:     .d      (hw2reg.classa_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1653:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1654:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1655:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1656:     .qs     (classa_state_qs)</pre>
<pre style="margin:0; padding:0 ">1657:   );</pre>
<pre style="margin:0; padding:0 ">1658: </pre>
<pre style="margin:0; padding:0 ">1659: </pre>
<pre style="margin:0; padding:0 ">1660:   // R[classb_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1661: </pre>
<pre style="margin:0; padding:0 ">1662:   //   F[en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1663:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1664:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1665:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1666:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1667:   ) u_classb_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1668:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1669:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1670: </pre>
<pre style="margin:0; padding:0 ">1671:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1672:     .we     (classb_ctrl_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1673:     .wd     (classb_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">1674: </pre>
<pre style="margin:0; padding:0 ">1675:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1676:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1677:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1678: </pre>
<pre style="margin:0; padding:0 ">1679:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1680:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1681:     .q      (reg2hw.classb_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">1682: </pre>
<pre style="margin:0; padding:0 ">1683:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1684:     .qs     (classb_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">1685:   );</pre>
<pre style="margin:0; padding:0 ">1686: </pre>
<pre style="margin:0; padding:0 ">1687: </pre>
<pre style="margin:0; padding:0 ">1688:   //   F[lock]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1689:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1690:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1691:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1692:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1693:   ) u_classb_ctrl_lock (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1694:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1695:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1696: </pre>
<pre style="margin:0; padding:0 ">1697:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1698:     .we     (classb_ctrl_lock_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1699:     .wd     (classb_ctrl_lock_wd),</pre>
<pre style="margin:0; padding:0 ">1700: </pre>
<pre style="margin:0; padding:0 ">1701:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1702:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1703:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1704: </pre>
<pre style="margin:0; padding:0 ">1705:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1706:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1707:     .q      (reg2hw.classb_ctrl.lock.q ),</pre>
<pre style="margin:0; padding:0 ">1708: </pre>
<pre style="margin:0; padding:0 ">1709:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1710:     .qs     (classb_ctrl_lock_qs)</pre>
<pre style="margin:0; padding:0 ">1711:   );</pre>
<pre style="margin:0; padding:0 ">1712: </pre>
<pre style="margin:0; padding:0 ">1713: </pre>
<pre style="margin:0; padding:0 ">1714:   //   F[en_e0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1715:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1716:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1717:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1718:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1719:   ) u_classb_ctrl_en_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1720:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1721:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1722: </pre>
<pre style="margin:0; padding:0 ">1723:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1724:     .we     (classb_ctrl_en_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1725:     .wd     (classb_ctrl_en_e0_wd),</pre>
<pre style="margin:0; padding:0 ">1726: </pre>
<pre style="margin:0; padding:0 ">1727:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1728:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1729:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1730: </pre>
<pre style="margin:0; padding:0 ">1731:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1732:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1733:     .q      (reg2hw.classb_ctrl.en_e0.q ),</pre>
<pre style="margin:0; padding:0 ">1734: </pre>
<pre style="margin:0; padding:0 ">1735:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1736:     .qs     (classb_ctrl_en_e0_qs)</pre>
<pre style="margin:0; padding:0 ">1737:   );</pre>
<pre style="margin:0; padding:0 ">1738: </pre>
<pre style="margin:0; padding:0 ">1739: </pre>
<pre style="margin:0; padding:0 ">1740:   //   F[en_e1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1741:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1742:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1743:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1744:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1745:   ) u_classb_ctrl_en_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1746:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1747:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1748: </pre>
<pre style="margin:0; padding:0 ">1749:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1750:     .we     (classb_ctrl_en_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1751:     .wd     (classb_ctrl_en_e1_wd),</pre>
<pre style="margin:0; padding:0 ">1752: </pre>
<pre style="margin:0; padding:0 ">1753:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1754:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1755:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1756: </pre>
<pre style="margin:0; padding:0 ">1757:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1758:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1759:     .q      (reg2hw.classb_ctrl.en_e1.q ),</pre>
<pre style="margin:0; padding:0 ">1760: </pre>
<pre style="margin:0; padding:0 ">1761:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1762:     .qs     (classb_ctrl_en_e1_qs)</pre>
<pre style="margin:0; padding:0 ">1763:   );</pre>
<pre style="margin:0; padding:0 ">1764: </pre>
<pre style="margin:0; padding:0 ">1765: </pre>
<pre style="margin:0; padding:0 ">1766:   //   F[en_e2]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1767:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1768:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1769:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1770:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1771:   ) u_classb_ctrl_en_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1772:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1773:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1774: </pre>
<pre style="margin:0; padding:0 ">1775:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1776:     .we     (classb_ctrl_en_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1777:     .wd     (classb_ctrl_en_e2_wd),</pre>
<pre style="margin:0; padding:0 ">1778: </pre>
<pre style="margin:0; padding:0 ">1779:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1780:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1781:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1782: </pre>
<pre style="margin:0; padding:0 ">1783:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1784:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1785:     .q      (reg2hw.classb_ctrl.en_e2.q ),</pre>
<pre style="margin:0; padding:0 ">1786: </pre>
<pre style="margin:0; padding:0 ">1787:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1788:     .qs     (classb_ctrl_en_e2_qs)</pre>
<pre style="margin:0; padding:0 ">1789:   );</pre>
<pre style="margin:0; padding:0 ">1790: </pre>
<pre style="margin:0; padding:0 ">1791: </pre>
<pre style="margin:0; padding:0 ">1792:   //   F[en_e3]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1793:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1794:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1795:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1796:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1797:   ) u_classb_ctrl_en_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1798:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1799:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1800: </pre>
<pre style="margin:0; padding:0 ">1801:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1802:     .we     (classb_ctrl_en_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1803:     .wd     (classb_ctrl_en_e3_wd),</pre>
<pre style="margin:0; padding:0 ">1804: </pre>
<pre style="margin:0; padding:0 ">1805:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1806:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1807:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1808: </pre>
<pre style="margin:0; padding:0 ">1809:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1810:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1811:     .q      (reg2hw.classb_ctrl.en_e3.q ),</pre>
<pre style="margin:0; padding:0 ">1812: </pre>
<pre style="margin:0; padding:0 ">1813:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1814:     .qs     (classb_ctrl_en_e3_qs)</pre>
<pre style="margin:0; padding:0 ">1815:   );</pre>
<pre style="margin:0; padding:0 ">1816: </pre>
<pre style="margin:0; padding:0 ">1817: </pre>
<pre style="margin:0; padding:0 ">1818:   //   F[map_e0]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1819:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1820:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1821:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1822:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1823:   ) u_classb_ctrl_map_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1824:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1825:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1826: </pre>
<pre style="margin:0; padding:0 ">1827:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1828:     .we     (classb_ctrl_map_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1829:     .wd     (classb_ctrl_map_e0_wd),</pre>
<pre style="margin:0; padding:0 ">1830: </pre>
<pre style="margin:0; padding:0 ">1831:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1832:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1833:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1834: </pre>
<pre style="margin:0; padding:0 ">1835:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1836:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1837:     .q      (reg2hw.classb_ctrl.map_e0.q ),</pre>
<pre style="margin:0; padding:0 ">1838: </pre>
<pre style="margin:0; padding:0 ">1839:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1840:     .qs     (classb_ctrl_map_e0_qs)</pre>
<pre style="margin:0; padding:0 ">1841:   );</pre>
<pre style="margin:0; padding:0 ">1842: </pre>
<pre style="margin:0; padding:0 ">1843: </pre>
<pre style="margin:0; padding:0 ">1844:   //   F[map_e1]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1845:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1846:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1847:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1848:     .RESVAL  (2'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1849:   ) u_classb_ctrl_map_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1850:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1851:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1852: </pre>
<pre style="margin:0; padding:0 ">1853:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1854:     .we     (classb_ctrl_map_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1855:     .wd     (classb_ctrl_map_e1_wd),</pre>
<pre style="margin:0; padding:0 ">1856: </pre>
<pre style="margin:0; padding:0 ">1857:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1858:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1859:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1860: </pre>
<pre style="margin:0; padding:0 ">1861:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1862:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1863:     .q      (reg2hw.classb_ctrl.map_e1.q ),</pre>
<pre style="margin:0; padding:0 ">1864: </pre>
<pre style="margin:0; padding:0 ">1865:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1866:     .qs     (classb_ctrl_map_e1_qs)</pre>
<pre style="margin:0; padding:0 ">1867:   );</pre>
<pre style="margin:0; padding:0 ">1868: </pre>
<pre style="margin:0; padding:0 ">1869: </pre>
<pre style="margin:0; padding:0 ">1870:   //   F[map_e2]: 11:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1871:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1872:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1873:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1874:     .RESVAL  (2'h2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1875:   ) u_classb_ctrl_map_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1876:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1877:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1878: </pre>
<pre style="margin:0; padding:0 ">1879:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1880:     .we     (classb_ctrl_map_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1881:     .wd     (classb_ctrl_map_e2_wd),</pre>
<pre style="margin:0; padding:0 ">1882: </pre>
<pre style="margin:0; padding:0 ">1883:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1884:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1885:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1886: </pre>
<pre style="margin:0; padding:0 ">1887:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1888:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1889:     .q      (reg2hw.classb_ctrl.map_e2.q ),</pre>
<pre style="margin:0; padding:0 ">1890: </pre>
<pre style="margin:0; padding:0 ">1891:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1892:     .qs     (classb_ctrl_map_e2_qs)</pre>
<pre style="margin:0; padding:0 ">1893:   );</pre>
<pre style="margin:0; padding:0 ">1894: </pre>
<pre style="margin:0; padding:0 ">1895: </pre>
<pre style="margin:0; padding:0 ">1896:   //   F[map_e3]: 13:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1897:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1898:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1899:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1900:     .RESVAL  (2'h3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1901:   ) u_classb_ctrl_map_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1902:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1903:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1904: </pre>
<pre style="margin:0; padding:0 ">1905:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1906:     .we     (classb_ctrl_map_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1907:     .wd     (classb_ctrl_map_e3_wd),</pre>
<pre style="margin:0; padding:0 ">1908: </pre>
<pre style="margin:0; padding:0 ">1909:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1910:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1911:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1912: </pre>
<pre style="margin:0; padding:0 ">1913:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1914:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1915:     .q      (reg2hw.classb_ctrl.map_e3.q ),</pre>
<pre style="margin:0; padding:0 ">1916: </pre>
<pre style="margin:0; padding:0 ">1917:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1918:     .qs     (classb_ctrl_map_e3_qs)</pre>
<pre style="margin:0; padding:0 ">1919:   );</pre>
<pre style="margin:0; padding:0 ">1920: </pre>
<pre style="margin:0; padding:0 ">1921: </pre>
<pre style="margin:0; padding:0 ">1922:   // R[classb_clren]: V(False)</pre>
<pre style="margin:0; padding:0 ">1923: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1924:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1925:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1926:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1927:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1928:   ) u_classb_clren (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1929:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1930:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1931: </pre>
<pre style="margin:0; padding:0 ">1932:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1933:     .we     (classb_clren_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1934:     .wd     (classb_clren_wd),</pre>
<pre style="margin:0; padding:0 ">1935: </pre>
<pre style="margin:0; padding:0 ">1936:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1937:     .de     (hw2reg.classb_clren.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1938:     .d      (hw2reg.classb_clren.d ),</pre>
<pre style="margin:0; padding:0 ">1939: </pre>
<pre style="margin:0; padding:0 ">1940:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1941:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1942:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1943: </pre>
<pre style="margin:0; padding:0 ">1944:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1945:     .qs     (classb_clren_qs)</pre>
<pre style="margin:0; padding:0 ">1946:   );</pre>
<pre style="margin:0; padding:0 ">1947: </pre>
<pre style="margin:0; padding:0 ">1948: </pre>
<pre style="margin:0; padding:0 ">1949:   // R[classb_clr]: V(False)</pre>
<pre style="margin:0; padding:0 ">1950: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1951:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1952:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1953:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1954:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1955:   ) u_classb_clr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1956:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1957:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1958: </pre>
<pre style="margin:0; padding:0 ">1959:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1960:     .we     (classb_clr_we & classb_clren_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1961:     .wd     (classb_clr_wd),</pre>
<pre style="margin:0; padding:0 ">1962: </pre>
<pre style="margin:0; padding:0 ">1963:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1964:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1965:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1966: </pre>
<pre style="margin:0; padding:0 ">1967:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1968:     .qe     (reg2hw.classb_clr.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1969:     .q      (reg2hw.classb_clr.q ),</pre>
<pre style="margin:0; padding:0 ">1970: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1971:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1972:   );</pre>
<pre style="margin:0; padding:0 ">1973: </pre>
<pre style="margin:0; padding:0 ">1974: </pre>
<pre style="margin:0; padding:0 ">1975:   // R[classb_accum_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">1976: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1977:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1978:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1979:   ) u_classb_accum_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1980:     .re     (classb_accum_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1981:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1982:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1983:     .d      (hw2reg.classb_accum_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1984:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1985:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1986:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1987:     .qs     (classb_accum_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">1988:   );</pre>
<pre style="margin:0; padding:0 ">1989: </pre>
<pre style="margin:0; padding:0 ">1990: </pre>
<pre style="margin:0; padding:0 ">1991:   // R[classb_accum_thresh]: V(False)</pre>
<pre style="margin:0; padding:0 ">1992: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1993:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1994:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1995:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1996:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1997:   ) u_classb_accum_thresh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1998:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1999:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2000: </pre>
<pre style="margin:0; padding:0 ">2001:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2002:     .we     (classb_accum_thresh_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2003:     .wd     (classb_accum_thresh_wd),</pre>
<pre style="margin:0; padding:0 ">2004: </pre>
<pre style="margin:0; padding:0 ">2005:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2006:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2007:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2008: </pre>
<pre style="margin:0; padding:0 ">2009:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2010:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2011:     .q      (reg2hw.classb_accum_thresh.q ),</pre>
<pre style="margin:0; padding:0 ">2012: </pre>
<pre style="margin:0; padding:0 ">2013:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2014:     .qs     (classb_accum_thresh_qs)</pre>
<pre style="margin:0; padding:0 ">2015:   );</pre>
<pre style="margin:0; padding:0 ">2016: </pre>
<pre style="margin:0; padding:0 ">2017: </pre>
<pre style="margin:0; padding:0 ">2018:   // R[classb_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2019: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2020:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2021:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2022:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2023:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2024:   ) u_classb_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2025:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2026:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2027: </pre>
<pre style="margin:0; padding:0 ">2028:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2029:     .we     (classb_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2030:     .wd     (classb_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2031: </pre>
<pre style="margin:0; padding:0 ">2032:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2033:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2034:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2035: </pre>
<pre style="margin:0; padding:0 ">2036:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2037:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2038:     .q      (reg2hw.classb_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2039: </pre>
<pre style="margin:0; padding:0 ">2040:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2041:     .qs     (classb_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2042:   );</pre>
<pre style="margin:0; padding:0 ">2043: </pre>
<pre style="margin:0; padding:0 ">2044: </pre>
<pre style="margin:0; padding:0 ">2045:   // R[classb_phase0_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2046: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2047:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2048:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2049:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2050:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2051:   ) u_classb_phase0_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2052:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2053:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2054: </pre>
<pre style="margin:0; padding:0 ">2055:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2056:     .we     (classb_phase0_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2057:     .wd     (classb_phase0_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2058: </pre>
<pre style="margin:0; padding:0 ">2059:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2060:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2061:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2062: </pre>
<pre style="margin:0; padding:0 ">2063:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2064:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2065:     .q      (reg2hw.classb_phase0_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2066: </pre>
<pre style="margin:0; padding:0 ">2067:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2068:     .qs     (classb_phase0_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2069:   );</pre>
<pre style="margin:0; padding:0 ">2070: </pre>
<pre style="margin:0; padding:0 ">2071: </pre>
<pre style="margin:0; padding:0 ">2072:   // R[classb_phase1_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2073: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2074:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2075:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2076:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2077:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2078:   ) u_classb_phase1_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2079:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2080:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2081: </pre>
<pre style="margin:0; padding:0 ">2082:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2083:     .we     (classb_phase1_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2084:     .wd     (classb_phase1_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2085: </pre>
<pre style="margin:0; padding:0 ">2086:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2087:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2088:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2089: </pre>
<pre style="margin:0; padding:0 ">2090:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2091:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2092:     .q      (reg2hw.classb_phase1_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2093: </pre>
<pre style="margin:0; padding:0 ">2094:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2095:     .qs     (classb_phase1_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2096:   );</pre>
<pre style="margin:0; padding:0 ">2097: </pre>
<pre style="margin:0; padding:0 ">2098: </pre>
<pre style="margin:0; padding:0 ">2099:   // R[classb_phase2_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2100: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2101:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2102:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2103:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2104:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2105:   ) u_classb_phase2_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2106:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2107:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2108: </pre>
<pre style="margin:0; padding:0 ">2109:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2110:     .we     (classb_phase2_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2111:     .wd     (classb_phase2_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2112: </pre>
<pre style="margin:0; padding:0 ">2113:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2114:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2115:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2116: </pre>
<pre style="margin:0; padding:0 ">2117:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2118:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2119:     .q      (reg2hw.classb_phase2_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2120: </pre>
<pre style="margin:0; padding:0 ">2121:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2122:     .qs     (classb_phase2_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2123:   );</pre>
<pre style="margin:0; padding:0 ">2124: </pre>
<pre style="margin:0; padding:0 ">2125: </pre>
<pre style="margin:0; padding:0 ">2126:   // R[classb_phase3_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2127: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2128:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2129:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2130:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2131:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2132:   ) u_classb_phase3_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2133:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2134:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2135: </pre>
<pre style="margin:0; padding:0 ">2136:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2137:     .we     (classb_phase3_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2138:     .wd     (classb_phase3_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2139: </pre>
<pre style="margin:0; padding:0 ">2140:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2141:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2142:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2143: </pre>
<pre style="margin:0; padding:0 ">2144:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2145:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2146:     .q      (reg2hw.classb_phase3_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2147: </pre>
<pre style="margin:0; padding:0 ">2148:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2149:     .qs     (classb_phase3_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2150:   );</pre>
<pre style="margin:0; padding:0 ">2151: </pre>
<pre style="margin:0; padding:0 ">2152: </pre>
<pre style="margin:0; padding:0 ">2153:   // R[classb_esc_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">2154: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2155:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2156:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2157:   ) u_classb_esc_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2158:     .re     (classb_esc_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2159:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2160:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2161:     .d      (hw2reg.classb_esc_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2162:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2163:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2164:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2165:     .qs     (classb_esc_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">2166:   );</pre>
<pre style="margin:0; padding:0 ">2167: </pre>
<pre style="margin:0; padding:0 ">2168: </pre>
<pre style="margin:0; padding:0 ">2169:   // R[classb_state]: V(True)</pre>
<pre style="margin:0; padding:0 ">2170: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2171:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2172:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2173:   ) u_classb_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2174:     .re     (classb_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2175:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2176:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2177:     .d      (hw2reg.classb_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2178:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2179:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2180:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2181:     .qs     (classb_state_qs)</pre>
<pre style="margin:0; padding:0 ">2182:   );</pre>
<pre style="margin:0; padding:0 ">2183: </pre>
<pre style="margin:0; padding:0 ">2184: </pre>
<pre style="margin:0; padding:0 ">2185:   // R[classc_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">2186: </pre>
<pre style="margin:0; padding:0 ">2187:   //   F[en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2188:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2189:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2190:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2191:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2192:   ) u_classc_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2193:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2194:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2195: </pre>
<pre style="margin:0; padding:0 ">2196:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2197:     .we     (classc_ctrl_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2198:     .wd     (classc_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">2199: </pre>
<pre style="margin:0; padding:0 ">2200:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2201:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2202:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2203: </pre>
<pre style="margin:0; padding:0 ">2204:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2205:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2206:     .q      (reg2hw.classc_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">2207: </pre>
<pre style="margin:0; padding:0 ">2208:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2209:     .qs     (classc_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">2210:   );</pre>
<pre style="margin:0; padding:0 ">2211: </pre>
<pre style="margin:0; padding:0 ">2212: </pre>
<pre style="margin:0; padding:0 ">2213:   //   F[lock]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2214:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2215:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2216:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2217:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2218:   ) u_classc_ctrl_lock (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2219:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2220:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2221: </pre>
<pre style="margin:0; padding:0 ">2222:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2223:     .we     (classc_ctrl_lock_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2224:     .wd     (classc_ctrl_lock_wd),</pre>
<pre style="margin:0; padding:0 ">2225: </pre>
<pre style="margin:0; padding:0 ">2226:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2227:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2228:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2229: </pre>
<pre style="margin:0; padding:0 ">2230:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2231:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2232:     .q      (reg2hw.classc_ctrl.lock.q ),</pre>
<pre style="margin:0; padding:0 ">2233: </pre>
<pre style="margin:0; padding:0 ">2234:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2235:     .qs     (classc_ctrl_lock_qs)</pre>
<pre style="margin:0; padding:0 ">2236:   );</pre>
<pre style="margin:0; padding:0 ">2237: </pre>
<pre style="margin:0; padding:0 ">2238: </pre>
<pre style="margin:0; padding:0 ">2239:   //   F[en_e0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2240:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2241:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2242:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2243:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2244:   ) u_classc_ctrl_en_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2245:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2246:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2247: </pre>
<pre style="margin:0; padding:0 ">2248:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2249:     .we     (classc_ctrl_en_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2250:     .wd     (classc_ctrl_en_e0_wd),</pre>
<pre style="margin:0; padding:0 ">2251: </pre>
<pre style="margin:0; padding:0 ">2252:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2253:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2254:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2255: </pre>
<pre style="margin:0; padding:0 ">2256:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2257:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2258:     .q      (reg2hw.classc_ctrl.en_e0.q ),</pre>
<pre style="margin:0; padding:0 ">2259: </pre>
<pre style="margin:0; padding:0 ">2260:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2261:     .qs     (classc_ctrl_en_e0_qs)</pre>
<pre style="margin:0; padding:0 ">2262:   );</pre>
<pre style="margin:0; padding:0 ">2263: </pre>
<pre style="margin:0; padding:0 ">2264: </pre>
<pre style="margin:0; padding:0 ">2265:   //   F[en_e1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2266:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2267:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2268:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2269:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2270:   ) u_classc_ctrl_en_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2271:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2272:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2273: </pre>
<pre style="margin:0; padding:0 ">2274:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2275:     .we     (classc_ctrl_en_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2276:     .wd     (classc_ctrl_en_e1_wd),</pre>
<pre style="margin:0; padding:0 ">2277: </pre>
<pre style="margin:0; padding:0 ">2278:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2279:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2280:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2281: </pre>
<pre style="margin:0; padding:0 ">2282:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2283:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2284:     .q      (reg2hw.classc_ctrl.en_e1.q ),</pre>
<pre style="margin:0; padding:0 ">2285: </pre>
<pre style="margin:0; padding:0 ">2286:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2287:     .qs     (classc_ctrl_en_e1_qs)</pre>
<pre style="margin:0; padding:0 ">2288:   );</pre>
<pre style="margin:0; padding:0 ">2289: </pre>
<pre style="margin:0; padding:0 ">2290: </pre>
<pre style="margin:0; padding:0 ">2291:   //   F[en_e2]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2292:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2293:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2294:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2295:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2296:   ) u_classc_ctrl_en_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2297:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2298:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2299: </pre>
<pre style="margin:0; padding:0 ">2300:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2301:     .we     (classc_ctrl_en_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2302:     .wd     (classc_ctrl_en_e2_wd),</pre>
<pre style="margin:0; padding:0 ">2303: </pre>
<pre style="margin:0; padding:0 ">2304:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2305:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2306:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2307: </pre>
<pre style="margin:0; padding:0 ">2308:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2309:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2310:     .q      (reg2hw.classc_ctrl.en_e2.q ),</pre>
<pre style="margin:0; padding:0 ">2311: </pre>
<pre style="margin:0; padding:0 ">2312:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2313:     .qs     (classc_ctrl_en_e2_qs)</pre>
<pre style="margin:0; padding:0 ">2314:   );</pre>
<pre style="margin:0; padding:0 ">2315: </pre>
<pre style="margin:0; padding:0 ">2316: </pre>
<pre style="margin:0; padding:0 ">2317:   //   F[en_e3]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2318:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2319:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2320:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2321:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2322:   ) u_classc_ctrl_en_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2323:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2324:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2325: </pre>
<pre style="margin:0; padding:0 ">2326:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2327:     .we     (classc_ctrl_en_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2328:     .wd     (classc_ctrl_en_e3_wd),</pre>
<pre style="margin:0; padding:0 ">2329: </pre>
<pre style="margin:0; padding:0 ">2330:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2331:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2332:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2333: </pre>
<pre style="margin:0; padding:0 ">2334:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2335:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2336:     .q      (reg2hw.classc_ctrl.en_e3.q ),</pre>
<pre style="margin:0; padding:0 ">2337: </pre>
<pre style="margin:0; padding:0 ">2338:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2339:     .qs     (classc_ctrl_en_e3_qs)</pre>
<pre style="margin:0; padding:0 ">2340:   );</pre>
<pre style="margin:0; padding:0 ">2341: </pre>
<pre style="margin:0; padding:0 ">2342: </pre>
<pre style="margin:0; padding:0 ">2343:   //   F[map_e0]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2344:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2345:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2346:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2347:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2348:   ) u_classc_ctrl_map_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2349:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2350:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2351: </pre>
<pre style="margin:0; padding:0 ">2352:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2353:     .we     (classc_ctrl_map_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2354:     .wd     (classc_ctrl_map_e0_wd),</pre>
<pre style="margin:0; padding:0 ">2355: </pre>
<pre style="margin:0; padding:0 ">2356:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2357:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2358:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2359: </pre>
<pre style="margin:0; padding:0 ">2360:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2361:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2362:     .q      (reg2hw.classc_ctrl.map_e0.q ),</pre>
<pre style="margin:0; padding:0 ">2363: </pre>
<pre style="margin:0; padding:0 ">2364:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2365:     .qs     (classc_ctrl_map_e0_qs)</pre>
<pre style="margin:0; padding:0 ">2366:   );</pre>
<pre style="margin:0; padding:0 ">2367: </pre>
<pre style="margin:0; padding:0 ">2368: </pre>
<pre style="margin:0; padding:0 ">2369:   //   F[map_e1]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2370:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2371:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2372:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2373:     .RESVAL  (2'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2374:   ) u_classc_ctrl_map_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2375:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2376:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2377: </pre>
<pre style="margin:0; padding:0 ">2378:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2379:     .we     (classc_ctrl_map_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2380:     .wd     (classc_ctrl_map_e1_wd),</pre>
<pre style="margin:0; padding:0 ">2381: </pre>
<pre style="margin:0; padding:0 ">2382:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2383:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2384:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2385: </pre>
<pre style="margin:0; padding:0 ">2386:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2387:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2388:     .q      (reg2hw.classc_ctrl.map_e1.q ),</pre>
<pre style="margin:0; padding:0 ">2389: </pre>
<pre style="margin:0; padding:0 ">2390:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2391:     .qs     (classc_ctrl_map_e1_qs)</pre>
<pre style="margin:0; padding:0 ">2392:   );</pre>
<pre style="margin:0; padding:0 ">2393: </pre>
<pre style="margin:0; padding:0 ">2394: </pre>
<pre style="margin:0; padding:0 ">2395:   //   F[map_e2]: 11:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2396:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2397:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2398:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2399:     .RESVAL  (2'h2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2400:   ) u_classc_ctrl_map_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2401:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2402:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2403: </pre>
<pre style="margin:0; padding:0 ">2404:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2405:     .we     (classc_ctrl_map_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2406:     .wd     (classc_ctrl_map_e2_wd),</pre>
<pre style="margin:0; padding:0 ">2407: </pre>
<pre style="margin:0; padding:0 ">2408:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2409:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2410:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2411: </pre>
<pre style="margin:0; padding:0 ">2412:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2413:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2414:     .q      (reg2hw.classc_ctrl.map_e2.q ),</pre>
<pre style="margin:0; padding:0 ">2415: </pre>
<pre style="margin:0; padding:0 ">2416:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2417:     .qs     (classc_ctrl_map_e2_qs)</pre>
<pre style="margin:0; padding:0 ">2418:   );</pre>
<pre style="margin:0; padding:0 ">2419: </pre>
<pre style="margin:0; padding:0 ">2420: </pre>
<pre style="margin:0; padding:0 ">2421:   //   F[map_e3]: 13:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2422:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2423:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2424:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2425:     .RESVAL  (2'h3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2426:   ) u_classc_ctrl_map_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2427:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2428:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2429: </pre>
<pre style="margin:0; padding:0 ">2430:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2431:     .we     (classc_ctrl_map_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2432:     .wd     (classc_ctrl_map_e3_wd),</pre>
<pre style="margin:0; padding:0 ">2433: </pre>
<pre style="margin:0; padding:0 ">2434:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2435:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2436:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2437: </pre>
<pre style="margin:0; padding:0 ">2438:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2439:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2440:     .q      (reg2hw.classc_ctrl.map_e3.q ),</pre>
<pre style="margin:0; padding:0 ">2441: </pre>
<pre style="margin:0; padding:0 ">2442:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2443:     .qs     (classc_ctrl_map_e3_qs)</pre>
<pre style="margin:0; padding:0 ">2444:   );</pre>
<pre style="margin:0; padding:0 ">2445: </pre>
<pre style="margin:0; padding:0 ">2446: </pre>
<pre style="margin:0; padding:0 ">2447:   // R[classc_clren]: V(False)</pre>
<pre style="margin:0; padding:0 ">2448: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2449:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2450:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2451:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2452:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2453:   ) u_classc_clren (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2454:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2455:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2456: </pre>
<pre style="margin:0; padding:0 ">2457:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2458:     .we     (classc_clren_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2459:     .wd     (classc_clren_wd),</pre>
<pre style="margin:0; padding:0 ">2460: </pre>
<pre style="margin:0; padding:0 ">2461:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2462:     .de     (hw2reg.classc_clren.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2463:     .d      (hw2reg.classc_clren.d ),</pre>
<pre style="margin:0; padding:0 ">2464: </pre>
<pre style="margin:0; padding:0 ">2465:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2466:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2467:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2468: </pre>
<pre style="margin:0; padding:0 ">2469:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2470:     .qs     (classc_clren_qs)</pre>
<pre style="margin:0; padding:0 ">2471:   );</pre>
<pre style="margin:0; padding:0 ">2472: </pre>
<pre style="margin:0; padding:0 ">2473: </pre>
<pre style="margin:0; padding:0 ">2474:   // R[classc_clr]: V(False)</pre>
<pre style="margin:0; padding:0 ">2475: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2476:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2477:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2478:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2479:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2480:   ) u_classc_clr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2481:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2482:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2483: </pre>
<pre style="margin:0; padding:0 ">2484:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2485:     .we     (classc_clr_we & classc_clren_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2486:     .wd     (classc_clr_wd),</pre>
<pre style="margin:0; padding:0 ">2487: </pre>
<pre style="margin:0; padding:0 ">2488:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2489:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2490:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2491: </pre>
<pre style="margin:0; padding:0 ">2492:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2493:     .qe     (reg2hw.classc_clr.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2494:     .q      (reg2hw.classc_clr.q ),</pre>
<pre style="margin:0; padding:0 ">2495: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2496:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">2497:   );</pre>
<pre style="margin:0; padding:0 ">2498: </pre>
<pre style="margin:0; padding:0 ">2499: </pre>
<pre style="margin:0; padding:0 ">2500:   // R[classc_accum_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">2501: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2502:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2503:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2504:   ) u_classc_accum_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2505:     .re     (classc_accum_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2506:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2507:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2508:     .d      (hw2reg.classc_accum_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2509:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2510:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2511:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2512:     .qs     (classc_accum_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">2513:   );</pre>
<pre style="margin:0; padding:0 ">2514: </pre>
<pre style="margin:0; padding:0 ">2515: </pre>
<pre style="margin:0; padding:0 ">2516:   // R[classc_accum_thresh]: V(False)</pre>
<pre style="margin:0; padding:0 ">2517: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2518:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2519:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2520:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2521:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2522:   ) u_classc_accum_thresh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2523:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2524:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2525: </pre>
<pre style="margin:0; padding:0 ">2526:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2527:     .we     (classc_accum_thresh_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2528:     .wd     (classc_accum_thresh_wd),</pre>
<pre style="margin:0; padding:0 ">2529: </pre>
<pre style="margin:0; padding:0 ">2530:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2531:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2532:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2533: </pre>
<pre style="margin:0; padding:0 ">2534:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2535:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2536:     .q      (reg2hw.classc_accum_thresh.q ),</pre>
<pre style="margin:0; padding:0 ">2537: </pre>
<pre style="margin:0; padding:0 ">2538:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2539:     .qs     (classc_accum_thresh_qs)</pre>
<pre style="margin:0; padding:0 ">2540:   );</pre>
<pre style="margin:0; padding:0 ">2541: </pre>
<pre style="margin:0; padding:0 ">2542: </pre>
<pre style="margin:0; padding:0 ">2543:   // R[classc_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2544: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2545:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2546:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2547:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2548:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2549:   ) u_classc_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2550:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2551:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2552: </pre>
<pre style="margin:0; padding:0 ">2553:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2554:     .we     (classc_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2555:     .wd     (classc_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2556: </pre>
<pre style="margin:0; padding:0 ">2557:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2558:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2559:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2560: </pre>
<pre style="margin:0; padding:0 ">2561:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2562:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2563:     .q      (reg2hw.classc_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2564: </pre>
<pre style="margin:0; padding:0 ">2565:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2566:     .qs     (classc_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2567:   );</pre>
<pre style="margin:0; padding:0 ">2568: </pre>
<pre style="margin:0; padding:0 ">2569: </pre>
<pre style="margin:0; padding:0 ">2570:   // R[classc_phase0_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2571: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2572:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2573:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2574:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2575:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2576:   ) u_classc_phase0_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2577:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2578:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2579: </pre>
<pre style="margin:0; padding:0 ">2580:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2581:     .we     (classc_phase0_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2582:     .wd     (classc_phase0_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2583: </pre>
<pre style="margin:0; padding:0 ">2584:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2585:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2586:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2587: </pre>
<pre style="margin:0; padding:0 ">2588:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2589:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2590:     .q      (reg2hw.classc_phase0_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2591: </pre>
<pre style="margin:0; padding:0 ">2592:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2593:     .qs     (classc_phase0_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2594:   );</pre>
<pre style="margin:0; padding:0 ">2595: </pre>
<pre style="margin:0; padding:0 ">2596: </pre>
<pre style="margin:0; padding:0 ">2597:   // R[classc_phase1_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2598: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2599:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2600:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2601:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2602:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2603:   ) u_classc_phase1_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2604:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2605:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2606: </pre>
<pre style="margin:0; padding:0 ">2607:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2608:     .we     (classc_phase1_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2609:     .wd     (classc_phase1_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2610: </pre>
<pre style="margin:0; padding:0 ">2611:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2612:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2613:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2614: </pre>
<pre style="margin:0; padding:0 ">2615:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2616:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2617:     .q      (reg2hw.classc_phase1_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2618: </pre>
<pre style="margin:0; padding:0 ">2619:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2620:     .qs     (classc_phase1_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2621:   );</pre>
<pre style="margin:0; padding:0 ">2622: </pre>
<pre style="margin:0; padding:0 ">2623: </pre>
<pre style="margin:0; padding:0 ">2624:   // R[classc_phase2_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2625: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2626:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2627:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2628:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2629:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2630:   ) u_classc_phase2_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2631:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2632:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2633: </pre>
<pre style="margin:0; padding:0 ">2634:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2635:     .we     (classc_phase2_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2636:     .wd     (classc_phase2_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2637: </pre>
<pre style="margin:0; padding:0 ">2638:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2639:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2640:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2641: </pre>
<pre style="margin:0; padding:0 ">2642:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2643:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2644:     .q      (reg2hw.classc_phase2_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2645: </pre>
<pre style="margin:0; padding:0 ">2646:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2647:     .qs     (classc_phase2_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2648:   );</pre>
<pre style="margin:0; padding:0 ">2649: </pre>
<pre style="margin:0; padding:0 ">2650: </pre>
<pre style="margin:0; padding:0 ">2651:   // R[classc_phase3_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2652: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2653:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2654:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2655:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2656:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2657:   ) u_classc_phase3_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2658:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2659:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2660: </pre>
<pre style="margin:0; padding:0 ">2661:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2662:     .we     (classc_phase3_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2663:     .wd     (classc_phase3_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2664: </pre>
<pre style="margin:0; padding:0 ">2665:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2666:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2667:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2668: </pre>
<pre style="margin:0; padding:0 ">2669:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2670:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2671:     .q      (reg2hw.classc_phase3_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2672: </pre>
<pre style="margin:0; padding:0 ">2673:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2674:     .qs     (classc_phase3_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2675:   );</pre>
<pre style="margin:0; padding:0 ">2676: </pre>
<pre style="margin:0; padding:0 ">2677: </pre>
<pre style="margin:0; padding:0 ">2678:   // R[classc_esc_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">2679: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2680:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2681:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2682:   ) u_classc_esc_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2683:     .re     (classc_esc_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2684:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2685:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2686:     .d      (hw2reg.classc_esc_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2687:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2688:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2689:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2690:     .qs     (classc_esc_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">2691:   );</pre>
<pre style="margin:0; padding:0 ">2692: </pre>
<pre style="margin:0; padding:0 ">2693: </pre>
<pre style="margin:0; padding:0 ">2694:   // R[classc_state]: V(True)</pre>
<pre style="margin:0; padding:0 ">2695: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2696:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2697:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2698:   ) u_classc_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2699:     .re     (classc_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2700:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2701:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2702:     .d      (hw2reg.classc_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2703:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2704:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2705:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2706:     .qs     (classc_state_qs)</pre>
<pre style="margin:0; padding:0 ">2707:   );</pre>
<pre style="margin:0; padding:0 ">2708: </pre>
<pre style="margin:0; padding:0 ">2709: </pre>
<pre style="margin:0; padding:0 ">2710:   // R[classd_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">2711: </pre>
<pre style="margin:0; padding:0 ">2712:   //   F[en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2713:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2714:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2715:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2716:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2717:   ) u_classd_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2718:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2719:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2720: </pre>
<pre style="margin:0; padding:0 ">2721:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2722:     .we     (classd_ctrl_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2723:     .wd     (classd_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">2724: </pre>
<pre style="margin:0; padding:0 ">2725:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2726:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2727:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2728: </pre>
<pre style="margin:0; padding:0 ">2729:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2730:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2731:     .q      (reg2hw.classd_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">2732: </pre>
<pre style="margin:0; padding:0 ">2733:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2734:     .qs     (classd_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">2735:   );</pre>
<pre style="margin:0; padding:0 ">2736: </pre>
<pre style="margin:0; padding:0 ">2737: </pre>
<pre style="margin:0; padding:0 ">2738:   //   F[lock]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2739:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2740:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2741:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2742:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2743:   ) u_classd_ctrl_lock (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2744:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2745:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2746: </pre>
<pre style="margin:0; padding:0 ">2747:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2748:     .we     (classd_ctrl_lock_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2749:     .wd     (classd_ctrl_lock_wd),</pre>
<pre style="margin:0; padding:0 ">2750: </pre>
<pre style="margin:0; padding:0 ">2751:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2752:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2753:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2754: </pre>
<pre style="margin:0; padding:0 ">2755:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2756:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2757:     .q      (reg2hw.classd_ctrl.lock.q ),</pre>
<pre style="margin:0; padding:0 ">2758: </pre>
<pre style="margin:0; padding:0 ">2759:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2760:     .qs     (classd_ctrl_lock_qs)</pre>
<pre style="margin:0; padding:0 ">2761:   );</pre>
<pre style="margin:0; padding:0 ">2762: </pre>
<pre style="margin:0; padding:0 ">2763: </pre>
<pre style="margin:0; padding:0 ">2764:   //   F[en_e0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2765:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2766:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2767:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2768:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2769:   ) u_classd_ctrl_en_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2770:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2771:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2772: </pre>
<pre style="margin:0; padding:0 ">2773:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2774:     .we     (classd_ctrl_en_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2775:     .wd     (classd_ctrl_en_e0_wd),</pre>
<pre style="margin:0; padding:0 ">2776: </pre>
<pre style="margin:0; padding:0 ">2777:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2778:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2779:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2780: </pre>
<pre style="margin:0; padding:0 ">2781:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2782:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2783:     .q      (reg2hw.classd_ctrl.en_e0.q ),</pre>
<pre style="margin:0; padding:0 ">2784: </pre>
<pre style="margin:0; padding:0 ">2785:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2786:     .qs     (classd_ctrl_en_e0_qs)</pre>
<pre style="margin:0; padding:0 ">2787:   );</pre>
<pre style="margin:0; padding:0 ">2788: </pre>
<pre style="margin:0; padding:0 ">2789: </pre>
<pre style="margin:0; padding:0 ">2790:   //   F[en_e1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2791:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2792:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2793:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2794:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2795:   ) u_classd_ctrl_en_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2796:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2797:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2798: </pre>
<pre style="margin:0; padding:0 ">2799:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2800:     .we     (classd_ctrl_en_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2801:     .wd     (classd_ctrl_en_e1_wd),</pre>
<pre style="margin:0; padding:0 ">2802: </pre>
<pre style="margin:0; padding:0 ">2803:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2804:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2805:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2806: </pre>
<pre style="margin:0; padding:0 ">2807:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2808:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2809:     .q      (reg2hw.classd_ctrl.en_e1.q ),</pre>
<pre style="margin:0; padding:0 ">2810: </pre>
<pre style="margin:0; padding:0 ">2811:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2812:     .qs     (classd_ctrl_en_e1_qs)</pre>
<pre style="margin:0; padding:0 ">2813:   );</pre>
<pre style="margin:0; padding:0 ">2814: </pre>
<pre style="margin:0; padding:0 ">2815: </pre>
<pre style="margin:0; padding:0 ">2816:   //   F[en_e2]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2817:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2818:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2819:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2820:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2821:   ) u_classd_ctrl_en_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2822:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2823:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2824: </pre>
<pre style="margin:0; padding:0 ">2825:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2826:     .we     (classd_ctrl_en_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2827:     .wd     (classd_ctrl_en_e2_wd),</pre>
<pre style="margin:0; padding:0 ">2828: </pre>
<pre style="margin:0; padding:0 ">2829:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2830:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2831:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2832: </pre>
<pre style="margin:0; padding:0 ">2833:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2834:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2835:     .q      (reg2hw.classd_ctrl.en_e2.q ),</pre>
<pre style="margin:0; padding:0 ">2836: </pre>
<pre style="margin:0; padding:0 ">2837:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2838:     .qs     (classd_ctrl_en_e2_qs)</pre>
<pre style="margin:0; padding:0 ">2839:   );</pre>
<pre style="margin:0; padding:0 ">2840: </pre>
<pre style="margin:0; padding:0 ">2841: </pre>
<pre style="margin:0; padding:0 ">2842:   //   F[en_e3]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2843:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2844:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2845:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2846:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2847:   ) u_classd_ctrl_en_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2848:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2849:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2850: </pre>
<pre style="margin:0; padding:0 ">2851:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2852:     .we     (classd_ctrl_en_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2853:     .wd     (classd_ctrl_en_e3_wd),</pre>
<pre style="margin:0; padding:0 ">2854: </pre>
<pre style="margin:0; padding:0 ">2855:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2856:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2857:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2858: </pre>
<pre style="margin:0; padding:0 ">2859:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2860:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2861:     .q      (reg2hw.classd_ctrl.en_e3.q ),</pre>
<pre style="margin:0; padding:0 ">2862: </pre>
<pre style="margin:0; padding:0 ">2863:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2864:     .qs     (classd_ctrl_en_e3_qs)</pre>
<pre style="margin:0; padding:0 ">2865:   );</pre>
<pre style="margin:0; padding:0 ">2866: </pre>
<pre style="margin:0; padding:0 ">2867: </pre>
<pre style="margin:0; padding:0 ">2868:   //   F[map_e0]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2869:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2870:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2871:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2872:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2873:   ) u_classd_ctrl_map_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2874:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2875:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2876: </pre>
<pre style="margin:0; padding:0 ">2877:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2878:     .we     (classd_ctrl_map_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2879:     .wd     (classd_ctrl_map_e0_wd),</pre>
<pre style="margin:0; padding:0 ">2880: </pre>
<pre style="margin:0; padding:0 ">2881:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2882:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2883:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2884: </pre>
<pre style="margin:0; padding:0 ">2885:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2886:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2887:     .q      (reg2hw.classd_ctrl.map_e0.q ),</pre>
<pre style="margin:0; padding:0 ">2888: </pre>
<pre style="margin:0; padding:0 ">2889:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2890:     .qs     (classd_ctrl_map_e0_qs)</pre>
<pre style="margin:0; padding:0 ">2891:   );</pre>
<pre style="margin:0; padding:0 ">2892: </pre>
<pre style="margin:0; padding:0 ">2893: </pre>
<pre style="margin:0; padding:0 ">2894:   //   F[map_e1]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2895:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2896:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2897:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2898:     .RESVAL  (2'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2899:   ) u_classd_ctrl_map_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2900:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2901:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2902: </pre>
<pre style="margin:0; padding:0 ">2903:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2904:     .we     (classd_ctrl_map_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2905:     .wd     (classd_ctrl_map_e1_wd),</pre>
<pre style="margin:0; padding:0 ">2906: </pre>
<pre style="margin:0; padding:0 ">2907:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2908:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2909:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2910: </pre>
<pre style="margin:0; padding:0 ">2911:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2912:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2913:     .q      (reg2hw.classd_ctrl.map_e1.q ),</pre>
<pre style="margin:0; padding:0 ">2914: </pre>
<pre style="margin:0; padding:0 ">2915:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2916:     .qs     (classd_ctrl_map_e1_qs)</pre>
<pre style="margin:0; padding:0 ">2917:   );</pre>
<pre style="margin:0; padding:0 ">2918: </pre>
<pre style="margin:0; padding:0 ">2919: </pre>
<pre style="margin:0; padding:0 ">2920:   //   F[map_e2]: 11:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2921:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2922:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2923:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2924:     .RESVAL  (2'h2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2925:   ) u_classd_ctrl_map_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2926:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2927:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2928: </pre>
<pre style="margin:0; padding:0 ">2929:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2930:     .we     (classd_ctrl_map_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2931:     .wd     (classd_ctrl_map_e2_wd),</pre>
<pre style="margin:0; padding:0 ">2932: </pre>
<pre style="margin:0; padding:0 ">2933:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2934:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2935:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2936: </pre>
<pre style="margin:0; padding:0 ">2937:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2938:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2939:     .q      (reg2hw.classd_ctrl.map_e2.q ),</pre>
<pre style="margin:0; padding:0 ">2940: </pre>
<pre style="margin:0; padding:0 ">2941:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2942:     .qs     (classd_ctrl_map_e2_qs)</pre>
<pre style="margin:0; padding:0 ">2943:   );</pre>
<pre style="margin:0; padding:0 ">2944: </pre>
<pre style="margin:0; padding:0 ">2945: </pre>
<pre style="margin:0; padding:0 ">2946:   //   F[map_e3]: 13:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2947:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2948:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2949:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2950:     .RESVAL  (2'h3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2951:   ) u_classd_ctrl_map_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2952:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2953:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2954: </pre>
<pre style="margin:0; padding:0 ">2955:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2956:     .we     (classd_ctrl_map_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2957:     .wd     (classd_ctrl_map_e3_wd),</pre>
<pre style="margin:0; padding:0 ">2958: </pre>
<pre style="margin:0; padding:0 ">2959:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2960:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2961:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2962: </pre>
<pre style="margin:0; padding:0 ">2963:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2964:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2965:     .q      (reg2hw.classd_ctrl.map_e3.q ),</pre>
<pre style="margin:0; padding:0 ">2966: </pre>
<pre style="margin:0; padding:0 ">2967:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2968:     .qs     (classd_ctrl_map_e3_qs)</pre>
<pre style="margin:0; padding:0 ">2969:   );</pre>
<pre style="margin:0; padding:0 ">2970: </pre>
<pre style="margin:0; padding:0 ">2971: </pre>
<pre style="margin:0; padding:0 ">2972:   // R[classd_clren]: V(False)</pre>
<pre style="margin:0; padding:0 ">2973: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2974:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2975:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2976:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2977:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2978:   ) u_classd_clren (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2979:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2980:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2981: </pre>
<pre style="margin:0; padding:0 ">2982:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2983:     .we     (classd_clren_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2984:     .wd     (classd_clren_wd),</pre>
<pre style="margin:0; padding:0 ">2985: </pre>
<pre style="margin:0; padding:0 ">2986:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2987:     .de     (hw2reg.classd_clren.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2988:     .d      (hw2reg.classd_clren.d ),</pre>
<pre style="margin:0; padding:0 ">2989: </pre>
<pre style="margin:0; padding:0 ">2990:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2991:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2992:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2993: </pre>
<pre style="margin:0; padding:0 ">2994:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2995:     .qs     (classd_clren_qs)</pre>
<pre style="margin:0; padding:0 ">2996:   );</pre>
<pre style="margin:0; padding:0 ">2997: </pre>
<pre style="margin:0; padding:0 ">2998: </pre>
<pre style="margin:0; padding:0 ">2999:   // R[classd_clr]: V(False)</pre>
<pre style="margin:0; padding:0 ">3000: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3001:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3002:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3003:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3004:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3005:   ) u_classd_clr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3006:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3007:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3008: </pre>
<pre style="margin:0; padding:0 ">3009:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3010:     .we     (classd_clr_we & classd_clren_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3011:     .wd     (classd_clr_wd),</pre>
<pre style="margin:0; padding:0 ">3012: </pre>
<pre style="margin:0; padding:0 ">3013:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3014:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3015:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3016: </pre>
<pre style="margin:0; padding:0 ">3017:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3018:     .qe     (reg2hw.classd_clr.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3019:     .q      (reg2hw.classd_clr.q ),</pre>
<pre style="margin:0; padding:0 ">3020: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3021:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">3022:   );</pre>
<pre style="margin:0; padding:0 ">3023: </pre>
<pre style="margin:0; padding:0 ">3024: </pre>
<pre style="margin:0; padding:0 ">3025:   // R[classd_accum_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">3026: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3027:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3028:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3029:   ) u_classd_accum_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3030:     .re     (classd_accum_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3031:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3032:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3033:     .d      (hw2reg.classd_accum_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3034:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3035:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3036:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3037:     .qs     (classd_accum_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">3038:   );</pre>
<pre style="margin:0; padding:0 ">3039: </pre>
<pre style="margin:0; padding:0 ">3040: </pre>
<pre style="margin:0; padding:0 ">3041:   // R[classd_accum_thresh]: V(False)</pre>
<pre style="margin:0; padding:0 ">3042: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3043:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3044:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3045:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3046:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3047:   ) u_classd_accum_thresh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3048:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3049:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3050: </pre>
<pre style="margin:0; padding:0 ">3051:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3052:     .we     (classd_accum_thresh_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3053:     .wd     (classd_accum_thresh_wd),</pre>
<pre style="margin:0; padding:0 ">3054: </pre>
<pre style="margin:0; padding:0 ">3055:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3056:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3057:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3058: </pre>
<pre style="margin:0; padding:0 ">3059:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3060:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3061:     .q      (reg2hw.classd_accum_thresh.q ),</pre>
<pre style="margin:0; padding:0 ">3062: </pre>
<pre style="margin:0; padding:0 ">3063:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3064:     .qs     (classd_accum_thresh_qs)</pre>
<pre style="margin:0; padding:0 ">3065:   );</pre>
<pre style="margin:0; padding:0 ">3066: </pre>
<pre style="margin:0; padding:0 ">3067: </pre>
<pre style="margin:0; padding:0 ">3068:   // R[classd_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3069: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3070:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3071:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3072:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3073:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3074:   ) u_classd_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3075:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3076:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3077: </pre>
<pre style="margin:0; padding:0 ">3078:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3079:     .we     (classd_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3080:     .wd     (classd_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3081: </pre>
<pre style="margin:0; padding:0 ">3082:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3083:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3084:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3085: </pre>
<pre style="margin:0; padding:0 ">3086:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3087:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3088:     .q      (reg2hw.classd_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3089: </pre>
<pre style="margin:0; padding:0 ">3090:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3091:     .qs     (classd_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3092:   );</pre>
<pre style="margin:0; padding:0 ">3093: </pre>
<pre style="margin:0; padding:0 ">3094: </pre>
<pre style="margin:0; padding:0 ">3095:   // R[classd_phase0_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3096: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3097:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3098:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3099:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3100:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3101:   ) u_classd_phase0_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3102:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3103:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3104: </pre>
<pre style="margin:0; padding:0 ">3105:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3106:     .we     (classd_phase0_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3107:     .wd     (classd_phase0_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3108: </pre>
<pre style="margin:0; padding:0 ">3109:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3110:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3111:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3112: </pre>
<pre style="margin:0; padding:0 ">3113:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3114:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3115:     .q      (reg2hw.classd_phase0_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3116: </pre>
<pre style="margin:0; padding:0 ">3117:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3118:     .qs     (classd_phase0_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3119:   );</pre>
<pre style="margin:0; padding:0 ">3120: </pre>
<pre style="margin:0; padding:0 ">3121: </pre>
<pre style="margin:0; padding:0 ">3122:   // R[classd_phase1_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3123: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3124:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3125:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3126:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3127:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3128:   ) u_classd_phase1_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3129:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3130:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3131: </pre>
<pre style="margin:0; padding:0 ">3132:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3133:     .we     (classd_phase1_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3134:     .wd     (classd_phase1_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3135: </pre>
<pre style="margin:0; padding:0 ">3136:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3137:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3138:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3139: </pre>
<pre style="margin:0; padding:0 ">3140:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3141:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3142:     .q      (reg2hw.classd_phase1_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3143: </pre>
<pre style="margin:0; padding:0 ">3144:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3145:     .qs     (classd_phase1_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3146:   );</pre>
<pre style="margin:0; padding:0 ">3147: </pre>
<pre style="margin:0; padding:0 ">3148: </pre>
<pre style="margin:0; padding:0 ">3149:   // R[classd_phase2_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3150: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3151:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3152:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3153:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3154:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3155:   ) u_classd_phase2_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3156:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3157:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3158: </pre>
<pre style="margin:0; padding:0 ">3159:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3160:     .we     (classd_phase2_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3161:     .wd     (classd_phase2_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3162: </pre>
<pre style="margin:0; padding:0 ">3163:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3164:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3165:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3166: </pre>
<pre style="margin:0; padding:0 ">3167:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3168:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3169:     .q      (reg2hw.classd_phase2_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3170: </pre>
<pre style="margin:0; padding:0 ">3171:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3172:     .qs     (classd_phase2_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3173:   );</pre>
<pre style="margin:0; padding:0 ">3174: </pre>
<pre style="margin:0; padding:0 ">3175: </pre>
<pre style="margin:0; padding:0 ">3176:   // R[classd_phase3_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3177: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3178:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3179:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3180:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3181:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3182:   ) u_classd_phase3_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3183:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3184:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3185: </pre>
<pre style="margin:0; padding:0 ">3186:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3187:     .we     (classd_phase3_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3188:     .wd     (classd_phase3_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3189: </pre>
<pre style="margin:0; padding:0 ">3190:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3191:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3192:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3193: </pre>
<pre style="margin:0; padding:0 ">3194:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3195:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3196:     .q      (reg2hw.classd_phase3_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3197: </pre>
<pre style="margin:0; padding:0 ">3198:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3199:     .qs     (classd_phase3_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3200:   );</pre>
<pre style="margin:0; padding:0 ">3201: </pre>
<pre style="margin:0; padding:0 ">3202: </pre>
<pre style="margin:0; padding:0 ">3203:   // R[classd_esc_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">3204: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3205:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3206:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3207:   ) u_classd_esc_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3208:     .re     (classd_esc_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3209:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3210:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3211:     .d      (hw2reg.classd_esc_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3212:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3213:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3214:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3215:     .qs     (classd_esc_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">3216:   );</pre>
<pre style="margin:0; padding:0 ">3217: </pre>
<pre style="margin:0; padding:0 ">3218: </pre>
<pre style="margin:0; padding:0 ">3219:   // R[classd_state]: V(True)</pre>
<pre style="margin:0; padding:0 ">3220: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3221:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3222:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3223:   ) u_classd_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3224:     .re     (classd_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3225:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3226:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3227:     .d      (hw2reg.classd_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3228:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3229:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3230:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3231:     .qs     (classd_state_qs)</pre>
<pre style="margin:0; padding:0 ">3232:   );</pre>
<pre style="margin:0; padding:0 ">3233: </pre>
<pre style="margin:0; padding:0 ">3234: </pre>
<pre style="margin:0; padding:0 ">3235: </pre>
<pre style="margin:0; padding:0 ">3236: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3237:   logic [58:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3238:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3239:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3240:     addr_hit[ 0] = (reg_addr == ALERT_HANDLER_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3241:     addr_hit[ 1] = (reg_addr == ALERT_HANDLER_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3242:     addr_hit[ 2] = (reg_addr == ALERT_HANDLER_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3243:     addr_hit[ 3] = (reg_addr == ALERT_HANDLER_REGEN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3244:     addr_hit[ 4] = (reg_addr == ALERT_HANDLER_PING_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3245:     addr_hit[ 5] = (reg_addr == ALERT_HANDLER_ALERT_EN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3246:     addr_hit[ 6] = (reg_addr == ALERT_HANDLER_ALERT_CLASS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3247:     addr_hit[ 7] = (reg_addr == ALERT_HANDLER_ALERT_CAUSE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3248:     addr_hit[ 8] = (reg_addr == ALERT_HANDLER_LOC_ALERT_EN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3249:     addr_hit[ 9] = (reg_addr == ALERT_HANDLER_LOC_ALERT_CLASS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3250:     addr_hit[10] = (reg_addr == ALERT_HANDLER_LOC_ALERT_CAUSE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3251:     addr_hit[11] = (reg_addr == ALERT_HANDLER_CLASSA_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3252:     addr_hit[12] = (reg_addr == ALERT_HANDLER_CLASSA_CLREN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3253:     addr_hit[13] = (reg_addr == ALERT_HANDLER_CLASSA_CLR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3254:     addr_hit[14] = (reg_addr == ALERT_HANDLER_CLASSA_ACCUM_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3255:     addr_hit[15] = (reg_addr == ALERT_HANDLER_CLASSA_ACCUM_THRESH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3256:     addr_hit[16] = (reg_addr == ALERT_HANDLER_CLASSA_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3257:     addr_hit[17] = (reg_addr == ALERT_HANDLER_CLASSA_PHASE0_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3258:     addr_hit[18] = (reg_addr == ALERT_HANDLER_CLASSA_PHASE1_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3259:     addr_hit[19] = (reg_addr == ALERT_HANDLER_CLASSA_PHASE2_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3260:     addr_hit[20] = (reg_addr == ALERT_HANDLER_CLASSA_PHASE3_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3261:     addr_hit[21] = (reg_addr == ALERT_HANDLER_CLASSA_ESC_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3262:     addr_hit[22] = (reg_addr == ALERT_HANDLER_CLASSA_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3263:     addr_hit[23] = (reg_addr == ALERT_HANDLER_CLASSB_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3264:     addr_hit[24] = (reg_addr == ALERT_HANDLER_CLASSB_CLREN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3265:     addr_hit[25] = (reg_addr == ALERT_HANDLER_CLASSB_CLR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3266:     addr_hit[26] = (reg_addr == ALERT_HANDLER_CLASSB_ACCUM_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3267:     addr_hit[27] = (reg_addr == ALERT_HANDLER_CLASSB_ACCUM_THRESH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3268:     addr_hit[28] = (reg_addr == ALERT_HANDLER_CLASSB_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3269:     addr_hit[29] = (reg_addr == ALERT_HANDLER_CLASSB_PHASE0_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3270:     addr_hit[30] = (reg_addr == ALERT_HANDLER_CLASSB_PHASE1_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3271:     addr_hit[31] = (reg_addr == ALERT_HANDLER_CLASSB_PHASE2_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3272:     addr_hit[32] = (reg_addr == ALERT_HANDLER_CLASSB_PHASE3_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3273:     addr_hit[33] = (reg_addr == ALERT_HANDLER_CLASSB_ESC_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3274:     addr_hit[34] = (reg_addr == ALERT_HANDLER_CLASSB_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3275:     addr_hit[35] = (reg_addr == ALERT_HANDLER_CLASSC_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3276:     addr_hit[36] = (reg_addr == ALERT_HANDLER_CLASSC_CLREN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3277:     addr_hit[37] = (reg_addr == ALERT_HANDLER_CLASSC_CLR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3278:     addr_hit[38] = (reg_addr == ALERT_HANDLER_CLASSC_ACCUM_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3279:     addr_hit[39] = (reg_addr == ALERT_HANDLER_CLASSC_ACCUM_THRESH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3280:     addr_hit[40] = (reg_addr == ALERT_HANDLER_CLASSC_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3281:     addr_hit[41] = (reg_addr == ALERT_HANDLER_CLASSC_PHASE0_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3282:     addr_hit[42] = (reg_addr == ALERT_HANDLER_CLASSC_PHASE1_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3283:     addr_hit[43] = (reg_addr == ALERT_HANDLER_CLASSC_PHASE2_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3284:     addr_hit[44] = (reg_addr == ALERT_HANDLER_CLASSC_PHASE3_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3285:     addr_hit[45] = (reg_addr == ALERT_HANDLER_CLASSC_ESC_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3286:     addr_hit[46] = (reg_addr == ALERT_HANDLER_CLASSC_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3287:     addr_hit[47] = (reg_addr == ALERT_HANDLER_CLASSD_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3288:     addr_hit[48] = (reg_addr == ALERT_HANDLER_CLASSD_CLREN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3289:     addr_hit[49] = (reg_addr == ALERT_HANDLER_CLASSD_CLR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3290:     addr_hit[50] = (reg_addr == ALERT_HANDLER_CLASSD_ACCUM_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3291:     addr_hit[51] = (reg_addr == ALERT_HANDLER_CLASSD_ACCUM_THRESH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3292:     addr_hit[52] = (reg_addr == ALERT_HANDLER_CLASSD_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3293:     addr_hit[53] = (reg_addr == ALERT_HANDLER_CLASSD_PHASE0_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3294:     addr_hit[54] = (reg_addr == ALERT_HANDLER_CLASSD_PHASE1_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3295:     addr_hit[55] = (reg_addr == ALERT_HANDLER_CLASSD_PHASE2_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3296:     addr_hit[56] = (reg_addr == ALERT_HANDLER_CLASSD_PHASE3_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3297:     addr_hit[57] = (reg_addr == ALERT_HANDLER_CLASSD_ESC_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3298:     addr_hit[58] = (reg_addr == ALERT_HANDLER_CLASSD_STATE_OFFSET);</pre>
<pre style="margin:0; padding:0 ">3299:   end</pre>
<pre style="margin:0; padding:0 ">3300: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3301:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">3302: </pre>
<pre style="margin:0; padding:0 ">3303:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3304:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3305:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3306:     if (addr_hit[ 0] && reg_we && (ALERT_HANDLER_PERMIT[ 0] != (ALERT_HANDLER_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3307:     if (addr_hit[ 1] && reg_we && (ALERT_HANDLER_PERMIT[ 1] != (ALERT_HANDLER_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3308:     if (addr_hit[ 2] && reg_we && (ALERT_HANDLER_PERMIT[ 2] != (ALERT_HANDLER_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3309:     if (addr_hit[ 3] && reg_we && (ALERT_HANDLER_PERMIT[ 3] != (ALERT_HANDLER_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3310:     if (addr_hit[ 4] && reg_we && (ALERT_HANDLER_PERMIT[ 4] != (ALERT_HANDLER_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3311:     if (addr_hit[ 5] && reg_we && (ALERT_HANDLER_PERMIT[ 5] != (ALERT_HANDLER_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3312:     if (addr_hit[ 6] && reg_we && (ALERT_HANDLER_PERMIT[ 6] != (ALERT_HANDLER_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3313:     if (addr_hit[ 7] && reg_we && (ALERT_HANDLER_PERMIT[ 7] != (ALERT_HANDLER_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3314:     if (addr_hit[ 8] && reg_we && (ALERT_HANDLER_PERMIT[ 8] != (ALERT_HANDLER_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3315:     if (addr_hit[ 9] && reg_we && (ALERT_HANDLER_PERMIT[ 9] != (ALERT_HANDLER_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3316:     if (addr_hit[10] && reg_we && (ALERT_HANDLER_PERMIT[10] != (ALERT_HANDLER_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3317:     if (addr_hit[11] && reg_we && (ALERT_HANDLER_PERMIT[11] != (ALERT_HANDLER_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3318:     if (addr_hit[12] && reg_we && (ALERT_HANDLER_PERMIT[12] != (ALERT_HANDLER_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3319:     if (addr_hit[13] && reg_we && (ALERT_HANDLER_PERMIT[13] != (ALERT_HANDLER_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3320:     if (addr_hit[14] && reg_we && (ALERT_HANDLER_PERMIT[14] != (ALERT_HANDLER_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3321:     if (addr_hit[15] && reg_we && (ALERT_HANDLER_PERMIT[15] != (ALERT_HANDLER_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3322:     if (addr_hit[16] && reg_we && (ALERT_HANDLER_PERMIT[16] != (ALERT_HANDLER_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3323:     if (addr_hit[17] && reg_we && (ALERT_HANDLER_PERMIT[17] != (ALERT_HANDLER_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3324:     if (addr_hit[18] && reg_we && (ALERT_HANDLER_PERMIT[18] != (ALERT_HANDLER_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3325:     if (addr_hit[19] && reg_we && (ALERT_HANDLER_PERMIT[19] != (ALERT_HANDLER_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3326:     if (addr_hit[20] && reg_we && (ALERT_HANDLER_PERMIT[20] != (ALERT_HANDLER_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3327:     if (addr_hit[21] && reg_we && (ALERT_HANDLER_PERMIT[21] != (ALERT_HANDLER_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3328:     if (addr_hit[22] && reg_we && (ALERT_HANDLER_PERMIT[22] != (ALERT_HANDLER_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3329:     if (addr_hit[23] && reg_we && (ALERT_HANDLER_PERMIT[23] != (ALERT_HANDLER_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3330:     if (addr_hit[24] && reg_we && (ALERT_HANDLER_PERMIT[24] != (ALERT_HANDLER_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3331:     if (addr_hit[25] && reg_we && (ALERT_HANDLER_PERMIT[25] != (ALERT_HANDLER_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3332:     if (addr_hit[26] && reg_we && (ALERT_HANDLER_PERMIT[26] != (ALERT_HANDLER_PERMIT[26] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3333:     if (addr_hit[27] && reg_we && (ALERT_HANDLER_PERMIT[27] != (ALERT_HANDLER_PERMIT[27] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3334:     if (addr_hit[28] && reg_we && (ALERT_HANDLER_PERMIT[28] != (ALERT_HANDLER_PERMIT[28] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3335:     if (addr_hit[29] && reg_we && (ALERT_HANDLER_PERMIT[29] != (ALERT_HANDLER_PERMIT[29] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3336:     if (addr_hit[30] && reg_we && (ALERT_HANDLER_PERMIT[30] != (ALERT_HANDLER_PERMIT[30] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3337:     if (addr_hit[31] && reg_we && (ALERT_HANDLER_PERMIT[31] != (ALERT_HANDLER_PERMIT[31] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3338:     if (addr_hit[32] && reg_we && (ALERT_HANDLER_PERMIT[32] != (ALERT_HANDLER_PERMIT[32] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3339:     if (addr_hit[33] && reg_we && (ALERT_HANDLER_PERMIT[33] != (ALERT_HANDLER_PERMIT[33] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3340:     if (addr_hit[34] && reg_we && (ALERT_HANDLER_PERMIT[34] != (ALERT_HANDLER_PERMIT[34] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3341:     if (addr_hit[35] && reg_we && (ALERT_HANDLER_PERMIT[35] != (ALERT_HANDLER_PERMIT[35] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3342:     if (addr_hit[36] && reg_we && (ALERT_HANDLER_PERMIT[36] != (ALERT_HANDLER_PERMIT[36] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3343:     if (addr_hit[37] && reg_we && (ALERT_HANDLER_PERMIT[37] != (ALERT_HANDLER_PERMIT[37] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3344:     if (addr_hit[38] && reg_we && (ALERT_HANDLER_PERMIT[38] != (ALERT_HANDLER_PERMIT[38] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3345:     if (addr_hit[39] && reg_we && (ALERT_HANDLER_PERMIT[39] != (ALERT_HANDLER_PERMIT[39] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3346:     if (addr_hit[40] && reg_we && (ALERT_HANDLER_PERMIT[40] != (ALERT_HANDLER_PERMIT[40] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3347:     if (addr_hit[41] && reg_we && (ALERT_HANDLER_PERMIT[41] != (ALERT_HANDLER_PERMIT[41] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3348:     if (addr_hit[42] && reg_we && (ALERT_HANDLER_PERMIT[42] != (ALERT_HANDLER_PERMIT[42] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3349:     if (addr_hit[43] && reg_we && (ALERT_HANDLER_PERMIT[43] != (ALERT_HANDLER_PERMIT[43] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3350:     if (addr_hit[44] && reg_we && (ALERT_HANDLER_PERMIT[44] != (ALERT_HANDLER_PERMIT[44] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3351:     if (addr_hit[45] && reg_we && (ALERT_HANDLER_PERMIT[45] != (ALERT_HANDLER_PERMIT[45] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3352:     if (addr_hit[46] && reg_we && (ALERT_HANDLER_PERMIT[46] != (ALERT_HANDLER_PERMIT[46] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3353:     if (addr_hit[47] && reg_we && (ALERT_HANDLER_PERMIT[47] != (ALERT_HANDLER_PERMIT[47] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3354:     if (addr_hit[48] && reg_we && (ALERT_HANDLER_PERMIT[48] != (ALERT_HANDLER_PERMIT[48] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3355:     if (addr_hit[49] && reg_we && (ALERT_HANDLER_PERMIT[49] != (ALERT_HANDLER_PERMIT[49] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3356:     if (addr_hit[50] && reg_we && (ALERT_HANDLER_PERMIT[50] != (ALERT_HANDLER_PERMIT[50] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3357:     if (addr_hit[51] && reg_we && (ALERT_HANDLER_PERMIT[51] != (ALERT_HANDLER_PERMIT[51] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3358:     if (addr_hit[52] && reg_we && (ALERT_HANDLER_PERMIT[52] != (ALERT_HANDLER_PERMIT[52] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3359:     if (addr_hit[53] && reg_we && (ALERT_HANDLER_PERMIT[53] != (ALERT_HANDLER_PERMIT[53] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3360:     if (addr_hit[54] && reg_we && (ALERT_HANDLER_PERMIT[54] != (ALERT_HANDLER_PERMIT[54] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3361:     if (addr_hit[55] && reg_we && (ALERT_HANDLER_PERMIT[55] != (ALERT_HANDLER_PERMIT[55] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3362:     if (addr_hit[56] && reg_we && (ALERT_HANDLER_PERMIT[56] != (ALERT_HANDLER_PERMIT[56] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3363:     if (addr_hit[57] && reg_we && (ALERT_HANDLER_PERMIT[57] != (ALERT_HANDLER_PERMIT[57] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3364:     if (addr_hit[58] && reg_we && (ALERT_HANDLER_PERMIT[58] != (ALERT_HANDLER_PERMIT[58] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">3365:   end</pre>
<pre style="margin:0; padding:0 ">3366: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3367:   assign intr_state_classa_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3368:   assign intr_state_classa_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3369: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3370:   assign intr_state_classb_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3371:   assign intr_state_classb_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3372: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3373:   assign intr_state_classc_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3374:   assign intr_state_classc_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3375: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3376:   assign intr_state_classd_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3377:   assign intr_state_classd_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3378: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3379:   assign intr_enable_classa_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3380:   assign intr_enable_classa_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3381: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3382:   assign intr_enable_classb_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3383:   assign intr_enable_classb_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3384: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3385:   assign intr_enable_classc_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3386:   assign intr_enable_classc_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3387: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3388:   assign intr_enable_classd_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3389:   assign intr_enable_classd_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3390: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3391:   assign intr_test_classa_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3392:   assign intr_test_classa_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3393: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3394:   assign intr_test_classb_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3395:   assign intr_test_classb_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3396: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3397:   assign intr_test_classc_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3398:   assign intr_test_classc_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3399: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3400:   assign intr_test_classd_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3401:   assign intr_test_classd_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3402: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3403:   assign regen_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3404:   assign regen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3405: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3406:   assign ping_timeout_cyc_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3407:   assign ping_timeout_cyc_wd = reg_wdata[23:0];</pre>
<pre style="margin:0; padding:0 ">3408: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3409:   assign alert_en_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3410:   assign alert_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3411: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3412:   assign alert_class_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3413:   assign alert_class_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">3414: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3415:   assign alert_cause_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3416:   assign alert_cause_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3417: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3418:   assign loc_alert_en_en_la0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3419:   assign loc_alert_en_en_la0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3420: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3421:   assign loc_alert_en_en_la1_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3422:   assign loc_alert_en_en_la1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3423: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3424:   assign loc_alert_en_en_la2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3425:   assign loc_alert_en_en_la2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3426: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3427:   assign loc_alert_en_en_la3_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3428:   assign loc_alert_en_en_la3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3429: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3430:   assign loc_alert_class_class_la0_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3431:   assign loc_alert_class_class_la0_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">3432: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3433:   assign loc_alert_class_class_la1_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3434:   assign loc_alert_class_class_la1_wd = reg_wdata[3:2];</pre>
<pre style="margin:0; padding:0 ">3435: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3436:   assign loc_alert_class_class_la2_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3437:   assign loc_alert_class_class_la2_wd = reg_wdata[5:4];</pre>
<pre style="margin:0; padding:0 ">3438: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3439:   assign loc_alert_class_class_la3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3440:   assign loc_alert_class_class_la3_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3441: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3442:   assign loc_alert_cause_la0_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3443:   assign loc_alert_cause_la0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3444: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3445:   assign loc_alert_cause_la1_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3446:   assign loc_alert_cause_la1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3447: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3448:   assign loc_alert_cause_la2_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3449:   assign loc_alert_cause_la2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3450: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3451:   assign loc_alert_cause_la3_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3452:   assign loc_alert_cause_la3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3453: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3454:   assign classa_ctrl_en_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3455:   assign classa_ctrl_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3456: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3457:   assign classa_ctrl_lock_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3458:   assign classa_ctrl_lock_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3459: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3460:   assign classa_ctrl_en_e0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3461:   assign classa_ctrl_en_e0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3462: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3463:   assign classa_ctrl_en_e1_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3464:   assign classa_ctrl_en_e1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3465: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3466:   assign classa_ctrl_en_e2_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3467:   assign classa_ctrl_en_e2_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">3468: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3469:   assign classa_ctrl_en_e3_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3470:   assign classa_ctrl_en_e3_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">3471: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3472:   assign classa_ctrl_map_e0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3473:   assign classa_ctrl_map_e0_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3474: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3475:   assign classa_ctrl_map_e1_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3476:   assign classa_ctrl_map_e1_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">3477: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3478:   assign classa_ctrl_map_e2_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3479:   assign classa_ctrl_map_e2_wd = reg_wdata[11:10];</pre>
<pre style="margin:0; padding:0 ">3480: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3481:   assign classa_ctrl_map_e3_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3482:   assign classa_ctrl_map_e3_wd = reg_wdata[13:12];</pre>
<pre style="margin:0; padding:0 ">3483: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3484:   assign classa_clren_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3485:   assign classa_clren_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3486: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3487:   assign classa_clr_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3488:   assign classa_clr_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3489: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3490:   assign classa_accum_cnt_re = addr_hit[14] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3491: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3492:   assign classa_accum_thresh_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3493:   assign classa_accum_thresh_wd = reg_wdata[15:0];</pre>
<pre style="margin:0; padding:0 ">3494: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3495:   assign classa_timeout_cyc_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3496:   assign classa_timeout_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3497: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3498:   assign classa_phase0_cyc_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3499:   assign classa_phase0_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3500: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3501:   assign classa_phase1_cyc_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3502:   assign classa_phase1_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3503: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3504:   assign classa_phase2_cyc_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3505:   assign classa_phase2_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3506: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3507:   assign classa_phase3_cyc_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3508:   assign classa_phase3_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3509: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3510:   assign classa_esc_cnt_re = addr_hit[21] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3511: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3512:   assign classa_state_re = addr_hit[22] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3513: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3514:   assign classb_ctrl_en_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3515:   assign classb_ctrl_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3516: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3517:   assign classb_ctrl_lock_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3518:   assign classb_ctrl_lock_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3519: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3520:   assign classb_ctrl_en_e0_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3521:   assign classb_ctrl_en_e0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3522: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3523:   assign classb_ctrl_en_e1_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3524:   assign classb_ctrl_en_e1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3525: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3526:   assign classb_ctrl_en_e2_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3527:   assign classb_ctrl_en_e2_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">3528: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3529:   assign classb_ctrl_en_e3_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3530:   assign classb_ctrl_en_e3_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">3531: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3532:   assign classb_ctrl_map_e0_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3533:   assign classb_ctrl_map_e0_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3534: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3535:   assign classb_ctrl_map_e1_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3536:   assign classb_ctrl_map_e1_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">3537: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3538:   assign classb_ctrl_map_e2_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3539:   assign classb_ctrl_map_e2_wd = reg_wdata[11:10];</pre>
<pre style="margin:0; padding:0 ">3540: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3541:   assign classb_ctrl_map_e3_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3542:   assign classb_ctrl_map_e3_wd = reg_wdata[13:12];</pre>
<pre style="margin:0; padding:0 ">3543: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3544:   assign classb_clren_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3545:   assign classb_clren_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3546: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3547:   assign classb_clr_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3548:   assign classb_clr_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3549: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3550:   assign classb_accum_cnt_re = addr_hit[26] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3551: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3552:   assign classb_accum_thresh_we = addr_hit[27] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3553:   assign classb_accum_thresh_wd = reg_wdata[15:0];</pre>
<pre style="margin:0; padding:0 ">3554: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3555:   assign classb_timeout_cyc_we = addr_hit[28] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3556:   assign classb_timeout_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3557: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3558:   assign classb_phase0_cyc_we = addr_hit[29] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3559:   assign classb_phase0_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3560: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3561:   assign classb_phase1_cyc_we = addr_hit[30] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3562:   assign classb_phase1_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3563: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3564:   assign classb_phase2_cyc_we = addr_hit[31] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3565:   assign classb_phase2_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3566: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3567:   assign classb_phase3_cyc_we = addr_hit[32] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3568:   assign classb_phase3_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3569: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3570:   assign classb_esc_cnt_re = addr_hit[33] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3571: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3572:   assign classb_state_re = addr_hit[34] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3573: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3574:   assign classc_ctrl_en_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3575:   assign classc_ctrl_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3576: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3577:   assign classc_ctrl_lock_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3578:   assign classc_ctrl_lock_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3579: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3580:   assign classc_ctrl_en_e0_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3581:   assign classc_ctrl_en_e0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3582: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3583:   assign classc_ctrl_en_e1_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3584:   assign classc_ctrl_en_e1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3585: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3586:   assign classc_ctrl_en_e2_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3587:   assign classc_ctrl_en_e2_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">3588: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3589:   assign classc_ctrl_en_e3_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3590:   assign classc_ctrl_en_e3_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">3591: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3592:   assign classc_ctrl_map_e0_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3593:   assign classc_ctrl_map_e0_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3594: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3595:   assign classc_ctrl_map_e1_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3596:   assign classc_ctrl_map_e1_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">3597: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3598:   assign classc_ctrl_map_e2_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3599:   assign classc_ctrl_map_e2_wd = reg_wdata[11:10];</pre>
<pre style="margin:0; padding:0 ">3600: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3601:   assign classc_ctrl_map_e3_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3602:   assign classc_ctrl_map_e3_wd = reg_wdata[13:12];</pre>
<pre style="margin:0; padding:0 ">3603: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3604:   assign classc_clren_we = addr_hit[36] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3605:   assign classc_clren_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3606: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3607:   assign classc_clr_we = addr_hit[37] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3608:   assign classc_clr_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3609: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3610:   assign classc_accum_cnt_re = addr_hit[38] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3611: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3612:   assign classc_accum_thresh_we = addr_hit[39] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3613:   assign classc_accum_thresh_wd = reg_wdata[15:0];</pre>
<pre style="margin:0; padding:0 ">3614: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3615:   assign classc_timeout_cyc_we = addr_hit[40] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3616:   assign classc_timeout_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3617: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3618:   assign classc_phase0_cyc_we = addr_hit[41] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3619:   assign classc_phase0_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3620: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3621:   assign classc_phase1_cyc_we = addr_hit[42] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3622:   assign classc_phase1_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3623: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3624:   assign classc_phase2_cyc_we = addr_hit[43] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3625:   assign classc_phase2_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3626: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3627:   assign classc_phase3_cyc_we = addr_hit[44] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3628:   assign classc_phase3_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3629: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3630:   assign classc_esc_cnt_re = addr_hit[45] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3631: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3632:   assign classc_state_re = addr_hit[46] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3633: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3634:   assign classd_ctrl_en_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3635:   assign classd_ctrl_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3636: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3637:   assign classd_ctrl_lock_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3638:   assign classd_ctrl_lock_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3639: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3640:   assign classd_ctrl_en_e0_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3641:   assign classd_ctrl_en_e0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3642: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3643:   assign classd_ctrl_en_e1_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3644:   assign classd_ctrl_en_e1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3645: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3646:   assign classd_ctrl_en_e2_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3647:   assign classd_ctrl_en_e2_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">3648: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3649:   assign classd_ctrl_en_e3_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3650:   assign classd_ctrl_en_e3_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">3651: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3652:   assign classd_ctrl_map_e0_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3653:   assign classd_ctrl_map_e0_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3654: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3655:   assign classd_ctrl_map_e1_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3656:   assign classd_ctrl_map_e1_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">3657: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3658:   assign classd_ctrl_map_e2_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3659:   assign classd_ctrl_map_e2_wd = reg_wdata[11:10];</pre>
<pre style="margin:0; padding:0 ">3660: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3661:   assign classd_ctrl_map_e3_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3662:   assign classd_ctrl_map_e3_wd = reg_wdata[13:12];</pre>
<pre style="margin:0; padding:0 ">3663: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3664:   assign classd_clren_we = addr_hit[48] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3665:   assign classd_clren_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3666: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3667:   assign classd_clr_we = addr_hit[49] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3668:   assign classd_clr_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3669: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3670:   assign classd_accum_cnt_re = addr_hit[50] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3671: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3672:   assign classd_accum_thresh_we = addr_hit[51] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3673:   assign classd_accum_thresh_wd = reg_wdata[15:0];</pre>
<pre style="margin:0; padding:0 ">3674: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3675:   assign classd_timeout_cyc_we = addr_hit[52] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3676:   assign classd_timeout_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3677: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3678:   assign classd_phase0_cyc_we = addr_hit[53] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3679:   assign classd_phase0_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3680: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3681:   assign classd_phase1_cyc_we = addr_hit[54] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3682:   assign classd_phase1_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3683: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3684:   assign classd_phase2_cyc_we = addr_hit[55] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3685:   assign classd_phase2_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3686: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3687:   assign classd_phase3_cyc_we = addr_hit[56] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3688:   assign classd_phase3_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3689: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3690:   assign classd_esc_cnt_re = addr_hit[57] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3691: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3692:   assign classd_state_re = addr_hit[58] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3693: </pre>
<pre style="margin:0; padding:0 ">3694:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3695:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3696:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3697:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3698:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3699:         reg_rdata_next[0] = intr_state_classa_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3700:         reg_rdata_next[1] = intr_state_classb_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3701:         reg_rdata_next[2] = intr_state_classc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3702:         reg_rdata_next[3] = intr_state_classd_qs;</pre>
<pre style="margin:0; padding:0 ">3703:       end</pre>
<pre style="margin:0; padding:0 ">3704: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3705:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3706:         reg_rdata_next[0] = intr_enable_classa_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3707:         reg_rdata_next[1] = intr_enable_classb_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3708:         reg_rdata_next[2] = intr_enable_classc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3709:         reg_rdata_next[3] = intr_enable_classd_qs;</pre>
<pre style="margin:0; padding:0 ">3710:       end</pre>
<pre style="margin:0; padding:0 ">3711: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3712:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3713:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3714:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3715:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3716:         reg_rdata_next[3] = '0;</pre>
<pre style="margin:0; padding:0 ">3717:       end</pre>
<pre style="margin:0; padding:0 ">3718: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3719:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3720:         reg_rdata_next[0] = regen_qs;</pre>
<pre style="margin:0; padding:0 ">3721:       end</pre>
<pre style="margin:0; padding:0 ">3722: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3723:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3724:         reg_rdata_next[23:0] = ping_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3725:       end</pre>
<pre style="margin:0; padding:0 ">3726: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3727:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3728:         reg_rdata_next[0] = alert_en_qs;</pre>
<pre style="margin:0; padding:0 ">3729:       end</pre>
<pre style="margin:0; padding:0 ">3730: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3731:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3732:         reg_rdata_next[1:0] = alert_class_qs;</pre>
<pre style="margin:0; padding:0 ">3733:       end</pre>
<pre style="margin:0; padding:0 ">3734: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3735:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3736:         reg_rdata_next[0] = alert_cause_qs;</pre>
<pre style="margin:0; padding:0 ">3737:       end</pre>
<pre style="margin:0; padding:0 ">3738: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3739:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3740:         reg_rdata_next[0] = loc_alert_en_en_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3741:         reg_rdata_next[1] = loc_alert_en_en_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3742:         reg_rdata_next[2] = loc_alert_en_en_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3743:         reg_rdata_next[3] = loc_alert_en_en_la3_qs;</pre>
<pre style="margin:0; padding:0 ">3744:       end</pre>
<pre style="margin:0; padding:0 ">3745: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3746:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3747:         reg_rdata_next[1:0] = loc_alert_class_class_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3748:         reg_rdata_next[3:2] = loc_alert_class_class_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3749:         reg_rdata_next[5:4] = loc_alert_class_class_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3750:         reg_rdata_next[7:6] = loc_alert_class_class_la3_qs;</pre>
<pre style="margin:0; padding:0 ">3751:       end</pre>
<pre style="margin:0; padding:0 ">3752: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3753:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3754:         reg_rdata_next[0] = loc_alert_cause_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3755:         reg_rdata_next[1] = loc_alert_cause_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3756:         reg_rdata_next[2] = loc_alert_cause_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3757:         reg_rdata_next[3] = loc_alert_cause_la3_qs;</pre>
<pre style="margin:0; padding:0 ">3758:       end</pre>
<pre style="margin:0; padding:0 ">3759: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3760:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3761:         reg_rdata_next[0] = classa_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3762:         reg_rdata_next[1] = classa_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3763:         reg_rdata_next[2] = classa_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3764:         reg_rdata_next[3] = classa_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3765:         reg_rdata_next[4] = classa_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3766:         reg_rdata_next[5] = classa_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3767:         reg_rdata_next[7:6] = classa_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3768:         reg_rdata_next[9:8] = classa_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3769:         reg_rdata_next[11:10] = classa_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3770:         reg_rdata_next[13:12] = classa_ctrl_map_e3_qs;</pre>
<pre style="margin:0; padding:0 ">3771:       end</pre>
<pre style="margin:0; padding:0 ">3772: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3773:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3774:         reg_rdata_next[0] = classa_clren_qs;</pre>
<pre style="margin:0; padding:0 ">3775:       end</pre>
<pre style="margin:0; padding:0 ">3776: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3777:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3778:         reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">3779:       end</pre>
<pre style="margin:0; padding:0 ">3780: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3781:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3782:         reg_rdata_next[15:0] = classa_accum_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3783:       end</pre>
<pre style="margin:0; padding:0 ">3784: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3785:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3786:         reg_rdata_next[15:0] = classa_accum_thresh_qs;</pre>
<pre style="margin:0; padding:0 ">3787:       end</pre>
<pre style="margin:0; padding:0 ">3788: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3789:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3790:         reg_rdata_next[31:0] = classa_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3791:       end</pre>
<pre style="margin:0; padding:0 ">3792: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3793:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3794:         reg_rdata_next[31:0] = classa_phase0_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3795:       end</pre>
<pre style="margin:0; padding:0 ">3796: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3797:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3798:         reg_rdata_next[31:0] = classa_phase1_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3799:       end</pre>
<pre style="margin:0; padding:0 ">3800: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3801:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3802:         reg_rdata_next[31:0] = classa_phase2_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3803:       end</pre>
<pre style="margin:0; padding:0 ">3804: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3805:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3806:         reg_rdata_next[31:0] = classa_phase3_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3807:       end</pre>
<pre style="margin:0; padding:0 ">3808: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3809:       addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3810:         reg_rdata_next[31:0] = classa_esc_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3811:       end</pre>
<pre style="margin:0; padding:0 ">3812: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3813:       addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3814:         reg_rdata_next[2:0] = classa_state_qs;</pre>
<pre style="margin:0; padding:0 ">3815:       end</pre>
<pre style="margin:0; padding:0 ">3816: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3817:       addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3818:         reg_rdata_next[0] = classb_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3819:         reg_rdata_next[1] = classb_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3820:         reg_rdata_next[2] = classb_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3821:         reg_rdata_next[3] = classb_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3822:         reg_rdata_next[4] = classb_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3823:         reg_rdata_next[5] = classb_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3824:         reg_rdata_next[7:6] = classb_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3825:         reg_rdata_next[9:8] = classb_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3826:         reg_rdata_next[11:10] = classb_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3827:         reg_rdata_next[13:12] = classb_ctrl_map_e3_qs;</pre>
<pre style="margin:0; padding:0 ">3828:       end</pre>
<pre style="margin:0; padding:0 ">3829: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3830:       addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3831:         reg_rdata_next[0] = classb_clren_qs;</pre>
<pre style="margin:0; padding:0 ">3832:       end</pre>
<pre style="margin:0; padding:0 ">3833: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3834:       addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3835:         reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">3836:       end</pre>
<pre style="margin:0; padding:0 ">3837: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3838:       addr_hit[26]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3839:         reg_rdata_next[15:0] = classb_accum_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3840:       end</pre>
<pre style="margin:0; padding:0 ">3841: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3842:       addr_hit[27]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3843:         reg_rdata_next[15:0] = classb_accum_thresh_qs;</pre>
<pre style="margin:0; padding:0 ">3844:       end</pre>
<pre style="margin:0; padding:0 ">3845: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3846:       addr_hit[28]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3847:         reg_rdata_next[31:0] = classb_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3848:       end</pre>
<pre style="margin:0; padding:0 ">3849: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3850:       addr_hit[29]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3851:         reg_rdata_next[31:0] = classb_phase0_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3852:       end</pre>
<pre style="margin:0; padding:0 ">3853: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3854:       addr_hit[30]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3855:         reg_rdata_next[31:0] = classb_phase1_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3856:       end</pre>
<pre style="margin:0; padding:0 ">3857: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3858:       addr_hit[31]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3859:         reg_rdata_next[31:0] = classb_phase2_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3860:       end</pre>
<pre style="margin:0; padding:0 ">3861: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3862:       addr_hit[32]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3863:         reg_rdata_next[31:0] = classb_phase3_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3864:       end</pre>
<pre style="margin:0; padding:0 ">3865: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3866:       addr_hit[33]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3867:         reg_rdata_next[31:0] = classb_esc_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3868:       end</pre>
<pre style="margin:0; padding:0 ">3869: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3870:       addr_hit[34]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3871:         reg_rdata_next[2:0] = classb_state_qs;</pre>
<pre style="margin:0; padding:0 ">3872:       end</pre>
<pre style="margin:0; padding:0 ">3873: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3874:       addr_hit[35]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3875:         reg_rdata_next[0] = classc_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3876:         reg_rdata_next[1] = classc_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3877:         reg_rdata_next[2] = classc_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3878:         reg_rdata_next[3] = classc_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3879:         reg_rdata_next[4] = classc_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3880:         reg_rdata_next[5] = classc_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3881:         reg_rdata_next[7:6] = classc_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3882:         reg_rdata_next[9:8] = classc_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3883:         reg_rdata_next[11:10] = classc_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3884:         reg_rdata_next[13:12] = classc_ctrl_map_e3_qs;</pre>
<pre style="margin:0; padding:0 ">3885:       end</pre>
<pre style="margin:0; padding:0 ">3886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3887:       addr_hit[36]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3888:         reg_rdata_next[0] = classc_clren_qs;</pre>
<pre style="margin:0; padding:0 ">3889:       end</pre>
<pre style="margin:0; padding:0 ">3890: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3891:       addr_hit[37]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3892:         reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">3893:       end</pre>
<pre style="margin:0; padding:0 ">3894: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3895:       addr_hit[38]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3896:         reg_rdata_next[15:0] = classc_accum_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3897:       end</pre>
<pre style="margin:0; padding:0 ">3898: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3899:       addr_hit[39]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3900:         reg_rdata_next[15:0] = classc_accum_thresh_qs;</pre>
<pre style="margin:0; padding:0 ">3901:       end</pre>
<pre style="margin:0; padding:0 ">3902: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3903:       addr_hit[40]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3904:         reg_rdata_next[31:0] = classc_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3905:       end</pre>
<pre style="margin:0; padding:0 ">3906: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3907:       addr_hit[41]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3908:         reg_rdata_next[31:0] = classc_phase0_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3909:       end</pre>
<pre style="margin:0; padding:0 ">3910: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3911:       addr_hit[42]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3912:         reg_rdata_next[31:0] = classc_phase1_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3913:       end</pre>
<pre style="margin:0; padding:0 ">3914: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3915:       addr_hit[43]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3916:         reg_rdata_next[31:0] = classc_phase2_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3917:       end</pre>
<pre style="margin:0; padding:0 ">3918: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3919:       addr_hit[44]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3920:         reg_rdata_next[31:0] = classc_phase3_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3921:       end</pre>
<pre style="margin:0; padding:0 ">3922: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3923:       addr_hit[45]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3924:         reg_rdata_next[31:0] = classc_esc_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3925:       end</pre>
<pre style="margin:0; padding:0 ">3926: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3927:       addr_hit[46]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3928:         reg_rdata_next[2:0] = classc_state_qs;</pre>
<pre style="margin:0; padding:0 ">3929:       end</pre>
<pre style="margin:0; padding:0 ">3930: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3931:       addr_hit[47]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3932:         reg_rdata_next[0] = classd_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3933:         reg_rdata_next[1] = classd_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3934:         reg_rdata_next[2] = classd_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3935:         reg_rdata_next[3] = classd_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3936:         reg_rdata_next[4] = classd_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3937:         reg_rdata_next[5] = classd_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3938:         reg_rdata_next[7:6] = classd_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3939:         reg_rdata_next[9:8] = classd_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3940:         reg_rdata_next[11:10] = classd_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3941:         reg_rdata_next[13:12] = classd_ctrl_map_e3_qs;</pre>
<pre style="margin:0; padding:0 ">3942:       end</pre>
<pre style="margin:0; padding:0 ">3943: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3944:       addr_hit[48]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3945:         reg_rdata_next[0] = classd_clren_qs;</pre>
<pre style="margin:0; padding:0 ">3946:       end</pre>
<pre style="margin:0; padding:0 ">3947: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3948:       addr_hit[49]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3949:         reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">3950:       end</pre>
<pre style="margin:0; padding:0 ">3951: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3952:       addr_hit[50]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3953:         reg_rdata_next[15:0] = classd_accum_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3954:       end</pre>
<pre style="margin:0; padding:0 ">3955: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3956:       addr_hit[51]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3957:         reg_rdata_next[15:0] = classd_accum_thresh_qs;</pre>
<pre style="margin:0; padding:0 ">3958:       end</pre>
<pre style="margin:0; padding:0 ">3959: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3960:       addr_hit[52]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3961:         reg_rdata_next[31:0] = classd_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3962:       end</pre>
<pre style="margin:0; padding:0 ">3963: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3964:       addr_hit[53]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3965:         reg_rdata_next[31:0] = classd_phase0_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3966:       end</pre>
<pre style="margin:0; padding:0 ">3967: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3968:       addr_hit[54]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3969:         reg_rdata_next[31:0] = classd_phase1_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3970:       end</pre>
<pre style="margin:0; padding:0 ">3971: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3972:       addr_hit[55]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3973:         reg_rdata_next[31:0] = classd_phase2_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3974:       end</pre>
<pre style="margin:0; padding:0 ">3975: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3976:       addr_hit[56]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3977:         reg_rdata_next[31:0] = classd_phase3_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3978:       end</pre>
<pre style="margin:0; padding:0 ">3979: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3980:       addr_hit[57]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3981:         reg_rdata_next[31:0] = classd_esc_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3982:       end</pre>
<pre style="margin:0; padding:0 ">3983: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3984:       addr_hit[58]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3985:         reg_rdata_next[2:0] = classd_state_qs;</pre>
<pre style="margin:0; padding:0 ">3986:       end</pre>
<pre style="margin:0; padding:0 ">3987: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3988:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3989:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">3990:       end</pre>
<pre style="margin:0; padding:0 ">3991:     endcase</pre>
<pre style="margin:0; padding:0 ">3992:   end</pre>
<pre style="margin:0; padding:0 ">3993: </pre>
<pre style="margin:0; padding:0 ">3994:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">3995:   `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">3996:   `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">3997: </pre>
<pre style="margin:0; padding:0 ">3998:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">3999: </pre>
<pre style="margin:0; padding:0 ">4000:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">4001: </pre>
<pre style="margin:0; padding:0 ">4002:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">4003:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">4004:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">4005: </pre>
<pre style="margin:0; padding:0 ">4006: endmodule</pre>
<pre style="margin:0; padding:0 ">4007: </pre>
</body>
</html>
