Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 25 14:12:49 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IO_timing_summary_routed.rpt -pb IO_timing_summary_routed.pb -rpx IO_timing_summary_routed.rpx -warn_on_violation
| Design       : IO
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0                 8438        0.053        0.000                      0                 8438        3.750        0.000                       0                  2602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                0.113        0.000                      0                 8438        0.053        0.000                      0                 8438        3.750        0.000                       0                  2602  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r3_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 3.178ns (35.812%)  route 5.696ns (64.188%))
  Logic Levels:           13  (CARRY4=8 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.767    sha256d/sha2/W_reg_r1_0_63_24_26_i_4_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.080 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.487    13.567    sha256d/sha2/p_2_out[31]
    SLICE_X93Y100        LUT6 (Prop_lut6_I0_O)        0.306    13.873 r  sha256d/sha2/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.745    14.618    sha256d/sha2/W_reg_r3_0_63_31_31/D
    SLICE_X98Y97         RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.612    15.094    sha256d/sha2/W_reg_r3_0_63_31_31/WCLK
    SLICE_X98Y97         RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_31_31/DP/CLK
                         clock pessimism              0.294    15.388    
                         clock uncertainty           -0.035    15.353    
    SLICE_X98Y97         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.731    sha256d/sha2/W_reg_r3_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.618    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r4_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 3.178ns (36.084%)  route 5.629ns (63.916%))
  Logic Levels:           13  (CARRY4=8 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.767    sha256d/sha2/W_reg_r1_0_63_24_26_i_4_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.080 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.487    13.567    sha256d/sha2/p_2_out[31]
    SLICE_X93Y100        LUT6 (Prop_lut6_I0_O)        0.306    13.873 r  sha256d/sha2/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.677    14.551    sha256d/sha2/W_reg_r4_0_63_31_31/D
    SLICE_X96Y99         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.612    15.094    sha256d/sha2/W_reg_r4_0_63_31_31/WCLK
    SLICE_X96Y99         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_31_31/DP/CLK
                         clock pessimism              0.294    15.388    
                         clock uncertainty           -0.035    15.353    
    SLICE_X96Y99         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.731    sha256d/sha2/W_reg_r4_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r5_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 3.178ns (36.460%)  route 5.538ns (63.540%))
  Logic Levels:           13  (CARRY4=8 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.767    sha256d/sha2/W_reg_r1_0_63_24_26_i_4_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.080 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.487    13.567    sha256d/sha2/p_2_out[31]
    SLICE_X93Y100        LUT6 (Prop_lut6_I0_O)        0.306    13.873 r  sha256d/sha2/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.587    14.460    sha256d/sha2/W_reg_r5_0_63_31_31/D
    SLICE_X92Y92         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.608    15.090    sha256d/sha2/W_reg_r5_0_63_31_31/WCLK
    SLICE_X92Y92         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_31_31/DP/CLK
                         clock pessimism              0.294    15.384    
                         clock uncertainty           -0.035    15.349    
    SLICE_X92Y92         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.727    sha256d/sha2/W_reg_r5_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.460    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r1_0_63_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 3.082ns (34.439%)  route 5.867ns (65.561%))
  Logic Levels:           12  (CARRY4=7 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.986 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/O[1]
                         net (fo=1, routed)           0.553    13.539    sha256d/sha2/p_2_out[25]
    SLICE_X95Y99         LUT6 (Prop_lut6_I0_O)        0.303    13.842 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_2__0/O
                         net (fo=5, routed)           0.850    14.693    sha256d/sha2/W_reg_r1_0_63_24_26/DIB
    SLICE_X92Y97         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.610    15.092    sha256d/sha2/W_reg_r1_0_63_24_26/WCLK
    SLICE_X92Y97         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_24_26/RAMB/CLK
                         clock pessimism              0.294    15.386    
                         clock uncertainty           -0.035    15.351    
    SLICE_X92Y97         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    15.016    sha256d/sha2/W_reg_r1_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.693    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r3_0_63_31_31/SP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 3.178ns (35.812%)  route 5.696ns (64.188%))
  Logic Levels:           13  (CARRY4=8 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.767    sha256d/sha2/W_reg_r1_0_63_24_26_i_4_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.080 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.487    13.567    sha256d/sha2/p_2_out[31]
    SLICE_X93Y100        LUT6 (Prop_lut6_I0_O)        0.306    13.873 r  sha256d/sha2/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.745    14.618    sha256d/sha2/W_reg_r3_0_63_31_31/D
    SLICE_X98Y97         RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.612    15.094    sha256d/sha2/W_reg_r3_0_63_31_31/WCLK
    SLICE_X98Y97         RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_31_31/SP/CLK
                         clock pessimism              0.294    15.388    
                         clock uncertainty           -0.035    15.353    
    SLICE_X98Y97         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    15.018    sha256d/sha2/W_reg_r3_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.618    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r1_0_63_27_29/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 3.080ns (34.822%)  route 5.765ns (65.178%))
  Logic Levels:           13  (CARRY4=8 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.767    sha256d/sha2/W_reg_r1_0_63_24_26_i_4_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[0]
                         net (fo=1, routed)           0.443    13.432    sha256d/sha2/p_2_out[28]
    SLICE_X95Y100        LUT6 (Prop_lut6_I0_O)        0.299    13.731 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_2__0/O
                         net (fo=5, routed)           0.858    14.588    sha256d/sha2/W_reg_r1_0_63_27_29/DIB
    SLICE_X96Y98         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_27_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.612    15.094    sha256d/sha2/W_reg_r1_0_63_27_29/WCLK
    SLICE_X96Y98         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_27_29/RAMB/CLK
                         clock pessimism              0.294    15.388    
                         clock uncertainty           -0.035    15.353    
    SLICE_X96Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    15.018    sha256d/sha2/W_reg_r1_0_63_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.588    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r5_0_63_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 3.082ns (34.938%)  route 5.739ns (65.062%))
  Logic Levels:           12  (CARRY4=7 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.986 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/O[1]
                         net (fo=1, routed)           0.553    13.539    sha256d/sha2/p_2_out[25]
    SLICE_X95Y99         LUT6 (Prop_lut6_I0_O)        0.303    13.842 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_2__0/O
                         net (fo=5, routed)           0.723    14.565    sha256d/sha2/W_reg_r5_0_63_24_26/DIB
    SLICE_X92Y93         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.609    15.091    sha256d/sha2/W_reg_r5_0_63_24_26/WCLK
    SLICE_X92Y93         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_24_26/RAMB/CLK
                         clock pessimism              0.294    15.385    
                         clock uncertainty           -0.035    15.350    
    SLICE_X92Y93         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    15.015    sha256d/sha2/W_reg_r5_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r5_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.986ns (33.857%)  route 5.833ns (66.143%))
  Logic Levels:           12  (CARRY4=7 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.891 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/O[2]
                         net (fo=1, routed)           0.602    13.494    sha256d/sha2/p_2_out[26]
    SLICE_X95Y99         LUT6 (Prop_lut6_I0_O)        0.302    13.796 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_3__0/O
                         net (fo=5, routed)           0.767    14.563    sha256d/sha2/W_reg_r5_0_63_24_26/DIC
    SLICE_X92Y93         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.609    15.091    sha256d/sha2/W_reg_r5_0_63_24_26/WCLK
    SLICE_X92Y93         RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_24_26/RAMC/CLK
                         clock pessimism              0.294    15.385    
                         clock uncertainty           -0.035    15.350    
    SLICE_X92Y93         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    15.019    sha256d/sha2/W_reg_r5_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r4_0_63_31_31/SP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 3.178ns (36.084%)  route 5.629ns (63.916%))
  Logic Levels:           13  (CARRY4=8 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.767    sha256d/sha2/W_reg_r1_0_63_24_26_i_4_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.080 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.487    13.567    sha256d/sha2/p_2_out[31]
    SLICE_X93Y100        LUT6 (Prop_lut6_I0_O)        0.306    13.873 r  sha256d/sha2/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.677    14.551    sha256d/sha2/W_reg_r4_0_63_31_31/D
    SLICE_X96Y99         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.612    15.094    sha256d/sha2/W_reg_r4_0_63_31_31/WCLK
    SLICE_X96Y99         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_31_31/SP/CLK
                         clock pessimism              0.294    15.388    
                         clock uncertainty           -0.035    15.353    
    SLICE_X96Y99         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    15.018    sha256d/sha2/W_reg_r4_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r1_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.178ns (37.329%)  route 5.335ns (62.671%))
  Logic Levels:           13  (CARRY4=8 LUT5=3 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.743ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.981     5.743    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.518     6.261 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         1.299     7.561    sha256d/sha2/w_round_reg[3]
    SLICE_X97Y94         LUT5 (Prop_lut5_I0_O)        0.154     7.715 r  sha256d/sha2/W_reg_r3_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.856     8.570    sha256d/sha2/W_reg_r3_0_63_6_8/ADDRC4
    SLICE_X100Y95        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.327     8.897 r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/O
                         net (fo=8, routed)           0.989     9.887    sha256d/sha2/x5_out[8]
    SLICE_X103Y93        LUT5 (Prop_lut5_I2_O)        0.124    10.011 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0/O
                         net (fo=2, routed)           0.665    10.676    sha256d/sha2/W_reg_r1_0_63_0_2_i_30__0_n_0
    SLICE_X103Y93        LUT5 (Prop_lut5_I0_O)        0.152    10.828 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0/O
                         net (fo=2, routed)           0.654    11.482    sha256d/sha2/W_reg_r1_0_63_0_2_i_20__0_n_0
    SLICE_X101Y93        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    12.082 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    sha256d/sha2/W_reg_r1_0_63_0_2_i_10__0_n_0
    SLICE_X101Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.196    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X101Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    sha256d/sha2/W_reg_r1_0_63_6_8_i_8__0_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    12.424    sha256d/sha2/W_reg_r1_0_63_12_14_i_4__0_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.538 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.538    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X101Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.652 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    12.652    sha256d/sha2/W_reg_r1_0_63_18_20_i_8__0_n_0
    SLICE_X101Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.766 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_4/CO[3]
                         net (fo=1, routed)           0.001    12.767    sha256d/sha2/W_reg_r1_0_63_24_26_i_4_n_0
    SLICE_X101Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.080 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.487    13.567    sha256d/sha2/p_2_out[31]
    SLICE_X93Y100        LUT6 (Prop_lut6_I0_O)        0.306    13.873 r  sha256d/sha2/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.384    14.257    sha256d/sha2/W_reg_r1_0_63_31_31/D
    SLICE_X92Y98         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        1.610    15.092    sha256d/sha2/W_reg_r1_0_63_31_31/WCLK
    SLICE_X92Y98         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_31_31/DP/CLK
                         clock pessimism              0.294    15.386    
                         clock uncertainty           -0.035    15.351    
    SLICE_X92Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.729    sha256d/sha2/W_reg_r1_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sha256d/sha2/hash_round_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/hash_round_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.611     1.558    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X105Y99        FDRE                                         r  sha256d/sha2/hash_round_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  sha256d/sha2/hash_round_reg[24]/Q
                         net (fo=2, routed)           0.117     1.816    sha256d/sha2/hash_round_reg__0[24]
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.013 r  sha256d/sha2/hash_round_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.014    sha256d/sha2/hash_round_reg[24]_i_1__0_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.068 r  sha256d/sha2/hash_round_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.068    sha256d/sha2/hash_round_reg[28]_i_1__0_n_7
    SLICE_X105Y100       FDRE                                         r  sha256d/sha2/hash_round_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.968     2.162    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X105Y100       FDRE                                         r  sha256d/sha2/hash_round_reg[28]/C
                         clock pessimism             -0.252     1.910    
    SLICE_X105Y100       FDRE (Hold_fdre_C_D)         0.105     2.015    sha256d/sha2/hash_round_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sha256d/sha2/hash_round_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/hash_round_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.611     1.558    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X105Y99        FDRE                                         r  sha256d/sha2/hash_round_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  sha256d/sha2/hash_round_reg[24]/Q
                         net (fo=2, routed)           0.117     1.816    sha256d/sha2/hash_round_reg__0[24]
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.013 r  sha256d/sha2/hash_round_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.014    sha256d/sha2/hash_round_reg[24]_i_1__0_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.079 r  sha256d/sha2/hash_round_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.079    sha256d/sha2/hash_round_reg[28]_i_1__0_n_5
    SLICE_X105Y100       FDRE                                         r  sha256d/sha2/hash_round_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.968     2.162    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X105Y100       FDRE                                         r  sha256d/sha2/hash_round_reg[30]/C
                         clock pessimism             -0.252     1.910    
    SLICE_X105Y100       FDRE (Hold_fdre_C_D)         0.105     2.015    sha256d/sha2/hash_round_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sha256d/sha1/words_reg[7][10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.335ns (64.385%)  route 0.185ns (35.615%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.586     1.533    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  sha256d/sha1/words_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sha256d/sha1/words_reg[7][10]/Q
                         net (fo=4, routed)           0.185     1.882    sha256d/sha1/words_reg[7]_6[10]
    SLICE_X88Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.999 r  sha256d/sha1/hv_reg[7][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    sha256d/sha1/hv_reg[7][8]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  sha256d/sha1/hv_reg[7][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    sha256d/sha1/hv_reg[7][12]_i_1_n_7
    SLICE_X88Y100        FDRE                                         r  sha256d/sha1/hv_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.942     2.136    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  sha256d/sha1/hv_reg[7][12]/C
                         clock pessimism             -0.252     1.884    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.105     1.989    sha256d/sha1/hv_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sha256d/sha1/hv_reg[2][29]/C
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/output_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.877%)  route 0.335ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.585     1.532    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X82Y95         FDSE                                         r  sha256d/sha1/hv_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDSE (Prop_fdse_C_Q)         0.164     1.696 r  sha256d/sha1/hv_reg[2][29]/Q
                         net (fo=3, routed)           0.335     2.031    sha256d/sha1/hv_reg[2]_9[29]
    SLICE_X82Y108        FDRE                                         r  sha256d/sha1/output_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.939     2.133    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X82Y108        FDRE                                         r  sha256d/sha1/output_reg[189]/C
                         clock pessimism             -0.252     1.881    
    SLICE_X82Y108        FDRE (Hold_fdre_C_D)         0.075     1.956    sha256d/sha1/output_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sha256d/sha1/words_reg[7][10]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[7][14]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.346ns (65.122%)  route 0.185ns (34.878%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.586     1.533    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  sha256d/sha1/words_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sha256d/sha1/words_reg[7][10]/Q
                         net (fo=4, routed)           0.185     1.882    sha256d/sha1/words_reg[7]_6[10]
    SLICE_X88Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.999 r  sha256d/sha1/hv_reg[7][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    sha256d/sha1/hv_reg[7][8]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.064 r  sha256d/sha1/hv_reg[7][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.064    sha256d/sha1/hv_reg[7][12]_i_1_n_5
    SLICE_X88Y100        FDSE                                         r  sha256d/sha1/hv_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.942     2.136    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X88Y100        FDSE                                         r  sha256d/sha1/hv_reg[7][14]/C
                         clock pessimism             -0.252     1.884    
    SLICE_X88Y100        FDSE (Hold_fdse_C_D)         0.105     1.989    sha256d/sha1/hv_reg[7][14]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sha256d/sha1/words_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[6][16]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.379ns (71.326%)  route 0.152ns (28.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.586     1.533    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  sha256d/sha1/words_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sha256d/sha1/words_reg[6][12]/Q
                         net (fo=5, routed)           0.152     1.849    sha256d/sha1/words_reg[6]_5[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.010 r  sha256d/sha1/hv_reg[6][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.010    sha256d/sha1/hv_reg[6][12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  sha256d/sha1/hv_reg[6][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    sha256d/sha1/hv_reg[6][16]_i_1_n_7
    SLICE_X87Y100        FDSE                                         r  sha256d/sha1/hv_reg[6][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.942     2.136    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X87Y100        FDSE                                         r  sha256d/sha1/hv_reg[6][16]/C
                         clock pessimism             -0.252     1.884    
    SLICE_X87Y100        FDSE (Hold_fdse_C_D)         0.105     1.989    sha256d/sha1/hv_reg[6][16]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sha256d/sha1/words_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/hv_reg[5][16]/D
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.379ns (71.423%)  route 0.152ns (28.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.586     1.533    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  sha256d/sha1/words_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sha256d/sha1/words_reg[5][12]/Q
                         net (fo=5, routed)           0.151     1.848    sha256d/sha1/words_reg[5]_4[12]
    SLICE_X83Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.009 r  sha256d/sha1/hv_reg[5][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.010    sha256d/sha1/hv_reg[5][12]_i_1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  sha256d/sha1/hv_reg[5][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    sha256d/sha1/hv_reg[5][16]_i_1_n_7
    SLICE_X83Y100        FDSE                                         r  sha256d/sha1/hv_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.941     2.135    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X83Y100        FDSE                                         r  sha256d/sha1/hv_reg[5][16]/C
                         clock pessimism             -0.252     1.883    
    SLICE_X83Y100        FDSE (Hold_fdse_C_D)         0.105     1.988    sha256d/sha1/hv_reg[5][16]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r2_0_63_18_20/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.646%)  route 0.338ns (67.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.693     1.640    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.164     1.804 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         0.338     2.143    sha256d/sha2/W_reg_r2_0_63_18_20/ADDRD3
    SLICE_X98Y94         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_18_20/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.880     2.074    sha256d/sha2/W_reg_r2_0_63_18_20/WCLK
    SLICE_X98Y94         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_18_20/RAMA/CLK
                         clock pessimism             -0.252     1.822    
    SLICE_X98Y94         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.062    sha256d/sha2/W_reg_r2_0_63_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r2_0_63_18_20/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.646%)  route 0.338ns (67.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.693     1.640    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.164     1.804 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         0.338     2.143    sha256d/sha2/W_reg_r2_0_63_18_20/ADDRD3
    SLICE_X98Y94         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_18_20/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.880     2.074    sha256d/sha2/W_reg_r2_0_63_18_20/WCLK
    SLICE_X98Y94         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_18_20/RAMB/CLK
                         clock pessimism             -0.252     1.822    
    SLICE_X98Y94         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.062    sha256d/sha2/W_reg_r2_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sha256d/sha2/w_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r2_0_63_18_20/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.646%)  route 0.338ns (67.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.693     1.640    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  sha256d/sha2/w_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_fdre_C_Q)         0.164     1.804 r  sha256d/sha2/w_round_reg[3]/Q
                         net (fo=329, routed)         0.338     2.143    sha256d/sha2/W_reg_r2_0_63_18_20/ADDRD3
    SLICE_X98Y94         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_18_20/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=2601, routed)        0.880     2.074    sha256d/sha2/W_reg_r2_0_63_18_20/WCLK
    SLICE_X98Y94         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_18_20/RAMC/CLK
                         clock pessimism             -0.252     1.822    
    SLICE_X98Y94         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.062    sha256d/sha2/W_reg_r2_0_63_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y107  sha256d/FSM_sequential_currentstate_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y107  sha256d/FSM_sequential_currentstate_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y107  sha256d/FSM_sequential_currentstate_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y91   sha256d/sha1/hv_reg[0][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y91   sha256d/sha1/hv_reg[0][18]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X84Y91   sha256d/sha1/hv_reg[0][19]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X84Y87   sha256d/sha1/hv_reg[0][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y92   sha256d/sha1/hv_reg[0][20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y92   sha256d/sha1/hv_reg[0][21]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y95   sha256d/sha2/W_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y95   sha256d/sha2/W_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y95   sha256d/sha2/W_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y95   sha256d/sha2/W_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y93   sha256d/sha2/W_reg_r1_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y93   sha256d/sha2/W_reg_r1_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y93   sha256d/sha2/W_reg_r1_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y93   sha256d/sha2/W_reg_r1_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y98   sha256d/sha2/W_reg_r1_0_63_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y98   sha256d/sha2/W_reg_r1_0_63_30_30/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y98   sha256d/sha2/W_reg_r1_0_63_30_30/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y98   sha256d/sha2/W_reg_r1_0_63_30_30/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y98   sha256d/sha2/W_reg_r1_0_63_31_31/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y98   sha256d/sha2/W_reg_r1_0_63_31_31/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y95   sha256d/sha2/W_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y95   sha256d/sha2/W_reg_r1_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y95   sha256d/sha2/W_reg_r1_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y95   sha256d/sha2/W_reg_r1_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y96   sha256d/sha2/W_reg_r4_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X92Y96   sha256d/sha2/W_reg_r4_0_63_18_20/RAMB/CLK



