==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'ap_bmp.cpp' ... 
@W [HLS-40] ap_bmp.cpp:51:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
ap_bmp.cpp:61:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
2 warnings generated.

@I [HLS-10] Analyzing design file 'imProcessing.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 324.848 ; gain = 12.586 ; free physical = 562 ; free virtual = 6002
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 324.848 ; gain = 12.586 ; free physical = 561 ; free virtual = 6001
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<112, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<60, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<136, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<84, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 516.844 ; gain = 204.582 ; free physical = 451 ; free virtual = 5919
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:402) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_double_i8' into 'imGrayScale' (imProcessing.cpp:36) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i32' into 'imGreyNormalization' (imProcessing.cpp:85) automatically.
@I [XFORM-602] Inlining function 'imConstructOutputImage' into 'imTemplateMatching' (imProcessing.cpp:171) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 521.809 ; gain = 209.547 ; free physical = 379 ; free virtual = 5856
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned char, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:51) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_double_i8' into 'imGrayScale' (imProcessing.cpp:36) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, double>' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i32' into 'imGreyNormalization' (imProcessing.cpp:85) automatically.
@I [XFORM-602] Inlining function 'imConstructOutputImage' into 'imTemplateMatching' (imProcessing.cpp:171) automatically.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 596.848 ; gain = 284.586 ; free physical = 221 ; free virtual = 5744
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 724.848 ; gain = 412.586 ; free physical = 155 ; free virtual = 5693
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'imTemplateMatching' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imGrayScale' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 10.15 seconds; current allocated memory: 319.925 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 320.399 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imGreyNormalization' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.17 seconds; current allocated memory: 321.251 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 321.849 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imDiff' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.14 seconds; current allocated memory: 322.257 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 322.615 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'imTemplateMatching' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.09 seconds; current allocated memory: 322.939 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.13 seconds; current allocated memory: 323.227 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imGrayScale' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'imTemplateMatching_dadd_64ns_64ns_64_5_full_dsp' to 'imTemplateMatchinbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'imTemplateMatching_dmul_64ns_64ns_64_6_max_dsp' to 'imTemplateMatchincud' due to the length limit 20
@I [SYN-210] Renamed object name 'imTemplateMatching_sitodp_32ns_64_6' to 'imTemplateMatchindEe' due to the length limit 20
@I [RTGEN-100] Generating core module 'imTemplateMatchinbkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchincud': 2 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchindEe': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'imGrayScale'.
@I [HLS-111]  Elapsed time: 0.18 seconds; current allocated memory: 323.945 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imGreyNormalization' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] RTL name 'imTemplateMatchinbkb' is changed to 'imTemplateMatchinbkb_x' due to conflict.
@I [SYN-210] Renamed object name 'imTemplateMatching_ddiv_64ns_64ns_64_31' to 'imTemplateMatchineOg' due to the length limit 20
@W [RTGEN-101] RTL name 'imTemplateMatchindEe' is changed to 'imTemplateMatchindEe_x' due to conflict.
@I [SYN-210] Renamed object name 'imTemplateMatching_mul_26ns_32s_32_6' to 'imTemplateMatchinfYi' due to the length limit 20
@I [RTGEN-100] Generating core module 'imTemplateMatchinbkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchindEe': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchineOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'imTemplateMatchinfYi': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'imGreyNormalization'.
@I [HLS-111]  Elapsed time: 0.2 seconds; current allocated memory: 326.022 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imDiff' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'imDiff'.
@I [HLS-111]  Elapsed time: 0.24 seconds; current allocated memory: 328.369 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'imTemplateMatching' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/imINPUT' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/imOUTPUT' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/imHeight' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/imWidth' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/tplINPUT' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/tplOUTPUT' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/tplHeight' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'imTemplateMatching/tplWidth' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'imTemplateMatching' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'imTemplateMatching'.
@I [HLS-111]  Elapsed time: 0.13 seconds; current allocated memory: 330.211 MB.
@I [RTMG-282] Generating pipelined core: 'imTemplateMatchinfYi_MulnS_0'
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 724.848 ; gain = 412.586 ; free physical = 147 ; free virtual = 5691
@I [SYSC-301] Generating SystemC RTL for imTemplateMatching.
@I [VHDL-304] Generating VHDL RTL for imTemplateMatching.
@I [VLOG-307] Generating Verilog RTL for imTemplateMatching.
@I [HLS-112] Total elapsed time: 12.06 seconds; peak allocated memory: 330.211 MB.
