\hypertarget{union__hw__fmc__pfb1cr}{}\section{\+\_\+hw\+\_\+fmc\+\_\+pfb1cr Union Reference}
\label{union__hw__fmc__pfb1cr}\index{\+\_\+hw\+\_\+fmc\+\_\+pfb1cr@{\+\_\+hw\+\_\+fmc\+\_\+pfb1cr}}


H\+W\+\_\+\+F\+M\+C\+\_\+\+P\+F\+B1\+CR -\/ Flash Bank 1 Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+fmc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields}{\+\_\+hw\+\_\+fmc\+\_\+pfb1cr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__fmc__pfb1cr_aa31f74f99932d137db993b24b5b708de}{}\label{union__hw__fmc__pfb1cr_aa31f74f99932d137db993b24b5b708de}

\item 
struct \hyperlink{struct__hw__fmc__pfb1cr_1_1__hw__fmc__pfb1cr__bitfields}{\+\_\+hw\+\_\+fmc\+\_\+pfb1cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb1cr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__fmc__pfb1cr_a06be482f754ec20e1c48be3a68d73dfa}{}\label{union__hw__fmc__pfb1cr_a06be482f754ec20e1c48be3a68d73dfa}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+M\+C\+\_\+\+P\+F\+B1\+CR -\/ Flash Bank 1 Control Register (RW) 

Reset value\+: 0x3004001\+FU

This register has a format similar to that for P\+F\+B0\+CR, except it controls the operation of flash bank 1, and the \char`\"{}global\char`\"{} cache control fields are empty. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+fmc.\+h\end{DoxyCompactItemize}
