	CRC_RAM_v1 u0 (
		.clk_s1_clk                     (<connected-to-clk_s1_clk>),                     //              clk_s1.clk
		.onchip_memory2_0_s1_address    (<connected-to-onchip_memory2_0_s1_address>),    // onchip_memory2_0_s1.address
		.onchip_memory2_0_s1_clken      (<connected-to-onchip_memory2_0_s1_clken>),      //                    .clken
		.onchip_memory2_0_s1_chipselect (<connected-to-onchip_memory2_0_s1_chipselect>), //                    .chipselect
		.onchip_memory2_0_s1_write      (<connected-to-onchip_memory2_0_s1_write>),      //                    .write
		.onchip_memory2_0_s1_readdata   (<connected-to-onchip_memory2_0_s1_readdata>),   //                    .readdata
		.onchip_memory2_0_s1_writedata  (<connected-to-onchip_memory2_0_s1_writedata>),  //                    .writedata
		.reset_s1_reset_n               (<connected-to-reset_s1_reset_n>),               //            reset_s1.reset_n
		.clk_s2_clk                     (<connected-to-clk_s2_clk>),                     //              clk_s2.clk
		.reset_s2_reset_n               (<connected-to-reset_s2_reset_n>),               //            reset_s2.reset_n
		.onchip_memory2_0_s2_address    (<connected-to-onchip_memory2_0_s2_address>),    // onchip_memory2_0_s2.address
		.onchip_memory2_0_s2_chipselect (<connected-to-onchip_memory2_0_s2_chipselect>), //                    .chipselect
		.onchip_memory2_0_s2_clken      (<connected-to-onchip_memory2_0_s2_clken>),      //                    .clken
		.onchip_memory2_0_s2_write      (<connected-to-onchip_memory2_0_s2_write>),      //                    .write
		.onchip_memory2_0_s2_readdata   (<connected-to-onchip_memory2_0_s2_readdata>),   //                    .readdata
		.onchip_memory2_0_s2_writedata  (<connected-to-onchip_memory2_0_s2_writedata>)   //                    .writedata
	);

