/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [19:0] _03_;
  wire [11:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_28z ? celloutsig_0_31z : celloutsig_0_21z;
  assign celloutsig_0_40z = celloutsig_0_15z ? celloutsig_0_5z : celloutsig_0_2z;
  assign celloutsig_0_72z = celloutsig_0_14z ? celloutsig_0_42z : celloutsig_0_31z;
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_4z;
  assign celloutsig_1_15z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_0_2z = in_data[62] ? celloutsig_0_1z : in_data[59];
  assign celloutsig_0_22z = _00_ ? celloutsig_0_5z : _00_;
  assign celloutsig_0_3z = ~(in_data[63] & celloutsig_0_0z);
  assign celloutsig_0_50z = ~(celloutsig_0_27z & celloutsig_0_1z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z & in_data[130]);
  assign celloutsig_0_28z = ~(celloutsig_0_22z & celloutsig_0_0z);
  assign celloutsig_0_33z = ~(celloutsig_0_22z & celloutsig_0_12z);
  assign celloutsig_0_73z = ~celloutsig_0_16z;
  assign celloutsig_1_4z = ~in_data[182];
  assign celloutsig_1_6z = ~celloutsig_1_1z;
  assign celloutsig_1_19z = ~celloutsig_1_15z;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_42z = ~(celloutsig_0_33z ^ celloutsig_0_40z);
  assign celloutsig_1_8z = ~(celloutsig_1_5z ^ celloutsig_1_6z);
  assign celloutsig_0_12z = ~(in_data[49] ^ celloutsig_0_4z);
  assign celloutsig_0_16z = ~(celloutsig_0_12z ^ in_data[82]);
  assign celloutsig_0_27z = ~(celloutsig_0_22z ^ celloutsig_0_17z[1]);
  assign celloutsig_0_30z = ~(celloutsig_0_5z ^ celloutsig_0_16z);
  reg [19:0] _28_;
  always_ff @(negedge celloutsig_1_15z, posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 20'h00000;
    else _28_ <= { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_7z[3:1], 1'h1, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_7z[3:1], 1'h1 };
  assign { _03_[19:11], _00_, _03_[9:0] } = _28_;
  reg [11:0] _29_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 12'h000;
    else _29_ <= { celloutsig_0_7z[3:1], 1'h1, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z };
  assign { _04_[11], _01_, _04_[9:7], _02_, _04_[5:0] } = _29_;
  assign celloutsig_0_0z = in_data[57:29] != in_data[49:21];
  assign celloutsig_0_4z = { in_data[93:87], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } != in_data[84:74];
  assign celloutsig_1_0z = in_data[121:117] != in_data[185:181];
  assign celloutsig_1_5z = { in_data[156:155], celloutsig_1_3z } != { in_data[110:105], celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z } != { celloutsig_0_11z[0], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_7z[2:1], 1'h1, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_14z } != in_data[35:25];
  assign celloutsig_0_25z = { _04_[7], _02_, _04_[5:2], celloutsig_0_14z, _04_[11], _01_, _04_[9:7], _02_, _04_[5:0], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_6z } != { celloutsig_0_17z[16:5], _04_[11], _01_, _04_[9:7], _02_, _04_[5:0] };
  assign celloutsig_0_31z = { in_data[33:19], celloutsig_0_16z } != { _03_[14:11], _00_, _03_[9:6], celloutsig_0_13z, celloutsig_0_7z[3:1], 1'h1, celloutsig_0_0z, celloutsig_0_25z };
  assign celloutsig_0_5z = ^ { in_data[40:30], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_6z = ^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_8z = ^ { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z[3:1], 1'h1 };
  assign celloutsig_1_1z = ^ { in_data[172:166], celloutsig_1_0z };
  assign celloutsig_0_9z = ^ { in_data[82:80], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = ^ { celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_13z = ^ { in_data[39], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_21z = ^ { celloutsig_0_18z[2:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_82z = { _03_[6:3], celloutsig_0_4z, celloutsig_0_72z } ~^ { celloutsig_0_18z[10:8], celloutsig_0_73z, celloutsig_0_50z, celloutsig_0_36z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } ~^ { in_data[109:107], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } ~^ { in_data[59:58], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_17z[12:2], celloutsig_0_11z, celloutsig_0_8z } ~^ { celloutsig_0_17z[14:0], celloutsig_0_13z, celloutsig_0_10z };
  assign { celloutsig_0_7z[1], celloutsig_0_7z[3:2] } = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } ~^ { celloutsig_0_4z, in_data[71:70] };
  assign { celloutsig_0_17z[20], celloutsig_0_17z[22:21], celloutsig_0_17z[16], celloutsig_0_17z[0], celloutsig_0_17z[14], celloutsig_0_17z[5], celloutsig_0_17z[13], celloutsig_0_17z[11], celloutsig_0_17z[17], celloutsig_0_17z[7], celloutsig_0_17z[12], celloutsig_0_17z[1], celloutsig_0_17z[9], celloutsig_0_17z[15], celloutsig_0_17z[4:3], celloutsig_0_17z[18], celloutsig_0_17z[2], celloutsig_0_17z[10], celloutsig_0_17z[6], celloutsig_0_17z[8] } = { celloutsig_0_7z[1], celloutsig_0_7z[3:2], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } ~^ { in_data[13], in_data[15:14], in_data[9], celloutsig_0_0z, in_data[7], celloutsig_0_11z[4], in_data[6], in_data[4], in_data[10], in_data[0], in_data[5], celloutsig_0_11z[0], in_data[2], in_data[8], celloutsig_0_11z[3:2], in_data[11], celloutsig_0_11z[1], in_data[3], celloutsig_0_9z, in_data[1] };
  assign _03_[10] = _00_;
  assign { _04_[10], _04_[6] } = { _01_, _02_ };
  assign celloutsig_0_17z[19] = in_data[12];
  assign celloutsig_0_7z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_82z };
endmodule
