<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>SPI_LMX</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./SPI_LMX.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./SPI_LMX_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./SPI_LMX.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl/SPI_interface.vhd" id_library="Private" id_name="SPI_interface" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="SPI_interface" state="GOOD" type="4"/><module file="hdl/spi_master.vhd" id_library="Private" id_name="spi_master" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="spi_master" state="GOOD" type="4"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>CMD</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>rx_data_frame</componentSignalName><busSignalName>rx_data_frame</busSignalName></signal><signal><componentSignalName>enable_cmd</componentSignalName><busSignalName>enable_cmd</busSignalName></signal><signal><componentSignalName>write_read</componentSignalName><busSignalName>write_read</busSignalName></signal><signal><componentSignalName>tx_data_frame</componentSignalName><busSignalName>tx_data_frame</busSignalName></signal><signal><componentSignalName>busy</componentSignalName><busSignalName>busy</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>Clock</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Reset_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ss_n</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>miso</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mosi</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>sclk</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>enable_cmd</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>write_read</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>busy</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rx_data_frame</name><direction>out</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>tx_data_frame</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>addr_frame</name><direction>in</direction><left>6</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>