--- drivers/usb/host/pci-quirks.c
+++ drivers/usb/host/pci-quirks.c
@@ -74,9 +73,7 @@
 #define	NB_PIF0_PWRDOWN_1	0x01100013
 
 #define USB_INTEL_XUSB2PR      0xD0
-#define USB_INTEL_USB2PRM      0xD4
 #define USB_INTEL_USB3_PSSEN   0xD8
-#define USB_INTEL_USB3PRM      0xDC
 
 static struct amd_chipset_info {
 	struct pci_dev	*nb_dev;
@@ -544,14 +541,7 @@
 		/*  Pegatron Lucid (Ordissimo AIRIS) */
 		.matches = {
 			DMI_MATCH(DMI_BOARD_NAME, "M11JB"),
-			DMI_MATCH(DMI_BIOS_VERSION, "Lucid-"),
-		},
-	},
-	{
-		/*  Pegatron Lucid (Ordissimo) */
-		.matches = {
-			DMI_MATCH(DMI_BOARD_NAME, "Ordissimo"),
-			DMI_MATCH(DMI_BIOS_VERSION, "Lucid-"),
+			DMI_MATCH(DMI_BIOS_VERSION, "Lucid-GE-133"),
 		},
 	},
 	{ }
@@ -721,30 +711,12 @@
 	return -ETIMEDOUT;
 }
 
-#define PCI_DEVICE_ID_INTEL_LYNX_POINT_XHCI	0x8C31
-#define PCI_DEVICE_ID_INTEL_LYNX_POINT_LP_XHCI	0x9C31
-
-bool usb_is_intel_ppt_switchable_xhci(struct pci_dev *pdev)
+bool usb_is_intel_switchable_xhci(struct pci_dev *pdev)
 {
 	return pdev->class == PCI_CLASS_SERIAL_USB_XHCI &&
 		pdev->vendor == PCI_VENDOR_ID_INTEL &&
 		pdev->device == PCI_DEVICE_ID_INTEL_PANTHERPOINT_XHCI;
 }
-
-/* The Intel Lynx Point chipset also has switchable ports. */
-bool usb_is_intel_lpt_switchable_xhci(struct pci_dev *pdev)
-{
-	return pdev->class == PCI_CLASS_SERIAL_USB_XHCI &&
-		pdev->vendor == PCI_VENDOR_ID_INTEL &&
-		(pdev->device == PCI_DEVICE_ID_INTEL_LYNX_POINT_XHCI ||
-		 pdev->device == PCI_DEVICE_ID_INTEL_LYNX_POINT_LP_XHCI);
-}
-
-bool usb_is_intel_switchable_xhci(struct pci_dev *pdev)
-{
-	return usb_is_intel_ppt_switchable_xhci(pdev) ||
-		usb_is_intel_lpt_switchable_xhci(pdev);
-}
 EXPORT_SYMBOL_GPL(usb_is_intel_switchable_xhci);
 
 /*
@@ -769,32 +741,10 @@
 {
 	u32		ports_available;
 
-	/* Don't switchover the ports if the user hasn't compiled the xHCI
-	 * driver.  Otherwise they will see "dead" USB ports that don't power
-	 * the devices.
-	 */
-	if (!IS_ENABLED(CONFIG_USB_XHCI_HCD)) {
-		dev_warn(&xhci_pdev->dev,
-				"CONFIG_USB_XHCI_HCD is turned off, "
-				"defaulting to EHCI.\n");
-		dev_warn(&xhci_pdev->dev,
-				"USB 3.0 devices will work at USB 2.0 speeds.\n");
-		usb_disable_xhci_ports(xhci_pdev);
-		return;
-	}
-
-	/* Read USB3PRM, the USB 3.0 Port Routing Mask Register
-	 * Indicate the ports that can be changed from OS.
-	 */
-	pci_read_config_dword(xhci_pdev, USB_INTEL_USB3PRM,
-			&ports_available);
-
-	dev_dbg(&xhci_pdev->dev, "Configurable ports to enable SuperSpeed: 0x%x\n",
-			ports_available);
-
+	ports_available = 0xffffffff;
 	/* Write USB3_PSSEN, the USB 3.0 Port SuperSpeed Enable
-	 * Register, to turn on SuperSpeed terminations for the
-	 * switchable ports.
+	 * Register, to turn on SuperSpeed terminations for all
+	 * available ports.
 	 */
 	pci_write_config_dword(xhci_pdev, USB_INTEL_USB3_PSSEN,
 			cpu_to_le32(ports_available));
@@ -804,16 +754,7 @@
 	dev_dbg(&xhci_pdev->dev, "USB 3.0 ports that are now enabled "
 			"under xHCI: 0x%x\n", ports_available);
 
-	/* Read XUSB2PRM, xHCI USB 2.0 Port Routing Mask Register
-	 * Indicate the USB 2.0 ports to be controlled by the xHCI host.
-	 */
-
-	pci_read_config_dword(xhci_pdev, USB_INTEL_USB2PRM,
-			&ports_available);
-
-	dev_dbg(&xhci_pdev->dev, "Configurable USB 2.0 ports to hand over to xCHI: 0x%x\n",
-			ports_available);
-
+	ports_available = 0xffffffff;
 	/* Write XUSB2PR, the xHC USB 2.0 Port Routing Register, to
 	 * switch the USB 2.0 power and data lines over to the xHCI
 	 * host.
@@ -828,13 +769,6 @@
 }
 EXPORT_SYMBOL_GPL(usb_enable_xhci_ports);
 
-void usb_disable_xhci_ports(struct pci_dev *xhci_pdev)
-{
-	pci_write_config_dword(xhci_pdev, USB_INTEL_USB3_PSSEN, 0x0);
-	pci_write_config_dword(xhci_pdev, USB_INTEL_XUSB2PR, 0x0);
-}
-EXPORT_SYMBOL_GPL(usb_disable_xhci_ports);
-
 /**
  * PCI Quirks for xHCI.
  *
@@ -850,12 +784,12 @@
 	void __iomem *op_reg_base;
 	u32 val;
 	int timeout;
-	int len = pci_resource_len(pdev, 0);
 
 	if (!mmio_resource_enabled(pdev, 0))
 		return;
 
-	base = ioremap_nocache(pci_resource_start(pdev, 0), len);
+	base = ioremap_nocache(pci_resource_start(pdev, 0),
+				pci_resource_len(pdev, 0));
 	if (base == NULL)
 		return;
 
@@ -865,17 +799,9 @@
 	 */
 	ext_cap_offset = xhci_find_next_cap_offset(base, XHCI_HCC_PARAMS_OFFSET);
 	do {
-		if ((ext_cap_offset + sizeof(val)) > len) {
-			/* We're reading garbage from the controller */
-			dev_warn(&pdev->dev,
-				 "xHCI controller failing to respond");
-			return;
-		}
-
 		if (!ext_cap_offset)
 			/* We've reached the end of the extended capabilities */
 			goto hc_init;
-
 		val = readl(base + ext_cap_offset);
 		if (XHCI_EXT_CAPS_ID(val) == XHCI_EXT_CAPS_LEGACY)
 			break;
@@ -906,10 +832,9 @@
 	/* Disable any BIOS SMIs and clear all SMI events*/
 	writel(val, base + ext_cap_offset + XHCI_LEGACY_CONTROL_OFFSET);
 
-hc_init:
 	if (usb_is_intel_switchable_xhci(pdev))
 		usb_enable_xhci_ports(pdev);
-
+hc_init:
 	op_reg_base = base + XHCI_HC_LENGTH(readl(base));
 
 	/* Wait for the host controller to be ready before writing any
