// Seed: 3348790947
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output tri1  id_3
);
  assign module_1.id_9 = 0;
  logic id_5;
  wire  id_6;
  logic id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd6,
    parameter id_7 = 32'd15
) (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    input wor _id_6,
    input supply0 _id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    input supply0 id_12,
    output wor id_13,
    output supply0 id_14,
    output wor id_15,
    input uwire id_16,
    input wand id_17
);
  assign id_14 = -1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_16,
      id_1
  );
  `define pp_19 0
  localparam id_20 = 1;
  wire [`pp_19[1] : -1] id_21;
  logic [7:0] id_22;
  logic id_23;
  wire [id_7 : `pp_19] id_24, id_25;
  parameter id_26 = 1;
  wire id_27;
  assign id_22[id_6] = 1 ? id_3 && -1 : `pp_19 ? ~id_2 : id_26;
  wire id_28;
endmodule
