================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Dec 28 15:03:56 MST 2024
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         fir_filter_vitis
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  20 ns
    * C-Synthesis target clock:    20 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1863
FF:               2738
DSP:              6
BRAM:             5
URAM:             0
SRL:              296


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 20.000      |
| Post-Synthesis | 10.874      |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                | 1863 | 2738 | 6   | 5    |      |     |        |      |         |          |        |
|   (inst)                                            | 20   | 361  | 1   |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U                                      | 256  | 277  |     |      |      |     |        |      |         |          |        |
|   co_U                                              |      |      |     | 1    |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                      | 1456 | 1923 |     | 2    |      |     |        |      |         |          |        |
|   grp_fir_base_Pipeline_CO_EFFICIENTS_fu_173        | 17   | 59   |     |      |      |     |        |      |         |          |        |
|     (grp_fir_base_Pipeline_CO_EFFICIENTS_fu_173)    | 5    | 57   |     |      |      |     |        |      |         |          |        |
|   grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182     | 99   | 118  | 3   | 2    |      |     |        |      |         |          |        |
|     (grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182) | 32   | 116  |     |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U4                           | 32   |      | 3   |      |      |     |        |      |         |          |        |
|     shift_reg_U                                     | 4    |      |     | 2    |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U11                            | 15   |      | 2   |      |      |     |        |      |         |          |        |
+-----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 3.50%  | OK     |
| FD                                                        | 50%       | 2.57%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.70%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 2.73%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.79%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.26%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 83     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.79   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------+---------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN         | ENDPOINT PIN                                                                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                        |                                                                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------+---------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 9.126 | co_U/ram_reg/CLKARDCLK | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[29]/D |            7 |          4 |         10.899 |          9.236 |        1.663 |
| Path2 | 9.132 | co_U/ram_reg/CLKARDCLK | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]/D |            7 |          4 |         10.893 |          9.230 |        1.663 |
| Path3 | 9.207 | co_U/ram_reg/CLKARDCLK | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[30]/D |            7 |          4 |         10.818 |          9.155 |        1.663 |
| Path4 | 9.231 | co_U/ram_reg/CLKARDCLK | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[28]/D |            7 |          4 |         10.794 |          9.131 |        1.663 |
| Path5 | 9.243 | co_U/ram_reg/CLKARDCLK | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[25]/D |            6 |          4 |         10.782 |          9.119 |        1.663 |
+-------+-------+------------------------+---------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[29]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[30]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[28]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[25]                           | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[29]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[30]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[28]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[25]                           | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[29]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[30]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[28]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[25]                           | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[29]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[30]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[28]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[25]                           | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                         | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[29]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[30]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[28]                           | FLOP_LATCH.flop.FDRE |
    | co_U/ram_reg                                                                                                        | BMEM.bram.RAMB18E1   |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product                                     | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/tmp_product__0                                  | MULT.dsp.DSP48E1     |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116[19]_i_7     | LUT.others.LUT5      |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/mul_32s_32s_32_1_1_U4/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_fir_base_Pipeline_SHIFT_ACCUMULATE_fu_182/ap_phi_reg_pp0_iter2_mul_pn_reg_116_reg[25]                           | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fir_base_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fir_base_failfast_synth.rpt                 |
| power                    | impl/verilog/report/fir_base_power_synth.rpt                    |
| timing                   | impl/verilog/report/fir_base_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fir_base_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fir_base_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fir_base_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------+


