Analysis & Synthesis report for hf_lab5_top
Tue Oct 31 11:30:10 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 21. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 22. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 23. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 24. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 25. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 26. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 27. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 28. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 29. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 30. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux
 34. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_001
 35. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_002
 36. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_003
 37. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_004
 38. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_005
 39. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated
 44. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip
 45. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip
 46. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 47. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 48. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 49. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 50. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 51. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 52. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 53. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 54. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 55. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 56. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 57. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 60. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 61. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 62. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 63. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo
 64. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_bytes_to_packets:b2p
 65. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b
 66. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto
 67. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 68. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller
 69. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_2_avalon_ip_master_translator
 72. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator
 73. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator
 74. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator
 75. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator
 76. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator
 77. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator
 78. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent
 79. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent
 80. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent
 83. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent
 86. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent
 89. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent
 92. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent
 95. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router:router|internal_pin_if_mm_interconnect_0_router_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_001|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_002|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_003|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_004|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_005|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_006|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_2_avalon_ip_master_limiter
105. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
106. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
107. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
108. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
109. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
110. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
111. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
112. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
113. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller
114. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001
115. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
116. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
117. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002
118. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
119. Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
120. Parameter Settings for Inferred Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
121. altsyncram Parameter Settings by Entity Instance
122. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
123. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002"
124. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001"
125. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller"
126. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
127. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_001|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode"
128. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router:router|internal_pin_if_mm_interconnect_0_router_default_decode:the_default_decode"
129. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo"
130. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent"
131. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo"
132. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent"
133. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo"
134. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent"
135. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo"
136. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent"
137. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo"
138. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent"
139. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo"
140. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent"
141. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent"
142. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator"
143. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator"
144. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator"
145. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator"
146. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator"
147. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator"
148. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_2_avalon_ip_master_translator"
149. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
150. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller"
151. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo"
152. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
153. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
154. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
155. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
156. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
157. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
158. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
159. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
160. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
161. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
162. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
163. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1"
164. Port Connectivity Checks: "pin_ip:platform_designer_pin_ip"
165. Post-Synthesis Netlist Statistics for Top Partition
166. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
167. Elapsed Time Per Partition
168. Analysis & Synthesis Messages
169. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 31 11:30:10 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; hf_lab5_top                                 ;
; Top-level Entity Name              ; hf_top                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,458                                       ;
;     Total combinational functions  ; 1,123                                       ;
;     Dedicated logic registers      ; 817                                         ;
; Total registers                    ; 817                                         ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 512                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; hf_top             ; hf_lab5_top        ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                        ; Library         ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; comb_shifters.sv                                                                                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/tug30155/ece2613/lab5/comb_shifters.sv                                                                                        ;                 ;
; DE10_LITE_Temple_Top.sv                                                                                                             ; yes             ; User SystemVerilog HDL File                  ; /home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv                                                                                 ;                 ;
; ../handsfree/pin_ip.sv                                                                                                              ; yes             ; User SystemVerilog HDL File                  ; /home/tug30155/ece2613/handsfree/pin_ip.sv                                                                                          ;                 ;
; hf_top.sv                                                                                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/tug30155/ece2613/lab5/hf_top.sv                                                                                               ;                 ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v                                                                 ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v                                      ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v                                                ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v                                    ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v                                       ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v                                       ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v                                        ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v                                      ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v                                    ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v                                       ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v                                             ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v                                                 ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v                                                ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv                                            ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv                                    ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv                                          ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv                                     ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv                                           ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv                                      ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv                                       ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_controller.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_controller.v                                              ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v                                            ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v                                        ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v                                     ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv                        ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv                        ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv                         ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v                                             ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v                                                ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v                                    ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v                  ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv                         ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv                           ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv                            ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv                        ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv                         ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv                           ; internal_pin_if ;
; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_param1.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_param1.v                                               ; internal_pin_if ;
; sld_virtual_jtag_basic.v                                                                                                            ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                      ;                 ;
; sld_jtag_endpoint_adapter.vhd                                                                                                       ; yes             ; Encrypted Megafunction                       ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                 ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                   ; yes             ; Encrypted Megafunction                       ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv             ;                 ;
; altera_std_synchronizer.v                                                                                                           ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/altera_std_synchronizer.v                     ;                 ;
; sld_hub.vhd                                                                                                                         ; yes             ; Encrypted Megafunction                       ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_hub.vhd                                   ; altera_sld      ;
; db/ip/sld5978302f/alt_sld_fab.v                                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/tug30155/ece2613/lab5/db/ip/sld5978302f/alt_sld_fab.v                                                                         ; alt_sld_fab     ;
; db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab.v                                                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab     ;
; db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab     ;
; db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab     ;
; db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab     ;
; db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;                 ;
; sld_rom_sr.vhd                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;                 ;
; altsyncram.tdf                                                                                                                      ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/altsyncram.tdf                                ;                 ;
; stratix_ram_block.inc                                                                                                               ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;                 ;
; lpm_mux.inc                                                                                                                         ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/lpm_mux.inc                                   ;                 ;
; lpm_decode.inc                                                                                                                      ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/lpm_decode.inc                                ;                 ;
; aglobal201.inc                                                                                                                      ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/aglobal201.inc                                ;                 ;
; a_rdenreg.inc                                                                                                                       ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;                 ;
; altrom.inc                                                                                                                          ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/altrom.inc                                    ;                 ;
; altram.inc                                                                                                                          ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/altram.inc                                    ;                 ;
; altdpram.inc                                                                                                                        ; yes             ; Megafunction                                 ; /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/altdpram.inc                                  ;                 ;
; db/altsyncram_m4g1.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/tug30155/ece2613/lab5/db/altsyncram_m4g1.tdf                                                                                  ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 1,458               ;
;                                             ;                     ;
; Total combinational functions               ; 1123                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 565                 ;
;     -- 3 input functions                    ; 324                 ;
;     -- <=2 input functions                  ; 234                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 1003                ;
;     -- arithmetic mode                      ; 120                 ;
;                                             ;                     ;
; Total registers                             ; 817                 ;
;     -- Dedicated logic registers            ; 817                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 1                   ;
; Total memory bits                           ; 512                 ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; max10_clk1_50~input ;
; Maximum fan-out                             ; 529                 ;
; Total fan-out                               ; 6582                ;
; Average fan-out                             ; 3.36                ;
+---------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                 ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------+
; |hf_top                                                                                                                                 ; 1123 (2)            ; 817 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 1    ; 0            ; 0          ; |hf_top                                                                                                                                                                                                                                                                                                                                                ; hf_top                                      ; work            ;
;    |DE10_LITE_Temple_Top:u_design|                                                                                                      ; 27 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|DE10_LITE_Temple_Top:u_design                                                                                                                                                                                                                                                                                                                  ; DE10_LITE_Temple_Top                        ; work            ;
;       |comb_shifters:u_top|                                                                                                             ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|DE10_LITE_Temple_Top:u_design|comb_shifters:u_top                                                                                                                                                                                                                                                                                              ; comb_shifters                               ; work            ;
;    |pin_ip:platform_designer_pin_ip|                                                                                                    ; 973 (11)            ; 740 (8)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip                                                                                                                                                                                                                                                                                                                ; pin_ip                                      ; work            ;
;       |internal_pin_if:i1|                                                                                                              ; 962 (0)             ; 732 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1                                                                                                                                                                                                                                                                                             ; internal_pin_if                             ; internal_pin_if ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                  ; altera_reset_controller                     ; internal_pin_if ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ; altera_reset_synchronizer                   ; internal_pin_if ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                  ; altera_reset_controller                     ; internal_pin_if ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ; altera_reset_synchronizer                   ; internal_pin_if ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                      ; altera_reset_controller                     ; internal_pin_if ;
;          |internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|                                                                            ; 643 (0)             ; 437 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip                                                                                                                                                                                                                                           ; internal_pin_if_JTAG_2_Avalon_IP            ; internal_pin_if ;
;             |altera_avalon_packets_to_master:transacto|                                                                                 ; 215 (0)             ; 119 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                 ; altera_avalon_packets_to_master             ; internal_pin_if ;
;                |packets_to_master:p2m|                                                                                                  ; 215 (215)           ; 119 (119)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                           ; packets_to_master                           ; internal_pin_if ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                ; 31 (31)             ; 24 (24)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                       ; internal_pin_if ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                           ; altsyncram                                  ; work            ;
;                   |altsyncram_m4g1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                            ; altsyncram_m4g1                             ; work            ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                     ; 13 (13)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets           ; internal_pin_if ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                          ; 354 (0)             ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                          ; altera_avalon_st_jtag_interface             ; internal_pin_if ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                      ; 351 (0)             ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; altera_jtag_dc_streaming                    ; internal_pin_if ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                         ; 15 (4)              ; 47 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; altera_avalon_st_clock_crosser              ; internal_pin_if ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                      ; 11 (11)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; altera_avalon_st_pipeline_base              ; internal_pin_if ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                       ; altera_std_synchronizer_nocut               ; internal_pin_if ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                       ; altera_std_synchronizer_nocut               ; internal_pin_if ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                              ; 1 (0)               ; 27 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; altera_jtag_src_crosser                     ; internal_pin_if ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                       ; 1 (1)               ; 9 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; altera_jtag_control_signal_crosser          ; internal_pin_if ;
;                         |altera_std_synchronizer:synchronizer|                                                                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; altera_std_synchronizer                     ; work            ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                ; 335 (320)           ; 187 (168)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; altera_jtag_streaming                       ; internal_pin_if ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; altera_avalon_st_idle_inserter              ; internal_pin_if ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                       ; 8 (8)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; altera_avalon_st_idle_remover               ; internal_pin_if ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; altera_std_synchronizer                     ; work            ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; altera_std_synchronizer                     ; work            ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; altera_std_synchronizer                     ; work            ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; altera_std_synchronizer                     ; work            ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; altera_std_synchronizer                     ; work            ;
;                |altera_jtag_sld_node:node|                                                                                              ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                ; altera_jtag_sld_node                        ; internal_pin_if ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                              ; sld_virtual_jtag_basic                      ; work            ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                     ; 30 (30)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes           ; internal_pin_if ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; altera_reset_controller                     ; internal_pin_if ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ; altera_reset_synchronizer                   ; internal_pin_if ;
;          |internal_pin_if_LED_IP_0:led_ip_0|                                                                                            ; 1 (1)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0                                                                                                                                                                                                                                                           ; internal_pin_if_LED_IP_0                    ; internal_pin_if ;
;          |internal_pin_if_SW_IP:sw_ip|                                                                                                  ; 16 (16)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_SW_IP:sw_ip                                                                                                                                                                                                                                                                 ; internal_pin_if_SW_IP                       ; internal_pin_if ;
;          |internal_pin_if_mm_interconnect_0:mm_interconnect_0|                                                                          ; 198 (0)             ; 172 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                         ; internal_pin_if_mm_interconnect_0           ; internal_pin_if ;
;             |altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|                                                                          ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; internal_pin_if ;
;             |altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|                                                                          ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; internal_pin_if ;
;             |altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|                                                                            ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                       ; internal_pin_if ;
;             |altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|                                                                            ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                       ; internal_pin_if ;
;             |altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|                                                                            ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                       ; internal_pin_if ;
;             |altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|                                                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo                                                                                                                                                                                           ; altera_avalon_sc_fifo                       ; internal_pin_if ;
;             |altera_merlin_master_agent:jtag_2_avalon_ip_master_agent|                                                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent                                                                                                                                                                                ; altera_merlin_master_agent                  ; internal_pin_if ;
;             |altera_merlin_slave_agent:led_ip_0_s1_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent                                                                                                                                                                                             ; altera_merlin_slave_agent                   ; internal_pin_if ;
;             |altera_merlin_slave_agent:led_ip_1_s1_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent                                                                                                                                                                                             ; altera_merlin_slave_agent                   ; internal_pin_if ;
;             |altera_merlin_slave_agent:param3_s1_agent|                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent                                                                                                                                                                                               ; altera_merlin_slave_agent                   ; internal_pin_if ;
;             |altera_merlin_slave_translator:led_ip_0_s1_translator|                                                                     ; 8 (8)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator                                                                                                                                                                                   ; altera_merlin_slave_translator              ; internal_pin_if ;
;             |altera_merlin_slave_translator:led_ip_1_s1_translator|                                                                     ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator                                                                                                                                                                                   ; altera_merlin_slave_translator              ; internal_pin_if ;
;             |altera_merlin_slave_translator:param1_s1_translator|                                                                       ; 4 (4)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator                                                                                                                                                                                     ; altera_merlin_slave_translator              ; internal_pin_if ;
;             |altera_merlin_slave_translator:param2_s1_translator|                                                                       ; 4 (4)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator                                                                                                                                                                                     ; altera_merlin_slave_translator              ; internal_pin_if ;
;             |altera_merlin_slave_translator:param3_s1_translator|                                                                       ; 5 (5)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator                                                                                                                                                                                     ; altera_merlin_slave_translator              ; internal_pin_if ;
;             |altera_merlin_slave_translator:sw_ip_s1_translator|                                                                        ; 6 (6)               ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator                                                                                                                                                                                      ; altera_merlin_slave_translator              ; internal_pin_if ;
;             |altera_merlin_traffic_limiter:jtag_2_avalon_ip_master_limiter|                                                             ; 15 (15)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_2_avalon_ip_master_limiter                                                                                                                                                                           ; altera_merlin_traffic_limiter               ; internal_pin_if ;
;             |internal_pin_if_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                   ; internal_pin_if_mm_interconnect_0_cmd_demux ; internal_pin_if ;
;             |internal_pin_if_mm_interconnect_0_router:router|                                                                           ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router:router                                                                                                                                                                                         ; internal_pin_if_mm_interconnect_0_router    ; internal_pin_if ;
;             |internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                       ; internal_pin_if_mm_interconnect_0_rsp_mux   ; internal_pin_if ;
;          |internal_pin_if_param1:param1|                                                                                                ; 35 (35)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_param1:param1                                                                                                                                                                                                                                                               ; internal_pin_if_param1                      ; internal_pin_if ;
;          |internal_pin_if_param1:param2|                                                                                                ; 34 (34)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_param1:param2                                                                                                                                                                                                                                                               ; internal_pin_if_param1                      ; internal_pin_if ;
;          |internal_pin_if_param1:param3|                                                                                                ; 34 (34)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_param1:param3                                                                                                                                                                                                                                                               ; internal_pin_if_param1                      ; internal_pin_if ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                               ; sld_hub                                     ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                 ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                            ; alt_sld_fab                                 ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)             ; 77 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                        ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (81)            ; 72 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                               ; sld_jtag_hub                                ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg       ; sld_rom_sr                                  ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm     ; sld_shadow_jsm                              ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File                                       ;
+--------+-----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                  ;                                                       ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                              ;                                                       ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit    ;                                                       ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric  ;                                                       ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter    ;                                                       ;
; N/A    ; Qsys                              ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1                                                                                                                                                                                                                   ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_jtag_avalon_master         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip                                                                                                                                                                 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_bytes_to_packets:b2p                                                                                                                           ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; channel_adapter                   ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter:b2p_adapter                                                                                                        ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo                                                                                                                                      ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b                                                                                                                           ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; channel_adapter                   ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter:p2b_adapter                                                                                                        ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller                                                                                                                          ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; timing_adapter                    ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_timing_adt:timing_adt                                                                                                          ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto                                                                                                                       ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0                                                                                                                                                                                 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_1                                                                                                                                                                                 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_mm_interconnect            ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0                                                                                                                                                               ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_st_adapter          ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; error_adapter                     ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                             ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_master_agent        ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent                                                                                                      ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_2_avalon_ip_master_limiter                                                                                                 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_master_translator   ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_2_avalon_ip_master_translator                                                                                            ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent                                                                                                                   ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo                                                                                                              ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent                                                                                                                   ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo                                                                                                              ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent                                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo                                                                                                                ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator                                                                                                           ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent                                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo                                                                                                                ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator                                                                                                           ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent                                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo                                                                                                                ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator                                                                                                           ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router:router                                                                                                               ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_001                                                                                                       ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_002                                                                                                       ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_003                                                                                                       ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_004                                                                                                       ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_005                                                                                                       ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_router              ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_006                                                                                                       ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                         ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_multiplexer         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                             ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_agent         ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent                                                                                                                      ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo                                                                                                                 ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator                                                                                                            ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_param1:param1                                                                                                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_param1:param2                                                                                                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_param1:param3                                                                                                                                                                                     ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller                                                                                                                                                                            ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001                                                                                                                                                                        ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002                                                                                                                                                                        ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
; Altera ; altera_avalon_pio                 ; 20.1    ; N/A          ; N/A          ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_SW_IP:sw_ip                                                                                                                                                                                       ; /home/tug30155/ece2613/handsfree/internal_pin_if.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                               ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                                 ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                                    ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                                    ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                                    ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                                                ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                                    ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                                    ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                                    ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                                    ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 53                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator|av_readdata_pre[12..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator|av_chipselect_pre                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[8..15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][89]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][88]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][87]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][89]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][88]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][87]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][89]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][88]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][87]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][89]                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][88]                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][87]                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[8..15]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][89]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][88]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][87]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][89]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][88]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][87]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][89]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][88]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][87]                                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][89]                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][88]                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][87]                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                            ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                            ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                            ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                            ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                            ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                            ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                            ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][76]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][107]                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][68]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][75]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][74]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][75]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][76]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][107]                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][74]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][75]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][68]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][75]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][76]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][107]                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][68]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][75]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][74]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][75]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][107]                     ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][75]                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][75]                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][76]                                                                                                            ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][107]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][68]                                                                                                            ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][75]                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][74]                                                                                                            ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][75]                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][107]                     ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][75]                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][75]                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_1|readdata[1..31]                                                                                                                                                                       ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_1|readdata[0]                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[16..30]                                                                                                                                                                      ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[31]                                                                                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator|av_readdata_pre[0..30]                                                                                        ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator|av_readdata_pre[31]        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[16..30]                                                                                       ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[31]        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator|waitrequest_reset_override                                                                                    ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|waitrequest_reset_override ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator|waitrequest_reset_override                                                                                      ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|waitrequest_reset_override ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator|waitrequest_reset_override                                                                                      ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|waitrequest_reset_override ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator|waitrequest_reset_override                                                                                      ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|waitrequest_reset_override ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator|waitrequest_reset_override                                                                                       ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|waitrequest_reset_override ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][107]                     ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][68]                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][68]                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][76]                                                                                                            ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][107]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][74]                                                                                                            ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][68]                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][75]                                                                                                            ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][68]                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][107]                     ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][68]                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                         ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][68]                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][76]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][107]                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][74]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][68]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][75]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][68]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][76]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][107]                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][74]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][68]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][75]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][68]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][76]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][107]                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][74]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][68]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][75]                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][68]                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator|av_readdata_pre[31]                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[31]        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_1|readdata[0]                                                                                                                                                                           ; Merged with pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[31]                                                                                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][75]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][75]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][75]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][75]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][68]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][106]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][106]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][106]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][106]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][106]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][106]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][106]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][106]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7..31]                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 310                                                                                                                                                                                                                                    ;                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                       ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][75]                                                                                                          ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][68],                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                         ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][75]                                                                                                         ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][68],                                                                                                       ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][75]                                                                                                         ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][68],                                                                                                       ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][75]                                                                                                         ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][68],                                                                                                       ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                        ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                       ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][68],                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                      ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                      ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                      ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                       ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                      ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                      ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                      ;
;                                                                                                                                                                                                                                                                          ;                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                      ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][106]                                                                                                         ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][106]                                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                       ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                      ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                     ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][106]                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][106]                                                                                                       ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][106]                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][106]                                                                                                       ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][106]                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][106]                                                                                                       ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                       ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                       ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                       ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][87]                                                                                                          ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][87]                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][88]                                                                                                          ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][88]                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[0][89]                                                                                                          ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo|mem[1][89]                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][88]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[14]                                                                                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[14]                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[13]                                                                                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[13]                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[12]                                                                                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[12]                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[11]                                                                                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[11]                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[10]                                                                                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[10]                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[9]                                                                                                                                                                         ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[9]                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[8]                                                                                                                                                                         ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[8]                                                                                         ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                             ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                              ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0|readdata[15]                                                                                                                                                                        ; Stuck at GND              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|av_readdata_pre[15]                                                                                        ;
;                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo|mem[1][87]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][88]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo|mem[1][87]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][89]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][88]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[0][87]                                                                                                         ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo|mem[1][87]                                                                                                        ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][89]                                                                                                       ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                       ; Lost Fanouts              ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 817   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 44    ;
; Number of registers using Asynchronous Clear ; 580   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 485   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                  ; 209     ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                   ; 1       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                    ; 3       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                   ; 1       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent|hold_waitrequest                                                                                                                                                ; 7       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|waitrequest_reset_override                                                                                                                                         ; 10      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; 277     ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; 12      ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                ; 8       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                 ; 1       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                 ; 1       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                           ; 2       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                 ; 1       ;
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                              ; Megafunction                                                                                                                              ; Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+
; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator|wait_latency_counter[1]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator|wait_latency_counter[1]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator|wait_latency_counter[1]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator|wait_latency_counter[1]                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                     ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                         ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[8]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[9]                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |hf_top|DE10_LITE_Temple_Top:u_design|comb_shifters:u_top|Mux6                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |hf_top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |hf_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                                                  ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; reset_timeout  ; 255   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                                                           ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                                           ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                      ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                                      ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                              ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                              ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                        ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                                              ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                                              ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                              ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_2_avalon_ip_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                           ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                           ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                           ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router:router|internal_pin_if_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_001|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_002|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_003|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_004|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_005|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_006|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_2_avalon_ip_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                                     ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                                             ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                                     ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                                     ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                                     ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                      ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                      ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_m4g1      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                    ;
; Entity Instance                           ; pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                              ;
+----------------+--------+----------+--------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                         ;
+----------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                              ;
+----------------+--------+----------+--------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                         ;
+----------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                                                           ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_001|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router:router|internal_pin_if_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param3_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:param1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:param1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_ip_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_ip_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param3_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:param1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_ip_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_2_avalon_ip_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                              ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.                                     ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1" ;
+---------------------------+-------+----------+---------------------------------+
; Port                      ; Type  ; Severity ; Details                         ;
+---------------------------+-------+----------+---------------------------------+
; led31_to_0_export[15..10] ; Input ; Info     ; Stuck at GND                    ;
+---------------------------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pin_ip:platform_designer_pin_ip"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; seg7_0 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seg7_1 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seg7_2 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seg7_3 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seg7_4 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seg7_5 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; param1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; param2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; param3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 740                         ;
;     CLR               ; 261                         ;
;     CLR SCLR          ; 8                           ;
;     ENA               ; 141                         ;
;     ENA CLR           ; 270                         ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 10                          ;
;     plain             ; 24                          ;
; cycloneiii_lcell_comb ; 1001                        ;
;     arith             ; 112                         ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 10                          ;
;     normal            ; 889                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 283                         ;
;         4 data inputs ; 512                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.20                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 93                                       ;
; cycloneiii_ff         ; 77                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 18                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 121                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 113                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 31                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.86                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 31 11:29:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hf_lab5_top -c hf_lab5_top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12248): Elaborating Platform Designer system entity "internal_pin_if.qsys"
Info (12250): 2023.10.31.11:29:22 Progress: Loading handsfree/internal_pin_if.qsys
Info (12250): 2023.10.31.11:29:22 Progress: Reading input file
Info (12250): 2023.10.31.11:29:22 Progress: Adding CLK_IP [clock_source 19.1]
Warning (12251): CLK_IP: Used clock_source 20.1 (instead of 19.1)
Info (12250): 2023.10.31.11:29:23 Progress: Parameterizing module CLK_IP
Info (12250): 2023.10.31.11:29:23 Progress: Adding JTAG_2_Avalon_IP [altera_jtag_avalon_master 19.1]
Warning (12251): JTAG_2_Avalon_IP: Used altera_jtag_avalon_master 20.1 (instead of 19.1)
Info (12250): 2023.10.31.11:29:24 Progress: Parameterizing module JTAG_2_Avalon_IP
Info (12250): 2023.10.31.11:29:24 Progress: Adding LED_IP_0 [altera_avalon_pio 19.1]
Warning (12251): LED_IP_0: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.31.11:29:24 Progress: Parameterizing module LED_IP_0
Info (12250): 2023.10.31.11:29:24 Progress: Adding LED_IP_1 [altera_avalon_pio 19.1]
Warning (12251): LED_IP_1: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.31.11:29:24 Progress: Parameterizing module LED_IP_1
Info (12250): 2023.10.31.11:29:24 Progress: Adding SW_IP [altera_avalon_pio 19.1]
Warning (12251): SW_IP: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.31.11:29:24 Progress: Parameterizing module SW_IP
Info (12250): 2023.10.31.11:29:24 Progress: Adding param1 [altera_avalon_pio 19.1]
Warning (12251): Param1: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.31.11:29:24 Progress: Parameterizing module param1
Info (12250): 2023.10.31.11:29:24 Progress: Adding param2 [altera_avalon_pio 19.1]
Warning (12251): Param2: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.31.11:29:24 Progress: Parameterizing module param2
Info (12250): 2023.10.31.11:29:24 Progress: Adding param3 [altera_avalon_pio 19.1]
Warning (12251): Param3: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.31.11:29:24 Progress: Parameterizing module param3
Info (12250): 2023.10.31.11:29:24 Progress: Building connections
Info (12250): 2023.10.31.11:29:24 Progress: Parameterizing connections
Info (12250): 2023.10.31.11:29:24 Progress: Validating
Info (12250): 2023.10.31.11:29:26 Progress: Done reading input file
Info (12250): Internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Internal_pin_if: Generating internal_pin_if "internal_pin_if" for QUARTUS_SYNTH
Info (12250): JTAG_2_Avalon_IP: "internal_pin_if" instantiated altera_jtag_avalon_master "JTAG_2_Avalon_IP"
Info (12250): LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0'
Info (12250): LED_IP_0:   Generation command is [exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=/tmp/alt9661_3047202939736099167.dir/0002_LED_IP_0_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9661_3047202939736099167.dir/0002_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0'
Info (12250): LED_IP_0: "internal_pin_if" instantiated altera_avalon_pio "LED_IP_0"
Info (12250): SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP'
Info (12250): SW_IP:   Generation command is [exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=/tmp/alt9661_3047202939736099167.dir/0003_SW_IP_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9661_3047202939736099167.dir/0003_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP'
Info (12250): SW_IP: "internal_pin_if" instantiated altera_avalon_pio "SW_IP"
Info (12250): Param1: Starting RTL generation for module 'internal_pin_if_param1'
Info (12250): Param1:   Generation command is [exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=/tmp/alt9661_3047202939736099167.dir/0004_param1_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9661_3047202939736099167.dir/0004_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Param1: Done RTL generation for module 'internal_pin_if_param1'
Info (12250): Param1: "internal_pin_if" instantiated altera_avalon_pio "param1"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "internal_pin_if" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "internal_pin_if" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "JTAG_2_Avalon_IP" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "JTAG_2_Avalon_IP" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "JTAG_2_Avalon_IP" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "JTAG_2_Avalon_IP" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "JTAG_2_Avalon_IP" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "JTAG_2_Avalon_IP" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "JTAG_2_Avalon_IP" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "JTAG_2_Avalon_IP" instantiated channel_adapter "p2b_adapter"
Info (12250): JTAG_2_Avalon_IP_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "JTAG_2_Avalon_IP_master_translator"
Info (12250): LED_IP_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "LED_IP_0_s1_translator"
Info (12250): JTAG_2_Avalon_IP_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "JTAG_2_Avalon_IP_master_agent"
Info (12250): LED_IP_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "LED_IP_0_s1_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): JTAG_2_Avalon_IP_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "JTAG_2_Avalon_IP_master_limiter"
Info (12250): Reusing file /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Internal_pin_if: Done "internal_pin_if" with 28 modules, 43 files
Info (12249): Finished elaborating Platform Designer system entity "internal_pin_if.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file comb_shifters.sv
    Info (12023): Found entity 1: comb_shifters File: /home/tug30155/ece2613/lab5/comb_shifters.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file DE10_LITE_Temple_Top.sv
    Info (12023): Found entity 1: DE10_LITE_Temple_Top File: /home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/tug30155/ece2613/handsfree/pin_ip.sv
    Info (12023): Found entity 1: pin_ip File: /home/tug30155/ece2613/handsfree/pin_ip.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hf_top.sv
    Info (12023): Found entity 1: hf_top File: /home/tug30155/ece2613/lab5/hf_top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/internal_pin_if.v
    Info (12023): Found entity 1: internal_pin_if File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v Line: 6
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v
    Info (12023): Found entity 1: internal_pin_if_JTAG_2_Avalon_IP File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv
    Info (12023): Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv
    Info (12023): Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv
    Info (12023): Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_timing_adt File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v
    Info (12023): Found entity 1: internal_pin_if_LED_IP_0 File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v
    Info (12023): Found entity 1: internal_pin_if_SW_IP File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0 File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_cmd_demux File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_cmd_mux File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_router_default_decode File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: internal_pin_if_mm_interconnect_0_router File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_router_001_default_decode File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: internal_pin_if_mm_interconnect_0_router_001 File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_rsp_demux File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_rsp_mux File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_param1.v
    Info (12023): Found entity 1: internal_pin_if_param1 File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_param1.v Line: 21
Info (12127): Elaborating entity "hf_top" for the top level hierarchy
Info (12128): Elaborating entity "DE10_LITE_Temple_Top" for hierarchy "DE10_LITE_Temple_Top:u_design" File: /home/tug30155/ece2613/lab5/hf_top.sv Line: 20
Info (12128): Elaborating entity "comb_shifters" for hierarchy "DE10_LITE_Temple_Top:u_design|comb_shifters:u_top" File: /home/tug30155/ece2613/lab5/DE10_LITE_Temple_Top.sv Line: 130
Warning (10230): Verilog HDL assignment warning at comb_shifters.sv(16): truncated value with size 9 to match size of target (8) File: /home/tug30155/ece2613/lab5/comb_shifters.sv Line: 16
Info (12128): Elaborating entity "pin_ip" for hierarchy "pin_ip:platform_designer_pin_ip" File: /home/tug30155/ece2613/lab5/hf_top.sv Line: 34
Info (12128): Elaborating entity "internal_pin_if" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1" File: /home/tug30155/ece2613/handsfree/pin_ip.sv Line: 21
Info (12128): Elaborating entity "internal_pin_if_JTAG_2_Avalon_IP" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v Line: 70
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "internal_pin_if_JTAG_2_Avalon_IP_timing_adt" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_timing_adt:timing_adt" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_bytes_to_packets:b2p" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_st_packets_to_bytes:p2b" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter:b2p_adapter" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter:p2b_adapter" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "internal_pin_if_LED_IP_0" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_LED_IP_0:led_ip_0" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v Line: 78
Info (12128): Elaborating entity "internal_pin_if_SW_IP" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_SW_IP:sw_ip" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v Line: 97
Info (12128): Elaborating entity "internal_pin_if_param1" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_param1:param1" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v Line: 108
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v Line: 169
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_2_avalon_ip_master_translator" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 489
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ip_0_s1_translator" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 553
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 954
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 1038
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_ip_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 1079
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_router" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router:router" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 1720
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_router_default_decode" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router:router|internal_pin_if_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_router_001" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_001" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 1736
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_router_001_default_decode" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_router_001:router_001|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_2_avalon_ip_master_limiter" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 1866
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_cmd_demux" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 1913
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_cmd_mux" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 1930
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_rsp_demux" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 2032
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_rsp_mux" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 2164
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_avalon_st_adapter" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 2193
Info (12128): Elaborating entity "internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_mm_interconnect_0:mm_interconnect_0|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v Line: 232
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|altera_reset_controller:rst_controller_002" File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/internal_pin_if.v Line: 358
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.10.31.11:29:48 Progress: Loading sld5978302f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5978302f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/tug30155/ece2613/lab5/db/ip/sld5978302f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/tug30155/ece2613/lab5/db/ip/sld5978302f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info (12023): Found entity 1: altsyncram_m4g1 File: /home/tug30155/ece2613/lab5/db/altsyncram_m4g1.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/tug30155/ece2613/lab5/db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 67 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /data/courses/ece_2612/Intel_Altera/install_directory/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/tug30155/ece2613/lab5/output_files/hf_lab5_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1509 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1495 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 600 megabytes
    Info: Processing ended: Tue Oct 31 11:30:10 2023
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:02:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/tug30155/ece2613/lab5/output_files/hf_lab5_top.map.smsg.


