module pc_counter(clk, rst, count);

	input logic clk, rst;
	output logic[2:0] count;
	
	logic[2:0] c_aux 
	
	always @(posedge clk or posedge rst)
		begin
			if(rst or c_aux == 3'd5)
				c_aux <= 3'd0;
			else
				c_aux <= c_aux + 3'd1;
		end
	assign count = c_aux;
endmodule
