#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12bc5b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12bc740 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x12c5520 .functor NOT 1, L_0x12eee50, C4<0>, C4<0>, C4<0>;
L_0x12eebb0 .functor XOR 1, L_0x12eea70, L_0x12eeb10, C4<0>, C4<0>;
L_0x12eed90 .functor XOR 1, L_0x12eebb0, L_0x12eecc0, C4<0>, C4<0>;
v0x12eb6b0_0 .net *"_ivl_10", 0 0, L_0x12eecc0;  1 drivers
v0x12eb7b0_0 .net *"_ivl_12", 0 0, L_0x12eed90;  1 drivers
v0x12eb890_0 .net *"_ivl_2", 0 0, L_0x12ee980;  1 drivers
v0x12eb950_0 .net *"_ivl_4", 0 0, L_0x12eea70;  1 drivers
v0x12eba30_0 .net *"_ivl_6", 0 0, L_0x12eeb10;  1 drivers
v0x12ebb60_0 .net *"_ivl_8", 0 0, L_0x12eebb0;  1 drivers
v0x12ebc40_0 .var "clk", 0 0;
v0x12ebce0_0 .net "f_dut", 0 0, L_0x12ee7a0;  1 drivers
v0x12ebd80_0 .net "f_ref", 0 0, v0x12c5790_0;  1 drivers
v0x12ebe20_0 .var/2u "stats1", 159 0;
v0x12ebec0_0 .var/2u "strobe", 0 0;
v0x12ebf60_0 .net "tb_match", 0 0, L_0x12eee50;  1 drivers
v0x12ec020_0 .net "tb_mismatch", 0 0, L_0x12c5520;  1 drivers
v0x12ec0e0_0 .net "x", 4 1, v0x12e8c20_0;  1 drivers
L_0x12ee980 .concat [ 1 0 0 0], v0x12c5790_0;
L_0x12eea70 .concat [ 1 0 0 0], v0x12c5790_0;
L_0x12eeb10 .concat [ 1 0 0 0], L_0x12ee7a0;
L_0x12eecc0 .concat [ 1 0 0 0], v0x12c5790_0;
L_0x12eee50 .cmp/eeq 1, L_0x12ee980, L_0x12eed90;
S_0x12bc8d0 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x12bc740;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x12c5790_0 .var "f", 0 0;
v0x12c5830_0 .net "x", 4 1, v0x12e8c20_0;  alias, 1 drivers
E_0x12b7ac0 .event anyedge, v0x12c5830_0;
S_0x12e88d0 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x12bc740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x12e8b40_0 .net "clk", 0 0, v0x12ebc40_0;  1 drivers
v0x12e8c20_0 .var "x", 4 1;
E_0x12b7e60/0 .event negedge, v0x12e8b40_0;
E_0x12b7e60/1 .event posedge, v0x12e8b40_0;
E_0x12b7e60 .event/or E_0x12b7e60/0, E_0x12b7e60/1;
S_0x12e8d20 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x12bc740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x12bd050 .functor NOT 1, L_0x12ec1f0, C4<0>, C4<0>, C4<0>;
L_0x12c5590 .functor NOT 1, L_0x12ec380, C4<0>, C4<0>, C4<0>;
L_0x12ec450 .functor AND 1, L_0x12bd050, L_0x12c5590, C4<1>, C4<1>;
L_0x12ec600 .functor AND 1, L_0x12ec450, L_0x12ec560, C4<1>, C4<1>;
L_0x12ec810 .functor AND 1, L_0x12ec600, L_0x12ec740, C4<1>, C4<1>;
L_0x12ec9c0 .functor NOT 1, L_0x12ec920, C4<0>, C4<0>, C4<0>;
L_0x12ecba0 .functor NOT 1, L_0x12ecac0, C4<0>, C4<0>, C4<0>;
L_0x12ecc60 .functor AND 1, L_0x12ec9c0, L_0x12ecba0, C4<1>, C4<1>;
L_0x12ece60 .functor NOT 1, L_0x12ecdc0, C4<0>, C4<0>, C4<0>;
L_0x12ecf20 .functor AND 1, L_0x12ecc60, L_0x12ece60, C4<1>, C4<1>;
L_0x12ed180 .functor NOT 1, L_0x12ed090, C4<0>, C4<0>, C4<0>;
L_0x12ed1f0 .functor AND 1, L_0x12ecf20, L_0x12ed180, C4<1>, C4<1>;
L_0x12ed410 .functor NOT 1, L_0x12ed370, C4<0>, C4<0>, C4<0>;
L_0x12ed5d0 .functor AND 1, L_0x12ed410, L_0x12ed4d0, C4<1>, C4<1>;
L_0x12ed300 .functor AND 1, L_0x12ed5d0, L_0x12ed710, C4<1>, C4<1>;
L_0x12ed960 .functor NOT 1, L_0x12ed850, C4<0>, C4<0>, C4<0>;
L_0x12edab0 .functor AND 1, L_0x12ed300, L_0x12ed960, C4<1>, C4<1>;
L_0x12ed8f0 .functor NOT 1, L_0x12ee080, C4<0>, C4<0>, C4<0>;
L_0x12ee240 .functor AND 1, L_0x12edd50, L_0x12ed8f0, C4<1>, C4<1>;
L_0x12ee480 .functor AND 1, L_0x12ee240, L_0x12ee350, C4<1>, C4<1>;
L_0x12ee640 .functor AND 1, L_0x12ee480, L_0x12ee1a0, C4<1>, C4<1>;
v0x12e8f50_0 .net *"_ivl_10", 0 0, L_0x12ec450;  1 drivers
v0x12e9030_0 .net *"_ivl_13", 0 0, L_0x12ec560;  1 drivers
v0x12e9110_0 .net *"_ivl_14", 0 0, L_0x12ec600;  1 drivers
v0x12e91d0_0 .net *"_ivl_17", 0 0, L_0x12ec740;  1 drivers
v0x12e92b0_0 .net *"_ivl_18", 0 0, L_0x12ec810;  1 drivers
v0x12e93e0_0 .net *"_ivl_23", 0 0, L_0x12ec920;  1 drivers
v0x12e94c0_0 .net *"_ivl_24", 0 0, L_0x12ec9c0;  1 drivers
v0x12e95a0_0 .net *"_ivl_27", 0 0, L_0x12ecac0;  1 drivers
v0x12e9680_0 .net *"_ivl_28", 0 0, L_0x12ecba0;  1 drivers
v0x12e9760_0 .net *"_ivl_3", 0 0, L_0x12ec1f0;  1 drivers
v0x12e9840_0 .net *"_ivl_30", 0 0, L_0x12ecc60;  1 drivers
v0x12e9920_0 .net *"_ivl_33", 0 0, L_0x12ecdc0;  1 drivers
v0x12e9a00_0 .net *"_ivl_34", 0 0, L_0x12ece60;  1 drivers
v0x12e9ae0_0 .net *"_ivl_36", 0 0, L_0x12ecf20;  1 drivers
v0x12e9bc0_0 .net *"_ivl_39", 0 0, L_0x12ed090;  1 drivers
v0x12e9ca0_0 .net *"_ivl_4", 0 0, L_0x12bd050;  1 drivers
v0x12e9d80_0 .net *"_ivl_40", 0 0, L_0x12ed180;  1 drivers
v0x12e9e60_0 .net *"_ivl_42", 0 0, L_0x12ed1f0;  1 drivers
v0x12e9f40_0 .net *"_ivl_47", 0 0, L_0x12ed370;  1 drivers
v0x12ea020_0 .net *"_ivl_48", 0 0, L_0x12ed410;  1 drivers
v0x12ea100_0 .net *"_ivl_51", 0 0, L_0x12ed4d0;  1 drivers
v0x12ea1e0_0 .net *"_ivl_52", 0 0, L_0x12ed5d0;  1 drivers
v0x12ea2c0_0 .net *"_ivl_55", 0 0, L_0x12ed710;  1 drivers
v0x12ea3a0_0 .net *"_ivl_56", 0 0, L_0x12ed300;  1 drivers
v0x12ea480_0 .net *"_ivl_59", 0 0, L_0x12ed850;  1 drivers
v0x12ea560_0 .net *"_ivl_60", 0 0, L_0x12ed960;  1 drivers
v0x12ea640_0 .net *"_ivl_62", 0 0, L_0x12edab0;  1 drivers
v0x12ea720_0 .net *"_ivl_68", 0 0, L_0x12edd50;  1 drivers
v0x12ea800_0 .net *"_ivl_7", 0 0, L_0x12ec380;  1 drivers
v0x12ea8e0_0 .net *"_ivl_70", 0 0, L_0x12ee080;  1 drivers
v0x12ea9c0_0 .net *"_ivl_71", 0 0, L_0x12ed8f0;  1 drivers
v0x12eaaa0_0 .net *"_ivl_73", 0 0, L_0x12ee240;  1 drivers
v0x12eab80_0 .net *"_ivl_76", 0 0, L_0x12ee350;  1 drivers
v0x12eae70_0 .net *"_ivl_77", 0 0, L_0x12ee480;  1 drivers
v0x12eaf50_0 .net *"_ivl_8", 0 0, L_0x12c5590;  1 drivers
v0x12eb030_0 .net *"_ivl_80", 0 0, L_0x12ee1a0;  1 drivers
v0x12eb110_0 .net *"_ivl_81", 0 0, L_0x12ee640;  1 drivers
v0x12eb1f0_0 .net "f", 0 0, L_0x12ee7a0;  alias, 1 drivers
v0x12eb2b0_0 .net "minterms", 3 0, L_0x12edbc0;  1 drivers
v0x12eb390_0 .net "x", 4 1, v0x12e8c20_0;  alias, 1 drivers
L_0x12ec1f0 .part v0x12e8c20_0, 3, 1;
L_0x12ec380 .part v0x12e8c20_0, 2, 1;
L_0x12ec560 .part v0x12e8c20_0, 1, 1;
L_0x12ec740 .part v0x12e8c20_0, 0, 1;
L_0x12ec920 .part v0x12e8c20_0, 3, 1;
L_0x12ecac0 .part v0x12e8c20_0, 2, 1;
L_0x12ecdc0 .part v0x12e8c20_0, 1, 1;
L_0x12ed090 .part v0x12e8c20_0, 0, 1;
L_0x12ed370 .part v0x12e8c20_0, 3, 1;
L_0x12ed4d0 .part v0x12e8c20_0, 2, 1;
L_0x12ed710 .part v0x12e8c20_0, 1, 1;
L_0x12ed850 .part v0x12e8c20_0, 0, 1;
L_0x12edbc0 .concat8 [ 1 1 1 1], L_0x12ec810, L_0x12ed1f0, L_0x12edab0, L_0x12ee640;
L_0x12edd50 .part v0x12e8c20_0, 3, 1;
L_0x12ee080 .part v0x12e8c20_0, 2, 1;
L_0x12ee350 .part v0x12e8c20_0, 1, 1;
L_0x12ee1a0 .part v0x12e8c20_0, 0, 1;
L_0x12ee7a0 .reduce/or L_0x12edbc0;
S_0x12eb4b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x12bc740;
 .timescale -12 -12;
E_0x12b7b00 .event anyedge, v0x12ebec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12ebec0_0;
    %nor/r;
    %assign/vec4 v0x12ebec0_0, 0;
    %wait E_0x12b7b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12e88d0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12b7e60;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x12e8c20_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12bc8d0;
T_2 ;
Ewait_0 .event/or E_0x12b7ac0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12c5830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12bc740;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ebc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ebec0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12bc740;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ebc40_0;
    %inv;
    %store/vec4 v0x12ebc40_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x12bc740;
T_5 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12e8b40_0, v0x12ec020_0, v0x12ec0e0_0, v0x12ebd80_0, v0x12ebce0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12bc740;
T_6 ;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_6.1 ;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x12bc740;
T_7 ;
    %wait E_0x12b7e60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ebe20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ebe20_0, 4, 32;
    %load/vec4 v0x12ebf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ebe20_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ebe20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ebe20_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x12ebd80_0;
    %load/vec4 v0x12ebd80_0;
    %load/vec4 v0x12ebce0_0;
    %xor;
    %load/vec4 v0x12ebd80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ebe20_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x12ebe20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ebe20_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q1g/2012_q1g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/2012_q1g/iter0/response51/top_module.sv";
